--
--	Conversion of basisDSPproject_labo1_opg2.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Feb 21 10:32:16 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_1050 : bit;
SIGNAL one : bit;
SIGNAL \I2S_Codec_audio:bI2S:op_clk\ : bit;
SIGNAL zero : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:enable\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:reset\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:count_6\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:count_5\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:count_4\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:count_3\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:count_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:count_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:count_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:channel\ : bit;
SIGNAL Net_168 : bit;
SIGNAL Net_167 : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_lch_active\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_rch_active\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_lch_active\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_rch_active\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:data_width_8\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:data_width_16\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:data_width_24\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:data_width_32\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:data_trunc\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_underflow_sticky\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_underflow_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:txenable\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_swap_done_reg\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:d0_load\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_swap_done\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_state_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_state_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_state_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Tx:STS[0]:status_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Tx:STS[0]:status_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_f0_n_full_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Tx:STS[0]:status_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Tx:STS[0]:status_5\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Tx:STS[0]:status_4\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Tx:STS[0]:status_3\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_int_out_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_int_reg\ : bit;
SIGNAL Net_1082 : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_f0_empty_0\ : bit;
SIGNAL \I2S_Codec_audio:tx_drq0_0\ : bit;
SIGNAL \I2S_Codec_audio:tx_drq1_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_f1_n_full_0\ : bit;
SIGNAL \I2S_Codec_audio:tx_line_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_data_out_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ce0\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cl0\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cl0\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:z0\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:z0\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ff0\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ce1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cl1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cl1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:z1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:z1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ff1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:co_msb\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cmsb\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:tx_f1_empty_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:so_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:ctrl_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_f0_load\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_state_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_state_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_state_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_f1_load\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rxenable\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_int_reg\ : bit;
SIGNAL Net_1081 : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2S_Codec_audio:rx_drq0_0\ : bit;
SIGNAL \I2S_Codec_audio:rx_drq1_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2S_Codec_audio:rx_line_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_line_4\ : bit;
SIGNAL \I2S_Codec_audio:rx_line_3\ : bit;
SIGNAL \I2S_Codec_audio:rx_line_2\ : bit;
SIGNAL \I2S_Codec_audio:rx_line_1\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \I2S_Codec_audio:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:sdo_4\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_line_4\ : bit;
SIGNAL \I2S_Codec_audio:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:sdo_3\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_line_3\ : bit;
SIGNAL \I2S_Codec_audio:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:sdo_2\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_line_2\ : bit;
SIGNAL \I2S_Codec_audio:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:sdo_1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_line_1\ : bit;
SIGNAL Net_15_0 : bit;
SIGNAL \I2S_Codec_audio:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_drq0_4\ : bit;
SIGNAL \I2S_Codec_audio:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_drq0_3\ : bit;
SIGNAL \I2S_Codec_audio:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_drq0_2\ : bit;
SIGNAL \I2S_Codec_audio:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_drq0_1\ : bit;
SIGNAL Net_283_0 : bit;
SIGNAL \I2S_Codec_audio:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_drq1_4\ : bit;
SIGNAL \I2S_Codec_audio:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_drq1_3\ : bit;
SIGNAL \I2S_Codec_audio:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_drq1_2\ : bit;
SIGNAL \I2S_Codec_audio:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:rx_drq1_1\ : bit;
SIGNAL Net_1079_0 : bit;
SIGNAL \I2S_Codec_audio:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_drq0_4\ : bit;
SIGNAL \I2S_Codec_audio:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_drq0_3\ : bit;
SIGNAL \I2S_Codec_audio:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_drq0_2\ : bit;
SIGNAL \I2S_Codec_audio:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_drq0_1\ : bit;
SIGNAL Net_285_0 : bit;
SIGNAL \I2S_Codec_audio:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_drq1_4\ : bit;
SIGNAL \I2S_Codec_audio:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_drq1_3\ : bit;
SIGNAL \I2S_Codec_audio:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_drq1_2\ : bit;
SIGNAL \I2S_Codec_audio:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:tx_drq1_1\ : bit;
SIGNAL Net_1080_0 : bit;
SIGNAL \I2S_Codec_audio:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:clip_4\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:clip_detect_4\ : bit;
SIGNAL \I2S_Codec_audio:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:clip_3\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:clip_detect_3\ : bit;
SIGNAL \I2S_Codec_audio:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:clip_2\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:clip_detect_2\ : bit;
SIGNAL \I2S_Codec_audio:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2S_Codec_audio:clip_1\:SIGNAL IS 2;
SIGNAL \I2S_Codec_audio:clip_detect_1\ : bit;
SIGNAL Net_1083_0 : bit;
SIGNAL \I2S_Codec_audio:clip_detect_0\ : bit;
SIGNAL tmpOE__POT_2_net_0 : bit;
SIGNAL tmpFB_0__POT_2_net_0 : bit;
TERMINAL Net_775 : bit;
SIGNAL tmpIO_0__POT_2_net_0 : bit;
TERMINAL tmpSIOVREF__POT_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT_2_net_0 : bit;
SIGNAL Net_367 : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL Net_50 : bit;
SIGNAL tmpOE__SDO_net_0 : bit;
SIGNAL tmpFB_0__SDO_net_0 : bit;
SIGNAL tmpIO_0__SDO_net_0 : bit;
TERMINAL tmpSIOVREF__SDO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDO_net_0 : bit;
SIGNAL tmpOE__SCK_net_0 : bit;
SIGNAL tmpFB_0__SCK_net_0 : bit;
SIGNAL tmpIO_0__SCK_net_0 : bit;
TERMINAL tmpSIOVREF__SCK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCK_net_0 : bit;
SIGNAL tmpOE__WS_net_0 : bit;
SIGNAL tmpFB_0__WS_net_0 : bit;
SIGNAL tmpIO_0__WS_net_0 : bit;
TERMINAL tmpSIOVREF__WS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WS_net_0 : bit;
SIGNAL tmpOE__SDI_net_0 : bit;
SIGNAL tmpIO_0__SDI_net_0 : bit;
TERMINAL tmpSIOVREF__SDI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDI_net_0 : bit;
SIGNAL tmpOE__L2_net_0 : bit;
SIGNAL Net_671 : bit;
SIGNAL tmpFB_0__L2_net_0 : bit;
SIGNAL tmpIO_0__L2_net_0 : bit;
TERMINAL tmpSIOVREF__L2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__L2_net_0 : bit;
SIGNAL tmpOE__Codec_en_net_0 : bit;
SIGNAL Net_52 : bit;
SIGNAL tmpFB_0__Codec_en_net_0 : bit;
SIGNAL tmpIO_0__Codec_en_net_0 : bit;
TERMINAL tmpSIOVREF__Codec_en_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Codec_en_net_0 : bit;
SIGNAL tmpOE__L1_net_0 : bit;
SIGNAL Net_87 : bit;
SIGNAL tmpFB_0__L1_net_0 : bit;
SIGNAL tmpIO_0__L1_net_0 : bit;
TERMINAL tmpSIOVREF__L1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__L1_net_0 : bit;
SIGNAL \LEDs:clk\ : bit;
SIGNAL \LEDs:rst\ : bit;
SIGNAL Net_423 : bit;
SIGNAL \LEDs:control_out_0\ : bit;
SIGNAL \LEDs:control_out_1\ : bit;
SIGNAL \LEDs:control_out_2\ : bit;
SIGNAL Net_818 : bit;
SIGNAL \LEDs:control_out_3\ : bit;
SIGNAL Net_819 : bit;
SIGNAL \LEDs:control_out_4\ : bit;
SIGNAL Net_820 : bit;
SIGNAL \LEDs:control_out_5\ : bit;
SIGNAL Net_821 : bit;
SIGNAL \LEDs:control_out_6\ : bit;
SIGNAL Net_822 : bit;
SIGNAL \LEDs:control_out_7\ : bit;
SIGNAL \LEDs:control_7\ : bit;
SIGNAL \LEDs:control_6\ : bit;
SIGNAL \LEDs:control_5\ : bit;
SIGNAL \LEDs:control_4\ : bit;
SIGNAL \LEDs:control_3\ : bit;
SIGNAL \LEDs:control_2\ : bit;
SIGNAL \LEDs:control_1\ : bit;
SIGNAL \LEDs:control_0\ : bit;
SIGNAL tmpOE__L0_net_0 : bit;
SIGNAL tmpFB_0__L0_net_0 : bit;
SIGNAL tmpIO_0__L0_net_0 : bit;
TERMINAL tmpSIOVREF__L0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__L0_net_0 : bit;
SIGNAL tmpOE__CLIP_LED_net_0 : bit;
SIGNAL Net_418 : bit;
SIGNAL tmpFB_0__CLIP_LED_net_0 : bit;
SIGNAL tmpIO_0__CLIP_LED_net_0 : bit;
TERMINAL tmpSIOVREF__CLIP_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CLIP_LED_net_0 : bit;
SIGNAL tmpOE__AudioCodecClk_net_0 : bit;
SIGNAL Net_727 : bit;
SIGNAL tmpIO_0__AudioCodecClk_net_0 : bit;
TERMINAL tmpSIOVREF__AudioCodecClk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AudioCodecClk_net_0 : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
SIGNAL Net_154 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
SIGNAL Net_155 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL \I2C_Codec_control:sda_x_wire\ : bit;
SIGNAL \I2C_Codec_control:Net_643_4\ : bit;
SIGNAL \I2C_Codec_control:Net_697\ : bit;
SIGNAL \I2C_Codec_control:Net_643_5\ : bit;
SIGNAL \I2C_Codec_control:Net_970\ : bit;
SIGNAL \I2C_Codec_control:udb_clk\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C_Codec_control:Net_1109_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C_Codec_control:Net_1109_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C_Codec_control:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:contention\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:txdata\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \I2C_Codec_control:Net_643_3\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL Net_246 : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C_Codec_control:scl_x_wire\ : bit;
SIGNAL \I2C_Codec_control:Net_969\ : bit;
SIGNAL \I2C_Codec_control:Net_968\ : bit;
SIGNAL Net_270 : bit;
SIGNAL \I2C_Codec_control:Net_973\ : bit;
SIGNAL \I2C_Codec_control:bus_clk\ : bit;
SIGNAL Net_271 : bit;
SIGNAL \I2C_Codec_control:Net_974\ : bit;
SIGNAL \I2C_Codec_control:scl_yfb\ : bit;
SIGNAL \I2C_Codec_control:sda_yfb\ : bit;
SIGNAL \I2C_Codec_control:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_Codec_control:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_Codec_control:timeout_clk\ : bit;
SIGNAL Net_276 : bit;
SIGNAL \I2C_Codec_control:Net_975\ : bit;
SIGNAL Net_274 : bit;
SIGNAL Net_275 : bit;
TERMINAL \VOL:Net_248\ : bit;
TERMINAL \VOL:Net_235\ : bit;
SIGNAL Net_241 : bit;
SIGNAL \VOL:vp_ctl_0\ : bit;
SIGNAL \VOL:vp_ctl_2\ : bit;
SIGNAL \VOL:vn_ctl_1\ : bit;
SIGNAL \VOL:vn_ctl_3\ : bit;
SIGNAL \VOL:vp_ctl_1\ : bit;
SIGNAL \VOL:vp_ctl_3\ : bit;
SIGNAL \VOL:vn_ctl_0\ : bit;
SIGNAL \VOL:vn_ctl_2\ : bit;
SIGNAL \VOL:Net_385\ : bit;
SIGNAL \VOL:Net_381\ : bit;
SIGNAL \VOL:Net_188\ : bit;
SIGNAL \VOL:Net_221\ : bit;
TERMINAL Net_232 : bit;
TERMINAL \VOL:Net_126\ : bit;
TERMINAL \VOL:Net_215\ : bit;
TERMINAL \VOL:Net_257\ : bit;
SIGNAL \VOL:soc\ : bit;
SIGNAL \VOL:Net_252\ : bit;
SIGNAL Net_244 : bit;
SIGNAL \VOL:Net_207_11\ : bit;
SIGNAL \VOL:Net_207_10\ : bit;
SIGNAL \VOL:Net_207_9\ : bit;
SIGNAL \VOL:Net_207_8\ : bit;
SIGNAL \VOL:Net_207_7\ : bit;
SIGNAL \VOL:Net_207_6\ : bit;
SIGNAL \VOL:Net_207_5\ : bit;
SIGNAL \VOL:Net_207_4\ : bit;
SIGNAL \VOL:Net_207_3\ : bit;
SIGNAL \VOL:Net_207_2\ : bit;
SIGNAL \VOL:Net_207_1\ : bit;
SIGNAL \VOL:Net_207_0\ : bit;
TERMINAL \VOL:Net_209\ : bit;
TERMINAL \VOL:Net_149\ : bit;
TERMINAL \VOL:Net_255\ : bit;
TERMINAL \VOL:Net_368\ : bit;
SIGNAL \VOL:Net_383\ : bit;
SIGNAL tmpOE__POT_1_net_0 : bit;
SIGNAL tmpFB_0__POT_1_net_0 : bit;
SIGNAL tmpIO_0__POT_1_net_0 : bit;
TERMINAL tmpSIOVREF__POT_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT_1_net_0 : bit;
SIGNAL \I2S_EN:clk\ : bit;
SIGNAL \I2S_EN:rst\ : bit;
SIGNAL Net_766 : bit;
SIGNAL \I2S_EN:control_out_0\ : bit;
SIGNAL Net_612 : bit;
SIGNAL \I2S_EN:control_out_1\ : bit;
SIGNAL Net_613 : bit;
SIGNAL \I2S_EN:control_out_2\ : bit;
SIGNAL Net_614 : bit;
SIGNAL \I2S_EN:control_out_3\ : bit;
SIGNAL Net_616 : bit;
SIGNAL \I2S_EN:control_out_4\ : bit;
SIGNAL Net_617 : bit;
SIGNAL \I2S_EN:control_out_5\ : bit;
SIGNAL Net_618 : bit;
SIGNAL \I2S_EN:control_out_6\ : bit;
SIGNAL Net_619 : bit;
SIGNAL \I2S_EN:control_out_7\ : bit;
SIGNAL \I2S_EN:control_7\ : bit;
SIGNAL \I2S_EN:control_6\ : bit;
SIGNAL \I2S_EN:control_5\ : bit;
SIGNAL \I2S_EN:control_4\ : bit;
SIGNAL \I2S_EN:control_3\ : bit;
SIGNAL \I2S_EN:control_2\ : bit;
SIGNAL \I2S_EN:control_1\ : bit;
SIGNAL \I2S_EN:control_0\ : bit;
SIGNAL Net_1059 : bit;
TERMINAL \LINE:Net_248\ : bit;
TERMINAL \LINE:Net_235\ : bit;
SIGNAL Net_778 : bit;
SIGNAL \LINE:vp_ctl_0\ : bit;
SIGNAL \LINE:vp_ctl_2\ : bit;
SIGNAL \LINE:vn_ctl_1\ : bit;
SIGNAL \LINE:vn_ctl_3\ : bit;
SIGNAL \LINE:vp_ctl_1\ : bit;
SIGNAL \LINE:vp_ctl_3\ : bit;
SIGNAL \LINE:vn_ctl_0\ : bit;
SIGNAL \LINE:vn_ctl_2\ : bit;
SIGNAL \LINE:Net_385\ : bit;
SIGNAL \LINE:Net_381\ : bit;
SIGNAL \LINE:Net_188\ : bit;
SIGNAL \LINE:Net_221\ : bit;
TERMINAL \LINE:Net_126\ : bit;
TERMINAL \LINE:Net_215\ : bit;
TERMINAL \LINE:Net_257\ : bit;
SIGNAL \LINE:soc\ : bit;
SIGNAL \LINE:Net_252\ : bit;
SIGNAL Net_781 : bit;
SIGNAL \LINE:Net_207_11\ : bit;
SIGNAL \LINE:Net_207_10\ : bit;
SIGNAL \LINE:Net_207_9\ : bit;
SIGNAL \LINE:Net_207_8\ : bit;
SIGNAL \LINE:Net_207_7\ : bit;
SIGNAL \LINE:Net_207_6\ : bit;
SIGNAL \LINE:Net_207_5\ : bit;
SIGNAL \LINE:Net_207_4\ : bit;
SIGNAL \LINE:Net_207_3\ : bit;
SIGNAL \LINE:Net_207_2\ : bit;
SIGNAL \LINE:Net_207_1\ : bit;
SIGNAL \LINE:Net_207_0\ : bit;
TERMINAL \LINE:Net_209\ : bit;
TERMINAL \LINE:Net_149\ : bit;
TERMINAL \LINE:Net_255\ : bit;
TERMINAL \LINE:Net_368\ : bit;
SIGNAL \LINE:Net_383\ : bit;
SIGNAL \CLIP:clk\ : bit;
SIGNAL \CLIP:rst\ : bit;
SIGNAL \CLIP:control_out_0\ : bit;
SIGNAL Net_1070 : bit;
SIGNAL \CLIP:control_out_1\ : bit;
SIGNAL Net_1071 : bit;
SIGNAL \CLIP:control_out_2\ : bit;
SIGNAL Net_1072 : bit;
SIGNAL \CLIP:control_out_3\ : bit;
SIGNAL Net_1073 : bit;
SIGNAL \CLIP:control_out_4\ : bit;
SIGNAL Net_1074 : bit;
SIGNAL \CLIP:control_out_5\ : bit;
SIGNAL Net_1075 : bit;
SIGNAL \CLIP:control_out_6\ : bit;
SIGNAL Net_1076 : bit;
SIGNAL \CLIP:control_out_7\ : bit;
SIGNAL \CLIP:control_7\ : bit;
SIGNAL \CLIP:control_6\ : bit;
SIGNAL \CLIP:control_5\ : bit;
SIGNAL \CLIP:control_4\ : bit;
SIGNAL \CLIP:control_3\ : bit;
SIGNAL \CLIP:control_2\ : bit;
SIGNAL \CLIP:control_1\ : bit;
SIGNAL \CLIP:control_0\ : bit;
SIGNAL tmpOE__L3_net_0 : bit;
SIGNAL tmpFB_0__L3_net_0 : bit;
SIGNAL tmpIO_0__L3_net_0 : bit;
TERMINAL tmpSIOVREF__L3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__L3_net_0 : bit;
SIGNAL tmpOE__S0_net_0 : bit;
SIGNAL Net_959 : bit;
SIGNAL tmpIO_0__S0_net_0 : bit;
TERMINAL tmpSIOVREF__S0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S0_net_0 : bit;
SIGNAL tmpOE__S1_net_0 : bit;
SIGNAL Net_984 : bit;
SIGNAL tmpIO_0__S1_net_0 : bit;
TERMINAL tmpSIOVREF__S1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S1_net_0 : bit;
SIGNAL tmpOE__S2_net_0 : bit;
SIGNAL Net_835 : bit;
SIGNAL tmpIO_0__S2_net_0 : bit;
TERMINAL tmpSIOVREF__S2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S2_net_0 : bit;
SIGNAL tmpOE__S3_net_0 : bit;
SIGNAL Net_878 : bit;
SIGNAL tmpIO_0__S3_net_0 : bit;
TERMINAL tmpSIOVREF__S3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S3_net_0 : bit;
SIGNAL \KNOP:status_0\ : bit;
SIGNAL Net_1033 : bit;
SIGNAL \KNOP:status_1\ : bit;
SIGNAL Net_950 : bit;
SIGNAL \KNOP:status_2\ : bit;
SIGNAL Net_951 : bit;
SIGNAL \KNOP:status_3\ : bit;
SIGNAL Net_952 : bit;
SIGNAL \KNOP:status_4\ : bit;
SIGNAL \KNOP:status_5\ : bit;
SIGNAL \KNOP:status_6\ : bit;
SIGNAL \KNOP:status_7\ : bit;
SIGNAL Net_1032 : bit;
SIGNAL \Debouncer_0:op_clk\ : bit;
SIGNAL \Debouncer_0:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_0:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_961 : bit;
SIGNAL Net_1039 : bit;
SIGNAL Net_1037 : bit;
SIGNAL Net_1038 : bit;
SIGNAL \KNOP_TOGGLE:status_0\ : bit;
SIGNAL Net_895 : bit;
SIGNAL \KNOP_TOGGLE:status_1\ : bit;
SIGNAL Net_896 : bit;
SIGNAL \KNOP_TOGGLE:status_2\ : bit;
SIGNAL Net_917 : bit;
SIGNAL \KNOP_TOGGLE:status_3\ : bit;
SIGNAL Net_920 : bit;
SIGNAL \KNOP_TOGGLE:status_4\ : bit;
SIGNAL \KNOP_TOGGLE:status_5\ : bit;
SIGNAL \KNOP_TOGGLE:status_6\ : bit;
SIGNAL \KNOP_TOGGLE:status_7\ : bit;
SIGNAL Net_1036 : bit;
SIGNAL cy_tff_1 : bit;
SIGNAL Net_1035 : bit;
SIGNAL Net_925 : bit;
SIGNAL cy_tff_2 : bit;
SIGNAL Net_1034 : bit;
SIGNAL cy_tff_3 : bit;
SIGNAL cy_tff_4 : bit;
SIGNAL \Debouncer_1:op_clk\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_985 : bit;
SIGNAL Net_1041 : bit;
SIGNAL Net_1040 : bit;
SIGNAL \Debouncer_2:op_clk\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_973 : bit;
SIGNAL Net_1043 : bit;
SIGNAL Net_1042 : bit;
SIGNAL \Debouncer_3:op_clk\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_979 : bit;
SIGNAL Net_1045 : bit;
SIGNAL Net_1044 : bit;
SIGNAL \Div2:not_last_reset\ : bit;
SIGNAL \Div2:count_0\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \Div2:MODULE_3:b_31\ : bit;
SIGNAL \Div2:MODULE_3:b_30\ : bit;
SIGNAL \Div2:MODULE_3:b_29\ : bit;
SIGNAL \Div2:MODULE_3:b_28\ : bit;
SIGNAL \Div2:MODULE_3:b_27\ : bit;
SIGNAL \Div2:MODULE_3:b_26\ : bit;
SIGNAL \Div2:MODULE_3:b_25\ : bit;
SIGNAL \Div2:MODULE_3:b_24\ : bit;
SIGNAL \Div2:MODULE_3:b_23\ : bit;
SIGNAL \Div2:MODULE_3:b_22\ : bit;
SIGNAL \Div2:MODULE_3:b_21\ : bit;
SIGNAL \Div2:MODULE_3:b_20\ : bit;
SIGNAL \Div2:MODULE_3:b_19\ : bit;
SIGNAL \Div2:MODULE_3:b_18\ : bit;
SIGNAL \Div2:MODULE_3:b_17\ : bit;
SIGNAL \Div2:MODULE_3:b_16\ : bit;
SIGNAL \Div2:MODULE_3:b_15\ : bit;
SIGNAL \Div2:MODULE_3:b_14\ : bit;
SIGNAL \Div2:MODULE_3:b_13\ : bit;
SIGNAL \Div2:MODULE_3:b_12\ : bit;
SIGNAL \Div2:MODULE_3:b_11\ : bit;
SIGNAL \Div2:MODULE_3:b_10\ : bit;
SIGNAL \Div2:MODULE_3:b_9\ : bit;
SIGNAL \Div2:MODULE_3:b_8\ : bit;
SIGNAL \Div2:MODULE_3:b_7\ : bit;
SIGNAL \Div2:MODULE_3:b_6\ : bit;
SIGNAL \Div2:MODULE_3:b_5\ : bit;
SIGNAL \Div2:MODULE_3:b_4\ : bit;
SIGNAL \Div2:MODULE_3:b_3\ : bit;
SIGNAL \Div2:MODULE_3:b_2\ : bit;
SIGNAL \Div2:MODULE_3:b_1\ : bit;
SIGNAL \Div2:MODULE_3:b_0\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \Div2:MODIN1_0\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \Div2:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1050D : bit;
SIGNAL \I2S_Codec_audio:bI2S:reset\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:channel\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_underflow_sticky\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:txenable\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_swap_done_reg\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:d0_load\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_state_2\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_state_1\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_state_0\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:tx_int_reg\\D\ : bit;
SIGNAL \I2S_Codec_audio:tx_line_0\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rxenable\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2S_Codec_audio:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C_Codec_control:bI2C_UDB:master_rst_reg\\D\ : bit;
SIGNAL \Debouncer_0:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_0:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1039D : bit;
SIGNAL Net_1037D : bit;
SIGNAL Net_1038D : bit;
SIGNAL Net_1036D : bit;
SIGNAL cy_tff_1D : bit;
SIGNAL Net_925D : bit;
SIGNAL cy_tff_2D : bit;
SIGNAL Net_1034D : bit;
SIGNAL cy_tff_3D : bit;
SIGNAL cy_tff_4D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1041D : bit;
SIGNAL Net_1040D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1043D : bit;
SIGNAL Net_1042D : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1045D : bit;
SIGNAL Net_1044D : bit;
SIGNAL \Div2:not_last_reset\\D\ : bit;
SIGNAL \Div2:count_0\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\I2S_Codec_audio:bI2S:reset\\D\ <= (not \I2S_Codec_audio:bI2S:ctrl_reg_out_2\);

\I2S_Codec_audio:bI2S:channel\\D\ <= ((not \I2S_Codec_audio:bI2S:reset\ and not \I2S_Codec_audio:bI2S:count_5\));

\I2S_Codec_audio:bI2S:tx_underflow_sticky\\D\ <= ((not \I2S_Codec_audio:bI2S:tx_state_2\ and not \I2S_Codec_audio:bI2S:tx_state_1\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ and \I2S_Codec_audio:bI2S:tx_state_0\ and \I2S_Codec_audio:bI2S:tx_f0_empty_0\)
	OR (\I2S_Codec_audio:bI2S:ctrl_reg_out_0\ and \I2S_Codec_audio:bI2S:tx_underflow_sticky\));

\I2S_Codec_audio:bI2S:txenable\\D\ <= ((not \I2S_Codec_audio:bI2S:count_6\ and not \I2S_Codec_audio:bI2S:count_5\ and not \I2S_Codec_audio:bI2S:count_4\ and not \I2S_Codec_audio:bI2S:count_3\ and not \I2S_Codec_audio:bI2S:count_2\ and not \I2S_Codec_audio:bI2S:count_1\ and not Net_168 and not \I2S_Codec_audio:bI2S:tx_underflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_0\)
	OR (not \I2S_Codec_audio:bI2S:tx_underflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and Net_168 and \I2S_Codec_audio:bI2S:txenable\)
	OR (not \I2S_Codec_audio:bI2S:tx_underflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:count_1\ and \I2S_Codec_audio:bI2S:txenable\)
	OR (not \I2S_Codec_audio:bI2S:tx_underflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:count_2\ and \I2S_Codec_audio:bI2S:txenable\)
	OR (not \I2S_Codec_audio:bI2S:tx_underflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:count_3\ and \I2S_Codec_audio:bI2S:txenable\)
	OR (not \I2S_Codec_audio:bI2S:tx_underflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:count_4\ and \I2S_Codec_audio:bI2S:txenable\)
	OR (not \I2S_Codec_audio:bI2S:tx_underflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:count_5\ and \I2S_Codec_audio:bI2S:txenable\)
	OR (not \I2S_Codec_audio:bI2S:tx_underflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:count_6\ and \I2S_Codec_audio:bI2S:txenable\));

\I2S_Codec_audio:bI2S:tx_state_2\\D\ <= (not \I2S_Codec_audio:bI2S:txenable\);

\I2S_Codec_audio:bI2S:tx_state_1\\D\ <= ((not \I2S_Codec_audio:bI2S:count_1\ and not \I2S_Codec_audio:bI2S:tx_state_2\ and not \I2S_Codec_audio:bI2S:tx_state_1\ and not \I2S_Codec_audio:bI2S:tx_state_0\)
	OR (not \I2S_Codec_audio:bI2S:count_2\ and not \I2S_Codec_audio:bI2S:tx_state_2\ and not \I2S_Codec_audio:bI2S:tx_state_1\ and not \I2S_Codec_audio:bI2S:tx_state_0\)
	OR (not \I2S_Codec_audio:bI2S:count_3\ and not \I2S_Codec_audio:bI2S:tx_state_2\ and not \I2S_Codec_audio:bI2S:tx_state_1\ and not \I2S_Codec_audio:bI2S:tx_state_0\)
	OR not \I2S_Codec_audio:bI2S:txenable\);

\I2S_Codec_audio:bI2S:tx_state_0\\D\ <= ((not \I2S_Codec_audio:bI2S:tx_state_2\ and not \I2S_Codec_audio:bI2S:tx_state_1\ and not \I2S_Codec_audio:bI2S:tx_state_0\ and \I2S_Codec_audio:bI2S:count_3\ and \I2S_Codec_audio:bI2S:count_2\ and \I2S_Codec_audio:bI2S:count_1\)
	OR (\I2S_Codec_audio:bI2S:tx_state_2\ and \I2S_Codec_audio:bI2S:tx_state_1\ and \I2S_Codec_audio:bI2S:tx_state_0\)
	OR not \I2S_Codec_audio:bI2S:txenable\);

\I2S_Codec_audio:bI2S:tx_underflow_0\ <= ((not \I2S_Codec_audio:bI2S:tx_state_2\ and not \I2S_Codec_audio:bI2S:tx_state_1\ and \I2S_Codec_audio:bI2S:tx_state_0\ and \I2S_Codec_audio:bI2S:tx_f0_empty_0\));

\I2S_Codec_audio:tx_line_0\\D\ <= ((Net_168 and \I2S_Codec_audio:bI2S:tx_data_out_0\)
	OR (not Net_168 and Net_15_0));

\I2S_Codec_audio:bI2S:rx_f0_load\\D\ <= ((not \I2S_Codec_audio:bI2S:rx_state_1\ and \I2S_Codec_audio:bI2S:rx_state_2\ and \I2S_Codec_audio:bI2S:rx_state_0\)
	OR (not \I2S_Codec_audio:bI2S:rx_state_0\ and \I2S_Codec_audio:bI2S:rx_state_1\));

\I2S_Codec_audio:bI2S:rx_overflow_sticky\\D\ <= ((\I2S_Codec_audio:bI2S:ctrl_reg_out_1\ and \I2S_Codec_audio:bI2S:rx_f0_load\ and \I2S_Codec_audio:bI2S:rx_f0_full_0\)
	OR (\I2S_Codec_audio:bI2S:ctrl_reg_out_1\ and \I2S_Codec_audio:bI2S:rx_overflow_sticky\));

\I2S_Codec_audio:bI2S:rxenable\\D\ <= ((not \I2S_Codec_audio:bI2S:count_6\ and not \I2S_Codec_audio:bI2S:count_1\ and not \I2S_Codec_audio:bI2S:rx_overflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ and \I2S_Codec_audio:bI2S:count_5\ and \I2S_Codec_audio:bI2S:count_4\ and \I2S_Codec_audio:bI2S:count_3\ and \I2S_Codec_audio:bI2S:count_2\ and Net_168)
	OR (not \I2S_Codec_audio:bI2S:count_6\ and not \I2S_Codec_audio:bI2S:count_1\ and not Net_168 and not \I2S_Codec_audio:bI2S:rx_overflow_sticky\ and \I2S_Codec_audio:bI2S:count_5\ and \I2S_Codec_audio:bI2S:count_4\ and \I2S_Codec_audio:bI2S:count_3\ and \I2S_Codec_audio:bI2S:count_2\ and \I2S_Codec_audio:bI2S:rxenable\)
	OR (not \I2S_Codec_audio:bI2S:rx_overflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:count_1\ and \I2S_Codec_audio:bI2S:rxenable\)
	OR (not \I2S_Codec_audio:bI2S:count_2\ and not \I2S_Codec_audio:bI2S:rx_overflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:rxenable\)
	OR (not \I2S_Codec_audio:bI2S:count_3\ and not \I2S_Codec_audio:bI2S:rx_overflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:rxenable\)
	OR (not \I2S_Codec_audio:bI2S:count_4\ and not \I2S_Codec_audio:bI2S:rx_overflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:rxenable\)
	OR (not \I2S_Codec_audio:bI2S:count_5\ and not \I2S_Codec_audio:bI2S:rx_overflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:rxenable\)
	OR (not \I2S_Codec_audio:bI2S:rx_overflow_sticky\ and \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ and \I2S_Codec_audio:bI2S:count_6\ and \I2S_Codec_audio:bI2S:rxenable\));

\I2S_Codec_audio:bI2S:rx_state_2\\D\ <= ((not \I2S_Codec_audio:bI2S:rx_state_1\ and \I2S_Codec_audio:bI2S:rx_state_2\ and \I2S_Codec_audio:bI2S:rx_state_0\ and \I2S_Codec_audio:bI2S:rxenable\));

\I2S_Codec_audio:bI2S:rx_state_1\\D\ <= ((not \I2S_Codec_audio:bI2S:count_1\ and not \I2S_Codec_audio:bI2S:rx_state_2\ and not \I2S_Codec_audio:bI2S:rx_state_1\ and not \I2S_Codec_audio:bI2S:rx_state_0\ and \I2S_Codec_audio:bI2S:count_3\ and \I2S_Codec_audio:bI2S:count_2\ and \I2S_Codec_audio:bI2S:rxenable\)
	OR (not \I2S_Codec_audio:bI2S:rx_state_1\ and \I2S_Codec_audio:bI2S:rx_state_2\ and \I2S_Codec_audio:bI2S:rx_state_0\ and \I2S_Codec_audio:bI2S:rxenable\));

\I2S_Codec_audio:bI2S:rx_state_0\\D\ <= ((not \I2S_Codec_audio:bI2S:rx_state_2\ and not \I2S_Codec_audio:bI2S:rx_state_1\ and not \I2S_Codec_audio:bI2S:rx_state_0\ and \I2S_Codec_audio:bI2S:count_1\)
	OR (not \I2S_Codec_audio:bI2S:count_2\ and not \I2S_Codec_audio:bI2S:rx_state_2\ and not \I2S_Codec_audio:bI2S:rx_state_1\ and not \I2S_Codec_audio:bI2S:rx_state_0\)
	OR (not \I2S_Codec_audio:bI2S:count_3\ and not \I2S_Codec_audio:bI2S:rx_state_2\ and not \I2S_Codec_audio:bI2S:rx_state_1\ and not \I2S_Codec_audio:bI2S:rx_state_0\)
	OR (not \I2S_Codec_audio:bI2S:rx_state_0\ and \I2S_Codec_audio:bI2S:rx_state_2\ and \I2S_Codec_audio:bI2S:rx_state_1\)
	OR not \I2S_Codec_audio:bI2S:rxenable\);

\I2S_Codec_audio:bI2S:rx_overflow_0\ <= ((\I2S_Codec_audio:bI2S:rx_f0_load\ and \I2S_Codec_audio:bI2S:rx_f0_full_0\));

\I2S_Codec_audio:bI2S:rx_data_in_0\\D\ <= ((not Net_168 and Net_54)
	OR (Net_168 and \I2S_Codec_audio:bI2S:rx_data_in_0\));

\I2C_Codec_control:bI2C_UDB:status_5\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\));

\I2C_Codec_control:bI2C_UDB:status_4\ <= (\I2C_Codec_control:bI2C_UDB:m_state_0\
	OR \I2C_Codec_control:bI2C_UDB:m_state_1\
	OR \I2C_Codec_control:bI2C_UDB:m_state_2\
	OR \I2C_Codec_control:bI2C_UDB:m_state_3\
	OR \I2C_Codec_control:bI2C_UDB:m_state_4\);

\I2C_Codec_control:bI2C_UDB:m_state_4\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:control_6\ and not \I2C_Codec_control:bI2C_UDB:control_5\ and not \I2C_Codec_control:bI2C_UDB:control_2\ and not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:control_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_4\));

\I2C_Codec_control:bI2C_UDB:m_state_3\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:control_6\ and not \I2C_Codec_control:bI2C_UDB:control_5\ and not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ and \I2C_Codec_control:bI2C_UDB:control_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\));

\I2C_Codec_control:bI2C_UDB:m_state_2\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb2_reg\ and \I2C_Codec_control:bI2C_UDB:control_4\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ and \I2C_Codec_control:bI2C_UDB:control_5\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ and \I2C_Codec_control:bI2C_UDB:control_6\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_2\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_2\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_2\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_2\));

\I2C_Codec_control:bI2C_UDB:m_state_1\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_1\));

\I2C_Codec_control:bI2C_UDB:m_state_0\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:control_5\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb2_reg\ and \I2C_Codec_control:bI2C_UDB:control_4\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:control_7\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ and \I2C_Codec_control:bI2C_UDB:control_6\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_0\));

\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C_Codec_control:bI2C_UDB:cnt_reset\
	OR \I2C_Codec_control:bI2C_UDB:m_reset\
	OR \I2C_Codec_control:bI2C_UDB:clkgen_tc\);

\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C_Codec_control:bI2C_UDB:m_reset\);

\I2C_Codec_control:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_0\));

\I2C_Codec_control:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_2\ and \I2C_Codec_control:bI2C_UDB:m_state_2\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_2\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_2\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_2\ and \I2C_Codec_control:bI2C_UDB:m_state_4\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\));

\I2C_Codec_control:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:Net_1109_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:status_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_1\ and \I2C_Codec_control:bI2C_UDB:m_state_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_1\ and \I2C_Codec_control:bI2C_UDB:m_state_2\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_1\));

\I2C_Codec_control:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\));

\I2C_Codec_control:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:lost_arb_reg\));

\I2C_Codec_control:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:bus_busy_reg\));

\I2C_Codec_control:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_3\ and \I2C_Codec_control:bI2C_UDB:m_state_2\)
	OR (not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_3\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_3\ and \I2C_Codec_control:bI2C_UDB:m_state_4\)
	OR (not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_3\ and \I2C_Codec_control:bI2C_UDB:m_state_0\)
	OR (not \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Codec_control:bI2C_UDB:m_reset\ and \I2C_Codec_control:bI2C_UDB:status_3\ and \I2C_Codec_control:bI2C_UDB:m_state_1\));

\I2C_Codec_control:bI2C_UDB:cnt_reset\ <= ((not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:Net_643_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:Net_643_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:Net_643_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:Net_643_3\));

\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C_Codec_control:bI2C_UDB:cnt_reset\
	OR \I2C_Codec_control:bI2C_UDB:clkgen_tc\);

\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:clk_eq_reg\));

\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \I2C_Codec_control:Net_1109_0\ and not \I2C_Codec_control:Net_643_3\)
	OR (\I2C_Codec_control:Net_1109_0\ and \I2C_Codec_control:Net_643_3\));

\I2C_Codec_control:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:cnt_reset\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and not \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and not \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:bI2C_UDB:cnt_reset\ and \I2C_Codec_control:bI2C_UDB:clkgen_cl1\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:cnt_reset\ and \I2C_Codec_control:bI2C_UDB:clkgen_cl1\ and \I2C_Codec_control:bI2C_UDB:m_state_4\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:cnt_reset\ and \I2C_Codec_control:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:cnt_reset\ and \I2C_Codec_control:bI2C_UDB:clkgen_cl1\)
	OR \I2C_Codec_control:bI2C_UDB:m_reset\);

\I2C_Codec_control:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:shift_data_out\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\ and \I2C_Codec_control:sda_x_wire\)
	OR (\I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_Codec_control:bI2C_UDB:control_4\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C_Codec_control:bI2C_UDB:m_reset\);

\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\));

\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_4\)
	OR (not \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\));

\I2C_Codec_control:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2C_Codec_control:bI2C_UDB:control_0\);

\I2C_Codec_control:bI2C_UDB:master_rst_reg\\D\ <= (not \I2C_Codec_control:bI2C_UDB:control_1\);

Net_1037D <= ((not Net_961 and \Debouncer_0:DEBOUNCER[0]:d_sync_1\));

cy_tff_1D <= (not Net_896);

cy_tff_2D <= (not Net_917);

cy_tff_3D <= (not Net_920);

cy_tff_4D <= (not Net_895);

Net_1036D <= ((not Net_985 and \Debouncer_1:DEBOUNCER[0]:d_sync_1\));

Net_925D <= ((not Net_973 and \Debouncer_2:DEBOUNCER[0]:d_sync_1\));

Net_1034D <= ((not Net_979 and \Debouncer_3:DEBOUNCER[0]:d_sync_1\));

Net_1033 <= (not Net_961);

Net_950 <= (not Net_985);

Net_951 <= (not Net_973);

Net_952 <= (not Net_979);

\Div2:not_last_reset\\D\ <= (\Div2:not_last_reset\
	OR Net_766);

Net_1050D <= ((not Net_766 and Net_1050)
	OR (Net_766 and \Div2:count_0\)
	OR (not \Div2:not_last_reset\ and Net_766));

\Div2:count_0\\D\ <= ((not \Div2:count_0\ and Net_766 and \Div2:not_last_reset\)
	OR (not \Div2:not_last_reset\ and \Div2:count_0\)
	OR (not Net_766 and \Div2:count_0\));

\I2S_Codec_audio:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1050,
		enable=>one,
		clock_out=>\I2S_Codec_audio:bI2S:op_clk\);
\I2S_Codec_audio:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2S_Codec_audio:bI2S:op_clk\,
		control=>(\I2S_Codec_audio:bI2S:ctrl_reg_out_7\, \I2S_Codec_audio:bI2S:ctrl_reg_out_6\, \I2S_Codec_audio:bI2S:ctrl_reg_out_5\, \I2S_Codec_audio:bI2S:ctrl_reg_out_4\,
			\I2S_Codec_audio:bI2S:ctrl_reg_out_3\, \I2S_Codec_audio:bI2S:ctrl_reg_out_2\, \I2S_Codec_audio:bI2S:ctrl_reg_out_1\, \I2S_Codec_audio:bI2S:ctrl_reg_out_0\));
\I2S_Codec_audio:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2S_Codec_audio:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2S_Codec_audio:bI2S:ctrl_reg_out_2\,
		count=>(\I2S_Codec_audio:bI2S:count_6\, \I2S_Codec_audio:bI2S:count_5\, \I2S_Codec_audio:bI2S:count_4\, \I2S_Codec_audio:bI2S:count_3\,
			\I2S_Codec_audio:bI2S:count_2\, \I2S_Codec_audio:bI2S:count_1\, Net_168),
		tc=>open);
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2S_Codec_audio:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_285_0, \I2S_Codec_audio:bI2S:tx_underflow_0\),
		interrupt=>\I2S_Codec_audio:bI2S:tx_int_out_0\);
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		cs_addr=>(\I2S_Codec_audio:bI2S:tx_state_2\, \I2S_Codec_audio:bI2S:tx_state_1\, \I2S_Codec_audio:bI2S:tx_state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>\I2S_Codec_audio:bI2S:d0_load\,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2S_Codec_audio:bI2S:tx_data_out_0\,
		f0_bus_stat=>Net_285_0,
		f0_blk_stat=>\I2S_Codec_audio:bI2S:tx_f0_empty_0\,
		f1_bus_stat=>\I2S_Codec_audio:bI2S:tx_f1_n_full_0\,
		f1_blk_stat=>\I2S_Codec_audio:bI2S:tx_f1_empty_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2S_Codec_audio:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_283_0, \I2S_Codec_audio:bI2S:rx_overflow_0\),
		interrupt=>\I2S_Codec_audio:bI2S:rx_int_out_0\);
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		cs_addr=>(\I2S_Codec_audio:bI2S:rx_state_2\, \I2S_Codec_audio:bI2S:rx_state_1\, \I2S_Codec_audio:bI2S:rx_state_0\),
		route_si=>\I2S_Codec_audio:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2S_Codec_audio:bI2S:rx_f0_load\,
		f1_load=>\I2S_Codec_audio:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2S_Codec_audio:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2S_Codec_audio:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_283_0,
		f0_blk_stat=>\I2S_Codec_audio:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2S_Codec_audio:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2S_Codec_audio:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
POT_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f805f0bd-6f6f-4afa-b267-1d5c5398dc99",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__POT_2_net_0),
		analog=>Net_775,
		io=>(tmpIO_0__POT_2_net_0),
		siovref=>(tmpSIOVREF__POT_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POT_2_net_0);
RxDMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_283_0,
		trq=>zero,
		nrq=>Net_367);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4be6ff12-31f6-4547-bbc9-7b4465701279/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
TxDMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_285_0,
		trq=>zero,
		nrq=>Net_50);
SDO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f3d84a9e-fb2f-4a30-abd8-6e393f7d0dfe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_15_0),
		fb=>(tmpFB_0__SDO_net_0),
		analog=>(open),
		io=>(tmpIO_0__SDO_net_0),
		siovref=>(tmpSIOVREF__SDO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDO_net_0);
SCK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"88141c2d-0163-4f66-a8ce-8826769f2f78",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_168,
		fb=>(tmpFB_0__SCK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCK_net_0),
		siovref=>(tmpSIOVREF__SCK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCK_net_0);
WS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1977f7ec-b48d-4305-9ab9-fb40cb17f7da",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_167,
		fb=>(tmpFB_0__WS_net_0),
		analog=>(open),
		io=>(tmpIO_0__WS_net_0),
		siovref=>(tmpSIOVREF__WS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WS_net_0);
SDI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_54,
		analog=>(open),
		io=>(tmpIO_0__SDI_net_0),
		siovref=>(tmpSIOVREF__SDI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDI_net_0);
L2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"248fd475-79e4-4267-b70d-842f9c2079b1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_671,
		fb=>(tmpFB_0__L2_net_0),
		analog=>(open),
		io=>(tmpIO_0__L2_net_0),
		siovref=>(tmpSIOVREF__L2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__L2_net_0);
Codec_en:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0ecfe11-fec6-40bb-a477-d87249020fb7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>one,
		fb=>(tmpFB_0__Codec_en_net_0),
		analog=>(open),
		io=>(tmpIO_0__Codec_en_net_0),
		siovref=>(tmpSIOVREF__Codec_en_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Codec_en_net_0);
SampleKlaar:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_367);
L1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"16f204b6-3bc6-4b86-bfd3-a5b1466e48ba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_87,
		fb=>(tmpFB_0__L1_net_0),
		analog=>(open),
		io=>(tmpIO_0__L1_net_0),
		siovref=>(tmpSIOVREF__L1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__L1_net_0);
\LEDs:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LEDs:control_7\, \LEDs:control_6\, \LEDs:control_5\, \LEDs:control_4\,
			Net_818, Net_671, Net_87, Net_423));
L0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"73839acd-2af1-4752-88f3-e35ae8d708e3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_423,
		fb=>(tmpFB_0__L0_net_0),
		analog=>(open),
		io=>(tmpIO_0__L0_net_0),
		siovref=>(tmpSIOVREF__L0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__L0_net_0);
CLIP_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2a396c9-b584-4402-ad7a-903f1ab65031",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_418,
		fb=>(tmpFB_0__CLIP_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__CLIP_LED_net_0),
		siovref=>(tmpSIOVREF__CLIP_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CLIP_LED_net_0);
AudioCodecClk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d1d65b0-88b9-4312-acf4-caf207986a29",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_727,
		analog=>(open),
		io=>(tmpIO_0__AudioCodecClk_net_0),
		siovref=>(tmpSIOVREF__AudioCodecClk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AudioCodecClk_net_0);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_154,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_155,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
\I2C_Codec_control:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_Codec_control:Net_697\);
\I2C_Codec_control:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"62500000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_Codec_control:Net_970\,
		dig_domain_out=>open);
\I2C_Codec_control:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\I2C_Codec_control:Net_970\,
		enable=>one,
		clock_out=>\I2C_Codec_control:bI2C_UDB:op_clk\);
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		control=>(\I2C_Codec_control:bI2C_UDB:control_7\, \I2C_Codec_control:bI2C_UDB:control_6\, \I2C_Codec_control:bI2C_UDB:control_5\, \I2C_Codec_control:bI2C_UDB:control_4\,
			\I2C_Codec_control:bI2C_UDB:control_3\, \I2C_Codec_control:bI2C_UDB:control_2\, \I2C_Codec_control:bI2C_UDB:control_1\, \I2C_Codec_control:bI2C_UDB:control_0\));
\I2C_Codec_control:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		status=>(zero, \I2C_Codec_control:bI2C_UDB:status_5\, \I2C_Codec_control:bI2C_UDB:status_4\, \I2C_Codec_control:bI2C_UDB:status_3\,
			\I2C_Codec_control:bI2C_UDB:status_2\, \I2C_Codec_control:bI2C_UDB:status_1\, \I2C_Codec_control:bI2C_UDB:status_0\),
		interrupt=>\I2C_Codec_control:Net_697\);
\I2C_Codec_control:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\, \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C_Codec_control:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C_Codec_control:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C_Codec_control:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\, \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C_Codec_control:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C_Codec_control:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C_Codec_control:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_Codec_control:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_Codec_control:Net_643_3\,
		oe=>one,
		y=>Net_155,
		yfb=>\I2C_Codec_control:Net_1109_0\);
\I2C_Codec_control:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_Codec_control:sda_x_wire\,
		oe=>one,
		y=>Net_154,
		yfb=>\I2C_Codec_control:Net_1109_1\);
\VOL:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VOL:Net_248\,
		signal2=>\VOL:Net_235\);
\VOL:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_241);
\VOL:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"60f2af14-ac4a-4ac0-9167-14fb03d846e1/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625001562.503906",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\VOL:Net_385\,
		dig_domain_out=>\VOL:Net_381\);
\VOL:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_232,
		vminus=>\VOL:Net_126\,
		ext_pin=>\VOL:Net_215\,
		vrefhi_out=>\VOL:Net_257\,
		vref=>\VOL:Net_248\,
		clock=>\VOL:Net_385\,
		pump_clock=>\VOL:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\VOL:Net_252\,
		next_out=>Net_244,
		data_out=>(\VOL:Net_207_11\, \VOL:Net_207_10\, \VOL:Net_207_9\, \VOL:Net_207_8\,
			\VOL:Net_207_7\, \VOL:Net_207_6\, \VOL:Net_207_5\, \VOL:Net_207_4\,
			\VOL:Net_207_3\, \VOL:Net_207_2\, \VOL:Net_207_1\, \VOL:Net_207_0\),
		eof_udb=>Net_241);
\VOL:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VOL:Net_215\,
		signal2=>\VOL:Net_209\);
\VOL:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VOL:Net_126\,
		signal2=>\VOL:Net_149\);
\VOL:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VOL:Net_209\);
\VOL:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VOL:Net_257\,
		signal2=>\VOL:Net_149\);
\VOL:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VOL:Net_255\);
\VOL:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\VOL:Net_235\);
\VOL:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VOL:Net_368\);
POT_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__POT_1_net_0),
		analog=>Net_232,
		io=>(tmpIO_0__POT_1_net_0),
		siovref=>(tmpSIOVREF__POT_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POT_1_net_0);
\I2S_EN:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\I2S_EN:control_7\, \I2S_EN:control_6\, \I2S_EN:control_5\, \I2S_EN:control_4\,
			\I2S_EN:control_3\, \I2S_EN:control_2\, \I2S_EN:control_1\, Net_766));
\LINE:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\LINE:Net_248\,
		signal2=>\LINE:Net_235\);
\LINE:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_778);
\LINE:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"30dd277d-79c4-460b-ad50-b81cf22c0faf/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625001562.503906",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\LINE:Net_385\,
		dig_domain_out=>\LINE:Net_381\);
\LINE:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_775,
		vminus=>\LINE:Net_126\,
		ext_pin=>\LINE:Net_215\,
		vrefhi_out=>\LINE:Net_257\,
		vref=>\LINE:Net_248\,
		clock=>\LINE:Net_385\,
		pump_clock=>\LINE:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\LINE:Net_252\,
		next_out=>Net_781,
		data_out=>(\LINE:Net_207_11\, \LINE:Net_207_10\, \LINE:Net_207_9\, \LINE:Net_207_8\,
			\LINE:Net_207_7\, \LINE:Net_207_6\, \LINE:Net_207_5\, \LINE:Net_207_4\,
			\LINE:Net_207_3\, \LINE:Net_207_2\, \LINE:Net_207_1\, \LINE:Net_207_0\),
		eof_udb=>Net_778);
\LINE:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\LINE:Net_215\,
		signal2=>\LINE:Net_209\);
\LINE:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\LINE:Net_126\,
		signal2=>\LINE:Net_149\);
\LINE:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\LINE:Net_209\);
\LINE:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\LINE:Net_257\,
		signal2=>\LINE:Net_149\);
\LINE:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\LINE:Net_255\);
\LINE:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\LINE:Net_235\);
\LINE:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\LINE:Net_368\);
\CLIP:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\CLIP:control_7\, \CLIP:control_6\, \CLIP:control_5\, \CLIP:control_4\,
			\CLIP:control_3\, \CLIP:control_2\, \CLIP:control_1\, Net_418));
L3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f277d088-682c-4139-a65f-8bbc0376a8f0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_818,
		fb=>(tmpFB_0__L3_net_0),
		analog=>(open),
		io=>(tmpIO_0__L3_net_0),
		siovref=>(tmpSIOVREF__L3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__L3_net_0);
S0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d349804a-53df-4c29-8aa5-6c7558a753bf",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_959,
		analog=>(open),
		io=>(tmpIO_0__S0_net_0),
		siovref=>(tmpSIOVREF__S0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S0_net_0);
S1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6e16dcc7-1a6e-4c63-95ae-a74b4f2a76ca",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_984,
		analog=>(open),
		io=>(tmpIO_0__S1_net_0),
		siovref=>(tmpSIOVREF__S1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S1_net_0);
S2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03d7e147-c2d9-44ff-8c9c-a10bf18cfd98",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_835,
		analog=>(open),
		io=>(tmpIO_0__S2_net_0),
		siovref=>(tmpSIOVREF__S2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S2_net_0);
S3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2de7f489-8260-4923-8a59-14aa44c397ca",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_878,
		analog=>(open),
		io=>(tmpIO_0__S3_net_0),
		siovref=>(tmpSIOVREF__S3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S3_net_0);
\KNOP:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_1032,
		status=>(zero, zero, zero, zero,
			Net_952, Net_951, Net_950, Net_1033));
\Debouncer_0:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1032,
		enable=>one,
		clock_out=>\Debouncer_0:op_clk\);
\KNOP_TOGGLE:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_1032,
		status=>(zero, zero, zero, zero,
			Net_920, Net_917, Net_896, Net_895));
Debounce:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d9813254-e47d-475f-9b07-600b4184af76",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1032,
		dig_domain_out=>open);
\Debouncer_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1032,
		enable=>one,
		clock_out=>\Debouncer_1:op_clk\);
\Debouncer_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1032,
		enable=>one,
		clock_out=>\Debouncer_2:op_clk\);
\Debouncer_3:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1032,
		enable=>one,
		clock_out=>\Debouncer_3:op_clk\);
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
SampleVraag:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_50);
Net_1050:cy_dff
	PORT MAP(d=>Net_1050D,
		clk=>Net_727,
		q=>Net_1050);
\I2S_Codec_audio:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:reset\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:reset\);
\I2S_Codec_audio:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:channel\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>Net_167);
\I2S_Codec_audio:bI2S:tx_underflow_sticky\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:tx_underflow_sticky\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:tx_underflow_sticky\);
\I2S_Codec_audio:bI2S:txenable\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:txenable\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:txenable\);
\I2S_Codec_audio:bI2S:tx_swap_done_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:tx_swap_done_reg\);
\I2S_Codec_audio:bI2S:d0_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:d0_load\);
\I2S_Codec_audio:bI2S:tx_state_2\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:tx_state_2\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:tx_state_2\);
\I2S_Codec_audio:bI2S:tx_state_1\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:tx_state_1\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:tx_state_1\);
\I2S_Codec_audio:bI2S:tx_state_0\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:tx_state_0\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:tx_state_0\);
\I2S_Codec_audio:bI2S:tx_int_reg\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:tx_int_out_0\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:tx_int_reg\);
\I2S_Codec_audio:tx_line_0\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:tx_line_0\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>Net_15_0);
\I2S_Codec_audio:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:rx_f0_load\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rx_f0_load\);
\I2S_Codec_audio:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:rx_state_2\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rx_state_2\);
\I2S_Codec_audio:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:rx_state_1\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rx_state_1\);
\I2S_Codec_audio:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:rx_state_0\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rx_state_0\);
\I2S_Codec_audio:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rx_f1_load\);
\I2S_Codec_audio:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rx_overflow_sticky\);
\I2S_Codec_audio:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:rxenable\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rxenable\);
\I2S_Codec_audio:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:rx_int_out_0\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rx_int_reg\);
\I2S_Codec_audio:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2S_Codec_audio:bI2S:rx_data_in_0\\D\,
		clk=>\I2S_Codec_audio:bI2S:op_clk\,
		q=>\I2S_Codec_audio:bI2S:rx_data_in_0\);
\I2C_Codec_control:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:Net_1109_1\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:sda_in_reg\);
\I2C_Codec_control:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:m_state_4\);
\I2C_Codec_control:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:m_state_3\);
\I2C_Codec_control:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:m_state_2\);
\I2C_Codec_control:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:m_state_1\);
\I2C_Codec_control:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:m_state_0\);
\I2C_Codec_control:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:status_3\);
\I2C_Codec_control:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:status_2\);
\I2C_Codec_control:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:status_1\);
\I2C_Codec_control:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:status_0\);
\I2C_Codec_control:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:Net_1109_0\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:scl_in_reg\);
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:scl_in_reg\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\);
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\);
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:sda_in_reg\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\);
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\);
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\);
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:lost_arb_reg\);
\I2C_Codec_control:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:lost_arb2_reg\);
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\);
\I2C_Codec_control:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:contention1_reg\);
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:bus_busy_reg\);
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:clk_eq_reg\);
\I2C_Codec_control:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:Net_643_3\);
\I2C_Codec_control:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:sda_x_wire\);
\I2C_Codec_control:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:slave_rst_reg\);
\I2C_Codec_control:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_Codec_control:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C_Codec_control:bI2C_UDB:op_clk\,
		q=>\I2C_Codec_control:bI2C_UDB:m_reset\);
\Debouncer_0:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_959,
		clk=>\Debouncer_0:op_clk\,
		q=>Net_961);
\Debouncer_0:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_961,
		clk=>\Debouncer_0:op_clk\,
		q=>\Debouncer_0:DEBOUNCER[0]:d_sync_1\);
Net_1039:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_0:op_clk\,
		q=>Net_1039);
Net_1037:cy_dff
	PORT MAP(d=>Net_1037D,
		clk=>\Debouncer_0:op_clk\,
		q=>Net_1037);
Net_1038:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_0:op_clk\,
		q=>Net_1038);
Net_1036:cy_dff
	PORT MAP(d=>Net_1036D,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_1036);
cy_tff_1:cy_dff
	PORT MAP(d=>cy_tff_1D,
		clk=>Net_1036,
		q=>Net_896);
Net_925:cy_dff
	PORT MAP(d=>Net_925D,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_925);
cy_tff_2:cy_dff
	PORT MAP(d=>cy_tff_2D,
		clk=>Net_925,
		q=>Net_917);
Net_1034:cy_dff
	PORT MAP(d=>Net_1034D,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1034);
cy_tff_3:cy_dff
	PORT MAP(d=>cy_tff_3D,
		clk=>Net_1034,
		q=>Net_920);
cy_tff_4:cy_dff
	PORT MAP(d=>cy_tff_4D,
		clk=>Net_1037,
		q=>Net_895);
\Debouncer_1:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_984,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_985);
\Debouncer_1:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_985,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[0]:d_sync_1\);
Net_1041:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_1041);
Net_1040:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_1040);
\Debouncer_2:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_835,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_973);
\Debouncer_2:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_973,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[0]:d_sync_1\);
Net_1043:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_1043);
Net_1042:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_1042);
\Debouncer_3:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_878,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_979);
\Debouncer_3:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_979,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[0]:d_sync_1\);
Net_1045:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1045);
Net_1044:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1044);
\Div2:not_last_reset\:cy_dff
	PORT MAP(d=>\Div2:not_last_reset\\D\,
		clk=>Net_727,
		q=>\Div2:not_last_reset\);
\Div2:count_0\:cy_dff
	PORT MAP(d=>\Div2:count_0\\D\,
		clk=>Net_727,
		q=>\Div2:count_0\);

END R_T_L;
