digraph "CFG for '_Z11gpu_mix16_1PijS_S_iiii' function" {
	label="CFG for '_Z11gpu_mix16_1PijS_S_iiii' function";

	Node0x62752c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !5, !invariant.load !6\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = add i32 %16, %9\l  %18 = icmp slt i32 %17, %4\l  br i1 %18, label %19, label %33\l|{<s0>T|<s1>F}}"];
	Node0x62752c0:s0 -> Node0x62771f0;
	Node0x62752c0:s1 -> Node0x6277280;
	Node0x62771f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = sext i32 %17 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %23 = shl i32 %22, 16\l  %24 = ashr exact i32 %23, 16\l  %25 = ashr i32 %22, 16\l  %26 = mul nsw i32 %24, %7\l  %27 = mul nsw i32 %25, %5\l  %28 = add nsw i32 %26, %27\l  %29 = ashr i32 %28, %6\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %20\l  store i32 %29, i32 addrspace(1)* %30, align 4, !tbaa !7\l  %31 = sub nsw i32 %24, %25\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %20\l  store i32 %31, i32 addrspace(1)* %32, align 4, !tbaa !7\l  br label %33\l}"];
	Node0x62771f0 -> Node0x6277280;
	Node0x6277280 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  ret void\l}"];
}
