
*** Running vivado
    with args -log base_sys_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source base_sys_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source base_sys_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_usr_dma_0_0/dma_ip/dma_ip.srcs/sources_1/ip/FIFO_16Bx64_prefetch/FIFO_16Bx64_prefetch/FIFO_16Bx64_prefetch.xdc] for cell 'base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/M2USR_FIFO/U0'
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_usr_dma_0_0/dma_ip/dma_ip.srcs/sources_1/ip/FIFO_16Bx64_prefetch/FIFO_16Bx64_prefetch/FIFO_16Bx64_prefetch.xdc] for cell 'base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/M2USR_FIFO/U0'
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_usr_dma_0_0/dma_ip/dma_ip.srcs/sources_1/ip/FIFO_16Bx64_prefetch/FIFO_16Bx64_prefetch/FIFO_16Bx64_prefetch.xdc] for cell 'base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/USR2M_FIFO/U0'
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_usr_dma_0_0/dma_ip/dma_ip.srcs/sources_1/ip/FIFO_16Bx64_prefetch/FIFO_16Bx64_prefetch/FIFO_16Bx64_prefetch.xdc] for cell 'base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/USR2M_FIFO/U0'
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_processing_system7_0_0/base_sys_processing_system7_0_0.xdc] for cell 'base_sys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_processing_system7_0_0/base_sys_processing_system7_0_0.xdc] for cell 'base_sys_i/processing_system7_0/inst'
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_rst_processing_system7_0_100M_0/base_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'base_sys_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_rst_processing_system7_0_100M_0/base_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'base_sys_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_rst_processing_system7_0_100M_0/base_sys_rst_processing_system7_0_100M_0.xdc] for cell 'base_sys_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_rst_processing_system7_0_100M_0/base_sys_rst_processing_system7_0_100M_0.xdc] for cell 'base_sys_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/constrs_1/new/base_sys_wrapper.xdc]
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/constrs_1/new/base_sys_wrapper.xdc]
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_auto_us_0/base_sys_auto_us_0_clocks.xdc] for cell 'base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/ip/base_sys_auto_us_0/base_sys_auto_us_0_clocks.xdc] for cell 'base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 89 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 86 instances

link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1301.605 ; gain = 331.070 ; free physical = 636 ; free virtual = 12806
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1338.621 ; gain = 37.016 ; free physical = 632 ; free virtual = 12803
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/liucheng/research/zynq-dev/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "18f946c7a707cdac".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.1 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.1", from Vivado IP cache entry "256bad620c69e430".
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1804.684 ; gain = 0.000 ; free physical = 1055 ; free virtual = 12417
Phase 1 Generate And Synthesize Debug Cores | Checksum: 11370d51f

Time (s): cpu = 00:04:37 ; elapsed = 00:04:43 . Memory (MB): peak = 1804.684 ; gain = 53.570 ; free physical = 1055 ; free virtual = 12417
Implement Debug Cores | Checksum: 14f08bdea
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1a3f4b9e8

Time (s): cpu = 00:04:48 ; elapsed = 00:04:53 . Memory (MB): peak = 1824.684 ; gain = 73.570 ; free physical = 1041 ; free virtual = 12404

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 11 load pin(s).
INFO: [Opt 31-10] Eliminated 531 cells.
Phase 3 Constant Propagation | Checksum: 2626c00a0

Time (s): cpu = 00:04:54 ; elapsed = 00:04:58 . Memory (MB): peak = 1824.684 ; gain = 73.570 ; free physical = 1040 ; free virtual = 12403

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 798 unconnected nets.
INFO: [Opt 31-11] Eliminated 593 unconnected cells.
Phase 4 Sweep | Checksum: 139d0ddb5

Time (s): cpu = 00:05:00 ; elapsed = 00:05:05 . Memory (MB): peak = 1824.684 ; gain = 73.570 ; free physical = 1040 ; free virtual = 12403

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1824.684 ; gain = 0.000 ; free physical = 1040 ; free virtual = 12403
Ending Logic Optimization Task | Checksum: 139d0ddb5

Time (s): cpu = 00:05:01 ; elapsed = 00:05:05 . Memory (MB): peak = 1824.684 ; gain = 73.570 ; free physical = 1040 ; free virtual = 12403

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1daebd89a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 905 ; free virtual = 12273
Ending Power Optimization Task | Checksum: 1daebd89a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2073.832 ; gain = 249.148 ; free physical = 905 ; free virtual = 12273
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:15 ; elapsed = 00:06:07 . Memory (MB): peak = 2073.832 ; gain = 772.227 ; free physical = 905 ; free virtual = 12273
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 901 ; free virtual = 12272
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 900 ; free virtual = 12272
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/base_sys_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 895 ; free virtual = 12269
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 895 ; free virtual = 12270
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 894 ; free virtual = 12269

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 5b146555

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 894 ; free virtual = 12269

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 5b146555

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 894 ; free virtual = 12269
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 5b146555

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 892 ; free virtual = 12269
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 5b146555

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 892 ; free virtual = 12268

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 5b146555

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 891 ; free virtual = 12268

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 6d2b5371

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 891 ; free virtual = 12268
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 6d2b5371

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 891 ; free virtual = 12268
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90db1a6b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 891 ; free virtual = 12268

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 20c4c33da

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 889 ; free virtual = 12268

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 20c4c33da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 889 ; free virtual = 12267
Phase 1.2.1 Place Init Design | Checksum: 151fff04f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 883 ; free virtual = 12262
Phase 1.2 Build Placer Netlist Model | Checksum: 151fff04f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 883 ; free virtual = 12262

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 151fff04f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 883 ; free virtual = 12262
Phase 1 Placer Initialization | Checksum: 151fff04f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 883 ; free virtual = 12262

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e32de58c

Time (s): cpu = 00:01:44 ; elapsed = 00:01:01 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 878 ; free virtual = 12259

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e32de58c

Time (s): cpu = 00:01:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 878 ; free virtual = 12259

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2430cc42b

Time (s): cpu = 00:02:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 877 ; free virtual = 12258

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23e874f6f

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 877 ; free virtual = 12258

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 23e874f6f

Time (s): cpu = 00:02:01 ; elapsed = 00:01:11 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 877 ; free virtual = 12258

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 24b2923de

Time (s): cpu = 00:02:05 ; elapsed = 00:01:13 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 877 ; free virtual = 12258

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 24b2923de

Time (s): cpu = 00:02:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 877 ; free virtual = 12258

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16014ede8

Time (s): cpu = 00:02:20 ; elapsed = 00:01:26 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 875 ; free virtual = 12257

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1c5837ba7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 875 ; free virtual = 12258

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c5837ba7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:28 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 875 ; free virtual = 12258

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c5837ba7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 875 ; free virtual = 12257
Phase 3 Detail Placement | Checksum: 1c5837ba7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 875 ; free virtual = 12257

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1e690b02d

Time (s): cpu = 00:02:50 ; elapsed = 00:01:39 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12256

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.816. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 250f6e93c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:40 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255
Phase 4.1 Post Commit Optimization | Checksum: 250f6e93c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:40 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 250f6e93c

Time (s): cpu = 00:02:52 ; elapsed = 00:01:40 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 250f6e93c

Time (s): cpu = 00:02:52 ; elapsed = 00:01:41 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 250f6e93c

Time (s): cpu = 00:02:52 ; elapsed = 00:01:41 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 250f6e93c

Time (s): cpu = 00:02:53 ; elapsed = 00:01:41 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1adb73a61

Time (s): cpu = 00:02:53 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1adb73a61

Time (s): cpu = 00:02:53 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255
Ending Placer Task | Checksum: c4d208d8

Time (s): cpu = 00:02:53 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:03 ; elapsed = 00:01:48 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 873 ; free virtual = 12255
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 852 ; free virtual = 12255
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 860 ; free virtual = 12253
report_io: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 855 ; free virtual = 12249
report_utilization: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 855 ; free virtual = 12248
report_control_sets: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 854 ; free virtual = 12248
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bf14c99f ConstDB: 0 ShapeSum: 5bd3f39 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 75979ef7

Time (s): cpu = 00:02:03 ; elapsed = 00:01:35 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 766 ; free virtual = 12162

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 75979ef7

Time (s): cpu = 00:02:04 ; elapsed = 00:01:36 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 765 ; free virtual = 12162

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 75979ef7

Time (s): cpu = 00:02:05 ; elapsed = 00:01:37 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 765 ; free virtual = 12162

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 75979ef7

Time (s): cpu = 00:02:05 ; elapsed = 00:01:37 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 765 ; free virtual = 12162
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14bcd1494

Time (s): cpu = 00:02:35 ; elapsed = 00:01:50 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 743 ; free virtual = 12141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.020  | TNS=0.000  | WHS=-0.206 | THS=-238.676|

Phase 2 Router Initialization | Checksum: fc471a44

Time (s): cpu = 00:02:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 743 ; free virtual = 12141

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13ae1b8f9

Time (s): cpu = 00:03:12 ; elapsed = 00:02:02 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 742 ; free virtual = 12140

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 696
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19a6110b0

Time (s): cpu = 00:03:56 ; elapsed = 00:02:17 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.122  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19debac87

Time (s): cpu = 00:03:57 ; elapsed = 00:02:18 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12147
Phase 4 Rip-up And Reroute | Checksum: 19debac87

Time (s): cpu = 00:03:57 ; elapsed = 00:02:18 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12147

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 227e268a6

Time (s): cpu = 00:04:01 ; elapsed = 00:02:20 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.237  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 227e268a6

Time (s): cpu = 00:04:01 ; elapsed = 00:02:20 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 227e268a6

Time (s): cpu = 00:04:01 ; elapsed = 00:02:20 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148
Phase 5 Delay and Skew Optimization | Checksum: 227e268a6

Time (s): cpu = 00:04:01 ; elapsed = 00:02:20 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27081f207

Time (s): cpu = 00:04:06 ; elapsed = 00:02:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.237  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a0dd59e8

Time (s): cpu = 00:04:06 ; elapsed = 00:02:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148
Phase 6 Post Hold Fix | Checksum: 1a0dd59e8

Time (s): cpu = 00:04:07 ; elapsed = 00:02:22 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.53541 %
  Global Horizontal Routing Utilization  = 2.11055 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24de44943

Time (s): cpu = 00:04:08 ; elapsed = 00:02:23 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24de44943

Time (s): cpu = 00:04:08 ; elapsed = 00:02:23 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24820aa74

Time (s): cpu = 00:04:10 ; elapsed = 00:02:25 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.237  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24820aa74

Time (s): cpu = 00:04:11 ; elapsed = 00:02:26 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:11 ; elapsed = 00:02:26 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:20 ; elapsed = 00:02:31 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 749 ; free virtual = 12148
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 733 ; free virtual = 12149
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 745 ; free virtual = 12148
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/base_sys_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 743 ; free virtual = 12147
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2073.832 ; gain = 0.000 ; free physical = 743 ; free virtual = 12147
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2082.863 ; gain = 9.031 ; free physical = 709 ; free virtual = 12119
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 15:39:28 2016...

*** Running vivado
    with args -log base_sys_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source base_sys_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source base_sys_wrapper.tcl -notrace
Command: open_checkpoint base_sys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 964.523 ; gain = 0.000 ; free physical = 1584 ; free virtual = 12995
INFO: [Netlist 29-17] Analyzing 451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/.Xil/Vivado-25427-liucheng-laptop/dcp/base_sys_wrapper_early.xdc]
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/.Xil/Vivado-25427-liucheng-laptop/dcp/base_sys_wrapper_early.xdc]
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/.Xil/Vivado-25427-liucheng-laptop/dcp/base_sys_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/.Xil/Vivado-23127-liucheng-laptop/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1753.105 ; gain = 453.508 ; free physical = 972 ; free virtual = 12339
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/.Xil/Vivado-25427-liucheng-laptop/dcp/base_sys_wrapper.xdc]
Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/.Xil/Vivado-25427-liucheng-laptop/dcp/base_sys_wrapper_late.xdc]
Finished Parsing XDC File [/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/.Xil/Vivado-25427-liucheng-laptop/dcp/base_sys_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.105 ; gain = 6.000 ; free physical = 985 ; free virtual = 12352
Restored from archive | CPU: 3.670000 secs | Memory: 10.884071 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.105 ; gain = 6.000 ; free physical = 985 ; free virtual = 12352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 271 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 176 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 86 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 1767.105 ; gain = 802.582 ; free physical = 1003 ; free virtual = 12351
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_sys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:59 ; elapsed = 00:01:23 . Memory (MB): peak = 2191.180 ; gain = 424.074 ; free physical = 664 ; free virtual = 11954
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 16:46:03 2016...
