#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 24 17:22:35 2021
# Process ID: 4912
# Current directory: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_2
# Command line: vivado.exe -log Multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Multiplier.tcl
# Log file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_2/Multiplier.vds
# Journal file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source Multiplier.tcl -notrace
Command: synth_design -top Multiplier -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multiplier' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/new/Multiplier.vhd:46]
	Parameter msb_1 bound to: 4 - type: integer 
	Parameter adder_type bound to: look-ahead - type: string 
INFO: [Synth 8-638] synthesizing module 'CLA_Adder' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/new/CLA_Adder.vhd:41]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CLA_Adder' (1#1) [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/new/CLA_Adder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'SecondStep' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/SecondStep.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/SecondStep.vhd:92]
INFO: [Synth 8-3491] module 'Bin_2_7_SegDecoder' declared at 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/Bin_2_7_SegDecoder.vhd:34' bound to instance 'SSeg' of component 'Bin_2_7_SegDecoder' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/SecondStep.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Bin_2_7_SegDecoder' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/Bin_2_7_SegDecoder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bin_2_7_SegDecoder' (2#1) [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/Bin_2_7_SegDecoder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'SecondStep' (3#1) [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/SecondStep.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (4#1) [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/new/Multiplier.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1054.062 ; gain = 17.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1054.062 ; gain = 17.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1054.062 ; gain = 17.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1054.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Multiplier_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Multiplier_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1171.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.234 ; gain = 135.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.234 ; gain = 135.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.234 ; gain = 135.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1171.234 ; gain = 135.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1171.234 ; gain = 135.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1171.234 ; gain = 135.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1171.234 ; gain = 135.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1171.234 ; gain = 135.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1176.078 ; gain = 139.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1176.078 ; gain = 139.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1176.078 ; gain = 139.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1176.078 ; gain = 139.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1176.078 ; gain = 139.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1176.078 ; gain = 139.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |     2|
|6     |LUT4   |    14|
|7     |LUT5   |     1|
|8     |LUT6   |    21|
|9     |FDRE   |    22|
|10    |IBUF   |    10|
|11    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1176.078 ; gain = 139.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1176.078 ; gain = 22.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1176.078 ; gain = 139.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 1191.906 ; gain = 155.734
INFO: [Common 17-1381] The checkpoint 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_2/Multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Multiplier_utilization_synth.rpt -pb Multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 17:23:47 2021...
