ISim log file
Running: /home/jatorresmo/Documents/Experimento1/MIniAlu/testbench1_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/jatorresmo/Documents/Experimento1/MIniAlu/testbench1_isim_beh.wdb 
ISim P.49d (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@192.168.12.3:/opt/xlxsrvlic/'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@192.168.12.3:/opt/mgls_v9-6_6-3-0.ixl'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/home/jatorresmo/Documents/Experimento1/MIniAlu/tb.v" Line 7.  For instance testbench1/sum1/, width 1 of formal port wResult is not equal to width 4 of actual signal result.
WARNING: File "/home/jatorresmo/Documents/Experimento1/MIniAlu/tb.v" Line 7.  For instance testbench1/sum1/, width 1 of formal port wCarry is not equal to width 4 of actual signal carry.
WARNING: File "/home/jatorresmo/Documents/Experimento1/MIniAlu/tb.v" Line 7.  For instance testbench1/sum2/, width 1 of formal port wResult is not equal to width 4 of actual signal result.
WARNING: File "/home/jatorresmo/Documents/Experimento1/MIniAlu/tb.v" Line 7.  For instance testbench1/sum2/, width 1 of formal port wCarry is not equal to width 4 of actual signal carry.
WARNING: File "/home/jatorresmo/Documents/Experimento1/MIniAlu/tb.v" Line 7.  For instance testbench1/sum3/, width 1 of formal port wResult is not equal to width 4 of actual signal result.
WARNING: File "/home/jatorresmo/Documents/Experimento1/MIniAlu/tb.v" Line 7.  For instance testbench1/sum3/, width 1 of formal port wCarry is not equal to width 4 of actual signal carry.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
