verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/shifter_11.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/seven_seg_17.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/decoder_18.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/counter_16.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/compare_10.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/boolean_9.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/adder_8.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_shifter_5.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_compare_3.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_bool_4.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_adder_2.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/reset_conditioner_6.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/multi_seven_seg_7.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "H:/8bitalu/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/mojo_top_0.v"
