ARM GAS  /tmp/ccqYiay2.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"bluenrg_gap_aci.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.aci_gap_init_IDB05A1,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	aci_gap_init_IDB05A1
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	aci_gap_init_IDB05A1:
  28              	.LVL0:
  29              	.LFB130:
  30              		.file 1 "Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c"
   1:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** /******************** (C) COPYRIGHT 2014 STMicroelectronics ********************
   2:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * File Name          : bluenrg_hci.c
   3:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * Author             : AMS - HEA&RF BU
   4:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * Version            : V1.0.0
   5:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * Date               : 4-Oct-2013
   6:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * Description        : File with HCI commands for BlueNRG FW6.0 and above.
   7:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** ********************************************************************************
   8:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
   9:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
  10:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
  11:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
  12:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
  13:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  14:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** *******************************************************************************/
  15:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  16:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_types.h"
  17:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_def.h"
  18:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "hci_const.h"
  19:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_aci_const.h"
  20:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_gap_aci.h"
  21:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_gatt_server.h"
  22:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_gap.h"
  23:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  24:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #define MIN(a,b)            ((a) < (b) )? (a) : (b)
  25:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #define MAX(a,b)            ((a) > (b) )? (a) : (b)
  26:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  27:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
ARM GAS  /tmp/ccqYiay2.s 			page 2


  31              		.loc 1 28 1 view -0
  32              		.cfi_startproc
  33              		@ args = 8, pretend = 0, frame = 40
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  29:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
  35              		.loc 1 29 3 view .LVU1
  30:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_init_cp_IDB05A1 cp;
  36              		.loc 1 30 3 view .LVU2
  31:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_init_rp resp;
  37              		.loc 1 31 3 view .LVU3
  32:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****  
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.role = role;
  38              		.loc 1 33 3 view .LVU4
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
  39              		.loc 1 28 1 is_stmt 0 view .LVU5
  40 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 20
  43              		.cfi_offset 4, -20
  44              		.cfi_offset 5, -16
  45              		.cfi_offset 6, -12
  46              		.cfi_offset 7, -8
  47              		.cfi_offset 14, -4
  48 0002 8BB0     		sub	sp, sp, #44
  49              	.LCFI1:
  50              		.cfi_def_cfa_offset 64
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.privacy_enabled = privacy_enabled;
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.device_name_char_len = device_name_char_len;
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
  51              		.loc 1 37 3 view .LVU6
  52 0004 0024     		movs	r4, #0
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
  53              		.loc 1 28 1 view .LVU7
  54 0006 0D46     		mov	r5, r1
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.privacy_enabled = privacy_enabled;
  55              		.loc 1 33 11 view .LVU8
  56 0008 8DF80400 		strb	r0, [sp, #4]
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.privacy_enabled = privacy_enabled;
  57              		.loc 1 34 3 is_stmt 1 view .LVU9
  38:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  40:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  58              		.loc 1 40 10 is_stmt 0 view .LVU10
  59 000c 1848     		ldr	r0, .L6
  60              	.LVL1:
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.device_name_char_len = device_name_char_len;
  61              		.loc 1 34 22 view .LVU11
  62 000e 8DF80550 		strb	r5, [sp, #5]
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
  63              		.loc 1 35 3 is_stmt 1 view .LVU12
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
  64              		.loc 1 35 27 is_stmt 0 view .LVU13
  65 0012 8DF80620 		strb	r2, [sp, #6]
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  66              		.loc 1 37 3 is_stmt 1 view .LVU14
  67              		.loc 1 40 10 is_stmt 0 view .LVU15
ARM GAS  /tmp/ccqYiay2.s 			page 3


  68 0016 0490     		str	r0, [sp, #16]
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_INIT;
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
  43:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
  69              		.loc 1 43 11 view .LVU16
  70 0018 0322     		movs	r2, #3
  71              	.LVL2:
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_INIT_RP_SIZE;
  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  47:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
  72              		.loc 1 47 7 view .LVU17
  73 001a 2146     		mov	r1, r4
  74              	.LVL3:
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  75              		.loc 1 37 3 view .LVU18
  76 001c 02AF     		add	r7, sp, #8
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
  77              		.loc 1 42 13 view .LVU19
  78 001e 01AE     		add	r6, sp, #4
  79              	.LVL4:
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
  80              		.loc 1 28 1 view .LVU20
  81 0020 1D46     		mov	r5, r3
  82              		.loc 1 47 7 view .LVU21
  83 0022 04A8     		add	r0, sp, #16
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  84              		.loc 1 45 11 view .LVU22
  85 0024 0723     		movs	r3, #7
  86              	.LVL5:
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  87              		.loc 1 37 3 view .LVU23
  88 0026 0294     		str	r4, [sp, #8]
  43:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
  89              		.loc 1 43 11 view .LVU24
  90 0028 CDE90662 		strd	r6, r2, [sp, #24]
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  91              		.loc 1 39 3 view .LVU25
  92 002c 0594     		str	r4, [sp, #20]
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  93              		.loc 1 37 3 view .LVU26
  94 002e CDF80B40 		str	r4, [sp, #11]	@ unaligned
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  95              		.loc 1 39 3 is_stmt 1 view .LVU27
  40:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_INIT;
  96              		.loc 1 40 3 view .LVU28
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
  97              		.loc 1 41 3 view .LVU29
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
  98              		.loc 1 42 3 view .LVU30
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_INIT_RP_SIZE;
  99              		.loc 1 44 3 view .LVU31
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 100              		.loc 1 45 3 view .LVU32
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_INIT_RP_SIZE;
 101              		.loc 1 44 13 is_stmt 0 view .LVU33
 102 0032 0897     		str	r7, [sp, #32]
ARM GAS  /tmp/ccqYiay2.s 			page 4


  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 103              		.loc 1 45 11 view .LVU34
 104 0034 0993     		str	r3, [sp, #36]
 105              		.loc 1 47 3 is_stmt 1 view .LVU35
 106              		.loc 1 47 7 is_stmt 0 view .LVU36
 107 0036 FFF7FEFF 		bl	hci_send_req
 108              	.LVL6:
 109              		.loc 1 47 6 view .LVU37
 110 003a A042     		cmp	r0, r4
 111 003c 15DB     		blt	.L3
  48:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
  49:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  50:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (resp.status) {
 112              		.loc 1 50 3 is_stmt 1 view .LVU38
 113              		.loc 1 50 11 is_stmt 0 view .LVU39
 114 003e 9DF80800 		ldrb	r0, [sp, #8]	@ zero_extendqisi2
 115              		.loc 1 50 6 view .LVU40
 116 0042 80B9     		cbnz	r0, .L2
  51:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return resp.status;
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
  53:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  54:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *service_handle = btohs(resp.service_handle);
 117              		.loc 1 54 3 is_stmt 1 view .LVU41
 118              		.loc 1 54 21 is_stmt 0 view .LVU42
 119 0044 0299     		ldr	r1, [sp, #8]
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 120              		.loc 1 55 27 view .LVU43
 121 0046 9DF80B20 		ldrb	r2, [sp, #11]	@ zero_extendqisi2
 122 004a 9DF80C40 		ldrb	r4, [sp, #12]	@ zero_extendqisi2
  56:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *appearance_char_handle = btohs(resp.appearance_char_handle);
 123              		.loc 1 56 29 view .LVU44
 124 004e 039B     		ldr	r3, [sp, #12]
  54:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 125              		.loc 1 54 21 view .LVU45
 126 0050 C1F30F21 		ubfx	r1, r1, #8, #16
  54:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 127              		.loc 1 54 19 view .LVU46
 128 0054 2980     		strh	r1, [r5]	@ movhi
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 129              		.loc 1 55 3 is_stmt 1 view .LVU47
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 130              		.loc 1 55 25 is_stmt 0 view .LVU48
 131 0056 1099     		ldr	r1, [sp, #64]
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 132              		.loc 1 55 27 view .LVU49
 133 0058 42EA0422 		orr	r2, r2, r4, lsl #8
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 134              		.loc 1 55 25 view .LVU50
 135 005c 0A80     		strh	r2, [r1]	@ movhi
 136              		.loc 1 56 3 is_stmt 1 view .LVU51
 137              		.loc 1 56 27 is_stmt 0 view .LVU52
 138 005e 119A     		ldr	r2, [sp, #68]
 139              		.loc 1 56 29 view .LVU53
 140 0060 C3F30F23 		ubfx	r3, r3, #8, #16
 141              		.loc 1 56 27 view .LVU54
 142 0064 1380     		strh	r3, [r2]	@ movhi
  57:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
ARM GAS  /tmp/ccqYiay2.s 			page 5


  58:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 143              		.loc 1 58 3 is_stmt 1 view .LVU55
 144              	.L2:
  59:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 145              		.loc 1 59 1 is_stmt 0 view .LVU56
 146 0066 0BB0     		add	sp, sp, #44
 147              	.LCFI2:
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 20
 150              		@ sp needed
 151 0068 F0BD     		pop	{r4, r5, r6, r7, pc}
 152              	.LVL7:
 153              	.L3:
 154              	.LCFI3:
 155              		.cfi_restore_state
  48:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 156              		.loc 1 48 12 view .LVU57
 157 006a FF20     		movs	r0, #255
 158              		.loc 1 59 1 view .LVU58
 159 006c 0BB0     		add	sp, sp, #44
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 20
 162              		@ sp needed
 163 006e F0BD     		pop	{r4, r5, r6, r7, pc}
 164              	.LVL8:
 165              	.L7:
 166              		.loc 1 59 1 view .LVU59
 167              		.align	2
 168              	.L6:
 169 0070 3F008A00 		.word	9044031
 170              		.cfi_endproc
 171              	.LFE130:
 173              		.section	.text.aci_gap_init_IDB04A1,"ax",%progbits
 174              		.align	1
 175              		.p2align 2,,3
 176              		.global	aci_gap_init_IDB04A1
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu fpv4-sp-d16
 182              	aci_gap_init_IDB04A1:
 183              	.LVL9:
 184              	.LFB131:
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_han
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 185              		.loc 1 62 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 40
 188              		@ frame_needed = 0, uses_anonymous_args = 0
  63:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 189              		.loc 1 63 3 view .LVU61
  64:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_init_cp_IDB04A1 cp;
 190              		.loc 1 64 3 view .LVU62
  65:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_init_rp resp;
 191              		.loc 1 65 3 view .LVU63
  66:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccqYiay2.s 			page 6


  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.role = role;
 192              		.loc 1 67 3 view .LVU64
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 193              		.loc 1 62 1 is_stmt 0 view .LVU65
 194 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 195              	.LCFI5:
 196              		.cfi_def_cfa_offset 20
 197              		.cfi_offset 4, -20
 198              		.cfi_offset 5, -16
 199              		.cfi_offset 6, -12
 200              		.cfi_offset 7, -8
 201              		.cfi_offset 14, -4
 202 0002 8BB0     		sub	sp, sp, #44
 203              	.LCFI6:
 204              		.cfi_def_cfa_offset 64
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 205              		.loc 1 69 3 view .LVU66
 206 0004 0024     		movs	r4, #0
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 207              		.loc 1 67 11 view .LVU67
 208 0006 8DF80400 		strb	r0, [sp, #4]
 209              		.loc 1 69 3 is_stmt 1 view .LVU68
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 210              		.loc 1 62 1 is_stmt 0 view .LVU69
 211 000a 1646     		mov	r6, r2
 212              		.loc 1 69 3 view .LVU70
 213 000c 02A8     		add	r0, sp, #8
 214              	.LVL10:
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 215              		.loc 1 72 10 view .LVU71
 216 000e 164A     		ldr	r2, .L12
 217              	.LVL11:
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_INIT;
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
 218              		.loc 1 76 13 view .LVU72
 219 0010 0890     		str	r0, [sp, #32]
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 220              		.loc 1 62 1 view .LVU73
 221 0012 1D46     		mov	r5, r3
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 222              		.loc 1 74 13 view .LVU74
 223 0014 01AB     		add	r3, sp, #4
 224              	.LVL12:
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_INIT;
 225              		.loc 1 72 10 view .LVU75
 226 0016 0492     		str	r2, [sp, #16]
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 227              		.loc 1 74 13 view .LVU76
 228 0018 0693     		str	r3, [sp, #24]
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
 229              		.loc 1 75 11 view .LVU77
 230 001a 0122     		movs	r2, #1
ARM GAS  /tmp/ccqYiay2.s 			page 7


  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_INIT_RP_SIZE;
 231              		.loc 1 77 11 view .LVU78
 232 001c 0723     		movs	r3, #7
 233              	.LVL13:
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 234              		.loc 1 62 1 view .LVU79
 235 001e 0F46     		mov	r7, r1
  78:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 236              		.loc 1 79 7 view .LVU80
 237 0020 04A8     		add	r0, sp, #16
 238 0022 2146     		mov	r1, r4
 239              	.LVL14:
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 240              		.loc 1 69 3 view .LVU81
 241 0024 0294     		str	r4, [sp, #8]
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 242              		.loc 1 71 3 view .LVU82
 243 0026 0594     		str	r4, [sp, #20]
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 244              		.loc 1 69 3 view .LVU83
 245 0028 CDF80B40 		str	r4, [sp, #11]	@ unaligned
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 246              		.loc 1 71 3 is_stmt 1 view .LVU84
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_INIT;
 247              		.loc 1 72 3 view .LVU85
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 248              		.loc 1 73 3 view .LVU86
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 249              		.loc 1 74 3 view .LVU87
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
 250              		.loc 1 75 3 view .LVU88
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
 251              		.loc 1 75 11 is_stmt 0 view .LVU89
 252 002c 0792     		str	r2, [sp, #28]
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_INIT_RP_SIZE;
 253              		.loc 1 76 3 is_stmt 1 view .LVU90
  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 254              		.loc 1 77 3 view .LVU91
  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 255              		.loc 1 77 11 is_stmt 0 view .LVU92
 256 002e 0993     		str	r3, [sp, #36]
 257              		.loc 1 79 3 is_stmt 1 view .LVU93
 258              		.loc 1 79 7 is_stmt 0 view .LVU94
 259 0030 FFF7FEFF 		bl	hci_send_req
 260              	.LVL15:
 261              		.loc 1 79 6 view .LVU95
 262 0034 A042     		cmp	r0, r4
 263 0036 13DB     		blt	.L10
  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  82:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (resp.status) {
 264              		.loc 1 82 3 is_stmt 1 view .LVU96
 265              		.loc 1 82 11 is_stmt 0 view .LVU97
 266 0038 9DF80800 		ldrb	r0, [sp, #8]	@ zero_extendqisi2
 267              		.loc 1 82 6 view .LVU98
 268 003c 70B9     		cbnz	r0, .L9
ARM GAS  /tmp/ccqYiay2.s 			page 8


  83:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return resp.status;
  84:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *service_handle = btohs(resp.service_handle);
 269              		.loc 1 86 3 is_stmt 1 view .LVU99
 270              		.loc 1 86 21 is_stmt 0 view .LVU100
 271 003e 0299     		ldr	r1, [sp, #8]
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 272              		.loc 1 87 27 view .LVU101
 273 0040 9DF80B20 		ldrb	r2, [sp, #11]	@ zero_extendqisi2
 274 0044 9DF80C40 		ldrb	r4, [sp, #12]	@ zero_extendqisi2
  88:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *appearance_char_handle = btohs(resp.appearance_char_handle);
 275              		.loc 1 88 29 view .LVU102
 276 0048 039B     		ldr	r3, [sp, #12]
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 277              		.loc 1 86 21 view .LVU103
 278 004a C1F30F21 		ubfx	r1, r1, #8, #16
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 279              		.loc 1 87 27 view .LVU104
 280 004e 42EA0422 		orr	r2, r2, r4, lsl #8
 281              		.loc 1 88 29 view .LVU105
 282 0052 C3F30F23 		ubfx	r3, r3, #8, #16
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 283              		.loc 1 86 19 view .LVU106
 284 0056 3980     		strh	r1, [r7]	@ movhi
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 285              		.loc 1 87 3 is_stmt 1 view .LVU107
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 286              		.loc 1 87 25 is_stmt 0 view .LVU108
 287 0058 3280     		strh	r2, [r6]	@ movhi
 288              		.loc 1 88 3 is_stmt 1 view .LVU109
 289              		.loc 1 88 27 is_stmt 0 view .LVU110
 290 005a 2B80     		strh	r3, [r5]	@ movhi
  89:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  90:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 291              		.loc 1 90 3 is_stmt 1 view .LVU111
 292              	.L9:
  91:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 293              		.loc 1 91 1 is_stmt 0 view .LVU112
 294 005c 0BB0     		add	sp, sp, #44
 295              	.LCFI7:
 296              		.cfi_remember_state
 297              		.cfi_def_cfa_offset 20
 298              		@ sp needed
 299 005e F0BD     		pop	{r4, r5, r6, r7, pc}
 300              	.LVL16:
 301              	.L10:
 302              	.LCFI8:
 303              		.cfi_restore_state
  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 304              		.loc 1 80 12 view .LVU113
 305 0060 FF20     		movs	r0, #255
 306              		.loc 1 91 1 view .LVU114
 307 0062 0BB0     		add	sp, sp, #44
 308              	.LCFI9:
 309              		.cfi_def_cfa_offset 20
 310              		@ sp needed
ARM GAS  /tmp/ccqYiay2.s 			page 9


 311 0064 F0BD     		pop	{r4, r5, r6, r7, pc}
 312              	.LVL17:
 313              	.L13:
 314              		.loc 1 91 1 view .LVU115
 315 0066 00BF     		.align	2
 316              	.L12:
 317 0068 3F008A00 		.word	9044031
 318              		.cfi_endproc
 319              	.LFE131:
 321              		.section	.text.aci_gap_set_non_discoverable,"ax",%progbits
 322              		.align	1
 323              		.p2align 2,,3
 324              		.global	aci_gap_set_non_discoverable
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 328              		.fpu fpv4-sp-d16
 330              	aci_gap_set_non_discoverable:
 331              	.LFB132:
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_non_discoverable(void)
  94:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 332              		.loc 1 94 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 32
 335              		@ frame_needed = 0, uses_anonymous_args = 0
  95:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 336              		.loc 1 95 3 view .LVU117
  96:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 337              		.loc 1 96 3 view .LVU118
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 338              		.loc 1 98 3 view .LVU119
  94:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 339              		.loc 1 94 1 is_stmt 0 view .LVU120
 340 0000 10B5     		push	{r4, lr}
 341              	.LCFI10:
 342              		.cfi_def_cfa_offset 8
 343              		.cfi_offset 4, -8
 344              		.cfi_offset 14, -4
 345 0002 88B0     		sub	sp, sp, #32
 346              	.LCFI11:
 347              		.cfi_def_cfa_offset 40
 348              		.loc 1 98 3 view .LVU121
 349 0004 0021     		movs	r1, #0
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_DISCOVERABLE;
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 350              		.loc 1 101 13 view .LVU122
 351 0006 0DF10702 		add	r2, sp, #7
 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 352              		.loc 1 102 11 view .LVU123
 353 000a 0123     		movs	r3, #1
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 354              		.loc 1 99 10 view .LVU124
 355 000c 084C     		ldr	r4, .L18
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
ARM GAS  /tmp/ccqYiay2.s 			page 10


 356              		.loc 1 98 3 view .LVU125
 357 000e 0491     		str	r1, [sp, #16]
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 358              		.loc 1 104 7 view .LVU126
 359 0010 02A8     		add	r0, sp, #8
 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 360              		.loc 1 102 11 view .LVU127
 361 0012 CDE90623 		strd	r2, r3, [sp, #24]
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 362              		.loc 1 98 3 view .LVU128
 363 0016 0391     		str	r1, [sp, #12]
 364 0018 0591     		str	r1, [sp, #20]
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_DISCOVERABLE;
 365              		.loc 1 99 3 is_stmt 1 view .LVU129
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 366              		.loc 1 100 3 view .LVU130
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_DISCOVERABLE;
 367              		.loc 1 99 10 is_stmt 0 view .LVU131
 368 001a 0294     		str	r4, [sp, #8]
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 369              		.loc 1 101 3 is_stmt 1 view .LVU132
 370              		.loc 1 104 3 view .LVU133
 371              		.loc 1 104 7 is_stmt 0 view .LVU134
 372 001c FFF7FEFF 		bl	hci_send_req
 373              	.LVL18:
 374              		.loc 1 104 6 view .LVU135
 375 0020 0028     		cmp	r0, #0
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;  
 376              		.loc 1 107 3 is_stmt 1 view .LVU136
 377              		.loc 1 107 10 is_stmt 0 view .LVU137
 378 0022 ACBF     		ite	ge
 379 0024 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 380              		.loc 1 105 12 view .LVU138
 381 0028 FF20     		movlt	r0, #255
 108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 382              		.loc 1 108 1 view .LVU139
 383 002a 08B0     		add	sp, sp, #32
 384              	.LCFI12:
 385              		.cfi_def_cfa_offset 8
 386              		@ sp needed
 387 002c 10BD     		pop	{r4, pc}
 388              	.L19:
 389 002e 00BF     		.align	2
 390              	.L18:
 391 0030 3F008100 		.word	8454207
 392              		.cfi_endproc
 393              	.LFE132:
 395              		.section	.text.aci_gap_set_limited_discoverable,"ax",%progbits
 396              		.align	1
 397              		.p2align 2,,3
 398              		.global	aci_gap_set_limited_discoverable
 399              		.syntax unified
 400              		.thumb
ARM GAS  /tmp/ccqYiay2.s 			page 11


 401              		.thumb_func
 402              		.fpu fpv4-sp-d16
 404              	aci_gap_set_limited_discoverable:
 405              	.LVL19:
 406              	.LFB133:
 109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_limited_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvInt
 111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 					    uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
 112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 					    const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
 113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 					    uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 407              		.loc 1 114 1 is_stmt 1 view -0
 408              		.cfi_startproc
 409              		@ args = 28, pretend = 0, frame = 72
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 411              		.loc 1 115 3 view .LVU141
 116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;    
 412              		.loc 1 116 3 view .LVU142
 117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[40];
 413              		.loc 1 117 3 view .LVU143
 118:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 414              		.loc 1 118 3 view .LVU144
 119:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 120:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 415              		.loc 1 120 3 view .LVU145
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 416              		.loc 1 114 1 is_stmt 0 view .LVU146
 417 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 418              	.LCFI13:
 419              		.cfi_def_cfa_offset 28
 420              		.cfi_offset 4, -28
 421              		.cfi_offset 5, -24
 422              		.cfi_offset 6, -20
 423              		.cfi_offset 7, -16
 424              		.cfi_offset 8, -12
 425              		.cfi_offset 9, -8
 426              		.cfi_offset 14, -4
 427 0004 93B0     		sub	sp, sp, #76
 428              	.LCFI14:
 429              		.cfi_def_cfa_offset 104
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 430              		.loc 1 114 1 view .LVU147
 431 0006 9DF86C50 		ldrb	r5, [sp, #108]	@ zero_extendqisi2
 432 000a 9DF87440 		ldrb	r4, [sp, #116]	@ zero_extendqisi2
 433 000e 9DF868E0 		ldrb	lr, [sp, #104]	@ zero_extendqisi2
 434 0012 BDF87C70 		ldrh	r7, [sp, #124]
 435 0016 BDF88060 		ldrh	r6, [sp, #128]
 436              		.loc 1 120 20 view .LVU148
 437 001a 05EB0409 		add	r9, r5, r4
 438              		.loc 1 120 6 view .LVU149
 439 001e B9F11A0F 		cmp	r9, #26
 440 0022 49DC     		bgt	.L22
 121:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 122:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvType;
 441              		.loc 1 123 3 is_stmt 1 view .LVU150
ARM GAS  /tmp/ccqYiay2.s 			page 12


 442 0024 9446     		mov	ip, r2
 443 0026 8846     		mov	r8, r1
 124:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 125:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   AdvIntervMin = htobs(AdvIntervMin);
 127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 129:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 130:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   AdvIntervMax = htobs(AdvIntervMax);
 131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 132:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 134:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = OwnAddrType;
 135:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 136:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvFilterPolicy;
 138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 139:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = LocalNameLen;
 141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 143:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 444              		.loc 1 143 3 is_stmt 0 view .LVU151
 445 0028 2A46     		mov	r2, r5
 446              	.LVL20:
 447              		.loc 1 143 3 view .LVU152
 448 002a 1C99     		ldr	r1, [sp, #112]
 449              	.LVL21:
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 450              		.loc 1 123 16 view .LVU153
 451 002c 8DF82000 		strb	r0, [sp, #32]
 124:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 452              		.loc 1 124 3 is_stmt 1 view .LVU154
 453              	.LVL22:
 126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 454              		.loc 1 126 3 view .LVU155
 127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 455              		.loc 1 127 3 view .LVU156
 456              		.loc 1 143 3 is_stmt 0 view .LVU157
 457 0030 0AA8     		add	r0, sp, #40
 458              	.LVL23:
 131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 459              		.loc 1 131 3 view .LVU158
 460 0032 ADF823C0 		strh	ip, [sp, #35]	@ unaligned
 137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 461              		.loc 1 137 16 view .LVU159
 462 0036 8DF826E0 		strb	lr, [sp, #38]
 127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 463              		.loc 1 127 3 view .LVU160
 464 003a ADF82180 		strh	r8, [sp, #33]	@ unaligned
 128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 465              		.loc 1 128 3 is_stmt 1 view .LVU161
 466              	.LVL24:
 130:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 467              		.loc 1 130 3 view .LVU162
 131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 468              		.loc 1 131 3 view .LVU163
ARM GAS  /tmp/ccqYiay2.s 			page 13


 132:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 469              		.loc 1 132 3 view .LVU164
 134:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 470              		.loc 1 134 3 view .LVU165
 134:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 471              		.loc 1 134 16 is_stmt 0 view .LVU166
 472 003e 8DF82530 		strb	r3, [sp, #37]
 135:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 473              		.loc 1 135 3 is_stmt 1 view .LVU167
 474              	.LVL25:
 137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 475              		.loc 1 137 3 view .LVU168
 138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 476              		.loc 1 138 3 view .LVU169
 140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 477              		.loc 1 140 3 view .LVU170
 140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 478              		.loc 1 140 16 is_stmt 0 view .LVU171
 479 0042 8DF82750 		strb	r5, [sp, #39]
 141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 480              		.loc 1 141 3 is_stmt 1 view .LVU172
 481              	.LVL26:
 482              		.loc 1 143 3 view .LVU173
 483 0046 FFF7FEFF 		bl	memcpy
 484              	.LVL27:
 144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  LocalNameLen;
 485              		.loc 1 144 3 view .LVU174
 145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 146:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = ServiceUUIDLen;
 486              		.loc 1 146 3 view .LVU175
 144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  LocalNameLen;
 487              		.loc 1 144 8 is_stmt 0 view .LVU176
 488 004a 05F10803 		add	r3, r5, #8
 489              		.loc 1 146 16 view .LVU177
 490 004e 12AA     		add	r2, sp, #72
 491 0050 52FA83F3 		uxtab	r3, r2, r3
 147:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 492              		.loc 1 147 7 view .LVU178
 493 0054 0935     		adds	r5, r5, #9
 494              	.LVL28:
 495              		.loc 1 147 7 view .LVU179
 496 0056 EDB2     		uxtb	r5, r5
 497              	.LVL29:
 148:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 149:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 498              		.loc 1 149 3 view .LVU180
 499 0058 2246     		mov	r2, r4
 146:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 500              		.loc 1 146 16 view .LVU181
 501 005a 03F8284C 		strb	r4, [r3, #-40]
 147:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 502              		.loc 1 147 3 is_stmt 1 view .LVU182
 503              	.LVL30:
 504              		.loc 1 149 3 view .LVU183
 143:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  LocalNameLen;
 505              		.loc 1 143 3 is_stmt 0 view .LVU184
 506 005e 0DF12008 		add	r8, sp, #32
ARM GAS  /tmp/ccqYiay2.s 			page 14


 507              	.LVL31:
 150:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  ServiceUUIDLen;
 508              		.loc 1 150 8 view .LVU185
 509 0062 2C44     		add	r4, r4, r5
 510 0064 E4B2     		uxtb	r4, r4
 149:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  ServiceUUIDLen;
 511              		.loc 1 149 3 view .LVU186
 512 0066 1E99     		ldr	r1, [sp, #120]
 513 0068 08EB0500 		add	r0, r8, r5
 514 006c FFF7FEFF 		bl	memcpy
 515              	.LVL32:
 516              		.loc 1 150 3 is_stmt 1 view .LVU187
 151:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 152:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 517              		.loc 1 152 3 view .LVU188
 153:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 154:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 155:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 518              		.loc 1 155 3 is_stmt 0 view .LVU189
 519 0070 12AA     		add	r2, sp, #72
 153:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 520              		.loc 1 153 8 view .LVU190
 521 0072 A31C     		adds	r3, r4, #2
 152:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 522              		.loc 1 152 3 view .LVU191
 523 0074 1019     		adds	r0, r2, r4
 524              		.loc 1 155 3 view .LVU192
 525 0076 52FA83F3 		uxtab	r3, r2, r3
 156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 157:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 158:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 159:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 526              		.loc 1 159 10 view .LVU193
 527 007a DFF84CE0 		ldr	lr, .L25
 152:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 528              		.loc 1 152 3 view .LVU194
 529 007e 20F8287C 		strh	r7, [r0, #-40]	@ unaligned
 153:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 530              		.loc 1 153 3 is_stmt 1 view .LVU195
 531              	.LVL33:
 155:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 532              		.loc 1 155 3 view .LVU196
 156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 533              		.loc 1 156 8 is_stmt 0 view .LVU197
 534 0082 0434     		adds	r4, r4, #4
 535              	.LVL34:
 160:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_LIMITED_DISCOVERABLE;
 161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 536              		.loc 1 163 12 view .LVU198
 537 0084 4FF00F0C 		mov	ip, #15
 164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 538              		.loc 1 165 11 view .LVU199
 539 0088 0122     		movs	r2, #1
 162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
ARM GAS  /tmp/ccqYiay2.s 			page 15


 540              		.loc 1 162 11 view .LVU200
 541 008a E4B2     		uxtb	r4, r4
 542              	.LVL35:
 164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 543              		.loc 1 164 13 view .LVU201
 544 008c 0DF10705 		add	r5, sp, #7
 545              	.LVL36:
 166:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 167:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 546              		.loc 1 167 7 view .LVU202
 547 0090 0021     		movs	r1, #0
 548 0092 02A8     		add	r0, sp, #8
 155:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 549              		.loc 1 155 3 view .LVU203
 550 0094 23F8286C 		strh	r6, [r3, #-40]	@ unaligned
 156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 551              		.loc 1 156 3 is_stmt 1 view .LVU204
 552              	.LVL37:
 158:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 553              		.loc 1 158 3 view .LVU205
 159:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_LIMITED_DISCOVERABLE;
 554              		.loc 1 159 3 view .LVU206
 160:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 555              		.loc 1 160 3 view .LVU207
 161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 556              		.loc 1 161 3 view .LVU208
 162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 557              		.loc 1 162 3 view .LVU209
 163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 558              		.loc 1 163 12 is_stmt 0 view .LVU210
 559 0098 CDE902EC 		strd	lr, ip, [sp, #8]
 165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 560              		.loc 1 165 11 view .LVU211
 561 009c CDE90652 		strd	r5, r2, [sp, #24]
 161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 562              		.loc 1 161 13 view .LVU212
 563 00a0 CDF81080 		str	r8, [sp, #16]
 162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 564              		.loc 1 162 11 view .LVU213
 565 00a4 0594     		str	r4, [sp, #20]
 163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 566              		.loc 1 163 3 is_stmt 1 view .LVU214
 164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 567              		.loc 1 164 3 view .LVU215
 568              		.loc 1 167 3 view .LVU216
 569              		.loc 1 167 7 is_stmt 0 view .LVU217
 570 00a6 FFF7FEFF 		bl	hci_send_req
 571              	.LVL38:
 572              		.loc 1 167 6 view .LVU218
 573 00aa 0028     		cmp	r0, #0
 574 00ac 08DB     		blt	.L23
 168:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 169:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 170:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 575              		.loc 1 170 3 is_stmt 1 view .LVU219
 576              		.loc 1 170 10 is_stmt 0 view .LVU220
 577 00ae 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
ARM GAS  /tmp/ccqYiay2.s 			page 16


 171:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 578              		.loc 1 171 1 view .LVU221
 579 00b2 13B0     		add	sp, sp, #76
 580              	.LCFI15:
 581              		.cfi_remember_state
 582              		.cfi_def_cfa_offset 28
 583              		@ sp needed
 584 00b4 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 585              	.LVL39:
 586              	.L22:
 587              	.LCFI16:
 588              		.cfi_restore_state
 121:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 589              		.loc 1 121 12 view .LVU222
 590 00b8 4220     		movs	r0, #66
 591              	.LVL40:
 592              		.loc 1 171 1 view .LVU223
 593 00ba 13B0     		add	sp, sp, #76
 594              	.LCFI17:
 595              		.cfi_remember_state
 596              		.cfi_def_cfa_offset 28
 597              		@ sp needed
 598 00bc BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 599              	.LVL41:
 600              	.L23:
 601              	.LCFI18:
 602              		.cfi_restore_state
 168:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 603              		.loc 1 168 12 view .LVU224
 604 00c0 FF20     		movs	r0, #255
 605              		.loc 1 171 1 view .LVU225
 606 00c2 13B0     		add	sp, sp, #76
 607              	.LCFI19:
 608              		.cfi_def_cfa_offset 28
 609              		@ sp needed
 610 00c4 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 611              	.LVL42:
 612              	.L26:
 613              		.loc 1 171 1 view .LVU226
 614              		.align	2
 615              	.L25:
 616 00c8 3F008200 		.word	8519743
 617              		.cfi_endproc
 618              	.LFE133:
 620              		.section	.text.aci_gap_set_discoverable,"ax",%progbits
 621              		.align	1
 622              		.p2align 2,,3
 623              		.global	aci_gap_set_discoverable
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 627              		.fpu fpv4-sp-d16
 629              	aci_gap_set_discoverable:
 630              	.LVL43:
 631              	.LFB134:
 172:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 173:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
ARM GAS  /tmp/ccqYiay2.s 			page 17


 174:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                              uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
 175:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                              const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDLis
 176:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                              uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
 177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 632              		.loc 1 177 1 is_stmt 1 view -0
 633              		.cfi_startproc
 634              		@ args = 28, pretend = 0, frame = 72
 635              		@ frame_needed = 0, uses_anonymous_args = 0
 178:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 636              		.loc 1 178 3 view .LVU228
 179:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;    
 637              		.loc 1 179 3 view .LVU229
 180:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[40];
 638              		.loc 1 180 3 view .LVU230
 181:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 639              		.loc 1 181 3 view .LVU231
 182:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 183:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 640              		.loc 1 183 3 view .LVU232
 177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 641              		.loc 1 177 1 is_stmt 0 view .LVU233
 642 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 643              	.LCFI20:
 644              		.cfi_def_cfa_offset 28
 645              		.cfi_offset 4, -28
 646              		.cfi_offset 5, -24
 647              		.cfi_offset 6, -20
 648              		.cfi_offset 7, -16
 649              		.cfi_offset 8, -12
 650              		.cfi_offset 9, -8
 651              		.cfi_offset 14, -4
 652 0004 93B0     		sub	sp, sp, #76
 653              	.LCFI21:
 654              		.cfi_def_cfa_offset 104
 177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 655              		.loc 1 177 1 view .LVU234
 656 0006 9DF86C50 		ldrb	r5, [sp, #108]	@ zero_extendqisi2
 657 000a 9DF87440 		ldrb	r4, [sp, #116]	@ zero_extendqisi2
 658 000e 9DF868E0 		ldrb	lr, [sp, #104]	@ zero_extendqisi2
 659 0012 BDF87C70 		ldrh	r7, [sp, #124]
 660 0016 BDF88060 		ldrh	r6, [sp, #128]
 661              		.loc 1 183 20 view .LVU235
 662 001a 05EB0409 		add	r9, r5, r4
 663              		.loc 1 183 6 view .LVU236
 664 001e B9F11A0F 		cmp	r9, #26
 665 0022 47DC     		bgt	.L29
 184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvType;
 666              		.loc 1 186 3 is_stmt 1 view .LVU237
 667 0024 9446     		mov	ip, r2
 668 0026 8846     		mov	r8, r1
 187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   AdvIntervMin = htobs(AdvIntervMin);
 190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
ARM GAS  /tmp/ccqYiay2.s 			page 18


 192:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 193:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   AdvIntervMax = htobs(AdvIntervMax);
 194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 195:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 196:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 197:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = OwnAddrType;
 198:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 199:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 200:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvFilterPolicy;
 201:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 202:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = LocalNameLen;
 204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 205:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 206:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 669              		.loc 1 206 3 is_stmt 0 view .LVU238
 670 0028 2A46     		mov	r2, r5
 671              	.LVL44:
 672              		.loc 1 206 3 view .LVU239
 673 002a 1C99     		ldr	r1, [sp, #112]
 674              	.LVL45:
 186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 675              		.loc 1 186 16 view .LVU240
 676 002c 8DF82000 		strb	r0, [sp, #32]
 187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 677              		.loc 1 187 3 is_stmt 1 view .LVU241
 678              	.LVL46:
 189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 679              		.loc 1 189 3 view .LVU242
 190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 680              		.loc 1 190 3 view .LVU243
 681              		.loc 1 206 3 is_stmt 0 view .LVU244
 682 0030 0AA8     		add	r0, sp, #40
 683              	.LVL47:
 194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 684              		.loc 1 194 3 view .LVU245
 685 0032 ADF823C0 		strh	ip, [sp, #35]	@ unaligned
 200:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 686              		.loc 1 200 16 view .LVU246
 687 0036 8DF826E0 		strb	lr, [sp, #38]
 190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 688              		.loc 1 190 3 view .LVU247
 689 003a ADF82180 		strh	r8, [sp, #33]	@ unaligned
 191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 690              		.loc 1 191 3 is_stmt 1 view .LVU248
 691              	.LVL48:
 193:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 692              		.loc 1 193 3 view .LVU249
 194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 693              		.loc 1 194 3 view .LVU250
 195:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 694              		.loc 1 195 3 view .LVU251
 197:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 695              		.loc 1 197 3 view .LVU252
 197:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 696              		.loc 1 197 16 is_stmt 0 view .LVU253
 697 003e 8DF82530 		strb	r3, [sp, #37]
ARM GAS  /tmp/ccqYiay2.s 			page 19


 198:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 698              		.loc 1 198 3 is_stmt 1 view .LVU254
 699              	.LVL49:
 200:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 700              		.loc 1 200 3 view .LVU255
 201:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 701              		.loc 1 201 3 view .LVU256
 203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 702              		.loc 1 203 3 view .LVU257
 203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 703              		.loc 1 203 16 is_stmt 0 view .LVU258
 704 0042 8DF82750 		strb	r5, [sp, #39]
 204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 705              		.loc 1 204 3 is_stmt 1 view .LVU259
 706              	.LVL50:
 707              		.loc 1 206 3 view .LVU260
 708 0046 FFF7FEFF 		bl	memcpy
 709              	.LVL51:
 207:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  LocalNameLen;
 710              		.loc 1 207 3 view .LVU261
 208:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 209:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = ServiceUUIDLen;
 711              		.loc 1 209 3 view .LVU262
 207:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  LocalNameLen;
 712              		.loc 1 207 8 is_stmt 0 view .LVU263
 713 004a 05F10803 		add	r3, r5, #8
 714              		.loc 1 209 16 view .LVU264
 715 004e 12AA     		add	r2, sp, #72
 716 0050 52FA83F3 		uxtab	r3, r2, r3
 210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 717              		.loc 1 210 7 view .LVU265
 718 0054 0935     		adds	r5, r5, #9
 719              	.LVL52:
 720              		.loc 1 210 7 view .LVU266
 721 0056 EDB2     		uxtb	r5, r5
 722              	.LVL53:
 211:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 723              		.loc 1 212 3 view .LVU267
 724 0058 2246     		mov	r2, r4
 209:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 725              		.loc 1 209 16 view .LVU268
 726 005a 03F8284C 		strb	r4, [r3, #-40]
 210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 727              		.loc 1 210 3 is_stmt 1 view .LVU269
 728              	.LVL54:
 729              		.loc 1 212 3 view .LVU270
 206:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  LocalNameLen;
 730              		.loc 1 206 3 is_stmt 0 view .LVU271
 731 005e 0DF12008 		add	r8, sp, #32
 732              	.LVL55:
 213:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  ServiceUUIDLen;  
 733              		.loc 1 213 8 view .LVU272
 734 0062 2C44     		add	r4, r4, r5
 735 0064 E4B2     		uxtb	r4, r4
 212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  ServiceUUIDLen;  
 736              		.loc 1 212 3 view .LVU273
ARM GAS  /tmp/ccqYiay2.s 			page 20


 737 0066 1E99     		ldr	r1, [sp, #120]
 738 0068 08EB0500 		add	r0, r8, r5
 739 006c FFF7FEFF 		bl	memcpy
 740              	.LVL56:
 741              		.loc 1 213 3 is_stmt 1 view .LVU274
 214:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 742              		.loc 1 215 3 view .LVU275
 216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 743              		.loc 1 216 3 view .LVU276
 217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 218:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 219:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 744              		.loc 1 220 3 is_stmt 0 view .LVU277
 745 0070 12AA     		add	r2, sp, #72
 217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 746              		.loc 1 217 8 view .LVU278
 747 0072 A31C     		adds	r3, r4, #2
 216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 748              		.loc 1 216 3 view .LVU279
 749 0074 1019     		adds	r0, r2, r4
 750              		.loc 1 220 3 view .LVU280
 751 0076 52FA83F3 		uxtab	r3, r2, r3
 221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 222:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 224:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 752              		.loc 1 224 10 view .LVU281
 753 007a DFF848C0 		ldr	ip, .L32
 216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 754              		.loc 1 216 3 view .LVU282
 755 007e 20F8287C 		strh	r7, [r0, #-40]	@ unaligned
 217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 756              		.loc 1 217 3 is_stmt 1 view .LVU283
 757              	.LVL57:
 219:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 758              		.loc 1 219 3 view .LVU284
 220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 759              		.loc 1 220 3 view .LVU285
 221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 760              		.loc 1 221 8 is_stmt 0 view .LVU286
 761 0082 0434     		adds	r4, r4, #4
 762              	.LVL58:
 223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 763              		.loc 1 223 3 view .LVU287
 764 0084 0021     		movs	r1, #0
 225:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 765              		.loc 1 229 11 view .LVU288
 766 0086 0122     		movs	r2, #1
 227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 767              		.loc 1 227 11 view .LVU289
 768 0088 E4B2     		uxtb	r4, r4
ARM GAS  /tmp/ccqYiay2.s 			page 21


 769              	.LVL59:
 228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 770              		.loc 1 228 13 view .LVU290
 771 008a 0DF10705 		add	r5, sp, #7
 772              	.LVL60:
 230:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 231:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 773              		.loc 1 231 7 view .LVU291
 774 008e 02A8     		add	r0, sp, #8
 220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 775              		.loc 1 220 3 view .LVU292
 776 0090 23F8286C 		strh	r6, [r3, #-40]	@ unaligned
 221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 777              		.loc 1 221 3 is_stmt 1 view .LVU293
 778              	.LVL61:
 223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 779              		.loc 1 223 3 view .LVU294
 224:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 780              		.loc 1 224 10 is_stmt 0 view .LVU295
 781 0094 CDE902C1 		strd	ip, r1, [sp, #8]
 226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 782              		.loc 1 226 3 is_stmt 1 view .LVU296
 227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 783              		.loc 1 227 3 view .LVU297
 228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 784              		.loc 1 228 3 view .LVU298
 229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 785              		.loc 1 229 11 is_stmt 0 view .LVU299
 786 0098 CDE90652 		strd	r5, r2, [sp, #24]
 787              		.loc 1 231 3 is_stmt 1 view .LVU300
 226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 788              		.loc 1 226 13 is_stmt 0 view .LVU301
 789 009c CDF81080 		str	r8, [sp, #16]
 227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 790              		.loc 1 227 11 view .LVU302
 791 00a0 0594     		str	r4, [sp, #20]
 792              		.loc 1 231 7 view .LVU303
 793 00a2 FFF7FEFF 		bl	hci_send_req
 794              	.LVL62:
 795              		.loc 1 231 6 view .LVU304
 796 00a6 0028     		cmp	r0, #0
 797 00a8 08DB     		blt	.L30
 232:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 234:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (status) {
 798              		.loc 1 234 3 is_stmt 1 view .LVU305
 799              		.loc 1 234 7 is_stmt 0 view .LVU306
 800 00aa 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return status;
 236:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
 237:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 238:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 239:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 801              		.loc 1 239 1 view .LVU307
 802 00ae 13B0     		add	sp, sp, #76
 803              	.LCFI22:
 804              		.cfi_remember_state
ARM GAS  /tmp/ccqYiay2.s 			page 22


 805              		.cfi_def_cfa_offset 28
 806              		@ sp needed
 807 00b0 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 808              	.LVL63:
 809              	.L29:
 810              	.LCFI23:
 811              		.cfi_restore_state
 184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 812              		.loc 1 184 12 view .LVU308
 813 00b4 4220     		movs	r0, #66
 814              	.LVL64:
 815              		.loc 1 239 1 view .LVU309
 816 00b6 13B0     		add	sp, sp, #76
 817              	.LCFI24:
 818              		.cfi_remember_state
 819              		.cfi_def_cfa_offset 28
 820              		@ sp needed
 821 00b8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 822              	.LVL65:
 823              	.L30:
 824              	.LCFI25:
 825              		.cfi_restore_state
 232:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 826              		.loc 1 232 12 view .LVU310
 827 00bc FF20     		movs	r0, #255
 828              		.loc 1 239 1 view .LVU311
 829 00be 13B0     		add	sp, sp, #76
 830              	.LCFI26:
 831              		.cfi_def_cfa_offset 28
 832              		@ sp needed
 833 00c0 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 834              	.LVL66:
 835              	.L33:
 836              		.loc 1 239 1 view .LVU312
 837              		.align	2
 838              	.L32:
 839 00c4 3F008300 		.word	8585279
 840              		.cfi_endproc
 841              	.LFE134:
 843              		.section	.text.aci_gap_set_direct_connectable_IDB05A1,"ax",%progbits
 844              		.align	1
 845              		.p2align 2,,3
 846              		.global	aci_gap_set_direct_connectable_IDB05A1
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
 850              		.fpu fpv4-sp-d16
 852              	aci_gap_set_direct_connectable_IDB05A1:
 853              	.LVL67:
 854              	.LFB135:
 240:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 241:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_direct_connectable_IDB05A1(uint8_t own_addr_type, uint8_t directed_adv_type,
 242:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                                   const uint8_t *initiator_addr, uint16_t adv_inter
 243:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 244:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 855              		.loc 1 244 1 is_stmt 1 view -0
 856              		.cfi_startproc
ARM GAS  /tmp/ccqYiay2.s 			page 23


 857              		@ args = 8, pretend = 0, frame = 48
 858              		@ frame_needed = 0, uses_anonymous_args = 0
 245:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 859              		.loc 1 245 3 view .LVU314
 246:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_direct_conectable_cp_IDB05A1 cp;
 860              		.loc 1 246 3 view .LVU315
 247:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;    
 861              		.loc 1 247 3 view .LVU316
 248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_addr_type;
 862              		.loc 1 249 3 view .LVU317
 244:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 863              		.loc 1 244 1 is_stmt 0 view .LVU318
 864 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 865              	.LCFI27:
 866              		.cfi_def_cfa_offset 20
 867              		.cfi_offset 4, -20
 868              		.cfi_offset 5, -16
 869              		.cfi_offset 6, -12
 870              		.cfi_offset 7, -8
 871              		.cfi_offset 14, -4
 872 0002 8DB0     		sub	sp, sp, #52
 873              	.LCFI28:
 874              		.cfi_def_cfa_offset 72
 250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.directed_adv_type = directed_adv_type;
 251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_min = adv_interv_min;
 252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = adv_interv_max;
 253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.direct_bdaddr, initiator_addr, 6);
 875              		.loc 1 254 3 view .LVU319
 876 0004 1F68     		ldr	r7, [r3]	@ unaligned
 877 0006 9D88     		ldrh	r5, [r3, #4]	@ unaligned
 249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.directed_adv_type = directed_adv_type;
 878              		.loc 1 249 22 view .LVU320
 879 0008 8DF80800 		strb	r0, [sp, #8]
 250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.directed_adv_type = directed_adv_type;
 880              		.loc 1 250 3 is_stmt 1 view .LVU321
 252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 881              		.loc 1 252 21 is_stmt 0 view .LVU322
 882 000c BDF84C30 		ldrh	r3, [sp, #76]
 883              	.LVL68:
 255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 884              		.loc 1 257 10 view .LVU323
 885 0010 1348     		ldr	r0, .L38
 886              	.LVL69:
 253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.direct_bdaddr, initiator_addr, 6);
 887              		.loc 1 253 25 view .LVU324
 888 0012 8DF80A20 		strb	r2, [sp, #10]
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 889              		.loc 1 256 3 view .LVU325
 890 0016 0024     		movs	r4, #0
 244:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 891              		.loc 1 244 1 view .LVU326
 892 0018 0E46     		mov	r6, r1
 250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_min = adv_interv_min;
ARM GAS  /tmp/ccqYiay2.s 			page 24


 893              		.loc 1 250 24 view .LVU327
 894 001a 8DF80960 		strb	r6, [sp, #9]
 251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = adv_interv_max;
 895              		.loc 1 251 3 is_stmt 1 view .LVU328
 258:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DIRECT_CONNECTABLE;
 259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 260:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 261:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 262:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 263:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 264:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 896              		.loc 1 264 7 is_stmt 0 view .LVU329
 897 001e 2146     		mov	r1, r4
 898              	.LVL70:
 251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = adv_interv_max;
 899              		.loc 1 251 21 view .LVU330
 900 0020 BDF84860 		ldrh	r6, [sp, #72]
 254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 901              		.loc 1 254 3 view .LVU331
 902 0024 ADF80F50 		strh	r5, [sp, #15]	@ unaligned
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 903              		.loc 1 256 3 view .LVU332
 904 0028 0794     		str	r4, [sp, #28]
 261:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 905              		.loc 1 261 13 view .LVU333
 906 002a 0DF10702 		add	r2, sp, #7
 907              	.LVL71:
 252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 908              		.loc 1 252 21 view .LVU334
 909 002e ADF81330 		strh	r3, [sp, #19]	@ unaligned
 257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DIRECT_CONNECTABLE;
 910              		.loc 1 257 10 view .LVU335
 911 0032 0690     		str	r0, [sp, #24]
 262:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 912              		.loc 1 262 11 view .LVU336
 913 0034 0123     		movs	r3, #1
 259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 914              		.loc 1 259 13 view .LVU337
 915 0036 02AD     		add	r5, sp, #8
 916              	.LVL72:
 260:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 917              		.loc 1 260 11 view .LVU338
 918 0038 0D24     		movs	r4, #13
 919              		.loc 1 264 7 view .LVU339
 920 003a 06A8     		add	r0, sp, #24
 260:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 921              		.loc 1 260 11 view .LVU340
 922 003c CDE90854 		strd	r5, r4, [sp, #32]
 262:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 923              		.loc 1 262 11 view .LVU341
 924 0040 CDE90A23 		strd	r2, r3, [sp, #40]
 254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 925              		.loc 1 254 3 view .LVU342
 926 0044 CDF80B70 		str	r7, [sp, #11]	@ unaligned
 251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = adv_interv_max;
 927              		.loc 1 251 21 view .LVU343
 928 0048 ADF81160 		strh	r6, [sp, #17]	@ unaligned
ARM GAS  /tmp/ccqYiay2.s 			page 25


 252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 929              		.loc 1 252 3 is_stmt 1 view .LVU344
 253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.direct_bdaddr, initiator_addr, 6);
 930              		.loc 1 253 3 view .LVU345
 254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 931              		.loc 1 254 3 view .LVU346
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 932              		.loc 1 256 3 view .LVU347
 257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DIRECT_CONNECTABLE;
 933              		.loc 1 257 3 view .LVU348
 258:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 934              		.loc 1 258 3 view .LVU349
 259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 935              		.loc 1 259 3 view .LVU350
 261:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 936              		.loc 1 261 3 view .LVU351
 937              		.loc 1 264 3 view .LVU352
 938              		.loc 1 264 7 is_stmt 0 view .LVU353
 939 004c FFF7FEFF 		bl	hci_send_req
 940              	.LVL73:
 941              		.loc 1 264 6 view .LVU354
 942 0050 0028     		cmp	r0, #0
 265:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 266:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 267:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 943              		.loc 1 267 3 is_stmt 1 view .LVU355
 944              		.loc 1 267 10 is_stmt 0 view .LVU356
 945 0052 ACBF     		ite	ge
 946 0054 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 265:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 947              		.loc 1 265 12 view .LVU357
 948 0058 FF20     		movlt	r0, #255
 268:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 949              		.loc 1 268 1 view .LVU358
 950 005a 0DB0     		add	sp, sp, #52
 951              	.LCFI29:
 952              		.cfi_def_cfa_offset 20
 953              		@ sp needed
 954 005c F0BD     		pop	{r4, r5, r6, r7, pc}
 955              	.LVL74:
 956              	.L39:
 957              		.loc 1 268 1 view .LVU359
 958 005e 00BF     		.align	2
 959              	.L38:
 960 0060 3F008400 		.word	8650815
 961              		.cfi_endproc
 962              	.LFE135:
 964              		.section	.text.aci_gap_set_direct_connectable_IDB04A1,"ax",%progbits
 965              		.align	1
 966              		.p2align 2,,3
 967              		.global	aci_gap_set_direct_connectable_IDB04A1
 968              		.syntax unified
 969              		.thumb
 970              		.thumb_func
 971              		.fpu fpv4-sp-d16
 973              	aci_gap_set_direct_connectable_IDB04A1:
 974              	.LVL75:
ARM GAS  /tmp/ccqYiay2.s 			page 26


 975              	.LFB136:
 269:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 270:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_direct_connectable_IDB04A1(uint8_t own_addr_type, uint8_t initiator_addr_typ
 271:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 976              		.loc 1 271 1 is_stmt 1 view -0
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 40
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 272:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 980              		.loc 1 272 3 view .LVU361
 273:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_direct_conectable_cp_IDB04A1 cp;
 981              		.loc 1 273 3 view .LVU362
 274:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;    
 982              		.loc 1 274 3 view .LVU363
 275:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 276:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_addr_type; 
 983              		.loc 1 276 3 view .LVU364
 271:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 984              		.loc 1 271 1 is_stmt 0 view .LVU365
 985 0000 70B5     		push	{r4, r5, r6, lr}
 986              	.LCFI30:
 987              		.cfi_def_cfa_offset 16
 988              		.cfi_offset 4, -16
 989              		.cfi_offset 5, -12
 990              		.cfi_offset 6, -8
 991              		.cfi_offset 14, -4
 992 0002 8AB0     		sub	sp, sp, #40
 993              	.LCFI31:
 994              		.cfi_def_cfa_offset 56
 277:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 278:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.direct_bdaddr, initiator_addr, 6);
 995              		.loc 1 278 3 view .LVU366
 996 0004 1468     		ldr	r4, [r2]	@ unaligned
 997 0006 9288     		ldrh	r2, [r2, #4]	@ unaligned
 998              	.LVL76:
 276:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 999              		.loc 1 276 22 view .LVU367
 1000 0008 8DF80800 		strb	r0, [sp, #8]
 277:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 1001              		.loc 1 277 3 is_stmt 1 view .LVU368
 279:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 280:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1002              		.loc 1 280 3 is_stmt 0 view .LVU369
 1003 000c 0023     		movs	r3, #0
 271:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1004              		.loc 1 271 1 view .LVU370
 1005 000e 0D46     		mov	r5, r1
 277:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.direct_bdaddr, initiator_addr, 6);
 1006              		.loc 1 277 25 view .LVU371
 1007 0010 8DF80950 		strb	r5, [sp, #9]
 278:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1008              		.loc 1 278 3 is_stmt 1 view .LVU372
 281:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 282:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DIRECT_CONNECTABLE;
 283:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 284:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 285:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
ARM GAS  /tmp/ccqYiay2.s 			page 27


 286:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 287:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 288:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1009              		.loc 1 288 7 is_stmt 0 view .LVU373
 1010 0014 1946     		mov	r1, r3
 1011              	.LVL77:
 278:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1012              		.loc 1 278 3 view .LVU374
 1013 0016 CDF80A40 		str	r4, [sp, #10]	@ unaligned
 1014 001a ADF80E20 		strh	r2, [sp, #14]	@ unaligned
 280:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1015              		.loc 1 280 3 is_stmt 1 view .LVU375
 1016 001e 0593     		str	r3, [sp, #20]
 281:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1017              		.loc 1 281 3 view .LVU376
 282:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1018              		.loc 1 282 3 view .LVU377
 285:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1019              		.loc 1 285 13 is_stmt 0 view .LVU378
 1020 0020 0DF10702 		add	r2, sp, #7
 286:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 1021              		.loc 1 286 11 view .LVU379
 1022 0024 0123     		movs	r3, #1
 281:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DIRECT_CONNECTABLE;
 1023              		.loc 1 281 10 view .LVU380
 1024 0026 094E     		ldr	r6, .L44
 1025 0028 0496     		str	r6, [sp, #16]
 283:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1026              		.loc 1 283 3 is_stmt 1 view .LVU381
 283:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1027              		.loc 1 283 13 is_stmt 0 view .LVU382
 1028 002a 02AD     		add	r5, sp, #8
 284:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1029              		.loc 1 284 11 view .LVU383
 1030 002c 0824     		movs	r4, #8
 1031              		.loc 1 288 7 view .LVU384
 1032 002e 04A8     		add	r0, sp, #16
 1033              	.LVL78:
 284:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1034              		.loc 1 284 11 view .LVU385
 1035 0030 CDE90654 		strd	r5, r4, [sp, #24]
 285:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1036              		.loc 1 285 3 is_stmt 1 view .LVU386
 286:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 1037              		.loc 1 286 11 is_stmt 0 view .LVU387
 1038 0034 CDE90823 		strd	r2, r3, [sp, #32]
 1039              		.loc 1 288 3 is_stmt 1 view .LVU388
 1040              		.loc 1 288 7 is_stmt 0 view .LVU389
 1041 0038 FFF7FEFF 		bl	hci_send_req
 1042              	.LVL79:
 1043              		.loc 1 288 6 view .LVU390
 1044 003c 0028     		cmp	r0, #0
 289:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 290:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1045              		.loc 1 291 3 is_stmt 1 view .LVU391
 1046              		.loc 1 291 10 is_stmt 0 view .LVU392
ARM GAS  /tmp/ccqYiay2.s 			page 28


 1047 003e ACBF     		ite	ge
 1048 0040 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 289:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1049              		.loc 1 289 12 view .LVU393
 1050 0044 FF20     		movlt	r0, #255
 292:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1051              		.loc 1 292 1 view .LVU394
 1052 0046 0AB0     		add	sp, sp, #40
 1053              	.LCFI32:
 1054              		.cfi_def_cfa_offset 16
 1055              		@ sp needed
 1056 0048 70BD     		pop	{r4, r5, r6, pc}
 1057              	.L45:
 1058 004a 00BF     		.align	2
 1059              	.L44:
 1060 004c 3F008400 		.word	8650815
 1061              		.cfi_endproc
 1062              	.LFE136:
 1064              		.section	.text.aci_gap_set_io_capability,"ax",%progbits
 1065              		.align	1
 1066              		.p2align 2,,3
 1067              		.global	aci_gap_set_io_capability
 1068              		.syntax unified
 1069              		.thumb
 1070              		.thumb_func
 1071              		.fpu fpv4-sp-d16
 1073              	aci_gap_set_io_capability:
 1074              	.LVL80:
 1075              	.LFB137:
 293:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 294:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_io_capability(uint8_t io_capability)
 295:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1076              		.loc 1 295 1 is_stmt 1 view -0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 32
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 296:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1080              		.loc 1 296 3 view .LVU396
 297:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1081              		.loc 1 297 3 view .LVU397
 298:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_io_capability_cp cp;
 1082              		.loc 1 298 3 view .LVU398
 299:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 300:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.io_capability = io_capability;
 1083              		.loc 1 300 3 view .LVU399
 295:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1084              		.loc 1 295 1 is_stmt 0 view .LVU400
 1085 0000 30B5     		push	{r4, r5, lr}
 1086              	.LCFI33:
 1087              		.cfi_def_cfa_offset 12
 1088              		.cfi_offset 4, -12
 1089              		.cfi_offset 5, -8
 1090              		.cfi_offset 14, -4
 1091 0002 89B0     		sub	sp, sp, #36
 1092              	.LCFI34:
 1093              		.cfi_def_cfa_offset 48
 301:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccqYiay2.s 			page 29


 302:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 303:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 304:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_IO_CAPABILITY;
 305:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 306:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1094              		.loc 1 306 11 view .LVU401
 1095 0004 0123     		movs	r3, #1
 302:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1096              		.loc 1 302 3 view .LVU402
 1097 0006 0021     		movs	r1, #0
 300:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1098              		.loc 1 300 20 view .LVU403
 1099 0008 8DF80400 		strb	r0, [sp, #4]
 302:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1100              		.loc 1 302 3 is_stmt 1 view .LVU404
 307:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1101              		.loc 1 307 13 is_stmt 0 view .LVU405
 1102 000c 0DF10702 		add	r2, sp, #7
 303:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_IO_CAPABILITY;
 1103              		.loc 1 303 10 view .LVU406
 1104 0010 084D     		ldr	r5, .L50
 302:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1105              		.loc 1 302 3 view .LVU407
 1106 0012 0391     		str	r1, [sp, #12]
 303:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_IO_CAPABILITY;
 1107              		.loc 1 303 3 is_stmt 1 view .LVU408
 304:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1108              		.loc 1 304 3 view .LVU409
 305:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1109              		.loc 1 305 13 is_stmt 0 view .LVU410
 1110 0014 01AC     		add	r4, sp, #4
 308:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 309:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 310:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1111              		.loc 1 310 7 view .LVU411
 1112 0016 02A8     		add	r0, sp, #8
 1113              	.LVL81:
 306:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1114              		.loc 1 306 11 view .LVU412
 1115 0018 CDE90443 		strd	r4, r3, [sp, #16]
 307:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1116              		.loc 1 307 13 view .LVU413
 1117 001c CDE90623 		strd	r2, r3, [sp, #24]
 303:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_IO_CAPABILITY;
 1118              		.loc 1 303 10 view .LVU414
 1119 0020 0295     		str	r5, [sp, #8]
 305:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1120              		.loc 1 305 3 is_stmt 1 view .LVU415
 307:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1121              		.loc 1 307 3 view .LVU416
 308:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 1122              		.loc 1 308 3 view .LVU417
 1123              		.loc 1 310 3 view .LVU418
 1124              		.loc 1 310 7 is_stmt 0 view .LVU419
 1125 0022 FFF7FEFF 		bl	hci_send_req
 1126              	.LVL82:
 1127              		.loc 1 310 6 view .LVU420
ARM GAS  /tmp/ccqYiay2.s 			page 30


 1128 0026 0028     		cmp	r0, #0
 311:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 312:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 313:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1129              		.loc 1 313 3 is_stmt 1 view .LVU421
 1130              		.loc 1 313 10 is_stmt 0 view .LVU422
 1131 0028 ACBF     		ite	ge
 1132 002a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 311:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1133              		.loc 1 311 12 view .LVU423
 1134 002e FF20     		movlt	r0, #255
 314:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1135              		.loc 1 314 1 view .LVU424
 1136 0030 09B0     		add	sp, sp, #36
 1137              	.LCFI35:
 1138              		.cfi_def_cfa_offset 12
 1139              		@ sp needed
 1140 0032 30BD     		pop	{r4, r5, pc}
 1141              	.L51:
 1142              		.align	2
 1143              	.L50:
 1144 0034 3F008500 		.word	8716351
 1145              		.cfi_endproc
 1146              	.LFE137:
 1148              		.section	.text.aci_gap_set_auth_requirement,"ax",%progbits
 1149              		.align	1
 1150              		.p2align 2,,3
 1151              		.global	aci_gap_set_auth_requirement
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1155              		.fpu fpv4-sp-d16
 1157              	aci_gap_set_auth_requirement:
 1158              	.LVL83:
 1159              	.LFB138:
 315:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 316:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_auth_requirement(uint8_t mitm_mode,
 317:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t oob_enable,
 318:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t oob_data[16],
 319:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t min_encryption_key_size,
 320:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t max_encryption_key_size,
 321:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t use_fixed_pin,
 322:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint32_t fixed_pin,
 323:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t bonding_mode)
 324:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1160              		.loc 1 324 1 is_stmt 1 view -0
 1161              		.cfi_startproc
 1162              		@ args = 16, pretend = 0, frame = 56
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 325:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1164              		.loc 1 325 3 view .LVU426
 326:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_auth_requirement_cp cp;    
 1165              		.loc 1 326 3 view .LVU427
 327:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1166              		.loc 1 327 3 view .LVU428
 328:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 329:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.mitm_mode = mitm_mode;
ARM GAS  /tmp/ccqYiay2.s 			page 31


 1167              		.loc 1 329 3 view .LVU429
 324:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1168              		.loc 1 324 1 is_stmt 0 view .LVU430
 1169 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1170              	.LCFI36:
 1171              		.cfi_def_cfa_offset 20
 1172              		.cfi_offset 4, -20
 1173              		.cfi_offset 5, -16
 1174              		.cfi_offset 6, -12
 1175              		.cfi_offset 7, -8
 1176              		.cfi_offset 14, -4
 1177 0002 8FB0     		sub	sp, sp, #60
 1178              	.LCFI37:
 1179              		.cfi_def_cfa_offset 80
 330:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.oob_enable = oob_enable;
 331:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 1180              		.loc 1 331 3 view .LVU431
 1181 0004 1568     		ldr	r5, [r2]	@ unaligned
 329:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.oob_enable = oob_enable;
 1182              		.loc 1 329 16 view .LVU432
 1183 0006 8DF81C00 		strb	r0, [sp, #28]
 330:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.oob_enable = oob_enable;
 1184              		.loc 1 330 3 is_stmt 1 view .LVU433
 1185              		.loc 1 331 3 is_stmt 0 view .LVU434
 1186 000a D068     		ldr	r0, [r2, #12]	@ unaligned
 1187              	.LVL84:
 1188              		.loc 1 331 3 view .LVU435
 1189 000c 5668     		ldr	r6, [r2, #4]	@ unaligned
 1190 000e 9768     		ldr	r7, [r2, #8]	@ unaligned
 332:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_encryption_key_size = min_encryption_key_size;
 1191              		.loc 1 332 30 view .LVU436
 1192 0010 8DF82E30 		strb	r3, [sp, #46]
 324:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1193              		.loc 1 324 1 view .LVU437
 1194 0014 169A     		ldr	r2, [sp, #88]
 1195              	.LVL85:
 324:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1196              		.loc 1 324 1 view .LVU438
 1197 0016 9DF85C30 		ldrb	r3, [sp, #92]	@ zero_extendqisi2
 1198              	.LVL86:
 331:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_encryption_key_size = min_encryption_key_size;
 1199              		.loc 1 331 3 view .LVU439
 1200 001a CDF81E50 		str	r5, [sp, #30]	@ unaligned
 333:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_encryption_key_size = max_encryption_key_size;
 334:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.use_fixed_pin = use_fixed_pin;
 335:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.fixed_pin = htobl(fixed_pin);
 336:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.bonding_mode = bonding_mode;
 337:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 338:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1201              		.loc 1 338 3 view .LVU440
 1202 001e 0024     		movs	r4, #0
 324:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1203              		.loc 1 324 1 view .LVU441
 1204 0020 9DF85050 		ldrb	r5, [sp, #80]	@ zero_extendqisi2
 331:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_encryption_key_size = min_encryption_key_size;
 1205              		.loc 1 331 3 view .LVU442
 1206 0024 CDF82A00 		str	r0, [sp, #42]	@ unaligned
ARM GAS  /tmp/ccqYiay2.s 			page 32


 339:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1207              		.loc 1 339 10 view .LVU443
 1208 0028 1348     		ldr	r0, .L56
 330:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 1209              		.loc 1 330 17 view .LVU444
 1210 002a 8DF81D10 		strb	r1, [sp, #29]
 331:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_encryption_key_size = min_encryption_key_size;
 1211              		.loc 1 331 3 is_stmt 1 view .LVU445
 332:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_encryption_key_size = max_encryption_key_size;
 1212              		.loc 1 332 3 view .LVU446
 333:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.use_fixed_pin = use_fixed_pin;
 1213              		.loc 1 333 3 view .LVU447
 331:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_encryption_key_size = min_encryption_key_size;
 1214              		.loc 1 331 3 is_stmt 0 view .LVU448
 1215 002e CDF82260 		str	r6, [sp, #34]	@ unaligned
 340:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 341:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 342:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 343:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 344:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 345:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 346:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1216              		.loc 1 346 7 view .LVU449
 1217 0032 2146     		mov	r1, r4
 1218              	.LVL87:
 324:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1219              		.loc 1 324 1 view .LVU450
 1220 0034 9DF85460 		ldrb	r6, [sp, #84]	@ zero_extendqisi2
 338:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1221              		.loc 1 338 3 view .LVU451
 1222 0038 0294     		str	r4, [sp, #8]
 333:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.use_fixed_pin = use_fixed_pin;
 1223              		.loc 1 333 30 view .LVU452
 1224 003a 8DF82F50 		strb	r5, [sp, #47]
 334:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.fixed_pin = htobl(fixed_pin);
 1225              		.loc 1 334 3 is_stmt 1 view .LVU453
 335:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.bonding_mode = bonding_mode;
 1226              		.loc 1 335 16 is_stmt 0 view .LVU454
 1227 003e CDF83120 		str	r2, [sp, #49]	@ unaligned
 336:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1228              		.loc 1 336 19 view .LVU455
 1229 0042 8DF83530 		strb	r3, [sp, #53]
 343:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1230              		.loc 1 343 13 view .LVU456
 1231 0046 0DF10302 		add	r2, sp, #3
 344:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1232              		.loc 1 344 11 view .LVU457
 1233 004a 0123     		movs	r3, #1
 339:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 1234              		.loc 1 339 10 view .LVU458
 1235 004c 0190     		str	r0, [sp, #4]
 341:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1236              		.loc 1 341 13 view .LVU459
 1237 004e 07AD     		add	r5, sp, #28
 1238              	.LVL88:
 342:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1239              		.loc 1 342 11 view .LVU460
ARM GAS  /tmp/ccqYiay2.s 			page 33


 1240 0050 1A24     		movs	r4, #26
 1241              		.loc 1 346 7 view .LVU461
 1242 0052 01A8     		add	r0, sp, #4
 342:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1243              		.loc 1 342 11 view .LVU462
 1244 0054 CDE90354 		strd	r5, r4, [sp, #12]
 344:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1245              		.loc 1 344 11 view .LVU463
 1246 0058 CDE90523 		strd	r2, r3, [sp, #20]
 331:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_encryption_key_size = min_encryption_key_size;
 1247              		.loc 1 331 3 view .LVU464
 1248 005c CDF82670 		str	r7, [sp, #38]	@ unaligned
 334:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.fixed_pin = htobl(fixed_pin);
 1249              		.loc 1 334 20 view .LVU465
 1250 0060 8DF83060 		strb	r6, [sp, #48]
 335:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.bonding_mode = bonding_mode;
 1251              		.loc 1 335 3 is_stmt 1 view .LVU466
 336:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1252              		.loc 1 336 3 view .LVU467
 338:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1253              		.loc 1 338 3 view .LVU468
 339:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 1254              		.loc 1 339 3 view .LVU469
 340:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1255              		.loc 1 340 3 view .LVU470
 341:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1256              		.loc 1 341 3 view .LVU471
 343:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1257              		.loc 1 343 3 view .LVU472
 1258              		.loc 1 346 3 view .LVU473
 1259              		.loc 1 346 7 is_stmt 0 view .LVU474
 1260 0064 FFF7FEFF 		bl	hci_send_req
 1261              	.LVL89:
 1262              		.loc 1 346 6 view .LVU475
 1263 0068 0028     		cmp	r0, #0
 347:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 348:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 349:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (status) {
 1264              		.loc 1 349 3 is_stmt 1 view .LVU476
 1265              		.loc 1 349 7 is_stmt 0 view .LVU477
 1266 006a ACBF     		ite	ge
 1267 006c 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 347:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1268              		.loc 1 347 12 view .LVU478
 1269 0070 FF20     		movlt	r0, #255
 350:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return status;
 351:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
 352:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 353:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 354:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1270              		.loc 1 354 1 view .LVU479
 1271 0072 0FB0     		add	sp, sp, #60
 1272              	.LCFI38:
 1273              		.cfi_def_cfa_offset 20
 1274              		@ sp needed
 1275 0074 F0BD     		pop	{r4, r5, r6, r7, pc}
 1276              	.LVL90:
ARM GAS  /tmp/ccqYiay2.s 			page 34


 1277              	.L57:
 1278              		.loc 1 354 1 view .LVU480
 1279 0076 00BF     		.align	2
 1280              	.L56:
 1281 0078 3F008600 		.word	8781887
 1282              		.cfi_endproc
 1283              	.LFE138:
 1285              		.section	.text.aci_gap_set_author_requirement,"ax",%progbits
 1286              		.align	1
 1287              		.p2align 2,,3
 1288              		.global	aci_gap_set_author_requirement
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1292              		.fpu fpv4-sp-d16
 1294              	aci_gap_set_author_requirement:
 1295              	.LVL91:
 1296              	.LFB139:
 355:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 356:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_author_requirement(uint16_t conn_handle, uint8_t authorization_enable)
 357:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1297              		.loc 1 357 1 is_stmt 1 view -0
 1298              		.cfi_startproc
 1299              		@ args = 0, pretend = 0, frame = 32
 1300              		@ frame_needed = 0, uses_anonymous_args = 0
 358:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1301              		.loc 1 358 3 view .LVU482
 359:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_author_requirement_cp cp;    
 1302              		.loc 1 359 3 view .LVU483
 360:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1303              		.loc 1 360 3 view .LVU484
 361:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 362:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 1304              		.loc 1 362 3 view .LVU485
 357:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1305              		.loc 1 357 1 is_stmt 0 view .LVU486
 1306 0000 70B5     		push	{r4, r5, r6, lr}
 1307              	.LCFI39:
 1308              		.cfi_def_cfa_offset 16
 1309              		.cfi_offset 4, -16
 1310              		.cfi_offset 5, -12
 1311              		.cfi_offset 6, -8
 1312              		.cfi_offset 14, -4
 1313 0002 88B0     		sub	sp, sp, #32
 1314              	.LCFI40:
 1315              		.cfi_def_cfa_offset 48
 363:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.authorization_enable = authorization_enable;
 364:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 365:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1316              		.loc 1 365 3 view .LVU487
 1317 0004 0023     		movs	r3, #0
 357:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1318              		.loc 1 357 1 view .LVU488
 1319 0006 0A46     		mov	r2, r1
 366:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 367:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_AUTHOR_REQUIREMENT;
 368:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
ARM GAS  /tmp/ccqYiay2.s 			page 35


 369:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1320              		.loc 1 369 11 view .LVU489
 1321 0008 0324     		movs	r4, #3
 362:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.authorization_enable = authorization_enable;
 1322              		.loc 1 362 18 view .LVU490
 1323 000a ADF80400 		strh	r0, [sp, #4]	@ movhi
 363:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.authorization_enable = authorization_enable;
 1324              		.loc 1 363 3 is_stmt 1 view .LVU491
 370:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 371:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 372:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 373:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1325              		.loc 1 373 7 is_stmt 0 view .LVU492
 1326 000e 1946     		mov	r1, r3
 1327              	.LVL92:
 363:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1328              		.loc 1 363 27 view .LVU493
 1329 0010 8DF80620 		strb	r2, [sp, #6]
 365:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1330              		.loc 1 365 3 is_stmt 1 view .LVU494
 1331 0014 0393     		str	r3, [sp, #12]
 366:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_AUTHOR_REQUIREMENT;
 1332              		.loc 1 366 3 view .LVU495
 367:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1333              		.loc 1 367 3 view .LVU496
 370:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1334              		.loc 1 370 13 is_stmt 0 view .LVU497
 1335 0016 0DEB0402 		add	r2, sp, r4
 371:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1336              		.loc 1 371 11 view .LVU498
 1337 001a 0123     		movs	r3, #1
 366:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_AUTHOR_REQUIREMENT;
 1338              		.loc 1 366 10 view .LVU499
 1339 001c 084E     		ldr	r6, .L62
 1340 001e 0296     		str	r6, [sp, #8]
 368:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1341              		.loc 1 368 3 is_stmt 1 view .LVU500
 368:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1342              		.loc 1 368 13 is_stmt 0 view .LVU501
 1343 0020 01AD     		add	r5, sp, #4
 1344              		.loc 1 373 7 view .LVU502
 1345 0022 02A8     		add	r0, sp, #8
 1346              	.LVL93:
 369:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1347              		.loc 1 369 11 view .LVU503
 1348 0024 CDE90454 		strd	r5, r4, [sp, #16]
 370:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1349              		.loc 1 370 3 is_stmt 1 view .LVU504
 371:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1350              		.loc 1 371 11 is_stmt 0 view .LVU505
 1351 0028 CDE90623 		strd	r2, r3, [sp, #24]
 1352              		.loc 1 373 3 is_stmt 1 view .LVU506
 1353              		.loc 1 373 7 is_stmt 0 view .LVU507
 1354 002c FFF7FEFF 		bl	hci_send_req
 1355              	.LVL94:
 1356              		.loc 1 373 6 view .LVU508
 1357 0030 0028     		cmp	r0, #0
ARM GAS  /tmp/ccqYiay2.s 			page 36


 374:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 375:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 376:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1358              		.loc 1 376 3 is_stmt 1 view .LVU509
 1359              		.loc 1 376 10 is_stmt 0 view .LVU510
 1360 0032 ACBF     		ite	ge
 1361 0034 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 374:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1362              		.loc 1 374 12 view .LVU511
 1363 0038 FF20     		movlt	r0, #255
 377:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1364              		.loc 1 377 1 view .LVU512
 1365 003a 08B0     		add	sp, sp, #32
 1366              	.LCFI41:
 1367              		.cfi_def_cfa_offset 16
 1368              		@ sp needed
 1369 003c 70BD     		pop	{r4, r5, r6, pc}
 1370              	.L63:
 1371 003e 00BF     		.align	2
 1372              	.L62:
 1373 0040 3F008700 		.word	8847423
 1374              		.cfi_endproc
 1375              	.LFE139:
 1377              		.section	.text.aci_gap_pass_key_response,"ax",%progbits
 1378              		.align	1
 1379              		.p2align 2,,3
 1380              		.global	aci_gap_pass_key_response
 1381              		.syntax unified
 1382              		.thumb
 1383              		.thumb_func
 1384              		.fpu fpv4-sp-d16
 1386              	aci_gap_pass_key_response:
 1387              	.LVL95:
 1388              	.LFB140:
 378:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 379:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_pass_key_response(uint16_t conn_handle, uint32_t passkey)
 380:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1389              		.loc 1 380 1 is_stmt 1 view -0
 1390              		.cfi_startproc
 1391              		@ args = 0, pretend = 0, frame = 40
 1392              		@ frame_needed = 0, uses_anonymous_args = 0
 381:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1393              		.loc 1 381 3 view .LVU514
 382:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_passkey_response_cp cp;    
 1394              		.loc 1 382 3 view .LVU515
 383:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1395              		.loc 1 383 3 view .LVU516
 384:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 385:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 1396              		.loc 1 385 3 view .LVU517
 380:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1397              		.loc 1 380 1 is_stmt 0 view .LVU518
 1398 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1399              	.LCFI42:
 1400              		.cfi_def_cfa_offset 20
 1401              		.cfi_offset 4, -20
 1402              		.cfi_offset 5, -16
ARM GAS  /tmp/ccqYiay2.s 			page 37


 1403              		.cfi_offset 6, -12
 1404              		.cfi_offset 7, -8
 1405              		.cfi_offset 14, -4
 1406 0002 8BB0     		sub	sp, sp, #44
 1407              	.LCFI43:
 1408              		.cfi_def_cfa_offset 64
 386:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.passkey = htobl(passkey);
 387:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 388:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 389:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1409              		.loc 1 389 10 view .LVU519
 1410 0004 0D4D     		ldr	r5, .L68
 385:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.passkey = htobl(passkey);
 1411              		.loc 1 385 18 view .LVU520
 1412 0006 ADF80800 		strh	r0, [sp, #8]	@ movhi
 386:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.passkey = htobl(passkey);
 1413              		.loc 1 386 3 is_stmt 1 view .LVU521
 390:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_PASSKEY_RESPONSE;
 391:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 392:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 393:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 394:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1414              		.loc 1 394 13 is_stmt 0 view .LVU522
 1415 000a 0DF10702 		add	r2, sp, #7
 386:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1416              		.loc 1 386 14 view .LVU523
 1417 000e CDF80A10 		str	r1, [sp, #10]	@ unaligned
 388:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1418              		.loc 1 388 3 is_stmt 1 view .LVU524
 389:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_PASSKEY_RESPONSE;
 1419              		.loc 1 389 3 view .LVU525
 390:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1420              		.loc 1 390 3 view .LVU526
 391:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1421              		.loc 1 391 3 view .LVU527
 395:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1422              		.loc 1 395 11 is_stmt 0 view .LVU528
 1423 0012 0123     		movs	r3, #1
 391:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1424              		.loc 1 391 13 view .LVU529
 1425 0014 02AF     		add	r7, sp, #8
 392:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 1426              		.loc 1 392 11 view .LVU530
 1427 0016 0626     		movs	r6, #6
 393:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1428              		.loc 1 393 12 view .LVU531
 1429 0018 0F24     		movs	r4, #15
 396:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 397:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1430              		.loc 1 397 7 view .LVU532
 1431 001a 0021     		movs	r1, #0
 1432              	.LVL96:
 1433              		.loc 1 397 7 view .LVU533
 1434 001c 04A8     		add	r0, sp, #16
 1435              	.LVL97:
 393:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1436              		.loc 1 393 12 view .LVU534
ARM GAS  /tmp/ccqYiay2.s 			page 38


 1437 001e CDE90454 		strd	r5, r4, [sp, #16]
 395:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1438              		.loc 1 395 11 view .LVU535
 1439 0022 CDE90823 		strd	r2, r3, [sp, #32]
 391:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1440              		.loc 1 391 13 view .LVU536
 1441 0026 0697     		str	r7, [sp, #24]
 392:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 1442              		.loc 1 392 3 is_stmt 1 view .LVU537
 392:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 1443              		.loc 1 392 11 is_stmt 0 view .LVU538
 1444 0028 0796     		str	r6, [sp, #28]
 393:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1445              		.loc 1 393 3 is_stmt 1 view .LVU539
 394:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1446              		.loc 1 394 3 view .LVU540
 1447              		.loc 1 397 3 view .LVU541
 1448              		.loc 1 397 7 is_stmt 0 view .LVU542
 1449 002a FFF7FEFF 		bl	hci_send_req
 1450              	.LVL98:
 1451              		.loc 1 397 6 view .LVU543
 1452 002e 0028     		cmp	r0, #0
 398:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 399:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 400:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1453              		.loc 1 400 3 is_stmt 1 view .LVU544
 1454              		.loc 1 400 10 is_stmt 0 view .LVU545
 1455 0030 ACBF     		ite	ge
 1456 0032 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 398:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1457              		.loc 1 398 12 view .LVU546
 1458 0036 FF20     		movlt	r0, #255
 401:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1459              		.loc 1 401 1 view .LVU547
 1460 0038 0BB0     		add	sp, sp, #44
 1461              	.LCFI44:
 1462              		.cfi_def_cfa_offset 20
 1463              		@ sp needed
 1464 003a F0BD     		pop	{r4, r5, r6, r7, pc}
 1465              	.L69:
 1466              		.align	2
 1467              	.L68:
 1468 003c 3F008800 		.word	8912959
 1469              		.cfi_endproc
 1470              	.LFE140:
 1472              		.section	.text.aci_gap_authorization_response,"ax",%progbits
 1473              		.align	1
 1474              		.p2align 2,,3
 1475              		.global	aci_gap_authorization_response
 1476              		.syntax unified
 1477              		.thumb
 1478              		.thumb_func
 1479              		.fpu fpv4-sp-d16
 1481              	aci_gap_authorization_response:
 1482              	.LVL99:
 1483              	.LFB141:
 402:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccqYiay2.s 			page 39


 403:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_authorization_response(uint16_t conn_handle, uint8_t authorize)
 404:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1484              		.loc 1 404 1 is_stmt 1 view -0
 1485              		.cfi_startproc
 1486              		@ args = 0, pretend = 0, frame = 32
 1487              		@ frame_needed = 0, uses_anonymous_args = 0
 405:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1488              		.loc 1 405 3 view .LVU549
 406:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_authorization_response_cp cp;    
 1489              		.loc 1 406 3 view .LVU550
 407:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1490              		.loc 1 407 3 view .LVU551
 408:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 409:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 1491              		.loc 1 409 3 view .LVU552
 404:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1492              		.loc 1 404 1 is_stmt 0 view .LVU553
 1493 0000 70B5     		push	{r4, r5, r6, lr}
 1494              	.LCFI45:
 1495              		.cfi_def_cfa_offset 16
 1496              		.cfi_offset 4, -16
 1497              		.cfi_offset 5, -12
 1498              		.cfi_offset 6, -8
 1499              		.cfi_offset 14, -4
 1500 0002 88B0     		sub	sp, sp, #32
 1501              	.LCFI46:
 1502              		.cfi_def_cfa_offset 48
 410:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.authorize = authorize;
 411:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 412:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1503              		.loc 1 412 3 view .LVU554
 1504 0004 0023     		movs	r3, #0
 404:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1505              		.loc 1 404 1 view .LVU555
 1506 0006 0A46     		mov	r2, r1
 413:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 414:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_AUTHORIZATION_RESPONSE;
 415:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 416:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1507              		.loc 1 416 11 view .LVU556
 1508 0008 0324     		movs	r4, #3
 409:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.authorize = authorize;
 1509              		.loc 1 409 18 view .LVU557
 1510 000a ADF80400 		strh	r0, [sp, #4]	@ movhi
 410:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.authorize = authorize;
 1511              		.loc 1 410 3 is_stmt 1 view .LVU558
 417:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 418:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 419:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 420:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1512              		.loc 1 420 7 is_stmt 0 view .LVU559
 1513 000e 1946     		mov	r1, r3
 1514              	.LVL100:
 410:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1515              		.loc 1 410 16 view .LVU560
 1516 0010 8DF80620 		strb	r2, [sp, #6]
 412:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
ARM GAS  /tmp/ccqYiay2.s 			page 40


 1517              		.loc 1 412 3 is_stmt 1 view .LVU561
 1518 0014 0393     		str	r3, [sp, #12]
 413:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_AUTHORIZATION_RESPONSE;
 1519              		.loc 1 413 3 view .LVU562
 414:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1520              		.loc 1 414 3 view .LVU563
 417:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1521              		.loc 1 417 13 is_stmt 0 view .LVU564
 1522 0016 0DEB0402 		add	r2, sp, r4
 418:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1523              		.loc 1 418 11 view .LVU565
 1524 001a 0123     		movs	r3, #1
 413:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_AUTHORIZATION_RESPONSE;
 1525              		.loc 1 413 10 view .LVU566
 1526 001c 084E     		ldr	r6, .L74
 1527 001e 0296     		str	r6, [sp, #8]
 415:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1528              		.loc 1 415 3 is_stmt 1 view .LVU567
 415:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1529              		.loc 1 415 13 is_stmt 0 view .LVU568
 1530 0020 01AD     		add	r5, sp, #4
 1531              		.loc 1 420 7 view .LVU569
 1532 0022 02A8     		add	r0, sp, #8
 1533              	.LVL101:
 416:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1534              		.loc 1 416 11 view .LVU570
 1535 0024 CDE90454 		strd	r5, r4, [sp, #16]
 417:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1536              		.loc 1 417 3 is_stmt 1 view .LVU571
 418:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1537              		.loc 1 418 11 is_stmt 0 view .LVU572
 1538 0028 CDE90623 		strd	r2, r3, [sp, #24]
 1539              		.loc 1 420 3 is_stmt 1 view .LVU573
 1540              		.loc 1 420 7 is_stmt 0 view .LVU574
 1541 002c FFF7FEFF 		bl	hci_send_req
 1542              	.LVL102:
 1543              		.loc 1 420 6 view .LVU575
 1544 0030 0028     		cmp	r0, #0
 421:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 422:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 423:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1545              		.loc 1 423 3 is_stmt 1 view .LVU576
 1546              		.loc 1 423 10 is_stmt 0 view .LVU577
 1547 0032 ACBF     		ite	ge
 1548 0034 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 421:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1549              		.loc 1 421 12 view .LVU578
 1550 0038 FF20     		movlt	r0, #255
 424:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1551              		.loc 1 424 1 view .LVU579
 1552 003a 08B0     		add	sp, sp, #32
 1553              	.LCFI47:
 1554              		.cfi_def_cfa_offset 16
 1555              		@ sp needed
 1556 003c 70BD     		pop	{r4, r5, r6, pc}
 1557              	.L75:
 1558 003e 00BF     		.align	2
ARM GAS  /tmp/ccqYiay2.s 			page 41


 1559              	.L74:
 1560 0040 3F008900 		.word	8978495
 1561              		.cfi_endproc
 1562              	.LFE141:
 1564              		.section	.text.aci_gap_set_non_connectable_IDB05A1,"ax",%progbits
 1565              		.align	1
 1566              		.p2align 2,,3
 1567              		.global	aci_gap_set_non_connectable_IDB05A1
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1571              		.fpu fpv4-sp-d16
 1573              	aci_gap_set_non_connectable_IDB05A1:
 1574              	.LVL103:
 1575              	.LFB142:
 425:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 426:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_non_connectable_IDB05A1(uint8_t adv_type, uint8_t own_address_type)
 427:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1576              		.loc 1 427 1 is_stmt 1 view -0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 32
 1579              		@ frame_needed = 0, uses_anonymous_args = 0
 428:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1580              		.loc 1 428 3 view .LVU581
 429:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_non_connectable_cp_IDB05A1 cp;    
 1581              		.loc 1 429 3 view .LVU582
 430:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1582              		.loc 1 430 3 view .LVU583
 431:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 432:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.advertising_event_type = adv_type;  
 1583              		.loc 1 432 3 view .LVU584
 427:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1584              		.loc 1 427 1 is_stmt 0 view .LVU585
 1585 0000 70B5     		push	{r4, r5, r6, lr}
 1586              	.LCFI48:
 1587              		.cfi_def_cfa_offset 16
 1588              		.cfi_offset 4, -16
 1589              		.cfi_offset 5, -12
 1590              		.cfi_offset 6, -8
 1591              		.cfi_offset 14, -4
 1592 0002 88B0     		sub	sp, sp, #32
 1593              	.LCFI49:
 1594              		.cfi_def_cfa_offset 48
 433:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 434:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 435:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1595              		.loc 1 435 3 view .LVU586
 1596 0004 0023     		movs	r3, #0
 427:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1597              		.loc 1 427 1 view .LVU587
 1598 0006 0A46     		mov	r2, r1
 432:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 1599              		.loc 1 432 29 view .LVU588
 1600 0008 8DF80400 		strb	r0, [sp, #4]
 433:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 1601              		.loc 1 433 3 is_stmt 1 view .LVU589
 436:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
ARM GAS  /tmp/ccqYiay2.s 			page 42


 437:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_CONNECTABLE;
 438:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 439:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 440:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 441:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 442:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 443:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1602              		.loc 1 443 7 is_stmt 0 view .LVU590
 1603 000c 1946     		mov	r1, r3
 1604              	.LVL104:
 433:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1605              		.loc 1 433 23 view .LVU591
 1606 000e 8DF80520 		strb	r2, [sp, #5]
 435:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1607              		.loc 1 435 3 is_stmt 1 view .LVU592
 1608 0012 0393     		str	r3, [sp, #12]
 436:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1609              		.loc 1 436 3 view .LVU593
 437:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1610              		.loc 1 437 3 view .LVU594
 440:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1611              		.loc 1 440 13 is_stmt 0 view .LVU595
 1612 0014 0DF10302 		add	r2, sp, #3
 441:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1613              		.loc 1 441 11 view .LVU596
 1614 0018 0123     		movs	r3, #1
 436:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_CONNECTABLE;
 1615              		.loc 1 436 10 view .LVU597
 1616 001a 094E     		ldr	r6, .L80
 1617 001c 0296     		str	r6, [sp, #8]
 438:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1618              		.loc 1 438 3 is_stmt 1 view .LVU598
 438:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1619              		.loc 1 438 13 is_stmt 0 view .LVU599
 1620 001e 01AD     		add	r5, sp, #4
 439:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1621              		.loc 1 439 11 view .LVU600
 1622 0020 0224     		movs	r4, #2
 1623              		.loc 1 443 7 view .LVU601
 1624 0022 02A8     		add	r0, sp, #8
 1625              	.LVL105:
 439:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1626              		.loc 1 439 11 view .LVU602
 1627 0024 CDE90454 		strd	r5, r4, [sp, #16]
 440:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1628              		.loc 1 440 3 is_stmt 1 view .LVU603
 441:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1629              		.loc 1 441 11 is_stmt 0 view .LVU604
 1630 0028 CDE90623 		strd	r2, r3, [sp, #24]
 1631              		.loc 1 443 3 is_stmt 1 view .LVU605
 1632              		.loc 1 443 7 is_stmt 0 view .LVU606
 1633 002c FFF7FEFF 		bl	hci_send_req
 1634              	.LVL106:
 1635              		.loc 1 443 6 view .LVU607
 1636 0030 0028     		cmp	r0, #0
 444:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 445:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
ARM GAS  /tmp/ccqYiay2.s 			page 43


 446:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1637              		.loc 1 446 3 is_stmt 1 view .LVU608
 1638              		.loc 1 446 10 is_stmt 0 view .LVU609
 1639 0032 ACBF     		ite	ge
 1640 0034 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 444:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1641              		.loc 1 444 12 view .LVU610
 1642 0038 FF20     		movlt	r0, #255
 447:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1643              		.loc 1 447 1 view .LVU611
 1644 003a 08B0     		add	sp, sp, #32
 1645              	.LCFI50:
 1646              		.cfi_def_cfa_offset 16
 1647              		@ sp needed
 1648 003c 70BD     		pop	{r4, r5, r6, pc}
 1649              	.L81:
 1650 003e 00BF     		.align	2
 1651              	.L80:
 1652 0040 3F008B00 		.word	9109567
 1653              		.cfi_endproc
 1654              	.LFE142:
 1656              		.section	.text.aci_gap_set_non_connectable_IDB04A1,"ax",%progbits
 1657              		.align	1
 1658              		.p2align 2,,3
 1659              		.global	aci_gap_set_non_connectable_IDB04A1
 1660              		.syntax unified
 1661              		.thumb
 1662              		.thumb_func
 1663              		.fpu fpv4-sp-d16
 1665              	aci_gap_set_non_connectable_IDB04A1:
 1666              	.LVL107:
 1667              	.LFB143:
 448:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 449:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_non_connectable_IDB04A1(uint8_t adv_type)
 450:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1668              		.loc 1 450 1 is_stmt 1 view -0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 32
 1671              		@ frame_needed = 0, uses_anonymous_args = 0
 451:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1672              		.loc 1 451 3 view .LVU613
 452:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_non_connectable_cp_IDB04A1 cp;    
 1673              		.loc 1 452 3 view .LVU614
 453:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1674              		.loc 1 453 3 view .LVU615
 454:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 455:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.advertising_event_type = adv_type;  
 1675              		.loc 1 455 3 view .LVU616
 450:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1676              		.loc 1 450 1 is_stmt 0 view .LVU617
 1677 0000 30B5     		push	{r4, r5, lr}
 1678              	.LCFI51:
 1679              		.cfi_def_cfa_offset 12
 1680              		.cfi_offset 4, -12
 1681              		.cfi_offset 5, -8
 1682              		.cfi_offset 14, -4
 1683 0002 89B0     		sub	sp, sp, #36
ARM GAS  /tmp/ccqYiay2.s 			page 44


 1684              	.LCFI52:
 1685              		.cfi_def_cfa_offset 48
 456:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 457:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 458:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 459:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_CONNECTABLE;
 460:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 461:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1686              		.loc 1 461 11 view .LVU618
 1687 0004 0123     		movs	r3, #1
 457:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1688              		.loc 1 457 3 view .LVU619
 1689 0006 0021     		movs	r1, #0
 455:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1690              		.loc 1 455 29 view .LVU620
 1691 0008 8DF80400 		strb	r0, [sp, #4]
 457:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1692              		.loc 1 457 3 is_stmt 1 view .LVU621
 462:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1693              		.loc 1 462 13 is_stmt 0 view .LVU622
 1694 000c 0DF10702 		add	r2, sp, #7
 458:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_CONNECTABLE;
 1695              		.loc 1 458 10 view .LVU623
 1696 0010 084D     		ldr	r5, .L86
 457:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1697              		.loc 1 457 3 view .LVU624
 1698 0012 0391     		str	r1, [sp, #12]
 458:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_CONNECTABLE;
 1699              		.loc 1 458 3 is_stmt 1 view .LVU625
 459:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1700              		.loc 1 459 3 view .LVU626
 460:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1701              		.loc 1 460 13 is_stmt 0 view .LVU627
 1702 0014 01AC     		add	r4, sp, #4
 463:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 464:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 465:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1703              		.loc 1 465 7 view .LVU628
 1704 0016 02A8     		add	r0, sp, #8
 1705              	.LVL108:
 461:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1706              		.loc 1 461 11 view .LVU629
 1707 0018 CDE90443 		strd	r4, r3, [sp, #16]
 462:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1708              		.loc 1 462 13 view .LVU630
 1709 001c CDE90623 		strd	r2, r3, [sp, #24]
 458:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_CONNECTABLE;
 1710              		.loc 1 458 10 view .LVU631
 1711 0020 0295     		str	r5, [sp, #8]
 460:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1712              		.loc 1 460 3 is_stmt 1 view .LVU632
 462:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1713              		.loc 1 462 3 view .LVU633
 463:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1714              		.loc 1 463 3 view .LVU634
 1715              		.loc 1 465 3 view .LVU635
 1716              		.loc 1 465 7 is_stmt 0 view .LVU636
ARM GAS  /tmp/ccqYiay2.s 			page 45


 1717 0022 FFF7FEFF 		bl	hci_send_req
 1718              	.LVL109:
 1719              		.loc 1 465 6 view .LVU637
 1720 0026 0028     		cmp	r0, #0
 466:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 467:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 468:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1721              		.loc 1 468 3 is_stmt 1 view .LVU638
 1722              		.loc 1 468 10 is_stmt 0 view .LVU639
 1723 0028 ACBF     		ite	ge
 1724 002a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 466:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1725              		.loc 1 466 12 view .LVU640
 1726 002e FF20     		movlt	r0, #255
 469:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1727              		.loc 1 469 1 view .LVU641
 1728 0030 09B0     		add	sp, sp, #36
 1729              	.LCFI53:
 1730              		.cfi_def_cfa_offset 12
 1731              		@ sp needed
 1732 0032 30BD     		pop	{r4, r5, pc}
 1733              	.L87:
 1734              		.align	2
 1735              	.L86:
 1736 0034 3F008B00 		.word	9109567
 1737              		.cfi_endproc
 1738              	.LFE143:
 1740              		.section	.text.aci_gap_set_undirected_connectable,"ax",%progbits
 1741              		.align	1
 1742              		.p2align 2,,3
 1743              		.global	aci_gap_set_undirected_connectable
 1744              		.syntax unified
 1745              		.thumb
 1746              		.thumb_func
 1747              		.fpu fpv4-sp-d16
 1749              	aci_gap_set_undirected_connectable:
 1750              	.LVL110:
 1751              	.LFB144:
 470:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 471:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_undirected_connectable(uint8_t own_addr_type, uint8_t adv_filter_policy)
 472:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1752              		.loc 1 472 1 is_stmt 1 view -0
 1753              		.cfi_startproc
 1754              		@ args = 0, pretend = 0, frame = 32
 1755              		@ frame_needed = 0, uses_anonymous_args = 0
 473:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1756              		.loc 1 473 3 view .LVU643
 474:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_undirected_connectable_cp cp;    
 1757              		.loc 1 474 3 view .LVU644
 475:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1758              		.loc 1 475 3 view .LVU645
 476:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 477:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_addr_type = own_addr_type;
 1759              		.loc 1 477 3 view .LVU646
 472:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1760              		.loc 1 472 1 is_stmt 0 view .LVU647
 1761 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /tmp/ccqYiay2.s 			page 46


 1762              	.LCFI54:
 1763              		.cfi_def_cfa_offset 16
 1764              		.cfi_offset 4, -16
 1765              		.cfi_offset 5, -12
 1766              		.cfi_offset 6, -8
 1767              		.cfi_offset 14, -4
 1768 0002 88B0     		sub	sp, sp, #32
 1769              	.LCFI55:
 1770              		.cfi_def_cfa_offset 48
 478:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_filter_policy = adv_filter_policy;
 479:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 480:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1771              		.loc 1 480 3 view .LVU648
 1772 0004 0023     		movs	r3, #0
 472:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1773              		.loc 1 472 1 view .LVU649
 1774 0006 0A46     		mov	r2, r1
 477:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_filter_policy = adv_filter_policy;
 1775              		.loc 1 477 20 view .LVU650
 1776 0008 8DF80500 		strb	r0, [sp, #5]
 478:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_filter_policy = adv_filter_policy;
 1777              		.loc 1 478 3 is_stmt 1 view .LVU651
 481:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 482:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_UNDIRECTED_CONNECTABLE;
 483:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 484:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 485:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 486:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 487:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 488:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1778              		.loc 1 488 7 is_stmt 0 view .LVU652
 1779 000c 1946     		mov	r1, r3
 1780              	.LVL111:
 478:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1781              		.loc 1 478 24 view .LVU653
 1782 000e 8DF80420 		strb	r2, [sp, #4]
 480:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1783              		.loc 1 480 3 is_stmt 1 view .LVU654
 1784 0012 0393     		str	r3, [sp, #12]
 481:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1785              		.loc 1 481 3 view .LVU655
 482:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1786              		.loc 1 482 3 view .LVU656
 485:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1787              		.loc 1 485 13 is_stmt 0 view .LVU657
 1788 0014 0DF10302 		add	r2, sp, #3
 486:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1789              		.loc 1 486 11 view .LVU658
 1790 0018 0123     		movs	r3, #1
 481:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_UNDIRECTED_CONNECTABLE;
 1791              		.loc 1 481 10 view .LVU659
 1792 001a 094E     		ldr	r6, .L92
 1793 001c 0296     		str	r6, [sp, #8]
 483:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1794              		.loc 1 483 3 is_stmt 1 view .LVU660
 483:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1795              		.loc 1 483 13 is_stmt 0 view .LVU661
ARM GAS  /tmp/ccqYiay2.s 			page 47


 1796 001e 01AD     		add	r5, sp, #4
 484:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1797              		.loc 1 484 11 view .LVU662
 1798 0020 0224     		movs	r4, #2
 1799              		.loc 1 488 7 view .LVU663
 1800 0022 02A8     		add	r0, sp, #8
 1801              	.LVL112:
 484:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1802              		.loc 1 484 11 view .LVU664
 1803 0024 CDE90454 		strd	r5, r4, [sp, #16]
 485:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1804              		.loc 1 485 3 is_stmt 1 view .LVU665
 486:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1805              		.loc 1 486 11 is_stmt 0 view .LVU666
 1806 0028 CDE90623 		strd	r2, r3, [sp, #24]
 1807              		.loc 1 488 3 is_stmt 1 view .LVU667
 1808              		.loc 1 488 7 is_stmt 0 view .LVU668
 1809 002c FFF7FEFF 		bl	hci_send_req
 1810              	.LVL113:
 1811              		.loc 1 488 6 view .LVU669
 1812 0030 0028     		cmp	r0, #0
 489:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 490:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 491:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1813              		.loc 1 491 3 is_stmt 1 view .LVU670
 1814              		.loc 1 491 10 is_stmt 0 view .LVU671
 1815 0032 ACBF     		ite	ge
 1816 0034 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 489:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1817              		.loc 1 489 12 view .LVU672
 1818 0038 FF20     		movlt	r0, #255
 492:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1819              		.loc 1 492 1 view .LVU673
 1820 003a 08B0     		add	sp, sp, #32
 1821              	.LCFI56:
 1822              		.cfi_def_cfa_offset 16
 1823              		@ sp needed
 1824 003c 70BD     		pop	{r4, r5, r6, pc}
 1825              	.L93:
 1826 003e 00BF     		.align	2
 1827              	.L92:
 1828 0040 3F008C00 		.word	9175103
 1829              		.cfi_endproc
 1830              	.LFE144:
 1832              		.section	.text.aci_gap_slave_security_request,"ax",%progbits
 1833              		.align	1
 1834              		.p2align 2,,3
 1835              		.global	aci_gap_slave_security_request
 1836              		.syntax unified
 1837              		.thumb
 1838              		.thumb_func
 1839              		.fpu fpv4-sp-d16
 1841              	aci_gap_slave_security_request:
 1842              	.LVL114:
 1843              	.LFB145:
 493:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 494:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_slave_security_request(uint16_t conn_handle, uint8_t bonding, uint8_t mitm_prote
ARM GAS  /tmp/ccqYiay2.s 			page 48


 495:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1844              		.loc 1 495 1 is_stmt 1 view -0
 1845              		.cfi_startproc
 1846              		@ args = 0, pretend = 0, frame = 32
 1847              		@ frame_needed = 0, uses_anonymous_args = 0
 496:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1848              		.loc 1 496 3 view .LVU675
 497:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_slave_security_request_cp cp;
 1849              		.loc 1 497 3 view .LVU676
 498:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1850              		.loc 1 498 3 view .LVU677
 499:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 500:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 1851              		.loc 1 500 3 view .LVU678
 495:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1852              		.loc 1 495 1 is_stmt 0 view .LVU679
 1853 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1854              	.LCFI57:
 1855              		.cfi_def_cfa_offset 20
 1856              		.cfi_offset 4, -20
 1857              		.cfi_offset 5, -16
 1858              		.cfi_offset 6, -12
 1859              		.cfi_offset 7, -8
 1860              		.cfi_offset 14, -4
 1861 0002 89B0     		sub	sp, sp, #36
 1862              	.LCFI58:
 1863              		.cfi_def_cfa_offset 56
 501:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.bonding = bonding;
 502:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.mitm_protection = mitm_protection;
 503:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 504:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 505:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1864              		.loc 1 505 10 view .LVU680
 1865 0004 0F4E     		ldr	r6, .L98
 500:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.bonding = bonding;
 1866              		.loc 1 500 18 view .LVU681
 1867 0006 ADF80400 		strh	r0, [sp, #4]	@ movhi
 501:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.bonding = bonding;
 1868              		.loc 1 501 3 is_stmt 1 view .LVU682
 506:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SLAVE_SECURITY_REQUEST;
 507:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1869              		.loc 1 507 13 is_stmt 0 view .LVU683
 1870 000a 0DF1040C 		add	ip, sp, #4
 501:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.mitm_protection = mitm_protection;
 1871              		.loc 1 501 14 view .LVU684
 1872 000e 8DF80610 		strb	r1, [sp, #6]
 502:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1873              		.loc 1 502 3 is_stmt 1 view .LVU685
 508:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 509:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 510:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 511:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1874              		.loc 1 511 11 is_stmt 0 view .LVU686
 1875 0012 0123     		movs	r3, #1
 508:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1876              		.loc 1 508 11 view .LVU687
 1877 0014 0427     		movs	r7, #4
ARM GAS  /tmp/ccqYiay2.s 			page 49


 509:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1878              		.loc 1 509 12 view .LVU688
 1879 0016 0F25     		movs	r5, #15
 510:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1880              		.loc 1 510 13 view .LVU689
 1881 0018 0DF10304 		add	r4, sp, #3
 512:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 513:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1882              		.loc 1 513 7 view .LVU690
 1883 001c 0021     		movs	r1, #0
 1884              	.LVL115:
 1885              		.loc 1 513 7 view .LVU691
 1886 001e 02A8     		add	r0, sp, #8
 1887              	.LVL116:
 509:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1888              		.loc 1 509 12 view .LVU692
 1889 0020 CDE90265 		strd	r6, r5, [sp, #8]
 511:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1890              		.loc 1 511 11 view .LVU693
 1891 0024 CDE90643 		strd	r4, r3, [sp, #24]
 502:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 1892              		.loc 1 502 22 view .LVU694
 1893 0028 8DF80720 		strb	r2, [sp, #7]
 504:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1894              		.loc 1 504 3 is_stmt 1 view .LVU695
 505:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SLAVE_SECURITY_REQUEST;
 1895              		.loc 1 505 3 view .LVU696
 506:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1896              		.loc 1 506 3 view .LVU697
 507:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1897              		.loc 1 507 3 view .LVU698
 507:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1898              		.loc 1 507 13 is_stmt 0 view .LVU699
 1899 002c CDF810C0 		str	ip, [sp, #16]
 508:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 1900              		.loc 1 508 3 is_stmt 1 view .LVU700
 508:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 1901              		.loc 1 508 11 is_stmt 0 view .LVU701
 1902 0030 0597     		str	r7, [sp, #20]
 509:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1903              		.loc 1 509 3 is_stmt 1 view .LVU702
 510:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1904              		.loc 1 510 3 view .LVU703
 1905              		.loc 1 513 3 view .LVU704
 1906              		.loc 1 513 7 is_stmt 0 view .LVU705
 1907 0032 FFF7FEFF 		bl	hci_send_req
 1908              	.LVL117:
 1909              		.loc 1 513 6 view .LVU706
 1910 0036 0028     		cmp	r0, #0
 514:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 515:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 516:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1911              		.loc 1 516 3 is_stmt 1 view .LVU707
 1912              		.loc 1 516 10 is_stmt 0 view .LVU708
 1913 0038 ACBF     		ite	ge
 1914 003a 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 514:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
ARM GAS  /tmp/ccqYiay2.s 			page 50


 1915              		.loc 1 514 12 view .LVU709
 1916 003e FF20     		movlt	r0, #255
 517:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 518:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1917              		.loc 1 518 1 view .LVU710
 1918 0040 09B0     		add	sp, sp, #36
 1919              	.LCFI59:
 1920              		.cfi_def_cfa_offset 20
 1921              		@ sp needed
 1922 0042 F0BD     		pop	{r4, r5, r6, r7, pc}
 1923              	.L99:
 1924              		.align	2
 1925              	.L98:
 1926 0044 3F008D00 		.word	9240639
 1927              		.cfi_endproc
 1928              	.LFE145:
 1930              		.section	.text.aci_gap_update_adv_data,"ax",%progbits
 1931              		.align	1
 1932              		.p2align 2,,3
 1933              		.global	aci_gap_update_adv_data
 1934              		.syntax unified
 1935              		.thumb
 1936              		.thumb_func
 1937              		.fpu fpv4-sp-d16
 1939              	aci_gap_update_adv_data:
 1940              	.LVL118:
 1941              	.LFB146:
 519:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 520:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
 521:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1942              		.loc 1 521 1 is_stmt 1 view -0
 1943              		.cfi_startproc
 1944              		@ args = 0, pretend = 0, frame = 64
 1945              		@ frame_needed = 0, uses_anonymous_args = 0
 522:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1946              		.loc 1 522 3 view .LVU712
 523:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1947              		.loc 1 523 3 view .LVU713
 524:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[32];
 1948              		.loc 1 524 3 view .LVU714
 525:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 1949              		.loc 1 525 3 view .LVU715
 526:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 527:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (AdvLen > (sizeof(buffer)-1))
 1950              		.loc 1 527 3 view .LVU716
 1951              		.loc 1 527 6 is_stmt 0 view .LVU717
 1952 0000 1F28     		cmp	r0, #31
 1953 0002 20D8     		bhi	.L102
 528:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 529:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 530:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvLen;
 1954              		.loc 1 530 3 is_stmt 1 view .LVU718
 521:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1955              		.loc 1 521 1 is_stmt 0 view .LVU719
 1956 0004 70B5     		push	{r4, r5, r6, lr}
 1957              	.LCFI60:
 1958              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccqYiay2.s 			page 51


 1959              		.cfi_offset 4, -16
 1960              		.cfi_offset 5, -12
 1961              		.cfi_offset 6, -8
 1962              		.cfi_offset 14, -4
 1963 0006 90B0     		sub	sp, sp, #64
 1964              	.LCFI61:
 1965              		.cfi_def_cfa_offset 80
 1966 0008 0446     		mov	r4, r0
 531:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 532:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 533:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 1967              		.loc 1 533 3 view .LVU720
 1968 000a 0246     		mov	r2, r0
 530:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 1969              		.loc 1 530 16 view .LVU721
 1970 000c 8DF82040 		strb	r4, [sp, #32]
 531:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 1971              		.loc 1 531 3 is_stmt 1 view .LVU722
 1972              	.LVL119:
 1973              		.loc 1 533 3 view .LVU723
 1974 0010 0DF12100 		add	r0, sp, #33
 1975              	.LVL120:
 534:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  AdvLen;
 1976              		.loc 1 534 8 is_stmt 0 view .LVU724
 1977 0014 0134     		adds	r4, r4, #1
 533:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  AdvLen;
 1978              		.loc 1 533 3 view .LVU725
 1979 0016 FFF7FEFF 		bl	memcpy
 1980              	.LVL121:
 1981              		.loc 1 534 3 is_stmt 1 view .LVU726
 535:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 536:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1982              		.loc 1 536 3 view .LVU727
 537:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1983              		.loc 1 537 10 is_stmt 0 view .LVU728
 1984 001a 0D4D     		ldr	r5, .L108
 1985 001c 0295     		str	r5, [sp, #8]
 536:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1986              		.loc 1 536 3 view .LVU729
 1987 001e 0021     		movs	r1, #0
 538:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 539:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 540:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 541:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1988              		.loc 1 541 13 view .LVU730
 1989 0020 0DF10702 		add	r2, sp, #7
 542:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1990              		.loc 1 542 11 view .LVU731
 1991 0024 0123     		movs	r3, #1
 540:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1992              		.loc 1 540 11 view .LVU732
 1993 0026 E4B2     		uxtb	r4, r4
 533:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  AdvLen;
 1994              		.loc 1 533 3 view .LVU733
 1995 0028 08AE     		add	r6, sp, #32
 543:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 544:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
ARM GAS  /tmp/ccqYiay2.s 			page 52


 1996              		.loc 1 544 7 view .LVU734
 1997 002a 02A8     		add	r0, sp, #8
 542:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 1998              		.loc 1 542 11 view .LVU735
 1999 002c CDE90623 		strd	r2, r3, [sp, #24]
 540:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2000              		.loc 1 540 11 view .LVU736
 2001 0030 0594     		str	r4, [sp, #20]
 536:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2002              		.loc 1 536 3 view .LVU737
 2003 0032 0391     		str	r1, [sp, #12]
 537:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 2004              		.loc 1 537 3 is_stmt 1 view .LVU738
 538:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 2005              		.loc 1 538 3 view .LVU739
 539:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 2006              		.loc 1 539 3 view .LVU740
 540:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2007              		.loc 1 540 3 view .LVU741
 541:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2008              		.loc 1 541 3 view .LVU742
 2009              		.loc 1 544 3 view .LVU743
 539:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 2010              		.loc 1 539 13 is_stmt 0 view .LVU744
 2011 0034 0496     		str	r6, [sp, #16]
 2012              		.loc 1 544 7 view .LVU745
 2013 0036 FFF7FEFF 		bl	hci_send_req
 2014              	.LVL122:
 2015              		.loc 1 544 6 view .LVU746
 2016 003a 0028     		cmp	r0, #0
 2017 003c 05DB     		blt	.L103
 545:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 546:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 547:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2018              		.loc 1 547 3 is_stmt 1 view .LVU747
 2019              		.loc 1 547 10 is_stmt 0 view .LVU748
 2020 003e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 548:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2021              		.loc 1 548 1 view .LVU749
 2022 0042 10B0     		add	sp, sp, #64
 2023              	.LCFI62:
 2024              		.cfi_def_cfa_offset 16
 2025              		@ sp needed
 2026 0044 70BD     		pop	{r4, r5, r6, pc}
 2027              	.LVL123:
 2028              	.L102:
 2029              	.LCFI63:
 2030              		.cfi_def_cfa_offset 0
 2031              		.cfi_restore 4
 2032              		.cfi_restore 5
 2033              		.cfi_restore 6
 2034              		.cfi_restore 14
 528:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 2035              		.loc 1 528 12 view .LVU750
 2036 0046 4220     		movs	r0, #66
 2037              	.LVL124:
 2038              		.loc 1 548 1 view .LVU751
ARM GAS  /tmp/ccqYiay2.s 			page 53


 2039 0048 7047     		bx	lr
 2040              	.LVL125:
 2041              	.L103:
 2042              	.LCFI64:
 2043              		.cfi_def_cfa_offset 80
 2044              		.cfi_offset 4, -16
 2045              		.cfi_offset 5, -12
 2046              		.cfi_offset 6, -8
 2047              		.cfi_offset 14, -4
 545:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2048              		.loc 1 545 12 view .LVU752
 2049 004a FF20     		movs	r0, #255
 2050              		.loc 1 548 1 view .LVU753
 2051 004c 10B0     		add	sp, sp, #64
 2052              	.LCFI65:
 2053              		.cfi_def_cfa_offset 16
 2054              		@ sp needed
 2055 004e 70BD     		pop	{r4, r5, r6, pc}
 2056              	.L109:
 2057              		.align	2
 2058              	.L108:
 2059 0050 3F008E00 		.word	9306175
 2060              		.cfi_endproc
 2061              	.LFE146:
 2063              		.section	.text.aci_gap_delete_ad_type,"ax",%progbits
 2064              		.align	1
 2065              		.p2align 2,,3
 2066              		.global	aci_gap_delete_ad_type
 2067              		.syntax unified
 2068              		.thumb
 2069              		.thumb_func
 2070              		.fpu fpv4-sp-d16
 2072              	aci_gap_delete_ad_type:
 2073              	.LVL126:
 2074              	.LFB147:
 549:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 550:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_delete_ad_type(uint8_t ad_type)
 551:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2075              		.loc 1 551 1 is_stmt 1 view -0
 2076              		.cfi_startproc
 2077              		@ args = 0, pretend = 0, frame = 32
 2078              		@ frame_needed = 0, uses_anonymous_args = 0
 552:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2079              		.loc 1 552 3 view .LVU755
 553:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_delete_ad_type_cp cp;
 2080              		.loc 1 553 3 view .LVU756
 554:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2081              		.loc 1 554 3 view .LVU757
 555:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 556:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.ad_type = ad_type;
 2082              		.loc 1 556 3 view .LVU758
 551:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2083              		.loc 1 551 1 is_stmt 0 view .LVU759
 2084 0000 30B5     		push	{r4, r5, lr}
 2085              	.LCFI66:
 2086              		.cfi_def_cfa_offset 12
 2087              		.cfi_offset 4, -12
ARM GAS  /tmp/ccqYiay2.s 			page 54


 2088              		.cfi_offset 5, -8
 2089              		.cfi_offset 14, -4
 2090 0002 89B0     		sub	sp, sp, #36
 2091              	.LCFI67:
 2092              		.cfi_def_cfa_offset 48
 557:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 558:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 559:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 560:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_DELETE_AD_TYPE;
 561:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 562:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2093              		.loc 1 562 11 view .LVU760
 2094 0004 0123     		movs	r3, #1
 558:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2095              		.loc 1 558 3 view .LVU761
 2096 0006 0021     		movs	r1, #0
 556:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2097              		.loc 1 556 14 view .LVU762
 2098 0008 8DF80400 		strb	r0, [sp, #4]
 558:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2099              		.loc 1 558 3 is_stmt 1 view .LVU763
 563:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2100              		.loc 1 563 13 is_stmt 0 view .LVU764
 2101 000c 0DF10702 		add	r2, sp, #7
 559:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_DELETE_AD_TYPE;
 2102              		.loc 1 559 10 view .LVU765
 2103 0010 084D     		ldr	r5, .L114
 558:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2104              		.loc 1 558 3 view .LVU766
 2105 0012 0391     		str	r1, [sp, #12]
 559:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_DELETE_AD_TYPE;
 2106              		.loc 1 559 3 is_stmt 1 view .LVU767
 560:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2107              		.loc 1 560 3 view .LVU768
 561:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2108              		.loc 1 561 13 is_stmt 0 view .LVU769
 2109 0014 01AC     		add	r4, sp, #4
 564:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 565:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 566:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2110              		.loc 1 566 7 view .LVU770
 2111 0016 02A8     		add	r0, sp, #8
 2112              	.LVL127:
 562:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2113              		.loc 1 562 11 view .LVU771
 2114 0018 CDE90443 		strd	r4, r3, [sp, #16]
 563:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2115              		.loc 1 563 13 view .LVU772
 2116 001c CDE90623 		strd	r2, r3, [sp, #24]
 559:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_DELETE_AD_TYPE;
 2117              		.loc 1 559 10 view .LVU773
 2118 0020 0295     		str	r5, [sp, #8]
 561:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2119              		.loc 1 561 3 is_stmt 1 view .LVU774
 563:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2120              		.loc 1 563 3 view .LVU775
 564:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
ARM GAS  /tmp/ccqYiay2.s 			page 55


 2121              		.loc 1 564 3 view .LVU776
 2122              		.loc 1 566 3 view .LVU777
 2123              		.loc 1 566 7 is_stmt 0 view .LVU778
 2124 0022 FFF7FEFF 		bl	hci_send_req
 2125              	.LVL128:
 2126              		.loc 1 566 6 view .LVU779
 2127 0026 0028     		cmp	r0, #0
 567:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 568:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 569:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2128              		.loc 1 569 3 is_stmt 1 view .LVU780
 2129              		.loc 1 569 10 is_stmt 0 view .LVU781
 2130 0028 ACBF     		ite	ge
 2131 002a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 567:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2132              		.loc 1 567 12 view .LVU782
 2133 002e FF20     		movlt	r0, #255
 570:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2134              		.loc 1 570 1 view .LVU783
 2135 0030 09B0     		add	sp, sp, #36
 2136              	.LCFI68:
 2137              		.cfi_def_cfa_offset 12
 2138              		@ sp needed
 2139 0032 30BD     		pop	{r4, r5, pc}
 2140              	.L115:
 2141              		.align	2
 2142              	.L114:
 2143 0034 3F008F00 		.word	9371711
 2144              		.cfi_endproc
 2145              	.LFE147:
 2147              		.section	.text.aci_gap_get_security_level,"ax",%progbits
 2148              		.align	1
 2149              		.p2align 2,,3
 2150              		.global	aci_gap_get_security_level
 2151              		.syntax unified
 2152              		.thumb
 2153              		.thumb_func
 2154              		.fpu fpv4-sp-d16
 2156              	aci_gap_get_security_level:
 2157              	.LVL129:
 2158              	.LFB148:
 571:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 572:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_get_security_level(uint8_t* mitm_protection, uint8_t* bonding,
 573:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                       uint8_t* oob_data, uint8_t* passkey_required)
 574:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2159              		.loc 1 574 1 is_stmt 1 view -0
 2160              		.cfi_startproc
 2161              		@ args = 0, pretend = 0, frame = 32
 2162              		@ frame_needed = 0, uses_anonymous_args = 0
 575:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2163              		.loc 1 575 3 view .LVU785
 576:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_get_security_level_rp resp;
 2164              		.loc 1 576 3 view .LVU786
 577:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 578:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 2165              		.loc 1 578 3 view .LVU787
 574:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
ARM GAS  /tmp/ccqYiay2.s 			page 56


 2166              		.loc 1 574 1 is_stmt 0 view .LVU788
 2167 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2168              	.LCFI69:
 2169              		.cfi_def_cfa_offset 24
 2170              		.cfi_offset 4, -24
 2171              		.cfi_offset 5, -20
 2172              		.cfi_offset 6, -16
 2173              		.cfi_offset 7, -12
 2174              		.cfi_offset 8, -8
 2175              		.cfi_offset 14, -4
 2176              		.loc 1 578 3 view .LVU789
 2177 0004 0024     		movs	r4, #0
 574:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2178              		.loc 1 574 1 view .LVU790
 2179 0006 88B0     		sub	sp, sp, #32
 2180              	.LCFI70:
 2181              		.cfi_def_cfa_offset 56
 574:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2182              		.loc 1 574 1 view .LVU791
 2183 0008 0F46     		mov	r7, r1
 2184 000a 8046     		mov	r8, r0
 579:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 580:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 581:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 582:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_GET_SECURITY_LEVEL;
 583:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
 584:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_GET_SECURITY_LEVEL_RP_SIZE;
 585:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 586:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2185              		.loc 1 586 7 view .LVU792
 2186 000c 2146     		mov	r1, r4
 2187              	.LVL130:
 574:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2188              		.loc 1 574 1 view .LVU793
 2189 000e 1646     		mov	r6, r2
 2190 0010 1D46     		mov	r5, r3
 581:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_GET_SECURITY_LEVEL;
 2191              		.loc 1 581 10 view .LVU794
 2192 0012 144A     		ldr	r2, .L120
 2193              	.LVL131:
 583:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_GET_SECURITY_LEVEL_RP_SIZE;
 2194              		.loc 1 583 13 view .LVU795
 2195 0014 CDF818D0 		str	sp, [sp, #24]
 584:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2196              		.loc 1 584 11 view .LVU796
 2197 0018 0523     		movs	r3, #5
 2198              	.LVL132:
 2199              		.loc 1 586 7 view .LVU797
 2200 001a 02A8     		add	r0, sp, #8
 2201              	.LVL133:
 580:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2202              		.loc 1 580 3 view .LVU798
 2203 001c CDE90344 		strd	r4, r4, [sp, #12]
 578:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2204              		.loc 1 578 3 view .LVU799
 2205 0020 8DF80440 		strb	r4, [sp, #4]
 580:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
ARM GAS  /tmp/ccqYiay2.s 			page 57


 2206              		.loc 1 580 3 is_stmt 1 view .LVU800
 578:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2207              		.loc 1 578 3 is_stmt 0 view .LVU801
 2208 0024 0094     		str	r4, [sp]
 580:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2209              		.loc 1 580 3 view .LVU802
 2210 0026 0594     		str	r4, [sp, #20]
 581:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_GET_SECURITY_LEVEL;
 2211              		.loc 1 581 3 is_stmt 1 view .LVU803
 582:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
 2212              		.loc 1 582 3 view .LVU804
 581:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_GET_SECURITY_LEVEL;
 2213              		.loc 1 581 10 is_stmt 0 view .LVU805
 2214 0028 0292     		str	r2, [sp, #8]
 583:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_GET_SECURITY_LEVEL_RP_SIZE;
 2215              		.loc 1 583 3 is_stmt 1 view .LVU806
 584:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2216              		.loc 1 584 3 view .LVU807
 584:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2217              		.loc 1 584 11 is_stmt 0 view .LVU808
 2218 002a 0793     		str	r3, [sp, #28]
 2219              		.loc 1 586 3 is_stmt 1 view .LVU809
 2220              		.loc 1 586 7 is_stmt 0 view .LVU810
 2221 002c FFF7FEFF 		bl	hci_send_req
 2222              	.LVL134:
 2223              		.loc 1 586 6 view .LVU811
 2224 0030 A042     		cmp	r0, r4
 2225 0032 12DB     		blt	.L118
 587:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 588:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 589:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (resp.status) {
 2226              		.loc 1 589 3 is_stmt 1 view .LVU812
 2227              		.loc 1 589 11 is_stmt 0 view .LVU813
 2228 0034 9DF80000 		ldrb	r0, [sp]	@ zero_extendqisi2
 2229              		.loc 1 589 6 view .LVU814
 2230 0038 60B9     		cbnz	r0, .L117
 590:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return resp.status;
 591:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
 592:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 593:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *mitm_protection = resp.mitm_protection;
 2231              		.loc 1 593 3 is_stmt 1 view .LVU815
 2232              		.loc 1 593 20 is_stmt 0 view .LVU816
 2233 003a 9DF80130 		ldrb	r3, [sp, #1]	@ zero_extendqisi2
 2234 003e 88F80030 		strb	r3, [r8]
 594:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *bonding = resp.bonding;
 2235              		.loc 1 594 3 is_stmt 1 view .LVU817
 2236              		.loc 1 594 12 is_stmt 0 view .LVU818
 2237 0042 9DF80210 		ldrb	r1, [sp, #2]	@ zero_extendqisi2
 595:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *oob_data = resp.oob_data;
 2238              		.loc 1 595 13 view .LVU819
 2239 0046 9DF80320 		ldrb	r2, [sp, #3]	@ zero_extendqisi2
 596:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *passkey_required = resp.passkey_required;
 2240              		.loc 1 596 21 view .LVU820
 2241 004a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 594:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *bonding = resp.bonding;
 2242              		.loc 1 594 12 view .LVU821
 2243 004e 3970     		strb	r1, [r7]
ARM GAS  /tmp/ccqYiay2.s 			page 58


 595:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *oob_data = resp.oob_data;
 2244              		.loc 1 595 3 is_stmt 1 view .LVU822
 595:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *oob_data = resp.oob_data;
 2245              		.loc 1 595 13 is_stmt 0 view .LVU823
 2246 0050 3270     		strb	r2, [r6]
 2247              		.loc 1 596 3 is_stmt 1 view .LVU824
 2248              		.loc 1 596 21 is_stmt 0 view .LVU825
 2249 0052 2B70     		strb	r3, [r5]
 597:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 598:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return resp.status;
 2250              		.loc 1 598 3 is_stmt 1 view .LVU826
 2251              	.L117:
 599:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2252              		.loc 1 599 1 is_stmt 0 view .LVU827
 2253 0054 08B0     		add	sp, sp, #32
 2254              	.LCFI71:
 2255              		.cfi_remember_state
 2256              		.cfi_def_cfa_offset 24
 2257              		@ sp needed
 2258 0056 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2259              	.LVL135:
 2260              	.L118:
 2261              	.LCFI72:
 2262              		.cfi_restore_state
 587:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2263              		.loc 1 587 12 view .LVU828
 2264 005a FF20     		movs	r0, #255
 2265              		.loc 1 599 1 view .LVU829
 2266 005c 08B0     		add	sp, sp, #32
 2267              	.LCFI73:
 2268              		.cfi_def_cfa_offset 24
 2269              		@ sp needed
 2270 005e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2271              	.LVL136:
 2272              	.L121:
 2273              		.loc 1 599 1 view .LVU830
 2274 0062 00BF     		.align	2
 2275              	.L120:
 2276 0064 3F009000 		.word	9437247
 2277              		.cfi_endproc
 2278              	.LFE148:
 2280              		.section	.text.aci_gap_configure_whitelist,"ax",%progbits
 2281              		.align	1
 2282              		.p2align 2,,3
 2283              		.global	aci_gap_configure_whitelist
 2284              		.syntax unified
 2285              		.thumb
 2286              		.thumb_func
 2287              		.fpu fpv4-sp-d16
 2289              	aci_gap_configure_whitelist:
 2290              	.LFB149:
 600:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 601:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_configure_whitelist(void)
 602:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2291              		.loc 1 602 1 is_stmt 1 view -0
 2292              		.cfi_startproc
 2293              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /tmp/ccqYiay2.s 			page 59


 2294              		@ frame_needed = 0, uses_anonymous_args = 0
 603:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2295              		.loc 1 603 3 view .LVU832
 604:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2296              		.loc 1 604 3 view .LVU833
 605:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 606:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2297              		.loc 1 606 3 view .LVU834
 602:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2298              		.loc 1 602 1 is_stmt 0 view .LVU835
 2299 0000 10B5     		push	{r4, lr}
 2300              	.LCFI74:
 2301              		.cfi_def_cfa_offset 8
 2302              		.cfi_offset 4, -8
 2303              		.cfi_offset 14, -4
 2304 0002 88B0     		sub	sp, sp, #32
 2305              	.LCFI75:
 2306              		.cfi_def_cfa_offset 40
 2307              		.loc 1 606 3 view .LVU836
 2308 0004 0021     		movs	r1, #0
 607:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 608:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CONFIGURE_WHITELIST;
 609:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2309              		.loc 1 609 13 view .LVU837
 2310 0006 0DF10702 		add	r2, sp, #7
 610:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2311              		.loc 1 610 11 view .LVU838
 2312 000a 0123     		movs	r3, #1
 607:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2313              		.loc 1 607 10 view .LVU839
 2314 000c 084C     		ldr	r4, .L126
 606:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2315              		.loc 1 606 3 view .LVU840
 2316 000e 0491     		str	r1, [sp, #16]
 611:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 612:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2317              		.loc 1 612 7 view .LVU841
 2318 0010 02A8     		add	r0, sp, #8
 610:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2319              		.loc 1 610 11 view .LVU842
 2320 0012 CDE90623 		strd	r2, r3, [sp, #24]
 606:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2321              		.loc 1 606 3 view .LVU843
 2322 0016 0391     		str	r1, [sp, #12]
 2323 0018 0591     		str	r1, [sp, #20]
 607:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CONFIGURE_WHITELIST;
 2324              		.loc 1 607 3 is_stmt 1 view .LVU844
 608:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2325              		.loc 1 608 3 view .LVU845
 607:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CONFIGURE_WHITELIST;
 2326              		.loc 1 607 10 is_stmt 0 view .LVU846
 2327 001a 0294     		str	r4, [sp, #8]
 609:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2328              		.loc 1 609 3 is_stmt 1 view .LVU847
 2329              		.loc 1 612 3 view .LVU848
 2330              		.loc 1 612 7 is_stmt 0 view .LVU849
 2331 001c FFF7FEFF 		bl	hci_send_req
ARM GAS  /tmp/ccqYiay2.s 			page 60


 2332              	.LVL137:
 2333              		.loc 1 612 6 view .LVU850
 2334 0020 0028     		cmp	r0, #0
 613:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 614:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 615:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2335              		.loc 1 615 3 is_stmt 1 view .LVU851
 2336              		.loc 1 615 10 is_stmt 0 view .LVU852
 2337 0022 ACBF     		ite	ge
 2338 0024 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 613:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2339              		.loc 1 613 12 view .LVU853
 2340 0028 FF20     		movlt	r0, #255
 616:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2341              		.loc 1 616 1 view .LVU854
 2342 002a 08B0     		add	sp, sp, #32
 2343              	.LCFI76:
 2344              		.cfi_def_cfa_offset 8
 2345              		@ sp needed
 2346 002c 10BD     		pop	{r4, pc}
 2347              	.L127:
 2348 002e 00BF     		.align	2
 2349              	.L126:
 2350 0030 3F009200 		.word	9568319
 2351              		.cfi_endproc
 2352              	.LFE149:
 2354              		.section	.text.aci_gap_terminate,"ax",%progbits
 2355              		.align	1
 2356              		.p2align 2,,3
 2357              		.global	aci_gap_terminate
 2358              		.syntax unified
 2359              		.thumb
 2360              		.thumb_func
 2361              		.fpu fpv4-sp-d16
 2363              	aci_gap_terminate:
 2364              	.LVL138:
 2365              	.LFB150:
 617:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 618:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_terminate(uint16_t conn_handle, uint8_t reason)
 619:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2366              		.loc 1 619 1 is_stmt 1 view -0
 2367              		.cfi_startproc
 2368              		@ args = 0, pretend = 0, frame = 32
 2369              		@ frame_needed = 0, uses_anonymous_args = 0
 620:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2370              		.loc 1 620 3 view .LVU856
 621:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_terminate_cp cp;
 2371              		.loc 1 621 3 view .LVU857
 622:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 2372              		.loc 1 622 3 view .LVU858
 623:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 624:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.handle = htobs(conn_handle);
 2373              		.loc 1 624 3 view .LVU859
 619:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2374              		.loc 1 619 1 is_stmt 0 view .LVU860
 2375 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2376              	.LCFI77:
ARM GAS  /tmp/ccqYiay2.s 			page 61


 2377              		.cfi_def_cfa_offset 20
 2378              		.cfi_offset 4, -20
 2379              		.cfi_offset 5, -16
 2380              		.cfi_offset 6, -12
 2381              		.cfi_offset 7, -8
 2382              		.cfi_offset 14, -4
 2383 0002 89B0     		sub	sp, sp, #36
 2384              	.LCFI78:
 2385              		.cfi_def_cfa_offset 56
 625:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.reason = reason;
 626:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 627:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 628:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 629:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_TERMINATE;
 630:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 631:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2386              		.loc 1 631 11 view .LVU861
 2387 0004 0326     		movs	r6, #3
 628:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_TERMINATE;
 2388              		.loc 1 628 10 view .LVU862
 2389 0006 0D4D     		ldr	r5, .L132
 624:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.reason = reason;
 2390              		.loc 1 624 13 view .LVU863
 2391 0008 ADF80400 		strh	r0, [sp, #4]	@ movhi
 625:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.reason = reason;
 2392              		.loc 1 625 3 is_stmt 1 view .LVU864
 632:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 633:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2393              		.loc 1 633 13 is_stmt 0 view .LVU865
 2394 000c 0DEB0602 		add	r2, sp, r6
 625:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 2395              		.loc 1 625 13 view .LVU866
 2396 0010 8DF80610 		strb	r1, [sp, #6]
 627:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2397              		.loc 1 627 3 is_stmt 1 view .LVU867
 628:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_TERMINATE;
 2398              		.loc 1 628 3 view .LVU868
 629:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2399              		.loc 1 629 3 view .LVU869
 630:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2400              		.loc 1 630 3 view .LVU870
 634:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2401              		.loc 1 634 11 is_stmt 0 view .LVU871
 2402 0014 0123     		movs	r3, #1
 630:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2403              		.loc 1 630 13 view .LVU872
 2404 0016 01AF     		add	r7, sp, #4
 632:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2405              		.loc 1 632 12 view .LVU873
 2406 0018 0F24     		movs	r4, #15
 635:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 636:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2407              		.loc 1 636 7 view .LVU874
 2408 001a 0021     		movs	r1, #0
 2409              	.LVL139:
 2410              		.loc 1 636 7 view .LVU875
 2411 001c 02A8     		add	r0, sp, #8
ARM GAS  /tmp/ccqYiay2.s 			page 62


 2412              	.LVL140:
 632:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2413              		.loc 1 632 12 view .LVU876
 2414 001e CDE90254 		strd	r5, r4, [sp, #8]
 634:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2415              		.loc 1 634 11 view .LVU877
 2416 0022 CDE90623 		strd	r2, r3, [sp, #24]
 630:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2417              		.loc 1 630 13 view .LVU878
 2418 0026 0497     		str	r7, [sp, #16]
 631:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2419              		.loc 1 631 3 is_stmt 1 view .LVU879
 631:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2420              		.loc 1 631 11 is_stmt 0 view .LVU880
 2421 0028 0596     		str	r6, [sp, #20]
 632:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2422              		.loc 1 632 3 is_stmt 1 view .LVU881
 633:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2423              		.loc 1 633 3 view .LVU882
 2424              		.loc 1 636 3 view .LVU883
 2425              		.loc 1 636 7 is_stmt 0 view .LVU884
 2426 002a FFF7FEFF 		bl	hci_send_req
 2427              	.LVL141:
 2428              		.loc 1 636 6 view .LVU885
 2429 002e 0028     		cmp	r0, #0
 637:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 638:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 639:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status; 
 2430              		.loc 1 639 3 is_stmt 1 view .LVU886
 2431              		.loc 1 639 10 is_stmt 0 view .LVU887
 2432 0030 ACBF     		ite	ge
 2433 0032 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 637:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2434              		.loc 1 637 12 view .LVU888
 2435 0036 FF20     		movlt	r0, #255
 640:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2436              		.loc 1 640 1 view .LVU889
 2437 0038 09B0     		add	sp, sp, #36
 2438              	.LCFI79:
 2439              		.cfi_def_cfa_offset 20
 2440              		@ sp needed
 2441 003a F0BD     		pop	{r4, r5, r6, r7, pc}
 2442              	.L133:
 2443              		.align	2
 2444              	.L132:
 2445 003c 3F009300 		.word	9633855
 2446              		.cfi_endproc
 2447              	.LFE150:
 2449              		.section	.text.aci_gap_clear_security_database,"ax",%progbits
 2450              		.align	1
 2451              		.p2align 2,,3
 2452              		.global	aci_gap_clear_security_database
 2453              		.syntax unified
 2454              		.thumb
 2455              		.thumb_func
 2456              		.fpu fpv4-sp-d16
 2458              	aci_gap_clear_security_database:
ARM GAS  /tmp/ccqYiay2.s 			page 63


 2459              	.LFB151:
 641:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 642:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_clear_security_database(void)
 643:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2460              		.loc 1 643 1 is_stmt 1 view -0
 2461              		.cfi_startproc
 2462              		@ args = 0, pretend = 0, frame = 32
 2463              		@ frame_needed = 0, uses_anonymous_args = 0
 644:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2464              		.loc 1 644 3 view .LVU891
 645:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2465              		.loc 1 645 3 view .LVU892
 646:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 647:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2466              		.loc 1 647 3 view .LVU893
 643:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2467              		.loc 1 643 1 is_stmt 0 view .LVU894
 2468 0000 10B5     		push	{r4, lr}
 2469              	.LCFI80:
 2470              		.cfi_def_cfa_offset 8
 2471              		.cfi_offset 4, -8
 2472              		.cfi_offset 14, -4
 2473 0002 88B0     		sub	sp, sp, #32
 2474              	.LCFI81:
 2475              		.cfi_def_cfa_offset 40
 2476              		.loc 1 647 3 view .LVU895
 2477 0004 0021     		movs	r1, #0
 648:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 649:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CLEAR_SECURITY_DB;
 650:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2478              		.loc 1 650 13 view .LVU896
 2479 0006 0DF10702 		add	r2, sp, #7
 651:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2480              		.loc 1 651 11 view .LVU897
 2481 000a 0123     		movs	r3, #1
 648:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2482              		.loc 1 648 10 view .LVU898
 2483 000c 084C     		ldr	r4, .L138
 647:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2484              		.loc 1 647 3 view .LVU899
 2485 000e 0491     		str	r1, [sp, #16]
 652:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 653:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2486              		.loc 1 653 7 view .LVU900
 2487 0010 02A8     		add	r0, sp, #8
 651:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2488              		.loc 1 651 11 view .LVU901
 2489 0012 CDE90623 		strd	r2, r3, [sp, #24]
 647:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2490              		.loc 1 647 3 view .LVU902
 2491 0016 0391     		str	r1, [sp, #12]
 2492 0018 0591     		str	r1, [sp, #20]
 648:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CLEAR_SECURITY_DB;
 2493              		.loc 1 648 3 is_stmt 1 view .LVU903
 649:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2494              		.loc 1 649 3 view .LVU904
 648:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CLEAR_SECURITY_DB;
ARM GAS  /tmp/ccqYiay2.s 			page 64


 2495              		.loc 1 648 10 is_stmt 0 view .LVU905
 2496 001a 0294     		str	r4, [sp, #8]
 650:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2497              		.loc 1 650 3 is_stmt 1 view .LVU906
 2498              		.loc 1 653 3 view .LVU907
 2499              		.loc 1 653 7 is_stmt 0 view .LVU908
 2500 001c FFF7FEFF 		bl	hci_send_req
 2501              	.LVL142:
 2502              		.loc 1 653 6 view .LVU909
 2503 0020 0028     		cmp	r0, #0
 654:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 655:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 656:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2504              		.loc 1 656 3 is_stmt 1 view .LVU910
 2505              		.loc 1 656 10 is_stmt 0 view .LVU911
 2506 0022 ACBF     		ite	ge
 2507 0024 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 654:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2508              		.loc 1 654 12 view .LVU912
 2509 0028 FF20     		movlt	r0, #255
 657:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2510              		.loc 1 657 1 view .LVU913
 2511 002a 08B0     		add	sp, sp, #32
 2512              	.LCFI82:
 2513              		.cfi_def_cfa_offset 8
 2514              		@ sp needed
 2515 002c 10BD     		pop	{r4, pc}
 2516              	.L139:
 2517 002e 00BF     		.align	2
 2518              	.L138:
 2519 0030 3F009400 		.word	9699391
 2520              		.cfi_endproc
 2521              	.LFE151:
 2523              		.section	.text.aci_gap_allow_rebond_IDB05A1,"ax",%progbits
 2524              		.align	1
 2525              		.p2align 2,,3
 2526              		.global	aci_gap_allow_rebond_IDB05A1
 2527              		.syntax unified
 2528              		.thumb
 2529              		.thumb_func
 2530              		.fpu fpv4-sp-d16
 2532              	aci_gap_allow_rebond_IDB05A1:
 2533              	.LVL143:
 2534              	.LFB152:
 658:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 659:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_allow_rebond_IDB05A1(uint16_t conn_handle)
 660:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2535              		.loc 1 660 1 is_stmt 1 view -0
 2536              		.cfi_startproc
 2537              		@ args = 0, pretend = 0, frame = 32
 2538              		@ frame_needed = 0, uses_anonymous_args = 0
 661:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2539              		.loc 1 661 3 view .LVU915
 662:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_allow_rebond_cp_IDB05A1 cp;
 2540              		.loc 1 662 3 view .LVU916
 663:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2541              		.loc 1 663 3 view .LVU917
ARM GAS  /tmp/ccqYiay2.s 			page 65


 664:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 665:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = conn_handle;
 2542              		.loc 1 665 3 view .LVU918
 660:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2543              		.loc 1 660 1 is_stmt 0 view .LVU919
 2544 0000 70B5     		push	{r4, r5, r6, lr}
 2545              	.LCFI83:
 2546              		.cfi_def_cfa_offset 16
 2547              		.cfi_offset 4, -16
 2548              		.cfi_offset 5, -12
 2549              		.cfi_offset 6, -8
 2550              		.cfi_offset 14, -4
 2551 0002 88B0     		sub	sp, sp, #32
 2552              	.LCFI84:
 2553              		.cfi_def_cfa_offset 48
 666:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 667:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2554              		.loc 1 667 3 view .LVU920
 2555 0004 0021     		movs	r1, #0
 665:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2556              		.loc 1 665 18 view .LVU921
 2557 0006 ADF80400 		strh	r0, [sp, #4]	@ movhi
 2558              		.loc 1 667 3 is_stmt 1 view .LVU922
 668:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 669:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_ALLOW_REBOND_DB;
 670:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 671:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 672:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2559              		.loc 1 672 13 is_stmt 0 view .LVU923
 2560 000a 0DF10302 		add	r2, sp, #3
 673:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2561              		.loc 1 673 11 view .LVU924
 2562 000e 0123     		movs	r3, #1
 668:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2563              		.loc 1 668 10 view .LVU925
 2564 0010 094E     		ldr	r6, .L144
 667:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2565              		.loc 1 667 3 view .LVU926
 2566 0012 0391     		str	r1, [sp, #12]
 668:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2567              		.loc 1 668 3 is_stmt 1 view .LVU927
 669:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2568              		.loc 1 669 3 view .LVU928
 670:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2569              		.loc 1 670 13 is_stmt 0 view .LVU929
 2570 0014 01AD     		add	r5, sp, #4
 671:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2571              		.loc 1 671 11 view .LVU930
 2572 0016 0224     		movs	r4, #2
 674:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 675:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2573              		.loc 1 675 7 view .LVU931
 2574 0018 02A8     		add	r0, sp, #8
 2575              	.LVL144:
 671:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2576              		.loc 1 671 11 view .LVU932
 2577 001a CDE90454 		strd	r5, r4, [sp, #16]
ARM GAS  /tmp/ccqYiay2.s 			page 66


 673:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2578              		.loc 1 673 11 view .LVU933
 2579 001e CDE90623 		strd	r2, r3, [sp, #24]
 668:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_ALLOW_REBOND_DB;
 2580              		.loc 1 668 10 view .LVU934
 2581 0022 0296     		str	r6, [sp, #8]
 670:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2582              		.loc 1 670 3 is_stmt 1 view .LVU935
 672:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2583              		.loc 1 672 3 view .LVU936
 2584              		.loc 1 675 3 view .LVU937
 2585              		.loc 1 675 7 is_stmt 0 view .LVU938
 2586 0024 FFF7FEFF 		bl	hci_send_req
 2587              	.LVL145:
 2588              		.loc 1 675 6 view .LVU939
 2589 0028 0028     		cmp	r0, #0
 676:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 677:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 678:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2590              		.loc 1 678 3 is_stmt 1 view .LVU940
 2591              		.loc 1 678 10 is_stmt 0 view .LVU941
 2592 002a ACBF     		ite	ge
 2593 002c 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 676:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2594              		.loc 1 676 12 view .LVU942
 2595 0030 FF20     		movlt	r0, #255
 679:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2596              		.loc 1 679 1 view .LVU943
 2597 0032 08B0     		add	sp, sp, #32
 2598              	.LCFI85:
 2599              		.cfi_def_cfa_offset 16
 2600              		@ sp needed
 2601 0034 70BD     		pop	{r4, r5, r6, pc}
 2602              	.L145:
 2603 0036 00BF     		.align	2
 2604              	.L144:
 2605 0038 3F009500 		.word	9764927
 2606              		.cfi_endproc
 2607              	.LFE152:
 2609              		.section	.text.aci_gap_allow_rebond_IDB04A1,"ax",%progbits
 2610              		.align	1
 2611              		.p2align 2,,3
 2612              		.global	aci_gap_allow_rebond_IDB04A1
 2613              		.syntax unified
 2614              		.thumb
 2615              		.thumb_func
 2616              		.fpu fpv4-sp-d16
 2618              	aci_gap_allow_rebond_IDB04A1:
 2619              	.LFB153:
 680:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 681:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_allow_rebond_IDB04A1(void)
 682:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2620              		.loc 1 682 1 is_stmt 1 view -0
 2621              		.cfi_startproc
 2622              		@ args = 0, pretend = 0, frame = 32
 2623              		@ frame_needed = 0, uses_anonymous_args = 0
 683:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
ARM GAS  /tmp/ccqYiay2.s 			page 67


 2624              		.loc 1 683 3 view .LVU945
 684:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2625              		.loc 1 684 3 view .LVU946
 685:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 686:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2626              		.loc 1 686 3 view .LVU947
 682:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2627              		.loc 1 682 1 is_stmt 0 view .LVU948
 2628 0000 10B5     		push	{r4, lr}
 2629              	.LCFI86:
 2630              		.cfi_def_cfa_offset 8
 2631              		.cfi_offset 4, -8
 2632              		.cfi_offset 14, -4
 2633 0002 88B0     		sub	sp, sp, #32
 2634              	.LCFI87:
 2635              		.cfi_def_cfa_offset 40
 2636              		.loc 1 686 3 view .LVU949
 2637 0004 0021     		movs	r1, #0
 687:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 688:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_ALLOW_REBOND_DB;
 689:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2638              		.loc 1 689 13 view .LVU950
 2639 0006 0DF10702 		add	r2, sp, #7
 690:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2640              		.loc 1 690 11 view .LVU951
 2641 000a 0123     		movs	r3, #1
 687:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2642              		.loc 1 687 10 view .LVU952
 2643 000c 084C     		ldr	r4, .L150
 686:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2644              		.loc 1 686 3 view .LVU953
 2645 000e 0491     		str	r1, [sp, #16]
 691:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 692:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2646              		.loc 1 692 7 view .LVU954
 2647 0010 02A8     		add	r0, sp, #8
 690:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2648              		.loc 1 690 11 view .LVU955
 2649 0012 CDE90623 		strd	r2, r3, [sp, #24]
 686:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2650              		.loc 1 686 3 view .LVU956
 2651 0016 0391     		str	r1, [sp, #12]
 2652 0018 0591     		str	r1, [sp, #20]
 687:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_ALLOW_REBOND_DB;
 2653              		.loc 1 687 3 is_stmt 1 view .LVU957
 688:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2654              		.loc 1 688 3 view .LVU958
 687:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_ALLOW_REBOND_DB;
 2655              		.loc 1 687 10 is_stmt 0 view .LVU959
 2656 001a 0294     		str	r4, [sp, #8]
 689:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2657              		.loc 1 689 3 is_stmt 1 view .LVU960
 2658              		.loc 1 692 3 view .LVU961
 2659              		.loc 1 692 7 is_stmt 0 view .LVU962
 2660 001c FFF7FEFF 		bl	hci_send_req
 2661              	.LVL146:
 2662              		.loc 1 692 6 view .LVU963
ARM GAS  /tmp/ccqYiay2.s 			page 68


 2663 0020 0028     		cmp	r0, #0
 693:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 694:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 695:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2664              		.loc 1 695 3 is_stmt 1 view .LVU964
 2665              		.loc 1 695 10 is_stmt 0 view .LVU965
 2666 0022 ACBF     		ite	ge
 2667 0024 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 693:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2668              		.loc 1 693 12 view .LVU966
 2669 0028 FF20     		movlt	r0, #255
 696:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2670              		.loc 1 696 1 view .LVU967
 2671 002a 08B0     		add	sp, sp, #32
 2672              	.LCFI88:
 2673              		.cfi_def_cfa_offset 8
 2674              		@ sp needed
 2675 002c 10BD     		pop	{r4, pc}
 2676              	.L151:
 2677 002e 00BF     		.align	2
 2678              	.L150:
 2679 0030 3F009500 		.word	9764927
 2680              		.cfi_endproc
 2681              	.LFE153:
 2683              		.section	.text.aci_gap_start_limited_discovery_proc,"ax",%progbits
 2684              		.align	1
 2685              		.p2align 2,,3
 2686              		.global	aci_gap_start_limited_discovery_proc
 2687              		.syntax unified
 2688              		.thumb
 2689              		.thumb_func
 2690              		.fpu fpv4-sp-d16
 2692              	aci_gap_start_limited_discovery_proc:
 2693              	.LVL147:
 2694              	.LFB154:
 697:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 698:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_limited_discovery_proc(uint16_t scanInterval, uint16_t scanWindow,
 699:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						uint8_t own_address_type, uint8_t filterDuplicates)
 700:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2695              		.loc 1 700 1 is_stmt 1 view -0
 2696              		.cfi_startproc
 2697              		@ args = 0, pretend = 0, frame = 40
 2698              		@ frame_needed = 0, uses_anonymous_args = 0
 701:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2699              		.loc 1 701 3 view .LVU969
 702:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_limited_discovery_proc_cp cp;
 2700              		.loc 1 702 3 view .LVU970
 703:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 2701              		.loc 1 703 3 view .LVU971
 704:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 705:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanInterval = htobs(scanInterval);
 2702              		.loc 1 705 3 view .LVU972
 700:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2703              		.loc 1 700 1 is_stmt 0 view .LVU973
 2704 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2705              	.LCFI89:
 2706              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/ccqYiay2.s 			page 69


 2707              		.cfi_offset 4, -20
 2708              		.cfi_offset 5, -16
 2709              		.cfi_offset 6, -12
 2710              		.cfi_offset 7, -8
 2711              		.cfi_offset 14, -4
 2712 0002 8BB0     		sub	sp, sp, #44
 2713              	.LCFI90:
 2714              		.cfi_def_cfa_offset 64
 706:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 707:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 708:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filterDuplicates = filterDuplicates;
 709:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 710:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 711:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2715              		.loc 1 711 10 view .LVU974
 2716 0004 0F4D     		ldr	r5, .L156
 705:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2717              		.loc 1 705 19 view .LVU975
 2718 0006 ADF80800 		strh	r0, [sp, #8]	@ movhi
 706:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2719              		.loc 1 706 3 is_stmt 1 view .LVU976
 706:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2720              		.loc 1 706 17 is_stmt 0 view .LVU977
 2721 000a ADF80A10 		strh	r1, [sp, #10]	@ movhi
 707:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filterDuplicates = filterDuplicates;
 2722              		.loc 1 707 3 is_stmt 1 view .LVU978
 707:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filterDuplicates = filterDuplicates;
 2723              		.loc 1 707 23 is_stmt 0 view .LVU979
 2724 000e 8DF80C20 		strb	r2, [sp, #12]
 708:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 2725              		.loc 1 708 3 is_stmt 1 view .LVU980
 708:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 2726              		.loc 1 708 23 is_stmt 0 view .LVU981
 2727 0012 8DF80D30 		strb	r3, [sp, #13]
 710:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2728              		.loc 1 710 3 is_stmt 1 view .LVU982
 2729              		.loc 1 711 3 view .LVU983
 712:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_LIMITED_DISCOVERY_PROC;
 2730              		.loc 1 712 3 view .LVU984
 713:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2731              		.loc 1 713 3 view .LVU985
 714:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 715:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 716:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2732              		.loc 1 716 13 is_stmt 0 view .LVU986
 2733 0016 0DF10702 		add	r2, sp, #7
 2734              	.LVL148:
 717:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2735              		.loc 1 717 11 view .LVU987
 2736 001a 0123     		movs	r3, #1
 2737              	.LVL149:
 713:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2738              		.loc 1 713 13 view .LVU988
 2739 001c 02AF     		add	r7, sp, #8
 714:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2740              		.loc 1 714 11 view .LVU989
 2741 001e 0626     		movs	r6, #6
ARM GAS  /tmp/ccqYiay2.s 			page 70


 715:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2742              		.loc 1 715 12 view .LVU990
 2743 0020 0F24     		movs	r4, #15
 718:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 719:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2744              		.loc 1 719 7 view .LVU991
 2745 0022 0021     		movs	r1, #0
 2746              	.LVL150:
 2747              		.loc 1 719 7 view .LVU992
 2748 0024 04A8     		add	r0, sp, #16
 2749              	.LVL151:
 715:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2750              		.loc 1 715 12 view .LVU993
 2751 0026 CDE90454 		strd	r5, r4, [sp, #16]
 717:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2752              		.loc 1 717 11 view .LVU994
 2753 002a CDE90823 		strd	r2, r3, [sp, #32]
 713:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2754              		.loc 1 713 13 view .LVU995
 2755 002e 0697     		str	r7, [sp, #24]
 714:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2756              		.loc 1 714 3 is_stmt 1 view .LVU996
 714:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2757              		.loc 1 714 11 is_stmt 0 view .LVU997
 2758 0030 0796     		str	r6, [sp, #28]
 715:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2759              		.loc 1 715 3 is_stmt 1 view .LVU998
 716:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2760              		.loc 1 716 3 view .LVU999
 2761              		.loc 1 719 3 view .LVU1000
 2762              		.loc 1 719 7 is_stmt 0 view .LVU1001
 2763 0032 FFF7FEFF 		bl	hci_send_req
 2764              	.LVL152:
 2765              		.loc 1 719 6 view .LVU1002
 2766 0036 0028     		cmp	r0, #0
 720:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 721:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 722:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2767              		.loc 1 722 3 is_stmt 1 view .LVU1003
 2768              		.loc 1 722 10 is_stmt 0 view .LVU1004
 2769 0038 ACBF     		ite	ge
 2770 003a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 720:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2771              		.loc 1 720 12 view .LVU1005
 2772 003e FF20     		movlt	r0, #255
 723:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2773              		.loc 1 723 1 view .LVU1006
 2774 0040 0BB0     		add	sp, sp, #44
 2775              	.LCFI91:
 2776              		.cfi_def_cfa_offset 20
 2777              		@ sp needed
 2778 0042 F0BD     		pop	{r4, r5, r6, r7, pc}
 2779              	.L157:
 2780              		.align	2
 2781              	.L156:
 2782 0044 3F009600 		.word	9830463
 2783              		.cfi_endproc
ARM GAS  /tmp/ccqYiay2.s 			page 71


 2784              	.LFE154:
 2786              		.section	.text.aci_gap_start_general_discovery_proc,"ax",%progbits
 2787              		.align	1
 2788              		.p2align 2,,3
 2789              		.global	aci_gap_start_general_discovery_proc
 2790              		.syntax unified
 2791              		.thumb
 2792              		.thumb_func
 2793              		.fpu fpv4-sp-d16
 2795              	aci_gap_start_general_discovery_proc:
 2796              	.LVL153:
 2797              	.LFB155:
 724:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 725:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_general_discovery_proc(uint16_t scanInterval, uint16_t scanWindow,
 726:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						uint8_t own_address_type, uint8_t filterDuplicates)
 727:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2798              		.loc 1 727 1 is_stmt 1 view -0
 2799              		.cfi_startproc
 2800              		@ args = 0, pretend = 0, frame = 40
 2801              		@ frame_needed = 0, uses_anonymous_args = 0
 728:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2802              		.loc 1 728 3 view .LVU1008
 729:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_general_discovery_proc_cp cp;
 2803              		.loc 1 729 3 view .LVU1009
 730:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 2804              		.loc 1 730 3 view .LVU1010
 731:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 732:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanInterval = htobs(scanInterval);
 2805              		.loc 1 732 3 view .LVU1011
 727:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2806              		.loc 1 727 1 is_stmt 0 view .LVU1012
 2807 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2808              	.LCFI92:
 2809              		.cfi_def_cfa_offset 20
 2810              		.cfi_offset 4, -20
 2811              		.cfi_offset 5, -16
 2812              		.cfi_offset 6, -12
 2813              		.cfi_offset 7, -8
 2814              		.cfi_offset 14, -4
 2815 0002 8BB0     		sub	sp, sp, #44
 2816              	.LCFI93:
 2817              		.cfi_def_cfa_offset 64
 733:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 734:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 735:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filterDuplicates = filterDuplicates;
 736:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 737:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 738:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2818              		.loc 1 738 10 view .LVU1013
 2819 0004 0F4D     		ldr	r5, .L162
 732:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2820              		.loc 1 732 19 view .LVU1014
 2821 0006 ADF80800 		strh	r0, [sp, #8]	@ movhi
 733:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2822              		.loc 1 733 3 is_stmt 1 view .LVU1015
 733:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2823              		.loc 1 733 17 is_stmt 0 view .LVU1016
ARM GAS  /tmp/ccqYiay2.s 			page 72


 2824 000a ADF80A10 		strh	r1, [sp, #10]	@ movhi
 734:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filterDuplicates = filterDuplicates;
 2825              		.loc 1 734 3 is_stmt 1 view .LVU1017
 734:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filterDuplicates = filterDuplicates;
 2826              		.loc 1 734 23 is_stmt 0 view .LVU1018
 2827 000e 8DF80C20 		strb	r2, [sp, #12]
 735:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 2828              		.loc 1 735 3 is_stmt 1 view .LVU1019
 735:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 2829              		.loc 1 735 23 is_stmt 0 view .LVU1020
 2830 0012 8DF80D30 		strb	r3, [sp, #13]
 737:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2831              		.loc 1 737 3 is_stmt 1 view .LVU1021
 2832              		.loc 1 738 3 view .LVU1022
 739:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_DISCOVERY_PROC;
 2833              		.loc 1 739 3 view .LVU1023
 740:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2834              		.loc 1 740 3 view .LVU1024
 741:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 742:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 743:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2835              		.loc 1 743 13 is_stmt 0 view .LVU1025
 2836 0016 0DF10702 		add	r2, sp, #7
 2837              	.LVL154:
 744:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2838              		.loc 1 744 11 view .LVU1026
 2839 001a 0123     		movs	r3, #1
 2840              	.LVL155:
 740:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2841              		.loc 1 740 13 view .LVU1027
 2842 001c 02AF     		add	r7, sp, #8
 741:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2843              		.loc 1 741 11 view .LVU1028
 2844 001e 0626     		movs	r6, #6
 742:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2845              		.loc 1 742 12 view .LVU1029
 2846 0020 0F24     		movs	r4, #15
 745:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 746:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2847              		.loc 1 746 7 view .LVU1030
 2848 0022 0021     		movs	r1, #0
 2849              	.LVL156:
 2850              		.loc 1 746 7 view .LVU1031
 2851 0024 04A8     		add	r0, sp, #16
 2852              	.LVL157:
 742:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2853              		.loc 1 742 12 view .LVU1032
 2854 0026 CDE90454 		strd	r5, r4, [sp, #16]
 744:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2855              		.loc 1 744 11 view .LVU1033
 2856 002a CDE90823 		strd	r2, r3, [sp, #32]
 740:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2857              		.loc 1 740 13 view .LVU1034
 2858 002e 0697     		str	r7, [sp, #24]
 741:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2859              		.loc 1 741 3 is_stmt 1 view .LVU1035
 741:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
ARM GAS  /tmp/ccqYiay2.s 			page 73


 2860              		.loc 1 741 11 is_stmt 0 view .LVU1036
 2861 0030 0796     		str	r6, [sp, #28]
 742:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2862              		.loc 1 742 3 is_stmt 1 view .LVU1037
 743:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2863              		.loc 1 743 3 view .LVU1038
 2864              		.loc 1 746 3 view .LVU1039
 2865              		.loc 1 746 7 is_stmt 0 view .LVU1040
 2866 0032 FFF7FEFF 		bl	hci_send_req
 2867              	.LVL158:
 2868              		.loc 1 746 6 view .LVU1041
 2869 0036 0028     		cmp	r0, #0
 747:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 748:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 749:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2870              		.loc 1 749 3 is_stmt 1 view .LVU1042
 2871              		.loc 1 749 10 is_stmt 0 view .LVU1043
 2872 0038 ACBF     		ite	ge
 2873 003a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 747:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2874              		.loc 1 747 12 view .LVU1044
 2875 003e FF20     		movlt	r0, #255
 750:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2876              		.loc 1 750 1 view .LVU1045
 2877 0040 0BB0     		add	sp, sp, #44
 2878              	.LCFI94:
 2879              		.cfi_def_cfa_offset 20
 2880              		@ sp needed
 2881 0042 F0BD     		pop	{r4, r5, r6, r7, pc}
 2882              	.L163:
 2883              		.align	2
 2884              	.L162:
 2885 0044 3F009700 		.word	9895999
 2886              		.cfi_endproc
 2887              	.LFE155:
 2889              		.section	.text.aci_gap_start_name_discovery_proc,"ax",%progbits
 2890              		.align	1
 2891              		.p2align 2,,3
 2892              		.global	aci_gap_start_name_discovery_proc
 2893              		.syntax unified
 2894              		.thumb
 2895              		.thumb_func
 2896              		.fpu fpv4-sp-d16
 2898              	aci_gap_start_name_discovery_proc:
 2899              	.LVL159:
 2900              	.LFB156:
 751:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 752:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 753:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_name_discovery_proc(uint16_t scanInterval, uint16_t scanWindow,
 754:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint8_t peer_bdaddr_type, tBDAddr peer_bdaddr,	
 755:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
 756:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t conn_max_interval, uint16_t conn_latency,	
 757:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t supervision_timeout, uint16_t min_conn_length, 
 758:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t max_conn_length)
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2901              		.loc 1 759 1 is_stmt 1 view -0
 2902              		.cfi_startproc
ARM GAS  /tmp/ccqYiay2.s 			page 74


 2903              		@ args = 28, pretend = 0, frame = 56
 2904              		@ frame_needed = 0, uses_anonymous_args = 0
 760:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2905              		.loc 1 760 3 view .LVU1047
 761:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_name_discovery_proc_cp cp;
 2906              		.loc 1 761 3 view .LVU1048
 762:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 2907              		.loc 1 762 3 view .LVU1049
 763:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 764:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanInterval = htobs(scanInterval);
 2908              		.loc 1 764 3 view .LVU1050
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2909              		.loc 1 759 1 is_stmt 0 view .LVU1051
 2910 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2911              	.LCFI95:
 2912              		.cfi_def_cfa_offset 20
 2913              		.cfi_offset 4, -20
 2914              		.cfi_offset 5, -16
 2915              		.cfi_offset 6, -12
 2916              		.cfi_offset 7, -8
 2917              		.cfi_offset 14, -4
 2918 0002 8FB0     		sub	sp, sp, #60
 2919              	.LCFI96:
 2920              		.cfi_def_cfa_offset 80
 765:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 766:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.peer_bdaddr_type = peer_bdaddr_type;
 767:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 2921              		.loc 1 767 3 view .LVU1052
 2922 0004 1C68     		ldr	r4, [r3]	@ unaligned
 2923 0006 9F88     		ldrh	r7, [r3, #4]	@ unaligned
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2924              		.loc 1 759 1 view .LVU1053
 2925 0008 BDF85C50 		ldrh	r5, [sp, #92]
 2926 000c 9DF85030 		ldrb	r3, [sp, #80]	@ zero_extendqisi2
 2927              	.LVL160:
 764:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2928              		.loc 1 764 19 view .LVU1054
 2929 0010 ADF82000 		strh	r0, [sp, #32]	@ movhi
 765:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2930              		.loc 1 765 3 is_stmt 1 view .LVU1055
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2931              		.loc 1 759 1 is_stmt 0 view .LVU1056
 2932 0014 BDF85800 		ldrh	r0, [sp, #88]
 2933              	.LVL161:
 765:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2934              		.loc 1 765 17 view .LVU1057
 2935 0018 ADF82210 		strh	r1, [sp, #34]	@ movhi
 766:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 2936              		.loc 1 766 3 is_stmt 1 view .LVU1058
 766:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 2937              		.loc 1 766 23 is_stmt 0 view .LVU1059
 2938 001c 8DF82420 		strb	r2, [sp, #36]
 2939              		.loc 1 767 3 is_stmt 1 view .LVU1060
 2940 0020 CDF82540 		str	r4, [sp, #37]	@ unaligned
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2941              		.loc 1 759 1 is_stmt 0 view .LVU1061
 2942 0024 BDF86420 		ldrh	r2, [sp, #100]
ARM GAS  /tmp/ccqYiay2.s 			page 75


 2943              	.LVL162:
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2944              		.loc 1 759 1 view .LVU1062
 2945 0028 BDF86040 		ldrh	r4, [sp, #96]
 768:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_bdaddr_type;
 2946              		.loc 1 768 22 view .LVU1063
 2947 002c 8DF82B30 		strb	r3, [sp, #43]
 769:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 770:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
 771:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 772:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 773:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 774:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 775:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 776:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 777:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 778:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_NAME_DISCOVERY_PROC;
 779:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2948              		.loc 1 779 13 view .LVU1064
 2949 0030 08A9     		add	r1, sp, #32
 2950              	.LVL163:
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2951              		.loc 1 759 1 view .LVU1065
 2952 0032 BDF86830 		ldrh	r3, [sp, #104]
 770:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 2953              		.loc 1 770 24 view .LVU1066
 2954 0036 ADF82E00 		strh	r0, [sp, #46]	@ movhi
 771:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 2955              		.loc 1 771 19 view .LVU1067
 2956 003a ADF83050 		strh	r5, [sp, #48]	@ movhi
 780:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2957              		.loc 1 780 11 view .LVU1068
 2958 003e 1820     		movs	r0, #24
 777:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_NAME_DISCOVERY_PROC;
 2959              		.loc 1 777 10 view .LVU1069
 2960 0040 104D     		ldr	r5, .L168
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2961              		.loc 1 759 1 view .LVU1070
 2962 0042 BDF85460 		ldrh	r6, [sp, #84]
 772:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 2963              		.loc 1 772 26 view .LVU1071
 2964 0046 ADF83240 		strh	r4, [sp, #50]	@ movhi
 773:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 2965              		.loc 1 773 22 view .LVU1072
 2966 004a ADF83420 		strh	r2, [sp, #52]	@ movhi
 774:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 2967              		.loc 1 774 22 view .LVU1073
 2968 004e ADF83630 		strh	r3, [sp, #54]	@ movhi
 781:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 782:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2969              		.loc 1 782 13 view .LVU1074
 2970 0052 0DF10702 		add	r2, sp, #7
 783:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2971              		.loc 1 783 11 view .LVU1075
 2972 0056 0123     		movs	r3, #1
 779:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2973              		.loc 1 779 13 view .LVU1076
ARM GAS  /tmp/ccqYiay2.s 			page 76


 2974 0058 0491     		str	r1, [sp, #16]
 780:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2975              		.loc 1 780 11 view .LVU1077
 2976 005a 0590     		str	r0, [sp, #20]
 781:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2977              		.loc 1 781 12 view .LVU1078
 2978 005c 0F24     		movs	r4, #15
 784:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 785:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2979              		.loc 1 785 7 view .LVU1079
 2980 005e 0021     		movs	r1, #0
 2981              	.LVL164:
 2982              		.loc 1 785 7 view .LVU1080
 2983 0060 02A8     		add	r0, sp, #8
 781:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2984              		.loc 1 781 12 view .LVU1081
 2985 0062 CDE90254 		strd	r5, r4, [sp, #8]
 783:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2986              		.loc 1 783 11 view .LVU1082
 2987 0066 CDE90623 		strd	r2, r3, [sp, #24]
 767:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_bdaddr_type;
 2988              		.loc 1 767 3 view .LVU1083
 2989 006a ADF82970 		strh	r7, [sp, #41]	@ unaligned
 768:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 2990              		.loc 1 768 3 is_stmt 1 view .LVU1084
 769:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
 2991              		.loc 1 769 3 view .LVU1085
 769:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
 2992              		.loc 1 769 24 is_stmt 0 view .LVU1086
 2993 006e ADF82C60 		strh	r6, [sp, #44]	@ movhi
 770:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 2994              		.loc 1 770 3 is_stmt 1 view .LVU1087
 771:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 2995              		.loc 1 771 3 view .LVU1088
 772:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 2996              		.loc 1 772 3 view .LVU1089
 773:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 2997              		.loc 1 773 3 view .LVU1090
 774:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 2998              		.loc 1 774 3 view .LVU1091
 776:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2999              		.loc 1 776 3 view .LVU1092
 777:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_NAME_DISCOVERY_PROC;
 3000              		.loc 1 777 3 view .LVU1093
 778:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3001              		.loc 1 778 3 view .LVU1094
 779:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3002              		.loc 1 779 3 view .LVU1095
 780:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3003              		.loc 1 780 3 view .LVU1096
 781:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3004              		.loc 1 781 3 view .LVU1097
 782:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3005              		.loc 1 782 3 view .LVU1098
 3006              		.loc 1 785 3 view .LVU1099
 3007              		.loc 1 785 7 is_stmt 0 view .LVU1100
 3008 0072 FFF7FEFF 		bl	hci_send_req
ARM GAS  /tmp/ccqYiay2.s 			page 77


 3009              	.LVL165:
 3010              		.loc 1 785 6 view .LVU1101
 3011 0076 0028     		cmp	r0, #0
 786:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 787:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 788:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3012              		.loc 1 788 3 is_stmt 1 view .LVU1102
 3013              		.loc 1 788 10 is_stmt 0 view .LVU1103
 3014 0078 ACBF     		ite	ge
 3015 007a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 786:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3016              		.loc 1 786 12 view .LVU1104
 3017 007e FF20     		movlt	r0, #255
 789:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3018              		.loc 1 789 1 view .LVU1105
 3019 0080 0FB0     		add	sp, sp, #60
 3020              	.LCFI97:
 3021              		.cfi_def_cfa_offset 20
 3022              		@ sp needed
 3023 0082 F0BD     		pop	{r4, r5, r6, r7, pc}
 3024              	.LVL166:
 3025              	.L169:
 3026              		.loc 1 789 1 view .LVU1106
 3027              		.align	2
 3028              	.L168:
 3029 0084 3F009800 		.word	9961535
 3030              		.cfi_endproc
 3031              	.LFE156:
 3033              		.section	.text.aci_gap_start_auto_conn_establish_proc_IDB05A1,"ax",%progbits
 3034              		.align	1
 3035              		.p2align 2,,3
 3036              		.global	aci_gap_start_auto_conn_establish_proc_IDB05A1
 3037              		.syntax unified
 3038              		.thumb
 3039              		.thumb_func
 3040              		.fpu fpv4-sp-d16
 3042              	aci_gap_start_auto_conn_establish_proc_IDB05A1:
 3043              	.LVL167:
 3044              	.LFB157:
 790:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 791:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_auto_conn_establish_proc_IDB05A1(uint16_t scanInterval, uint16_t scanWindo
 792:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
 793:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t conn_max_interval, uint16_t conn_latency,	
 794:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t supervision_timeout, uint16_t min_conn_length, 
 795:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t max_conn_length,
 796:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          uint8_t num_whitelist_entries,
 797:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          const uint8_t *addr_array)
 798:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3045              		.loc 1 798 1 is_stmt 1 view -0
 3046              		.cfi_startproc
 3047              		@ args = 28, pretend = 0, frame = 160
 3048              		@ frame_needed = 0, uses_anonymous_args = 0
 799:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3049              		.loc 1 799 3 view .LVU1108
 800:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 3050              		.loc 1 800 3 view .LVU1109
 801:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
ARM GAS  /tmp/ccqYiay2.s 			page 78


 3051              		.loc 1 801 3 view .LVU1110
 802:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 3052              		.loc 1 802 3 view .LVU1111
 803:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 804:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (((num_whitelist_entries*7)+25) > HCI_MAX_PAYLOAD_SIZE)
 3053              		.loc 1 804 3 view .LVU1112
 798:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3054              		.loc 1 798 1 is_stmt 0 view .LVU1113
 3055 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3056              	.LCFI98:
 3057              		.cfi_def_cfa_offset 32
 3058              		.cfi_offset 4, -32
 3059              		.cfi_offset 5, -28
 3060              		.cfi_offset 6, -24
 3061              		.cfi_offset 7, -20
 3062              		.cfi_offset 8, -16
 3063              		.cfi_offset 9, -12
 3064              		.cfi_offset 10, -8
 3065              		.cfi_offset 14, -4
 3066 0004 A8B0     		sub	sp, sp, #160
 3067              	.LCFI99:
 3068              		.cfi_def_cfa_offset 192
 798:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3069              		.loc 1 798 1 view .LVU1114
 3070 0006 9DF8D440 		ldrb	r4, [sp, #212]	@ zero_extendqisi2
 3071 000a BDF8C090 		ldrh	r9, [sp, #192]
 3072 000e BDF8C480 		ldrh	r8, [sp, #196]
 3073 0012 BDF8C8E0 		ldrh	lr, [sp, #200]
 3074 0016 BDF8CCC0 		ldrh	ip, [sp, #204]
 3075 001a BDF8D070 		ldrh	r7, [sp, #208]
 3076              		.loc 1 804 30 view .LVU1115
 3077 001e C4EBC40A 		rsb	r10, r4, r4, lsl #3
 3078              		.loc 1 804 6 view .LVU1116
 3079 0022 BAF1670F 		cmp	r10, #103
 3080 0026 35DC     		bgt	.L172
 805:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 806:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 807:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   scanInterval = htobs(scanInterval);
 3081              		.loc 1 807 3 is_stmt 1 view .LVU1117
 808:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanInterval, 2);
 3082              		.loc 1 808 3 view .LVU1118
 809:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 810:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 811:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   scanWindow = htobs(scanWindow);
 812:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanWindow, 2);
 813:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 814:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 815:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = own_bdaddr_type;
 816:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 817:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 818:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_min_interval = htobs(conn_min_interval);
 819:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_min_interval, 2);
 820:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 821:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 822:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_max_interval = htobs(conn_max_interval);
 823:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_max_interval, 2);
 824:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
ARM GAS  /tmp/ccqYiay2.s 			page 79


 825:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 826:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_latency = htobs(conn_latency);
 827:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_latency, 2);
 828:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 829:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 830:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   supervision_timeout = htobs(supervision_timeout);
 831:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &supervision_timeout, 2);
 832:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 833:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 834:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   min_conn_length = htobs(min_conn_length);
 835:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &min_conn_length, 2);
 836:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 837:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 838:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   max_conn_length = htobs(max_conn_length);
 839:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &max_conn_length, 2);
 840:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 841:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 842:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = num_whitelist_entries;
 3083              		.loc 1 842 16 is_stmt 0 view .LVU1119
 3084 0028 8DF83140 		strb	r4, [sp, #49]
 843:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 844:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 845:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, addr_array, (num_whitelist_entries*7));
 846:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3085              		.loc 1 846 8 view .LVU1120
 3086 002c 5446     		mov	r4, r10
 3087 002e 1546     		mov	r5, r2
 3088 0030 1234     		adds	r4, r4, #18
 3089 0032 0E46     		mov	r6, r1
 845:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3090              		.loc 1 845 3 view .LVU1121
 3091 0034 5246     		mov	r2, r10
 3092              	.LVL168:
 845:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3093              		.loc 1 845 3 view .LVU1122
 3094 0036 3699     		ldr	r1, [sp, #216]
 3095              	.LVL169:
 808:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3096              		.loc 1 808 3 view .LVU1123
 3097 0038 ADF82000 		strh	r0, [sp, #32]	@ movhi
 809:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 3098              		.loc 1 809 3 is_stmt 1 view .LVU1124
 3099              	.LVL170:
 811:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanWindow, 2);
 3100              		.loc 1 811 3 view .LVU1125
 812:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3101              		.loc 1 812 3 view .LVU1126
 815:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3102              		.loc 1 815 16 is_stmt 0 view .LVU1127
 3103 003c 8DF82450 		strb	r5, [sp, #36]
 847:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 848:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 849:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 850:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_AUTO_CONN_ESTABLISH_PROC;
 851:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 852:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 3104              		.loc 1 852 11 view .LVU1128
ARM GAS  /tmp/ccqYiay2.s 			page 80


 3105 0040 E4B2     		uxtb	r4, r4
 849:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_AUTO_CONN_ESTABLISH_PROC;
 3106              		.loc 1 849 10 view .LVU1129
 3107 0042 184D     		ldr	r5, .L175
 812:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3108              		.loc 1 812 3 view .LVU1130
 3109 0044 ADF82260 		strh	r6, [sp, #34]	@ movhi
 813:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3110              		.loc 1 813 3 is_stmt 1 view .LVU1131
 3111              	.LVL171:
 815:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3112              		.loc 1 815 3 view .LVU1132
 816:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3113              		.loc 1 816 3 view .LVU1133
 818:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_min_interval, 2);
 3114              		.loc 1 818 3 view .LVU1134
 819:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3115              		.loc 1 819 3 view .LVU1135
 845:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3116              		.loc 1 845 3 is_stmt 0 view .LVU1136
 3117 0048 0DF13200 		add	r0, sp, #50
 3118              	.LVL172:
 819:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3119              		.loc 1 819 3 view .LVU1137
 3120 004c ADF82530 		strh	r3, [sp, #37]	@ unaligned
 820:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3121              		.loc 1 820 3 is_stmt 1 view .LVU1138
 3122              	.LVL173:
 822:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_max_interval, 2);
 3123              		.loc 1 822 3 view .LVU1139
 823:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3124              		.loc 1 823 3 view .LVU1140
 831:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3125              		.loc 1 831 3 is_stmt 0 view .LVU1141
 3126 0050 ADF82BE0 		strh	lr, [sp, #43]	@ unaligned
 835:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3127              		.loc 1 835 3 view .LVU1142
 3128 0054 ADF82DC0 		strh	ip, [sp, #45]	@ unaligned
 823:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3129              		.loc 1 823 3 view .LVU1143
 3130 0058 ADF82790 		strh	r9, [sp, #39]	@ unaligned
 824:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3131              		.loc 1 824 3 is_stmt 1 view .LVU1144
 3132              	.LVL174:
 826:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_latency, 2);
 3133              		.loc 1 826 3 view .LVU1145
 827:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3134              		.loc 1 827 3 view .LVU1146
 3135 005c ADF82980 		strh	r8, [sp, #41]	@ unaligned
 828:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3136              		.loc 1 828 3 view .LVU1147
 3137              	.LVL175:
 830:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &supervision_timeout, 2);
 3138              		.loc 1 830 3 view .LVU1148
 831:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3139              		.loc 1 831 3 view .LVU1149
 832:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccqYiay2.s 			page 81


 3140              		.loc 1 832 3 view .LVU1150
 834:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &min_conn_length, 2);
 3141              		.loc 1 834 3 view .LVU1151
 835:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3142              		.loc 1 835 3 view .LVU1152
 836:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3143              		.loc 1 836 3 view .LVU1153
 838:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &max_conn_length, 2);
 3144              		.loc 1 838 3 view .LVU1154
 839:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3145              		.loc 1 839 3 view .LVU1155
 3146 0060 ADF82F70 		strh	r7, [sp, #47]	@ unaligned
 840:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3147              		.loc 1 840 3 view .LVU1156
 3148              	.LVL176:
 842:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3149              		.loc 1 842 3 view .LVU1157
 843:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3150              		.loc 1 843 3 view .LVU1158
 845:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3151              		.loc 1 845 3 view .LVU1159
 3152 0064 08AE     		add	r6, sp, #32
 3153              	.LVL177:
 845:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3154              		.loc 1 845 3 is_stmt 0 view .LVU1160
 3155 0066 FFF7FEFF 		bl	memcpy
 3156              	.LVL178:
 846:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3157              		.loc 1 846 3 is_stmt 1 view .LVU1161
 848:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3158              		.loc 1 848 3 view .LVU1162
 849:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_AUTO_CONN_ESTABLISH_PROC;
 3159              		.loc 1 849 3 view .LVU1163
 850:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 3160              		.loc 1 850 3 view .LVU1164
 851:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 3161              		.loc 1 851 3 view .LVU1165
 3162              		.loc 1 852 11 is_stmt 0 view .LVU1166
 3163 006a 0594     		str	r4, [sp, #20]
 853:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 854:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3164              		.loc 1 854 13 view .LVU1167
 3165 006c 0DF10702 		add	r2, sp, #7
 855:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3166              		.loc 1 855 11 view .LVU1168
 3167 0070 0123     		movs	r3, #1
 853:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3168              		.loc 1 853 12 view .LVU1169
 3169 0072 0F24     		movs	r4, #15
 856:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 857:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3170              		.loc 1 857 7 view .LVU1170
 3171 0074 0021     		movs	r1, #0
 3172 0076 02A8     		add	r0, sp, #8
 853:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3173              		.loc 1 853 12 view .LVU1171
 3174 0078 CDE90254 		strd	r5, r4, [sp, #8]
ARM GAS  /tmp/ccqYiay2.s 			page 82


 855:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3175              		.loc 1 855 11 view .LVU1172
 3176 007c CDE90623 		strd	r2, r3, [sp, #24]
 851:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 3177              		.loc 1 851 13 view .LVU1173
 3178 0080 0496     		str	r6, [sp, #16]
 852:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3179              		.loc 1 852 3 is_stmt 1 view .LVU1174
 853:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3180              		.loc 1 853 3 view .LVU1175
 854:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3181              		.loc 1 854 3 view .LVU1176
 3182              		.loc 1 857 3 view .LVU1177
 3183              		.loc 1 857 7 is_stmt 0 view .LVU1178
 3184 0082 FFF7FEFF 		bl	hci_send_req
 3185              	.LVL179:
 3186              		.loc 1 857 6 view .LVU1179
 3187 0086 0028     		cmp	r0, #0
 3188 0088 08DB     		blt	.L173
 858:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 859:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 860:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;  
 3189              		.loc 1 860 3 is_stmt 1 view .LVU1180
 3190              		.loc 1 860 10 is_stmt 0 view .LVU1181
 3191 008a 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 861:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3192              		.loc 1 861 1 view .LVU1182
 3193 008e 28B0     		add	sp, sp, #160
 3194              	.LCFI100:
 3195              		.cfi_remember_state
 3196              		.cfi_def_cfa_offset 32
 3197              		@ sp needed
 3198 0090 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3199              	.LVL180:
 3200              	.L172:
 3201              	.LCFI101:
 3202              		.cfi_restore_state
 805:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3203              		.loc 1 805 12 view .LVU1183
 3204 0094 4220     		movs	r0, #66
 3205              	.LVL181:
 3206              		.loc 1 861 1 view .LVU1184
 3207 0096 28B0     		add	sp, sp, #160
 3208              	.LCFI102:
 3209              		.cfi_remember_state
 3210              		.cfi_def_cfa_offset 32
 3211              		@ sp needed
 3212 0098 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3213              	.LVL182:
 3214              	.L173:
 3215              	.LCFI103:
 3216              		.cfi_restore_state
 858:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3217              		.loc 1 858 12 view .LVU1185
 3218 009c FF20     		movs	r0, #255
 3219              		.loc 1 861 1 view .LVU1186
 3220 009e 28B0     		add	sp, sp, #160
ARM GAS  /tmp/ccqYiay2.s 			page 83


 3221              	.LCFI104:
 3222              		.cfi_def_cfa_offset 32
 3223              		@ sp needed
 3224 00a0 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3225              	.LVL183:
 3226              	.L176:
 3227              		.loc 1 861 1 view .LVU1187
 3228              		.align	2
 3229              	.L175:
 3230 00a4 3F009900 		.word	10027071
 3231              		.cfi_endproc
 3232              	.LFE157:
 3234              		.section	.text.aci_gap_start_auto_conn_establish_proc_IDB04A1,"ax",%progbits
 3235              		.align	1
 3236              		.p2align 2,,3
 3237              		.global	aci_gap_start_auto_conn_establish_proc_IDB04A1
 3238              		.syntax unified
 3239              		.thumb
 3240              		.thumb_func
 3241              		.fpu fpv4-sp-d16
 3243              	aci_gap_start_auto_conn_establish_proc_IDB04A1:
 3244              	.LVL184:
 3245              	.LFB158:
 862:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 863:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_auto_conn_establish_proc_IDB04A1(uint16_t scanInterval, uint16_t scanWindo
 864:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
 865:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t conn_max_interval, uint16_t conn_latency,	
 866:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t supervision_timeout, uint16_t min_conn_length, 
 867:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t max_conn_length,
 868:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          uint8_t use_reconn_addr,
 869:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          const tBDAddr reconn_addr,
 870:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          uint8_t num_whitelist_entries,
 871:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          const uint8_t *addr_array)
 872:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3246              		.loc 1 872 1 is_stmt 1 view -0
 3247              		.cfi_startproc
 3248              		@ args = 36, pretend = 0, frame = 168
 3249              		@ frame_needed = 0, uses_anonymous_args = 0
 873:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3250              		.loc 1 873 3 view .LVU1189
 874:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 3251              		.loc 1 874 3 view .LVU1190
 875:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
 3252              		.loc 1 875 3 view .LVU1191
 876:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 3253              		.loc 1 876 3 view .LVU1192
 877:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 878:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (((num_whitelist_entries*7)+25) > HCI_MAX_PAYLOAD_SIZE)
 3254              		.loc 1 878 3 view .LVU1193
 872:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3255              		.loc 1 872 1 is_stmt 0 view .LVU1194
 3256 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3257              	.LCFI105:
 3258              		.cfi_def_cfa_offset 36
 3259              		.cfi_offset 4, -36
 3260              		.cfi_offset 5, -32
 3261              		.cfi_offset 6, -28
ARM GAS  /tmp/ccqYiay2.s 			page 84


 3262              		.cfi_offset 7, -24
 3263              		.cfi_offset 8, -20
 3264              		.cfi_offset 9, -16
 3265              		.cfi_offset 10, -12
 3266              		.cfi_offset 11, -8
 3267              		.cfi_offset 14, -4
 3268 0004 ABB0     		sub	sp, sp, #172
 3269              	.LCFI106:
 3270              		.cfi_def_cfa_offset 208
 872:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3271              		.loc 1 872 1 view .LVU1195
 3272 0006 9DF8EC40 		ldrb	r4, [sp, #236]	@ zero_extendqisi2
 3273 000a BDF8D090 		ldrh	r9, [sp, #208]
 3274 000e BDF8D480 		ldrh	r8, [sp, #212]
 3275 0012 BDF8D8E0 		ldrh	lr, [sp, #216]
 3276 0016 BDF8DCC0 		ldrh	ip, [sp, #220]
 3277 001a BDF8E070 		ldrh	r7, [sp, #224]
 3278 001e 9DF8E4B0 		ldrb	fp, [sp, #228]	@ zero_extendqisi2
 3279              		.loc 1 878 30 view .LVU1196
 3280 0022 C4EBC40A 		rsb	r10, r4, r4, lsl #3
 3281              		.loc 1 878 6 view .LVU1197
 3282 0026 BAF1670F 		cmp	r10, #103
 3283 002a 43DC     		bgt	.L179
 879:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 880:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 881:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   scanInterval = htobs(scanInterval);
 3284              		.loc 1 881 3 is_stmt 1 view .LVU1198
 882:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanInterval, 2);
 3285              		.loc 1 882 3 view .LVU1199
 3286 002c 0E46     		mov	r6, r1
 883:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 884:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 885:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   scanWindow = htobs(scanWindow);
 886:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanWindow, 2);
 887:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 888:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 889:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = own_bdaddr_type;
 890:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 891:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 892:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_min_interval = htobs(conn_min_interval);
 893:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_min_interval, 2);
 894:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 895:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 896:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_max_interval = htobs(conn_max_interval);
 897:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_max_interval, 2);
 898:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 899:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 900:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_latency = htobs(conn_latency);
 901:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_latency, 2);
 902:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 903:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 904:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   supervision_timeout = htobs(supervision_timeout);
 905:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &supervision_timeout, 2);
 906:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 907:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 908:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   min_conn_length = htobs(min_conn_length);
 909:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &min_conn_length, 2);
ARM GAS  /tmp/ccqYiay2.s 			page 85


 910:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 911:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 912:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   max_conn_length = htobs(max_conn_length);
 913:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &max_conn_length, 2);
 914:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 915:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 916:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = use_reconn_addr;
 917:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 918:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, reconn_addr, 6);
 3287              		.loc 1 919 3 is_stmt 0 view .LVU1200
 3288 002e 3A99     		ldr	r1, [sp, #232]
 3289              	.LVL185:
 920:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 921:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 922:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = num_whitelist_entries;
 3290              		.loc 1 922 16 view .LVU1201
 3291 0030 8DF84040 		strb	r4, [sp, #64]
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 3292              		.loc 1 919 3 view .LVU1202
 3293 0034 0968     		ldr	r1, [r1]	@ unaligned
 3294 0036 0191     		str	r1, [sp, #4]
 923:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 924:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 925:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, addr_array, (num_whitelist_entries*7));
 926:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3295              		.loc 1 926 8 view .LVU1203
 3296 0038 C4EBC404 		rsb	r4, r4, r4, lsl #3
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 3297              		.loc 1 919 3 view .LVU1204
 3298 003c 3A99     		ldr	r1, [sp, #232]
 882:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3299              		.loc 1 882 3 view .LVU1205
 3300 003e ADF82800 		strh	r0, [sp, #40]	@ movhi
 883:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 3301              		.loc 1 883 3 is_stmt 1 view .LVU1206
 3302              	.LVL186:
 885:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanWindow, 2);
 3303              		.loc 1 885 3 view .LVU1207
 886:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3304              		.loc 1 886 3 view .LVU1208
 3305              		.loc 1 926 8 is_stmt 0 view .LVU1209
 3306 0042 1934     		adds	r4, r4, #25
 3307 0044 1546     		mov	r5, r2
 893:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3308              		.loc 1 893 3 view .LVU1210
 3309 0046 ADF82D30 		strh	r3, [sp, #45]	@ unaligned
 925:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3310              		.loc 1 925 3 view .LVU1211
 3311 004a 5246     		mov	r2, r10
 3312              	.LVL187:
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 3313              		.loc 1 919 3 view .LVU1212
 3314 004c 019B     		ldr	r3, [sp, #4]
 3315              	.LVL188:
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 3316              		.loc 1 919 3 view .LVU1213
ARM GAS  /tmp/ccqYiay2.s 			page 86


 3317 004e B1F804A0 		ldrh	r10, [r1, #4]	@ unaligned
 925:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3318              		.loc 1 925 3 view .LVU1214
 3319 0052 3C99     		ldr	r1, [sp, #240]
 886:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3320              		.loc 1 886 3 view .LVU1215
 3321 0054 ADF82A60 		strh	r6, [sp, #42]	@ movhi
 887:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3322              		.loc 1 887 3 is_stmt 1 view .LVU1216
 3323              	.LVL189:
 889:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3324              		.loc 1 889 3 view .LVU1217
 927:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 928:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 929:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 930:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_AUTO_CONN_ESTABLISH_PROC;
 931:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 932:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 3325              		.loc 1 932 11 is_stmt 0 view .LVU1218
 3326 0058 E4B2     		uxtb	r4, r4
 925:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3327              		.loc 1 925 3 view .LVU1219
 3328 005a 0DF14100 		add	r0, sp, #65
 3329              	.LVL190:
 889:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3330              		.loc 1 889 16 view .LVU1220
 3331 005e 8DF82C50 		strb	r5, [sp, #44]
 890:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3332              		.loc 1 890 3 is_stmt 1 view .LVU1221
 3333              	.LVL191:
 892:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_min_interval, 2);
 3334              		.loc 1 892 3 view .LVU1222
 893:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3335              		.loc 1 893 3 view .LVU1223
 894:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3336              		.loc 1 894 3 view .LVU1224
 896:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_max_interval, 2);
 3337              		.loc 1 896 3 view .LVU1225
 897:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3338              		.loc 1 897 3 view .LVU1226
 905:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3339              		.loc 1 905 3 is_stmt 0 view .LVU1227
 3340 0062 ADF833E0 		strh	lr, [sp, #51]	@ unaligned
 909:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3341              		.loc 1 909 3 view .LVU1228
 3342 0066 ADF835C0 		strh	ip, [sp, #53]	@ unaligned
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 3343              		.loc 1 919 3 view .LVU1229
 3344 006a CDF83A30 		str	r3, [sp, #58]	@ unaligned
 929:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_AUTO_CONN_ESTABLISH_PROC;
 3345              		.loc 1 929 10 view .LVU1230
 3346 006e 154D     		ldr	r5, .L182
 897:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3347              		.loc 1 897 3 view .LVU1231
 3348 0070 ADF82F90 		strh	r9, [sp, #47]	@ unaligned
 898:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3349              		.loc 1 898 3 is_stmt 1 view .LVU1232
ARM GAS  /tmp/ccqYiay2.s 			page 87


 3350              	.LVL192:
 900:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_latency, 2);
 3351              		.loc 1 900 3 view .LVU1233
 901:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3352              		.loc 1 901 3 view .LVU1234
 3353 0074 ADF83180 		strh	r8, [sp, #49]	@ unaligned
 902:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3354              		.loc 1 902 3 view .LVU1235
 3355              	.LVL193:
 904:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &supervision_timeout, 2);
 3356              		.loc 1 904 3 view .LVU1236
 905:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3357              		.loc 1 905 3 view .LVU1237
 906:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3358              		.loc 1 906 3 view .LVU1238
 908:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &min_conn_length, 2);
 3359              		.loc 1 908 3 view .LVU1239
 909:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3360              		.loc 1 909 3 view .LVU1240
 910:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3361              		.loc 1 910 3 view .LVU1241
 912:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &max_conn_length, 2);
 3362              		.loc 1 912 3 view .LVU1242
 913:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3363              		.loc 1 913 3 view .LVU1243
 3364 0078 ADF83770 		strh	r7, [sp, #55]	@ unaligned
 914:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3365              		.loc 1 914 3 view .LVU1244
 3366              	.LVL194:
 916:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3367              		.loc 1 916 3 view .LVU1245
 916:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3368              		.loc 1 916 16 is_stmt 0 view .LVU1246
 3369 007c 8DF839B0 		strb	fp, [sp, #57]
 917:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3370              		.loc 1 917 3 is_stmt 1 view .LVU1247
 3371              	.LVL195:
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 3372              		.loc 1 919 3 view .LVU1248
 3373 0080 ADF83EA0 		strh	r10, [sp, #62]	@ unaligned
 920:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3374              		.loc 1 920 3 view .LVU1249
 3375              	.LVL196:
 922:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3376              		.loc 1 922 3 view .LVU1250
 923:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3377              		.loc 1 923 3 view .LVU1251
 925:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3378              		.loc 1 925 3 view .LVU1252
 3379 0084 FFF7FEFF 		bl	memcpy
 3380              	.LVL197:
 926:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3381              		.loc 1 926 3 view .LVU1253
 928:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3382              		.loc 1 928 3 view .LVU1254
 929:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_AUTO_CONN_ESTABLISH_PROC;
 3383              		.loc 1 929 3 view .LVU1255
ARM GAS  /tmp/ccqYiay2.s 			page 88


 930:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 3384              		.loc 1 930 3 view .LVU1256
 931:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 3385              		.loc 1 931 3 view .LVU1257
 3386              		.loc 1 932 11 is_stmt 0 view .LVU1258
 3387 0088 0794     		str	r4, [sp, #28]
 933:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3388              		.loc 1 933 12 view .LVU1259
 3389 008a 0F24     		movs	r4, #15
 934:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3390              		.loc 1 934 13 view .LVU1260
 3391 008c 0DEB0402 		add	r2, sp, r4
 935:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3392              		.loc 1 935 11 view .LVU1261
 3393 0090 0123     		movs	r3, #1
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 3394              		.loc 1 919 3 view .LVU1262
 3395 0092 0AAE     		add	r6, sp, #40
 3396              	.LVL198:
 936:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 937:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3397              		.loc 1 937 7 view .LVU1263
 3398 0094 0021     		movs	r1, #0
 3399 0096 04A8     		add	r0, sp, #16
 933:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3400              		.loc 1 933 12 view .LVU1264
 3401 0098 CDE90454 		strd	r5, r4, [sp, #16]
 935:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3402              		.loc 1 935 11 view .LVU1265
 3403 009c CDE90823 		strd	r2, r3, [sp, #32]
 931:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 3404              		.loc 1 931 13 view .LVU1266
 3405 00a0 0696     		str	r6, [sp, #24]
 932:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3406              		.loc 1 932 3 is_stmt 1 view .LVU1267
 933:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3407              		.loc 1 933 3 view .LVU1268
 934:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3408              		.loc 1 934 3 view .LVU1269
 3409              		.loc 1 937 3 view .LVU1270
 3410              		.loc 1 937 7 is_stmt 0 view .LVU1271
 3411 00a2 FFF7FEFF 		bl	hci_send_req
 3412              	.LVL199:
 3413              		.loc 1 937 6 view .LVU1272
 3414 00a6 0028     		cmp	r0, #0
 3415 00a8 08DB     		blt	.L180
 938:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 939:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 940:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;  
 3416              		.loc 1 940 3 is_stmt 1 view .LVU1273
 3417              		.loc 1 940 10 is_stmt 0 view .LVU1274
 3418 00aa 9DF80F00 		ldrb	r0, [sp, #15]	@ zero_extendqisi2
 941:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3419              		.loc 1 941 1 view .LVU1275
 3420 00ae 2BB0     		add	sp, sp, #172
 3421              	.LCFI107:
 3422              		.cfi_remember_state
ARM GAS  /tmp/ccqYiay2.s 			page 89


 3423              		.cfi_def_cfa_offset 36
 3424              		@ sp needed
 3425 00b0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3426              	.LVL200:
 3427              	.L179:
 3428              	.LCFI108:
 3429              		.cfi_restore_state
 879:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3430              		.loc 1 879 12 view .LVU1276
 3431 00b4 4220     		movs	r0, #66
 3432              	.LVL201:
 3433              		.loc 1 941 1 view .LVU1277
 3434 00b6 2BB0     		add	sp, sp, #172
 3435              	.LCFI109:
 3436              		.cfi_remember_state
 3437              		.cfi_def_cfa_offset 36
 3438              		@ sp needed
 3439 00b8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3440              	.LVL202:
 3441              	.L180:
 3442              	.LCFI110:
 3443              		.cfi_restore_state
 938:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3444              		.loc 1 938 12 view .LVU1278
 3445 00bc FF20     		movs	r0, #255
 3446              		.loc 1 941 1 view .LVU1279
 3447 00be 2BB0     		add	sp, sp, #172
 3448              	.LCFI111:
 3449              		.cfi_def_cfa_offset 36
 3450              		@ sp needed
 3451 00c0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3452              	.LVL203:
 3453              	.L183:
 3454              		.loc 1 941 1 view .LVU1280
 3455              		.align	2
 3456              	.L182:
 3457 00c4 3F009900 		.word	10027071
 3458              		.cfi_endproc
 3459              	.LFE158:
 3461              		.section	.text.aci_gap_start_general_conn_establish_proc_IDB05A1,"ax",%progbits
 3462              		.align	1
 3463              		.p2align 2,,3
 3464              		.global	aci_gap_start_general_conn_establish_proc_IDB05A1
 3465              		.syntax unified
 3466              		.thumb
 3467              		.thumb_func
 3468              		.fpu fpv4-sp-d16
 3470              	aci_gap_start_general_conn_establish_proc_IDB05A1:
 3471              	.LVL204:
 3472              	.LFB159:
 942:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 943:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_general_conn_establish_proc_IDB05A1(uint8_t scan_type, uint16_t scan_inter
 944:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_address_type, uint8_t filter_duplicates)
 945:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3473              		.loc 1 945 1 is_stmt 1 view -0
 3474              		.cfi_startproc
 3475              		@ args = 4, pretend = 0, frame = 40
ARM GAS  /tmp/ccqYiay2.s 			page 90


 3476              		@ frame_needed = 0, uses_anonymous_args = 0
 946:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3477              		.loc 1 946 3 view .LVU1282
 947:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_general_conn_establish_proc_cp_IDB05A1 cp;
 3478              		.loc 1 947 3 view .LVU1283
 948:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 3479              		.loc 1 948 3 view .LVU1284
 949:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 950:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
 3480              		.loc 1 950 3 view .LVU1285
 945:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3481              		.loc 1 945 1 is_stmt 0 view .LVU1286
 3482 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3483              	.LCFI112:
 3484              		.cfi_def_cfa_offset 20
 3485              		.cfi_offset 4, -20
 3486              		.cfi_offset 5, -16
 3487              		.cfi_offset 6, -12
 3488              		.cfi_offset 7, -8
 3489              		.cfi_offset 14, -4
 3490 0002 8BB0     		sub	sp, sp, #44
 3491              	.LCFI113:
 3492              		.cfi_def_cfa_offset 64
 951:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 952:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 953:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 954:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 955:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 956:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 957:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3493              		.loc 1 957 10 view .LVU1287
 3494 0004 114D     		ldr	r5, .L188
 950:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 3495              		.loc 1 950 16 view .LVU1288
 3496 0006 8DF80800 		strb	r0, [sp, #8]
 951:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 3497              		.loc 1 951 3 is_stmt 1 view .LVU1289
 958:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_CONN_ESTABLISH_PROC;
 959:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 960:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3498              		.loc 1 960 11 is_stmt 0 view .LVU1290
 3499 000a 0720     		movs	r0, #7
 3500              	.LVL205:
 945:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3501              		.loc 1 945 1 view .LVU1291
 3502 000c 9DF84070 		ldrb	r7, [sp, #64]	@ zero_extendqisi2
 951:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 3503              		.loc 1 951 20 view .LVU1292
 3504 0010 ADF80910 		strh	r1, [sp, #9]	@ unaligned
 952:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3505              		.loc 1 952 3 is_stmt 1 view .LVU1293
 952:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3506              		.loc 1 952 18 is_stmt 0 view .LVU1294
 3507 0014 ADF80B20 		strh	r2, [sp, #11]	@ unaligned
 953:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 3508              		.loc 1 953 3 is_stmt 1 view .LVU1295
 953:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
ARM GAS  /tmp/ccqYiay2.s 			page 91


 3509              		.loc 1 953 23 is_stmt 0 view .LVU1296
 3510 0018 8DF80D30 		strb	r3, [sp, #13]
 954:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3511              		.loc 1 954 3 is_stmt 1 view .LVU1297
 961:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 962:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3512              		.loc 1 962 13 is_stmt 0 view .LVU1298
 3513 001c 0DEB0002 		add	r2, sp, r0
 3514              	.LVL206:
 963:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3515              		.loc 1 963 11 view .LVU1299
 3516 0020 0123     		movs	r3, #1
 3517              	.LVL207:
 960:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3518              		.loc 1 960 11 view .LVU1300
 3519 0022 0790     		str	r0, [sp, #28]
 959:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3520              		.loc 1 959 13 view .LVU1301
 3521 0024 02AE     		add	r6, sp, #8
 3522              	.LVL208:
 961:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3523              		.loc 1 961 12 view .LVU1302
 3524 0026 0F24     		movs	r4, #15
 964:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 965:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3525              		.loc 1 965 7 view .LVU1303
 3526 0028 0021     		movs	r1, #0
 3527              	.LVL209:
 3528              		.loc 1 965 7 view .LVU1304
 3529 002a 04A8     		add	r0, sp, #16
 961:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3530              		.loc 1 961 12 view .LVU1305
 3531 002c CDE90454 		strd	r5, r4, [sp, #16]
 963:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3532              		.loc 1 963 11 view .LVU1306
 3533 0030 CDE90823 		strd	r2, r3, [sp, #32]
 954:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3534              		.loc 1 954 24 view .LVU1307
 3535 0034 8DF80E70 		strb	r7, [sp, #14]
 956:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3536              		.loc 1 956 3 is_stmt 1 view .LVU1308
 957:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_CONN_ESTABLISH_PROC;
 3537              		.loc 1 957 3 view .LVU1309
 958:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3538              		.loc 1 958 3 view .LVU1310
 959:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3539              		.loc 1 959 3 view .LVU1311
 959:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3540              		.loc 1 959 13 is_stmt 0 view .LVU1312
 3541 0038 0696     		str	r6, [sp, #24]
 960:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3542              		.loc 1 960 3 is_stmt 1 view .LVU1313
 961:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3543              		.loc 1 961 3 view .LVU1314
 962:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3544              		.loc 1 962 3 view .LVU1315
 3545              		.loc 1 965 3 view .LVU1316
ARM GAS  /tmp/ccqYiay2.s 			page 92


 3546              		.loc 1 965 7 is_stmt 0 view .LVU1317
 3547 003a FFF7FEFF 		bl	hci_send_req
 3548              	.LVL210:
 3549              		.loc 1 965 6 view .LVU1318
 3550 003e 0028     		cmp	r0, #0
 966:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 967:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 968:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3551              		.loc 1 968 3 is_stmt 1 view .LVU1319
 3552              		.loc 1 968 10 is_stmt 0 view .LVU1320
 3553 0040 ACBF     		ite	ge
 3554 0042 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 966:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3555              		.loc 1 966 12 view .LVU1321
 3556 0046 FF20     		movlt	r0, #255
 969:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3557              		.loc 1 969 1 view .LVU1322
 3558 0048 0BB0     		add	sp, sp, #44
 3559              	.LCFI114:
 3560              		.cfi_def_cfa_offset 20
 3561              		@ sp needed
 3562 004a F0BD     		pop	{r4, r5, r6, r7, pc}
 3563              	.LVL211:
 3564              	.L189:
 3565              		.loc 1 969 1 view .LVU1323
 3566              		.align	2
 3567              	.L188:
 3568 004c 3F009A00 		.word	10092607
 3569              		.cfi_endproc
 3570              	.LFE159:
 3572              		.section	.text.aci_gap_start_general_conn_establish_proc_IDB04A1,"ax",%progbits
 3573              		.align	1
 3574              		.p2align 2,,3
 3575              		.global	aci_gap_start_general_conn_establish_proc_IDB04A1
 3576              		.syntax unified
 3577              		.thumb
 3578              		.thumb_func
 3579              		.fpu fpv4-sp-d16
 3581              	aci_gap_start_general_conn_establish_proc_IDB04A1:
 3582              	.LVL212:
 3583              	.LFB160:
 970:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 971:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_general_conn_establish_proc_IDB04A1(uint8_t scan_type, uint16_t scan_inter
 972:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_address_type, uint8_t filter_duplicates, uint8_t use_reconn_addr, const tBDAddr 
 973:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3584              		.loc 1 973 1 is_stmt 1 view -0
 3585              		.cfi_startproc
 3586              		@ args = 12, pretend = 0, frame = 48
 3587              		@ frame_needed = 0, uses_anonymous_args = 0
 974:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3588              		.loc 1 974 3 view .LVU1325
 975:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_general_conn_establish_proc_cp_IDB04A1 cp;
 3589              		.loc 1 975 3 view .LVU1326
 976:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 3590              		.loc 1 976 3 view .LVU1327
 977:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 978:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
ARM GAS  /tmp/ccqYiay2.s 			page 93


 3591              		.loc 1 978 3 view .LVU1328
 973:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3592              		.loc 1 973 1 is_stmt 0 view .LVU1329
 3593 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3594              	.LCFI115:
 3595              		.cfi_def_cfa_offset 20
 3596              		.cfi_offset 4, -20
 3597              		.cfi_offset 5, -16
 3598              		.cfi_offset 6, -12
 3599              		.cfi_offset 7, -8
 3600              		.cfi_offset 14, -4
 3601 0002 8DB0     		sub	sp, sp, #52
 3602              	.LCFI116:
 3603              		.cfi_def_cfa_offset 72
 979:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 980:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 981:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 982:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 983:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.use_reconn_addr = use_reconn_addr;
 984:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.reconn_addr, reconn_addr, 6);
 985:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 986:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 987:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 988:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_CONN_ESTABLISH_PROC;
 989:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3604              		.loc 1 989 13 view .LVU1330
 3605 0004 02AE     		add	r6, sp, #8
 973:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3606              		.loc 1 973 1 view .LVU1331
 3607 0006 149C     		ldr	r4, [sp, #80]
 3608 0008 9DF84850 		ldrb	r5, [sp, #72]	@ zero_extendqisi2
 982:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.use_reconn_addr = use_reconn_addr;
 3609              		.loc 1 982 24 view .LVU1332
 3610 000c 8DF80E50 		strb	r5, [sp, #14]
 973:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3611              		.loc 1 973 1 view .LVU1333
 3612 0010 0546     		mov	r5, r0
 984:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3613              		.loc 1 984 3 view .LVU1334
 3614 0012 2068     		ldr	r0, [r4]	@ unaligned
 3615              	.LVL213:
 984:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3616              		.loc 1 984 3 view .LVU1335
 3617 0014 0490     		str	r0, [sp, #16]
 978:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 3618              		.loc 1 978 16 view .LVU1336
 3619 0016 8DF80850 		strb	r5, [sp, #8]
 979:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 3620              		.loc 1 979 3 is_stmt 1 view .LVU1337
 990:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3621              		.loc 1 990 11 is_stmt 0 view .LVU1338
 3622 001a 0E20     		movs	r0, #14
 987:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_CONN_ESTABLISH_PROC;
 3623              		.loc 1 987 10 view .LVU1339
 3624 001c 114D     		ldr	r5, .L194
 984:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3625              		.loc 1 984 3 view .LVU1340
ARM GAS  /tmp/ccqYiay2.s 			page 94


 3626 001e B4F804C0 		ldrh	ip, [r4, #4]	@ unaligned
 973:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3627              		.loc 1 973 1 view .LVU1341
 3628 0022 9DF84C70 		ldrb	r7, [sp, #76]	@ zero_extendqisi2
 979:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 3629              		.loc 1 979 20 view .LVU1342
 3630 0026 ADF80910 		strh	r1, [sp, #9]	@ unaligned
 980:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3631              		.loc 1 980 3 is_stmt 1 view .LVU1343
 980:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3632              		.loc 1 980 18 is_stmt 0 view .LVU1344
 3633 002a ADF80B20 		strh	r2, [sp, #11]	@ unaligned
 981:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 3634              		.loc 1 981 3 is_stmt 1 view .LVU1345
 981:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 3635              		.loc 1 981 23 is_stmt 0 view .LVU1346
 3636 002e 8DF80D30 		strb	r3, [sp, #13]
 982:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.use_reconn_addr = use_reconn_addr;
 3637              		.loc 1 982 3 is_stmt 1 view .LVU1347
 983:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.reconn_addr, reconn_addr, 6);
 3638              		.loc 1 983 3 view .LVU1348
 991:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 992:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3639              		.loc 1 992 13 is_stmt 0 view .LVU1349
 3640 0032 0DF10702 		add	r2, sp, #7
 3641              	.LVL214:
 993:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3642              		.loc 1 993 11 view .LVU1350
 3643 0036 0123     		movs	r3, #1
 3644              	.LVL215:
 990:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3645              		.loc 1 990 11 view .LVU1351
 3646 0038 0990     		str	r0, [sp, #36]
 991:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3647              		.loc 1 991 12 view .LVU1352
 3648 003a 0F24     		movs	r4, #15
 994:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 995:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3649              		.loc 1 995 7 view .LVU1353
 3650 003c 0021     		movs	r1, #0
 3651              	.LVL216:
 3652              		.loc 1 995 7 view .LVU1354
 3653 003e 06A8     		add	r0, sp, #24
 991:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3654              		.loc 1 991 12 view .LVU1355
 3655 0040 CDE90654 		strd	r5, r4, [sp, #24]
 993:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3656              		.loc 1 993 11 view .LVU1356
 3657 0044 CDE90A23 		strd	r2, r3, [sp, #40]
 984:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3658              		.loc 1 984 3 view .LVU1357
 3659 0048 ADF814C0 		strh	ip, [sp, #20]	@ unaligned
 983:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.reconn_addr, reconn_addr, 6);
 3660              		.loc 1 983 22 view .LVU1358
 3661 004c 8DF80F70 		strb	r7, [sp, #15]
 984:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3662              		.loc 1 984 3 is_stmt 1 view .LVU1359
ARM GAS  /tmp/ccqYiay2.s 			page 95


 986:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3663              		.loc 1 986 3 view .LVU1360
 987:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_CONN_ESTABLISH_PROC;
 3664              		.loc 1 987 3 view .LVU1361
 988:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3665              		.loc 1 988 3 view .LVU1362
 989:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3666              		.loc 1 989 3 view .LVU1363
 989:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3667              		.loc 1 989 13 is_stmt 0 view .LVU1364
 3668 0050 0896     		str	r6, [sp, #32]
 990:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3669              		.loc 1 990 3 is_stmt 1 view .LVU1365
 991:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3670              		.loc 1 991 3 view .LVU1366
 992:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3671              		.loc 1 992 3 view .LVU1367
 3672              		.loc 1 995 3 view .LVU1368
 3673              		.loc 1 995 7 is_stmt 0 view .LVU1369
 3674 0052 FFF7FEFF 		bl	hci_send_req
 3675              	.LVL217:
 3676              		.loc 1 995 6 view .LVU1370
 3677 0056 0028     		cmp	r0, #0
 996:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 997:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 998:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3678              		.loc 1 998 3 is_stmt 1 view .LVU1371
 3679              		.loc 1 998 10 is_stmt 0 view .LVU1372
 3680 0058 ACBF     		ite	ge
 3681 005a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 996:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3682              		.loc 1 996 12 view .LVU1373
 3683 005e FF20     		movlt	r0, #255
 999:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3684              		.loc 1 999 1 view .LVU1374
 3685 0060 0DB0     		add	sp, sp, #52
 3686              	.LCFI117:
 3687              		.cfi_def_cfa_offset 20
 3688              		@ sp needed
 3689 0062 F0BD     		pop	{r4, r5, r6, r7, pc}
 3690              	.LVL218:
 3691              	.L195:
 3692              		.loc 1 999 1 view .LVU1375
 3693              		.align	2
 3694              	.L194:
 3695 0064 3F009A00 		.word	10092607
 3696              		.cfi_endproc
 3697              	.LFE160:
 3699              		.section	.text.aci_gap_start_selective_conn_establish_proc,"ax",%progbits
 3700              		.align	1
 3701              		.p2align 2,,3
 3702              		.global	aci_gap_start_selective_conn_establish_proc
 3703              		.syntax unified
 3704              		.thumb
 3705              		.thumb_func
 3706              		.fpu fpv4-sp-d16
 3708              	aci_gap_start_selective_conn_establish_proc:
ARM GAS  /tmp/ccqYiay2.s 			page 96


 3709              	.LVL219:
 3710              	.LFB161:
1000:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1001:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_selective_conn_establish_proc(uint8_t scan_type, uint16_t scan_interval, u
1002:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_address_type, uint8_t filter_duplicates, uint8_t num_whitelist_entries,
1003:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          const uint8_t *addr_array)
1004:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3711              		.loc 1 1004 1 is_stmt 1 view -0
 3712              		.cfi_startproc
 3713              		@ args = 12, pretend = 0, frame = 160
 3714              		@ frame_needed = 0, uses_anonymous_args = 0
1005:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3715              		.loc 1 1005 3 view .LVU1377
1006:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_selective_conn_establish_proc_cp cp;
 3716              		.loc 1 1006 3 view .LVU1378
1007:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 3717              		.loc 1 1007 3 view .LVU1379
1008:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1009:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (((num_whitelist_entries*7)+GAP_START_SELECTIVE_CONN_ESTABLISH_PROC_CP_SIZE) > HCI_MAX_PAYLOAD
 3718              		.loc 1 1009 3 view .LVU1380
1004:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3719              		.loc 1 1004 1 is_stmt 0 view .LVU1381
 3720 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3721              	.LCFI118:
 3722              		.cfi_def_cfa_offset 20
 3723              		.cfi_offset 4, -20
 3724              		.cfi_offset 5, -16
 3725              		.cfi_offset 6, -12
 3726              		.cfi_offset 7, -8
 3727              		.cfi_offset 14, -4
 3728 0002 A9B0     		sub	sp, sp, #164
 3729              	.LCFI119:
 3730              		.cfi_def_cfa_offset 184
1004:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3731              		.loc 1 1004 1 view .LVU1382
 3732 0004 9DF8BC50 		ldrb	r5, [sp, #188]	@ zero_extendqisi2
 3733 0008 9DF8B8C0 		ldrb	ip, [sp, #184]	@ zero_extendqisi2
 3734              		.loc 1 1009 30 view .LVU1383
 3735 000c C5EBC504 		rsb	r4, r5, r5, lsl #3
 3736              		.loc 1 1009 6 view .LVU1384
 3737 0010 782C     		cmp	r4, #120
 3738 0012 29DC     		bgt	.L198
1010:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
1011:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1012:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
 3739              		.loc 1 1012 3 is_stmt 1 view .LVU1385
 3740 0014 1646     		mov	r6, r2
 3741 0016 0F46     		mov	r7, r1
1013:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
1014:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
1015:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
1016:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
1017:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.num_whitelist_entries = num_whitelist_entries;  
1018:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1019:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.addr_array, addr_array, (num_whitelist_entries*7));
 3742              		.loc 1 1019 3 is_stmt 0 view .LVU1386
 3743 0018 2246     		mov	r2, r4
ARM GAS  /tmp/ccqYiay2.s 			page 97


 3744              	.LVL220:
 3745              		.loc 1 1019 3 view .LVU1387
 3746 001a 3099     		ldr	r1, [sp, #192]
 3747              	.LVL221:
1012:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 3748              		.loc 1 1012 16 view .LVU1388
 3749 001c 8DF82000 		strb	r0, [sp, #32]
1013:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 3750              		.loc 1 1013 3 is_stmt 1 view .LVU1389
1017:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3751              		.loc 1 1017 28 is_stmt 0 view .LVU1390
 3752 0020 8DF82750 		strb	r5, [sp, #39]
1020:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1021:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
1022:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
1023:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_SELECTIVE_CONN_ESTABLISH_PROC;
1024:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
1025:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = GAP_START_SELECTIVE_CONN_ESTABLISH_PROC_CP_SIZE + (num_whitelist_entries*7);
 3753              		.loc 1 1025 61 view .LVU1391
 3754 0024 0834     		adds	r4, r4, #8
1022:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_SELECTIVE_CONN_ESTABLISH_PROC;
 3755              		.loc 1 1022 10 view .LVU1392
 3756 0026 134D     		ldr	r5, .L201
1014:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3757              		.loc 1 1014 18 view .LVU1393
 3758 0028 ADF82360 		strh	r6, [sp, #35]	@ unaligned
1019:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3759              		.loc 1 1019 3 view .LVU1394
 3760 002c 0AA8     		add	r0, sp, #40
 3761              	.LVL222:
1015:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 3762              		.loc 1 1015 23 view .LVU1395
 3763 002e 8DF82530 		strb	r3, [sp, #37]
1016:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.num_whitelist_entries = num_whitelist_entries;  
 3764              		.loc 1 1016 24 view .LVU1396
 3765 0032 8DF826C0 		strb	ip, [sp, #38]
1013:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 3766              		.loc 1 1013 20 view .LVU1397
 3767 0036 ADF82170 		strh	r7, [sp, #33]	@ unaligned
1014:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3768              		.loc 1 1014 3 is_stmt 1 view .LVU1398
1015:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 3769              		.loc 1 1015 3 view .LVU1399
1016:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.num_whitelist_entries = num_whitelist_entries;  
 3770              		.loc 1 1016 3 view .LVU1400
1017:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3771              		.loc 1 1017 3 view .LVU1401
1019:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3772              		.loc 1 1019 3 view .LVU1402
 3773 003a 08AE     		add	r6, sp, #32
 3774              	.LVL223:
1019:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3775              		.loc 1 1019 3 is_stmt 0 view .LVU1403
 3776 003c FFF7FEFF 		bl	memcpy
 3777              	.LVL224:
1021:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3778              		.loc 1 1021 3 is_stmt 1 view .LVU1404
ARM GAS  /tmp/ccqYiay2.s 			page 98


1022:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_SELECTIVE_CONN_ESTABLISH_PROC;
 3779              		.loc 1 1022 3 view .LVU1405
1023:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3780              		.loc 1 1023 3 view .LVU1406
1024:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = GAP_START_SELECTIVE_CONN_ESTABLISH_PROC_CP_SIZE + (num_whitelist_entries*7);
 3781              		.loc 1 1024 3 view .LVU1407
 3782              		.loc 1 1025 11 is_stmt 0 view .LVU1408
 3783 0040 0594     		str	r4, [sp, #20]
1026:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
1027:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3784              		.loc 1 1027 13 view .LVU1409
 3785 0042 0DF10702 		add	r2, sp, #7
1028:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3786              		.loc 1 1028 11 view .LVU1410
 3787 0046 0123     		movs	r3, #1
1026:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3788              		.loc 1 1026 12 view .LVU1411
 3789 0048 0F24     		movs	r4, #15
1029:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1030:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3790              		.loc 1 1030 7 view .LVU1412
 3791 004a 0021     		movs	r1, #0
 3792 004c 02A8     		add	r0, sp, #8
1026:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3793              		.loc 1 1026 12 view .LVU1413
 3794 004e CDE90254 		strd	r5, r4, [sp, #8]
1028:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3795              		.loc 1 1028 11 view .LVU1414
 3796 0052 CDE90623 		strd	r2, r3, [sp, #24]
1024:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = GAP_START_SELECTIVE_CONN_ESTABLISH_PROC_CP_SIZE + (num_whitelist_entries*7);
 3797              		.loc 1 1024 13 view .LVU1415
 3798 0056 0496     		str	r6, [sp, #16]
1025:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3799              		.loc 1 1025 3 is_stmt 1 view .LVU1416
1026:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3800              		.loc 1 1026 3 view .LVU1417
1027:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3801              		.loc 1 1027 3 view .LVU1418
 3802              		.loc 1 1030 3 view .LVU1419
 3803              		.loc 1 1030 7 is_stmt 0 view .LVU1420
 3804 0058 FFF7FEFF 		bl	hci_send_req
 3805              	.LVL225:
 3806              		.loc 1 1030 6 view .LVU1421
 3807 005c 0028     		cmp	r0, #0
 3808 005e 06DB     		blt	.L199
1031:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1032:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1033:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3809              		.loc 1 1033 3 is_stmt 1 view .LVU1422
 3810              		.loc 1 1033 10 is_stmt 0 view .LVU1423
 3811 0060 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
1034:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3812              		.loc 1 1034 1 view .LVU1424
 3813 0064 29B0     		add	sp, sp, #164
 3814              	.LCFI120:
 3815              		.cfi_remember_state
 3816              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/ccqYiay2.s 			page 99


 3817              		@ sp needed
 3818 0066 F0BD     		pop	{r4, r5, r6, r7, pc}
 3819              	.LVL226:
 3820              	.L198:
 3821              	.LCFI121:
 3822              		.cfi_restore_state
1010:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3823              		.loc 1 1010 12 view .LVU1425
 3824 0068 4220     		movs	r0, #66
 3825              	.LVL227:
 3826              		.loc 1 1034 1 view .LVU1426
 3827 006a 29B0     		add	sp, sp, #164
 3828              	.LCFI122:
 3829              		.cfi_remember_state
 3830              		.cfi_def_cfa_offset 20
 3831              		@ sp needed
 3832 006c F0BD     		pop	{r4, r5, r6, r7, pc}
 3833              	.LVL228:
 3834              	.L199:
 3835              	.LCFI123:
 3836              		.cfi_restore_state
1031:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3837              		.loc 1 1031 12 view .LVU1427
 3838 006e FF20     		movs	r0, #255
 3839              		.loc 1 1034 1 view .LVU1428
 3840 0070 29B0     		add	sp, sp, #164
 3841              	.LCFI124:
 3842              		.cfi_def_cfa_offset 20
 3843              		@ sp needed
 3844 0072 F0BD     		pop	{r4, r5, r6, r7, pc}
 3845              	.LVL229:
 3846              	.L202:
 3847              		.loc 1 1034 1 view .LVU1429
 3848              		.align	2
 3849              	.L201:
 3850 0074 3F009B00 		.word	10158143
 3851              		.cfi_endproc
 3852              	.LFE161:
 3854              		.section	.text.aci_gap_create_connection,"ax",%progbits
 3855              		.align	1
 3856              		.p2align 2,,3
 3857              		.global	aci_gap_create_connection
 3858              		.syntax unified
 3859              		.thumb
 3860              		.thumb_func
 3861              		.fpu fpv4-sp-d16
 3863              	aci_gap_create_connection:
 3864              	.LVL230:
 3865              	.LFB162:
1035:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1036:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_create_connection(uint16_t scanInterval, uint16_t scanWindow,
1037:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint8_t peer_bdaddr_type, tBDAddr peer_bdaddr,	
1038:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
1039:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t conn_max_interval, uint16_t conn_latency,	
1040:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t supervision_timeout, uint16_t min_conn_length, 
1041:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t max_conn_length)
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
ARM GAS  /tmp/ccqYiay2.s 			page 100


 3866              		.loc 1 1042 1 is_stmt 1 view -0
 3867              		.cfi_startproc
 3868              		@ args = 28, pretend = 0, frame = 56
 3869              		@ frame_needed = 0, uses_anonymous_args = 0
1043:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3870              		.loc 1 1043 3 view .LVU1431
1044:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_create_connection_cp cp;
 3871              		.loc 1 1044 3 view .LVU1432
1045:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 3872              		.loc 1 1045 3 view .LVU1433
1046:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1047:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanInterval = htobs(scanInterval);
 3873              		.loc 1 1047 3 view .LVU1434
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3874              		.loc 1 1042 1 is_stmt 0 view .LVU1435
 3875 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3876              	.LCFI125:
 3877              		.cfi_def_cfa_offset 20
 3878              		.cfi_offset 4, -20
 3879              		.cfi_offset 5, -16
 3880              		.cfi_offset 6, -12
 3881              		.cfi_offset 7, -8
 3882              		.cfi_offset 14, -4
 3883 0002 8FB0     		sub	sp, sp, #60
 3884              	.LCFI126:
 3885              		.cfi_def_cfa_offset 80
1048:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
1049:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.peer_bdaddr_type = peer_bdaddr_type;
1050:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 3886              		.loc 1 1050 3 view .LVU1436
 3887 0004 1C68     		ldr	r4, [r3]	@ unaligned
 3888 0006 9F88     		ldrh	r7, [r3, #4]	@ unaligned
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3889              		.loc 1 1042 1 view .LVU1437
 3890 0008 BDF85C50 		ldrh	r5, [sp, #92]
 3891 000c 9DF85030 		ldrb	r3, [sp, #80]	@ zero_extendqisi2
 3892              	.LVL231:
1047:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 3893              		.loc 1 1047 19 view .LVU1438
 3894 0010 ADF82000 		strh	r0, [sp, #32]	@ movhi
1048:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 3895              		.loc 1 1048 3 is_stmt 1 view .LVU1439
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3896              		.loc 1 1042 1 is_stmt 0 view .LVU1440
 3897 0014 BDF85800 		ldrh	r0, [sp, #88]
 3898              	.LVL232:
1048:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 3899              		.loc 1 1048 17 view .LVU1441
 3900 0018 ADF82210 		strh	r1, [sp, #34]	@ movhi
1049:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 3901              		.loc 1 1049 3 is_stmt 1 view .LVU1442
1049:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 3902              		.loc 1 1049 23 is_stmt 0 view .LVU1443
 3903 001c 8DF82420 		strb	r2, [sp, #36]
 3904              		.loc 1 1050 3 is_stmt 1 view .LVU1444
 3905 0020 CDF82540 		str	r4, [sp, #37]	@ unaligned
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
ARM GAS  /tmp/ccqYiay2.s 			page 101


 3906              		.loc 1 1042 1 is_stmt 0 view .LVU1445
 3907 0024 BDF86420 		ldrh	r2, [sp, #100]
 3908              	.LVL233:
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3909              		.loc 1 1042 1 view .LVU1446
 3910 0028 BDF86040 		ldrh	r4, [sp, #96]
1051:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_bdaddr_type;
 3911              		.loc 1 1051 22 view .LVU1447
 3912 002c 8DF82B30 		strb	r3, [sp, #43]
1052:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
1053:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
1054:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
1055:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
1056:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
1057:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
1058:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1059:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
1060:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
1061:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CREATE_CONNECTION;
1062:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3913              		.loc 1 1062 13 view .LVU1448
 3914 0030 08A9     		add	r1, sp, #32
 3915              	.LVL234:
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3916              		.loc 1 1042 1 view .LVU1449
 3917 0032 BDF86830 		ldrh	r3, [sp, #104]
1053:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 3918              		.loc 1 1053 24 view .LVU1450
 3919 0036 ADF82E00 		strh	r0, [sp, #46]	@ movhi
1054:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 3920              		.loc 1 1054 19 view .LVU1451
 3921 003a ADF83050 		strh	r5, [sp, #48]	@ movhi
1063:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3922              		.loc 1 1063 11 view .LVU1452
 3923 003e 1820     		movs	r0, #24
1060:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CREATE_CONNECTION;
 3924              		.loc 1 1060 10 view .LVU1453
 3925 0040 104D     		ldr	r5, .L207
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3926              		.loc 1 1042 1 view .LVU1454
 3927 0042 BDF85460 		ldrh	r6, [sp, #84]
1055:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 3928              		.loc 1 1055 26 view .LVU1455
 3929 0046 ADF83240 		strh	r4, [sp, #50]	@ movhi
1056:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 3930              		.loc 1 1056 22 view .LVU1456
 3931 004a ADF83420 		strh	r2, [sp, #52]	@ movhi
1057:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3932              		.loc 1 1057 22 view .LVU1457
 3933 004e ADF83630 		strh	r3, [sp, #54]	@ movhi
1064:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
1065:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3934              		.loc 1 1065 13 view .LVU1458
 3935 0052 0DF10702 		add	r2, sp, #7
1066:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3936              		.loc 1 1066 11 view .LVU1459
 3937 0056 0123     		movs	r3, #1
ARM GAS  /tmp/ccqYiay2.s 			page 102


1062:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3938              		.loc 1 1062 13 view .LVU1460
 3939 0058 0491     		str	r1, [sp, #16]
1063:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3940              		.loc 1 1063 11 view .LVU1461
 3941 005a 0590     		str	r0, [sp, #20]
1064:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3942              		.loc 1 1064 12 view .LVU1462
 3943 005c 0F24     		movs	r4, #15
1067:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1068:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3944              		.loc 1 1068 7 view .LVU1463
 3945 005e 0021     		movs	r1, #0
 3946              	.LVL235:
 3947              		.loc 1 1068 7 view .LVU1464
 3948 0060 02A8     		add	r0, sp, #8
1064:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3949              		.loc 1 1064 12 view .LVU1465
 3950 0062 CDE90254 		strd	r5, r4, [sp, #8]
1066:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3951              		.loc 1 1066 11 view .LVU1466
 3952 0066 CDE90623 		strd	r2, r3, [sp, #24]
1050:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_bdaddr_type;
 3953              		.loc 1 1050 3 view .LVU1467
 3954 006a ADF82970 		strh	r7, [sp, #41]	@ unaligned
1051:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 3955              		.loc 1 1051 3 is_stmt 1 view .LVU1468
1052:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
 3956              		.loc 1 1052 3 view .LVU1469
1052:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
 3957              		.loc 1 1052 24 is_stmt 0 view .LVU1470
 3958 006e ADF82C60 		strh	r6, [sp, #44]	@ movhi
1053:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 3959              		.loc 1 1053 3 is_stmt 1 view .LVU1471
1054:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 3960              		.loc 1 1054 3 view .LVU1472
1055:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 3961              		.loc 1 1055 3 view .LVU1473
1056:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 3962              		.loc 1 1056 3 view .LVU1474
1057:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3963              		.loc 1 1057 3 view .LVU1475
1059:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3964              		.loc 1 1059 3 view .LVU1476
1060:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CREATE_CONNECTION;
 3965              		.loc 1 1060 3 view .LVU1477
1061:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3966              		.loc 1 1061 3 view .LVU1478
1062:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3967              		.loc 1 1062 3 view .LVU1479
1063:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3968              		.loc 1 1063 3 view .LVU1480
1064:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3969              		.loc 1 1064 3 view .LVU1481
1065:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3970              		.loc 1 1065 3 view .LVU1482
 3971              		.loc 1 1068 3 view .LVU1483
ARM GAS  /tmp/ccqYiay2.s 			page 103


 3972              		.loc 1 1068 7 is_stmt 0 view .LVU1484
 3973 0072 FFF7FEFF 		bl	hci_send_req
 3974              	.LVL236:
 3975              		.loc 1 1068 6 view .LVU1485
 3976 0076 0028     		cmp	r0, #0
1069:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1070:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1071:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3977              		.loc 1 1071 3 is_stmt 1 view .LVU1486
 3978              		.loc 1 1071 10 is_stmt 0 view .LVU1487
 3979 0078 ACBF     		ite	ge
 3980 007a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
1069:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3981              		.loc 1 1069 12 view .LVU1488
 3982 007e FF20     		movlt	r0, #255
1072:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3983              		.loc 1 1072 1 view .LVU1489
 3984 0080 0FB0     		add	sp, sp, #60
 3985              	.LCFI127:
 3986              		.cfi_def_cfa_offset 20
 3987              		@ sp needed
 3988 0082 F0BD     		pop	{r4, r5, r6, r7, pc}
 3989              	.LVL237:
 3990              	.L208:
 3991              		.loc 1 1072 1 view .LVU1490
 3992              		.align	2
 3993              	.L207:
 3994 0084 3F009C00 		.word	10223679
 3995              		.cfi_endproc
 3996              	.LFE162:
 3998              		.section	.text.aci_gap_terminate_gap_procedure,"ax",%progbits
 3999              		.align	1
 4000              		.p2align 2,,3
 4001              		.global	aci_gap_terminate_gap_procedure
 4002              		.syntax unified
 4003              		.thumb
 4004              		.thumb_func
 4005              		.fpu fpv4-sp-d16
 4007              	aci_gap_terminate_gap_procedure:
 4008              	.LVL238:
 4009              	.LFB163:
1073:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1074:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_terminate_gap_procedure(uint8_t procedure_code)
1075:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4010              		.loc 1 1075 1 is_stmt 1 view -0
 4011              		.cfi_startproc
 4012              		@ args = 0, pretend = 0, frame = 40
 4013              		@ frame_needed = 0, uses_anonymous_args = 0
1076:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4014              		.loc 1 1076 3 view .LVU1492
1077:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 4015              		.loc 1 1077 3 view .LVU1493
1078:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1079:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4016              		.loc 1 1079 3 view .LVU1494
1075:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4017              		.loc 1 1075 1 is_stmt 0 view .LVU1495
ARM GAS  /tmp/ccqYiay2.s 			page 104


 4018 0000 30B5     		push	{r4, r5, lr}
 4019              	.LCFI128:
 4020              		.cfi_def_cfa_offset 12
 4021              		.cfi_offset 4, -12
 4022              		.cfi_offset 5, -8
 4023              		.cfi_offset 14, -4
 4024 0002 8BB0     		sub	sp, sp, #44
 4025              	.LCFI129:
 4026              		.cfi_def_cfa_offset 56
1080:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
1081:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_TERMINATE_GAP_PROCEDURE;
1082:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &procedure_code;
1083:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = 1;
 4027              		.loc 1 1083 11 view .LVU1496
 4028 0004 0123     		movs	r3, #1
1079:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4029              		.loc 1 1079 3 view .LVU1497
 4030 0006 0021     		movs	r1, #0
1075:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4031              		.loc 1 1075 1 view .LVU1498
 4032 0008 8DF80700 		strb	r0, [sp, #7]
1084:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4033              		.loc 1 1084 13 view .LVU1499
 4034 000c 0DF10F02 		add	r2, sp, #15
1080:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4035              		.loc 1 1080 10 view .LVU1500
 4036 0010 094D     		ldr	r5, .L213
1079:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4037              		.loc 1 1079 3 view .LVU1501
 4038 0012 0591     		str	r1, [sp, #20]
1080:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4039              		.loc 1 1080 3 is_stmt 1 view .LVU1502
1081:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &procedure_code;
 4040              		.loc 1 1081 3 view .LVU1503
1082:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = 1;
 4041              		.loc 1 1082 13 is_stmt 0 view .LVU1504
 4042 0014 0DF10704 		add	r4, sp, #7
1085:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
1086:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1087:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4043              		.loc 1 1087 7 view .LVU1505
 4044 0018 04A8     		add	r0, sp, #16
 4045              	.LVL239:
1083:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4046              		.loc 1 1083 11 view .LVU1506
 4047 001a CDE90643 		strd	r4, r3, [sp, #24]
1084:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4048              		.loc 1 1084 13 view .LVU1507
 4049 001e CDE90823 		strd	r2, r3, [sp, #32]
1080:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_TERMINATE_GAP_PROCEDURE;
 4050              		.loc 1 1080 10 view .LVU1508
 4051 0022 0495     		str	r5, [sp, #16]
1082:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = 1;
 4052              		.loc 1 1082 3 is_stmt 1 view .LVU1509
1084:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4053              		.loc 1 1084 3 view .LVU1510
1085:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
ARM GAS  /tmp/ccqYiay2.s 			page 105


 4054              		.loc 1 1085 3 view .LVU1511
 4055              		.loc 1 1087 3 view .LVU1512
 4056              		.loc 1 1087 7 is_stmt 0 view .LVU1513
 4057 0024 FFF7FEFF 		bl	hci_send_req
 4058              	.LVL240:
 4059              		.loc 1 1087 6 view .LVU1514
 4060 0028 0028     		cmp	r0, #0
1088:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1089:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1090:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4061              		.loc 1 1090 3 is_stmt 1 view .LVU1515
 4062              		.loc 1 1090 10 is_stmt 0 view .LVU1516
 4063 002a ACBF     		ite	ge
 4064 002c 9DF80F00 		ldrbge	r0, [sp, #15]	@ zero_extendqisi2
1088:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4065              		.loc 1 1088 12 view .LVU1517
 4066 0030 FF20     		movlt	r0, #255
1091:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1092:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4067              		.loc 1 1092 1 view .LVU1518
 4068 0032 0BB0     		add	sp, sp, #44
 4069              	.LCFI130:
 4070              		.cfi_def_cfa_offset 12
 4071              		@ sp needed
 4072 0034 30BD     		pop	{r4, r5, pc}
 4073              	.L214:
 4074 0036 00BF     		.align	2
 4075              	.L213:
 4076 0038 3F009D00 		.word	10289215
 4077              		.cfi_endproc
 4078              	.LFE163:
 4080              		.section	.text.aci_gap_start_connection_update,"ax",%progbits
 4081              		.align	1
 4082              		.p2align 2,,3
 4083              		.global	aci_gap_start_connection_update
 4084              		.syntax unified
 4085              		.thumb
 4086              		.thumb_func
 4087              		.fpu fpv4-sp-d16
 4089              	aci_gap_start_connection_update:
 4090              	.LVL241:
 4091              	.LFB164:
1093:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1094:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_connection_update(uint16_t conn_handle, uint16_t conn_min_interval,	
1095:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                            uint16_t conn_max_interval, uint16_t conn_latency,	
1096:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                            uint16_t supervision_timeout, uint16_t min_conn_length, 
1097:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                            uint16_t max_conn_length)
1098:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4092              		.loc 1 1098 1 is_stmt 1 view -0
 4093              		.cfi_startproc
 4094              		@ args = 12, pretend = 0, frame = 48
 4095              		@ frame_needed = 0, uses_anonymous_args = 0
1099:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4096              		.loc 1 1099 3 view .LVU1520
1100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_connection_update_cp cp;
 4097              		.loc 1 1100 3 view .LVU1521
1101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
ARM GAS  /tmp/ccqYiay2.s 			page 106


 4098              		.loc 1 1101 3 view .LVU1522
1102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 4099              		.loc 1 1103 3 view .LVU1523
1098:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4100              		.loc 1 1098 1 is_stmt 0 view .LVU1524
 4101 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4102              	.LCFI131:
 4103              		.cfi_def_cfa_offset 20
 4104              		.cfi_offset 4, -20
 4105              		.cfi_offset 5, -16
 4106              		.cfi_offset 6, -12
 4107              		.cfi_offset 7, -8
 4108              		.cfi_offset 14, -4
 4109 0002 8DB0     		sub	sp, sp, #52
 4110              	.LCFI132:
 4111              		.cfi_def_cfa_offset 72
1104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
1105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
1106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
1107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
1108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
1109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
1110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
1112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4112              		.loc 1 1112 10 view .LVU1525
 4113 0004 154D     		ldr	r5, .L219
1098:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4114              		.loc 1 1098 1 view .LVU1526
 4115 0006 BDF84840 		ldrh	r4, [sp, #72]
1103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 4116              		.loc 1 1103 18 view .LVU1527
 4117 000a ADF80800 		strh	r0, [sp, #8]	@ movhi
1104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 4118              		.loc 1 1104 3 is_stmt 1 view .LVU1528
1104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 4119              		.loc 1 1104 24 is_stmt 0 view .LVU1529
 4120 000e ADF80A10 		strh	r1, [sp, #10]	@ movhi
1105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 4121              		.loc 1 1105 3 is_stmt 1 view .LVU1530
1113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_CONNECTION_UPDATE;
1114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
1115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4122              		.loc 1 1115 11 is_stmt 0 view .LVU1531
 4123 0012 0E20     		movs	r0, #14
 4124              	.LVL242:
1114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4125              		.loc 1 1114 13 view .LVU1532
 4126 0014 02A9     		add	r1, sp, #8
 4127              	.LVL243:
1098:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4128              		.loc 1 1098 1 view .LVU1533
 4129 0016 BDF84C70 		ldrh	r7, [sp, #76]
 4130 001a BDF85060 		ldrh	r6, [sp, #80]
1105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 4131              		.loc 1 1105 24 view .LVU1534
ARM GAS  /tmp/ccqYiay2.s 			page 107


 4132 001e ADF80C20 		strh	r2, [sp, #12]	@ movhi
1106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 4133              		.loc 1 1106 3 is_stmt 1 view .LVU1535
1106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 4134              		.loc 1 1106 19 is_stmt 0 view .LVU1536
 4135 0022 ADF80E30 		strh	r3, [sp, #14]	@ movhi
1107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 4136              		.loc 1 1107 3 is_stmt 1 view .LVU1537
1107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 4137              		.loc 1 1107 26 is_stmt 0 view .LVU1538
 4138 0026 ADF81040 		strh	r4, [sp, #16]	@ movhi
1108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 4139              		.loc 1 1108 3 is_stmt 1 view .LVU1539
1116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
1117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4140              		.loc 1 1117 13 is_stmt 0 view .LVU1540
 4141 002a 0DF10702 		add	r2, sp, #7
 4142              	.LVL244:
1118:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4143              		.loc 1 1118 11 view .LVU1541
 4144 002e 0123     		movs	r3, #1
 4145              	.LVL245:
1114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4146              		.loc 1 1114 13 view .LVU1542
 4147 0030 0891     		str	r1, [sp, #32]
1115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4148              		.loc 1 1115 11 view .LVU1543
 4149 0032 0990     		str	r0, [sp, #36]
1116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4150              		.loc 1 1116 12 view .LVU1544
 4151 0034 0F24     		movs	r4, #15
1119:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1120:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4152              		.loc 1 1120 7 view .LVU1545
 4153 0036 0021     		movs	r1, #0
 4154              	.LVL246:
 4155              		.loc 1 1120 7 view .LVU1546
 4156 0038 06A8     		add	r0, sp, #24
1116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4157              		.loc 1 1116 12 view .LVU1547
 4158 003a CDE90654 		strd	r5, r4, [sp, #24]
1118:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4159              		.loc 1 1118 11 view .LVU1548
 4160 003e CDE90A23 		strd	r2, r3, [sp, #40]
1108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 4161              		.loc 1 1108 22 view .LVU1549
 4162 0042 ADF81270 		strh	r7, [sp, #18]	@ movhi
1109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4163              		.loc 1 1109 3 is_stmt 1 view .LVU1550
1109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4164              		.loc 1 1109 22 is_stmt 0 view .LVU1551
 4165 0046 ADF81460 		strh	r6, [sp, #20]	@ movhi
1111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4166              		.loc 1 1111 3 is_stmt 1 view .LVU1552
1112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_CONNECTION_UPDATE;
 4167              		.loc 1 1112 3 view .LVU1553
1113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
ARM GAS  /tmp/ccqYiay2.s 			page 108


 4168              		.loc 1 1113 3 view .LVU1554
1114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4169              		.loc 1 1114 3 view .LVU1555
1115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4170              		.loc 1 1115 3 view .LVU1556
1116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4171              		.loc 1 1116 3 view .LVU1557
1117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4172              		.loc 1 1117 3 view .LVU1558
 4173              		.loc 1 1120 3 view .LVU1559
 4174              		.loc 1 1120 7 is_stmt 0 view .LVU1560
 4175 004a FFF7FEFF 		bl	hci_send_req
 4176              	.LVL247:
 4177              		.loc 1 1120 6 view .LVU1561
 4178 004e 0028     		cmp	r0, #0
1121:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1122:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4179              		.loc 1 1123 3 is_stmt 1 view .LVU1562
 4180              		.loc 1 1123 10 is_stmt 0 view .LVU1563
 4181 0050 ACBF     		ite	ge
 4182 0052 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
1121:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4183              		.loc 1 1121 12 view .LVU1564
 4184 0056 FF20     		movlt	r0, #255
1124:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4185              		.loc 1 1124 1 view .LVU1565
 4186 0058 0DB0     		add	sp, sp, #52
 4187              	.LCFI133:
 4188              		.cfi_def_cfa_offset 20
 4189              		@ sp needed
 4190 005a F0BD     		pop	{r4, r5, r6, r7, pc}
 4191              	.LVL248:
 4192              	.L220:
 4193              		.loc 1 1124 1 view .LVU1566
 4194              		.align	2
 4195              	.L219:
 4196 005c 3F009E00 		.word	10354751
 4197              		.cfi_endproc
 4198              	.LFE164:
 4200              		.section	.text.aci_gap_send_pairing_request,"ax",%progbits
 4201              		.align	1
 4202              		.p2align 2,,3
 4203              		.global	aci_gap_send_pairing_request
 4204              		.syntax unified
 4205              		.thumb
 4206              		.thumb_func
 4207              		.fpu fpv4-sp-d16
 4209              	aci_gap_send_pairing_request:
 4210              	.LVL249:
 4211              	.LFB165:
1125:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_send_pairing_request(uint16_t conn_handle, uint8_t force_rebond)
1127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4212              		.loc 1 1127 1 is_stmt 1 view -0
 4213              		.cfi_startproc
 4214              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /tmp/ccqYiay2.s 			page 109


 4215              		@ frame_needed = 0, uses_anonymous_args = 0
1128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4216              		.loc 1 1128 3 view .LVU1568
1129:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_send_pairing_request_cp cp;
 4217              		.loc 1 1129 3 view .LVU1569
1130:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 4218              		.loc 1 1130 3 view .LVU1570
1131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1132:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 4219              		.loc 1 1132 3 view .LVU1571
1127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4220              		.loc 1 1127 1 is_stmt 0 view .LVU1572
 4221 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4222              	.LCFI134:
 4223              		.cfi_def_cfa_offset 20
 4224              		.cfi_offset 4, -20
 4225              		.cfi_offset 5, -16
 4226              		.cfi_offset 6, -12
 4227              		.cfi_offset 7, -8
 4228              		.cfi_offset 14, -4
 4229 0002 89B0     		sub	sp, sp, #36
 4230              	.LCFI135:
 4231              		.cfi_def_cfa_offset 56
1133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.force_rebond = force_rebond;
1134:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1135:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
1136:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
1137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SEND_PAIRING_REQUEST;
1138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
1139:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4232              		.loc 1 1139 11 view .LVU1573
 4233 0004 0326     		movs	r6, #3
1136:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SEND_PAIRING_REQUEST;
 4234              		.loc 1 1136 10 view .LVU1574
 4235 0006 0D4D     		ldr	r5, .L225
1132:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.force_rebond = force_rebond;
 4236              		.loc 1 1132 18 view .LVU1575
 4237 0008 ADF80400 		strh	r0, [sp, #4]	@ movhi
1133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.force_rebond = force_rebond;
 4238              		.loc 1 1133 3 is_stmt 1 view .LVU1576
1140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
1141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4239              		.loc 1 1141 13 is_stmt 0 view .LVU1577
 4240 000c 0DEB0602 		add	r2, sp, r6
1133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4241              		.loc 1 1133 19 view .LVU1578
 4242 0010 8DF80610 		strb	r1, [sp, #6]
1135:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4243              		.loc 1 1135 3 is_stmt 1 view .LVU1579
1136:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SEND_PAIRING_REQUEST;
 4244              		.loc 1 1136 3 view .LVU1580
1137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4245              		.loc 1 1137 3 view .LVU1581
1138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4246              		.loc 1 1138 3 view .LVU1582
1142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4247              		.loc 1 1142 11 is_stmt 0 view .LVU1583
ARM GAS  /tmp/ccqYiay2.s 			page 110


 4248 0014 0123     		movs	r3, #1
1138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4249              		.loc 1 1138 13 view .LVU1584
 4250 0016 01AF     		add	r7, sp, #4
1140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4251              		.loc 1 1140 12 view .LVU1585
 4252 0018 0F24     		movs	r4, #15
1143:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4253              		.loc 1 1144 7 view .LVU1586
 4254 001a 0021     		movs	r1, #0
 4255              	.LVL250:
 4256              		.loc 1 1144 7 view .LVU1587
 4257 001c 02A8     		add	r0, sp, #8
 4258              	.LVL251:
1140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4259              		.loc 1 1140 12 view .LVU1588
 4260 001e CDE90254 		strd	r5, r4, [sp, #8]
1142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4261              		.loc 1 1142 11 view .LVU1589
 4262 0022 CDE90623 		strd	r2, r3, [sp, #24]
1138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4263              		.loc 1 1138 13 view .LVU1590
 4264 0026 0497     		str	r7, [sp, #16]
1139:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4265              		.loc 1 1139 3 is_stmt 1 view .LVU1591
1139:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4266              		.loc 1 1139 11 is_stmt 0 view .LVU1592
 4267 0028 0596     		str	r6, [sp, #20]
1140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4268              		.loc 1 1140 3 is_stmt 1 view .LVU1593
1141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4269              		.loc 1 1141 3 view .LVU1594
 4270              		.loc 1 1144 3 view .LVU1595
 4271              		.loc 1 1144 7 is_stmt 0 view .LVU1596
 4272 002a FFF7FEFF 		bl	hci_send_req
 4273              	.LVL252:
 4274              		.loc 1 1144 6 view .LVU1597
 4275 002e 0028     		cmp	r0, #0
1145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1146:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1147:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4276              		.loc 1 1147 3 is_stmt 1 view .LVU1598
 4277              		.loc 1 1147 10 is_stmt 0 view .LVU1599
 4278 0030 ACBF     		ite	ge
 4279 0032 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
1145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4280              		.loc 1 1145 12 view .LVU1600
 4281 0036 FF20     		movlt	r0, #255
1148:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4282              		.loc 1 1148 1 view .LVU1601
 4283 0038 09B0     		add	sp, sp, #36
 4284              	.LCFI136:
 4285              		.cfi_def_cfa_offset 20
 4286              		@ sp needed
 4287 003a F0BD     		pop	{r4, r5, r6, r7, pc}
 4288              	.L226:
ARM GAS  /tmp/ccqYiay2.s 			page 111


 4289              		.align	2
 4290              	.L225:
 4291 003c 3F009F00 		.word	10420287
 4292              		.cfi_endproc
 4293              	.LFE165:
 4295              		.section	.text.aci_gap_resolve_private_address_IDB05A1,"ax",%progbits
 4296              		.align	1
 4297              		.p2align 2,,3
 4298              		.global	aci_gap_resolve_private_address_IDB05A1
 4299              		.syntax unified
 4300              		.thumb
 4301              		.thumb_func
 4302              		.fpu fpv4-sp-d16
 4304              	aci_gap_resolve_private_address_IDB05A1:
 4305              	.LVL253:
 4306              	.LFB166:
1149:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1150:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_resolve_private_address_IDB05A1(const tBDAddr private_address, tBDAddr actual_ad
1151:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4307              		.loc 1 1151 1 is_stmt 1 view -0
 4308              		.cfi_startproc
 4309              		@ args = 0, pretend = 0, frame = 40
 4310              		@ frame_needed = 0, uses_anonymous_args = 0
1152:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4311              		.loc 1 1152 3 view .LVU1603
1153:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_resolve_private_address_cp cp;
 4312              		.loc 1 1153 3 view .LVU1604
1154:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_resolve_private_address_rp rp;
 4313              		.loc 1 1154 3 view .LVU1605
1155:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.address, private_address, 6);
 4314              		.loc 1 1156 3 view .LVU1606
1151:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4315              		.loc 1 1151 1 is_stmt 0 view .LVU1607
 4316 0000 30B5     		push	{r4, r5, lr}
 4317              	.LCFI137:
 4318              		.cfi_def_cfa_offset 12
 4319              		.cfi_offset 4, -12
 4320              		.cfi_offset 5, -8
 4321              		.cfi_offset 14, -4
 4322 0002 0346     		mov	r3, r0
 4323 0004 8BB0     		sub	sp, sp, #44
 4324              	.LCFI138:
 4325              		.cfi_def_cfa_offset 56
 4326              		.loc 1 1156 3 view .LVU1608
 4327 0006 0068     		ldr	r0, [r0]	@ unaligned
 4328              	.LVL254:
 4329              		.loc 1 1156 3 view .LVU1609
 4330 0008 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 4331              	.LVL255:
 4332              		.loc 1 1156 3 view .LVU1610
 4333 000a 0090     		str	r0, [sp]
1157:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1158:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4334              		.loc 1 1158 3 view .LVU1611
 4335 000c 0022     		movs	r2, #0
1159:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
ARM GAS  /tmp/ccqYiay2.s 			page 112


 4336              		.loc 1 1159 10 view .LVU1612
 4337 000e 1148     		ldr	r0, .L231
1156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4338              		.loc 1 1156 3 view .LVU1613
 4339 0010 ADF80430 		strh	r3, [sp, #4]	@ unaligned
1158:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4340              		.loc 1 1158 3 is_stmt 1 view .LVU1614
 4341 0014 0592     		str	r2, [sp, #20]
 4342              		.loc 1 1159 3 view .LVU1615
1160:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_RESOLVE_PRIVATE_ADDRESS;
 4343              		.loc 1 1160 3 view .LVU1616
1161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
1162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
1163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &rp;
1164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = sizeof(rp);
 4344              		.loc 1 1164 11 is_stmt 0 view .LVU1617
 4345 0016 0723     		movs	r3, #7
1159:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_RESOLVE_PRIVATE_ADDRESS;
 4346              		.loc 1 1159 10 view .LVU1618
 4347 0018 0490     		str	r0, [sp, #16]
1161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4348              		.loc 1 1161 3 is_stmt 1 view .LVU1619
1162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &rp;
 4349              		.loc 1 1162 3 view .LVU1620
1151:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4350              		.loc 1 1151 1 is_stmt 0 view .LVU1621
 4351 001a 0C46     		mov	r4, r1
1162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &rp;
 4352              		.loc 1 1162 11 view .LVU1622
 4353 001c 0625     		movs	r5, #6
1165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1166:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4354              		.loc 1 1166 7 view .LVU1623
 4355 001e 1146     		mov	r1, r2
 4356              	.LVL256:
 4357              		.loc 1 1166 7 view .LVU1624
 4358 0020 04A8     		add	r0, sp, #16
1163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = sizeof(rp);
 4359              		.loc 1 1163 13 view .LVU1625
 4360 0022 02AA     		add	r2, sp, #8
 4361 0024 CDE90752 		strd	r5, r2, [sp, #28]
1164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4362              		.loc 1 1164 3 is_stmt 1 view .LVU1626
1161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4363              		.loc 1 1161 13 is_stmt 0 view .LVU1627
 4364 0028 CDF818D0 		str	sp, [sp, #24]
1164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4365              		.loc 1 1164 11 view .LVU1628
 4366 002c 0993     		str	r3, [sp, #36]
 4367              		.loc 1 1166 3 is_stmt 1 view .LVU1629
 4368              		.loc 1 1166 7 is_stmt 0 view .LVU1630
 4369 002e FFF7FEFF 		bl	hci_send_req
 4370              	.LVL257:
 4371              		.loc 1 1166 6 view .LVU1631
 4372 0032 0028     		cmp	r0, #0
 4373 0034 0ADB     		blt	.L229
1167:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
ARM GAS  /tmp/ccqYiay2.s 			page 113


1168:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1169:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if(rp.status)
 4374              		.loc 1 1169 3 is_stmt 1 view .LVU1632
 4375              		.loc 1 1169 8 is_stmt 0 view .LVU1633
 4376 0036 9DF80800 		ldrb	r0, [sp, #8]	@ zero_extendqisi2
 4377              		.loc 1 1169 5 view .LVU1634
 4378 003a 28B9     		cbnz	r0, .L228
1170:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return rp.status;
1171:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1172:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(actual_address, rp.address, 6);
 4379              		.loc 1 1172 3 is_stmt 1 view .LVU1635
 4380 003c DDF80920 		ldr	r2, [sp, #9]	@ unaligned
 4381 0040 BDF80D30 		ldrh	r3, [sp, #13]	@ unaligned
 4382 0044 2260     		str	r2, [r4]	@ unaligned
 4383 0046 A380     		strh	r3, [r4, #4]	@ unaligned
1173:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1174:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 4384              		.loc 1 1174 3 view .LVU1636
 4385              	.L228:
1175:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4386              		.loc 1 1175 1 is_stmt 0 view .LVU1637
 4387 0048 0BB0     		add	sp, sp, #44
 4388              	.LCFI139:
 4389              		.cfi_remember_state
 4390              		.cfi_def_cfa_offset 12
 4391              		@ sp needed
 4392 004a 30BD     		pop	{r4, r5, pc}
 4393              	.LVL258:
 4394              	.L229:
 4395              	.LCFI140:
 4396              		.cfi_restore_state
1167:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4397              		.loc 1 1167 12 view .LVU1638
 4398 004c FF20     		movs	r0, #255
 4399              		.loc 1 1175 1 view .LVU1639
 4400 004e 0BB0     		add	sp, sp, #44
 4401              	.LCFI141:
 4402              		.cfi_def_cfa_offset 12
 4403              		@ sp needed
 4404 0050 30BD     		pop	{r4, r5, pc}
 4405              	.LVL259:
 4406              	.L232:
 4407              		.loc 1 1175 1 view .LVU1640
 4408 0052 00BF     		.align	2
 4409              	.L231:
 4410 0054 3F00A000 		.word	10485823
 4411              		.cfi_endproc
 4412              	.LFE166:
 4414              		.section	.text.aci_gap_resolve_private_address_IDB04A1,"ax",%progbits
 4415              		.align	1
 4416              		.p2align 2,,3
 4417              		.global	aci_gap_resolve_private_address_IDB04A1
 4418              		.syntax unified
 4419              		.thumb
 4420              		.thumb_func
 4421              		.fpu fpv4-sp-d16
 4423              	aci_gap_resolve_private_address_IDB04A1:
ARM GAS  /tmp/ccqYiay2.s 			page 114


 4424              	.LVL260:
 4425              	.LFB167:
1176:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_resolve_private_address_IDB04A1(const tBDAddr address)
1178:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4426              		.loc 1 1178 1 is_stmt 1 view -0
 4427              		.cfi_startproc
 4428              		@ args = 0, pretend = 0, frame = 40
 4429              		@ frame_needed = 0, uses_anonymous_args = 0
1179:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4430              		.loc 1 1179 3 view .LVU1642
1180:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_resolve_private_address_cp cp;
 4431              		.loc 1 1180 3 view .LVU1643
1181:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 4432              		.loc 1 1181 3 view .LVU1644
1182:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1183:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.address, address, 6);
 4433              		.loc 1 1183 3 view .LVU1645
1178:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4434              		.loc 1 1178 1 is_stmt 0 view .LVU1646
 4435 0000 30B5     		push	{r4, r5, lr}
 4436              	.LCFI142:
 4437              		.cfi_def_cfa_offset 12
 4438              		.cfi_offset 4, -12
 4439              		.cfi_offset 5, -8
 4440              		.cfi_offset 14, -4
 4441 0002 0346     		mov	r3, r0
 4442 0004 8BB0     		sub	sp, sp, #44
 4443              	.LCFI143:
 4444              		.cfi_def_cfa_offset 56
 4445              		.loc 1 1183 3 view .LVU1647
 4446 0006 0068     		ldr	r0, [r0]	@ unaligned
 4447              	.LVL261:
 4448              		.loc 1 1183 3 view .LVU1648
 4449 0008 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 4450              	.LVL262:
 4451              		.loc 1 1183 3 view .LVU1649
 4452 000a 0290     		str	r0, [sp, #8]
 4453 000c 02A8     		add	r0, sp, #8
1184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4454              		.loc 1 1185 3 view .LVU1650
 4455 000e 0021     		movs	r1, #0
1183:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4456              		.loc 1 1183 3 view .LVU1651
 4457 0010 ADF80C30 		strh	r3, [sp, #12]	@ unaligned
 4458              		.loc 1 1185 3 is_stmt 1 view .LVU1652
1186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
1187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_RESOLVE_PRIVATE_ADDRESS;
1188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
1189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
1190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4459              		.loc 1 1190 13 is_stmt 0 view .LVU1653
 4460 0014 0DF10702 		add	r2, sp, #7
1191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4461              		.loc 1 1191 11 view .LVU1654
 4462 0018 0123     		movs	r3, #1
ARM GAS  /tmp/ccqYiay2.s 			page 115


1188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4463              		.loc 1 1188 13 view .LVU1655
 4464 001a 0690     		str	r0, [sp, #24]
1186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4465              		.loc 1 1186 10 view .LVU1656
 4466 001c 084D     		ldr	r5, .L237
1185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4467              		.loc 1 1185 3 view .LVU1657
 4468 001e 0591     		str	r1, [sp, #20]
1186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_RESOLVE_PRIVATE_ADDRESS;
 4469              		.loc 1 1186 3 is_stmt 1 view .LVU1658
1187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4470              		.loc 1 1187 3 view .LVU1659
1189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4471              		.loc 1 1189 11 is_stmt 0 view .LVU1660
 4472 0020 0624     		movs	r4, #6
1192:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1193:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4473              		.loc 1 1193 7 view .LVU1661
 4474 0022 04A8     		add	r0, sp, #16
1190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4475              		.loc 1 1190 13 view .LVU1662
 4476 0024 CDE90742 		strd	r4, r2, [sp, #28]
1186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_RESOLVE_PRIVATE_ADDRESS;
 4477              		.loc 1 1186 10 view .LVU1663
 4478 0028 0495     		str	r5, [sp, #16]
1188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4479              		.loc 1 1188 3 is_stmt 1 view .LVU1664
1189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4480              		.loc 1 1189 3 view .LVU1665
1191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4481              		.loc 1 1191 3 view .LVU1666
1191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4482              		.loc 1 1191 11 is_stmt 0 view .LVU1667
 4483 002a 0993     		str	r3, [sp, #36]
 4484              		.loc 1 1193 3 is_stmt 1 view .LVU1668
 4485              		.loc 1 1193 7 is_stmt 0 view .LVU1669
 4486 002c FFF7FEFF 		bl	hci_send_req
 4487              	.LVL263:
 4488              		.loc 1 1193 6 view .LVU1670
 4489 0030 0028     		cmp	r0, #0
1194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1195:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1196:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4490              		.loc 1 1196 3 is_stmt 1 view .LVU1671
 4491              		.loc 1 1196 10 is_stmt 0 view .LVU1672
 4492 0032 ACBF     		ite	ge
 4493 0034 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
1194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4494              		.loc 1 1194 12 view .LVU1673
 4495 0038 FF20     		movlt	r0, #255
1197:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4496              		.loc 1 1197 1 view .LVU1674
 4497 003a 0BB0     		add	sp, sp, #44
 4498              	.LCFI144:
 4499              		.cfi_def_cfa_offset 12
 4500              		@ sp needed
ARM GAS  /tmp/ccqYiay2.s 			page 116


 4501 003c 30BD     		pop	{r4, r5, pc}
 4502              	.L238:
 4503 003e 00BF     		.align	2
 4504              	.L237:
 4505 0040 3F00A000 		.word	10485823
 4506              		.cfi_endproc
 4507              	.LFE167:
 4509              		.section	.text.aci_gap_set_broadcast_mode,"ax",%progbits
 4510              		.align	1
 4511              		.p2align 2,,3
 4512              		.global	aci_gap_set_broadcast_mode
 4513              		.syntax unified
 4514              		.thumb
 4515              		.thumb_func
 4516              		.fpu fpv4-sp-d16
 4518              	aci_gap_set_broadcast_mode:
 4519              	.LVL264:
 4520              	.LFB168:
1198:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1199:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_broadcast_mode(uint16_t adv_interv_min, uint16_t adv_interv_max, uint8_t adv
1200:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				  uint8_t own_addr_type, uint8_t adv_data_length, const uint8_t *adv_data,  uint8_t num_whiteli
1201:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                   const uint8_t *addr_array)
1202:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4521              		.loc 1 1202 1 is_stmt 1 view -0
 4522              		.cfi_startproc
 4523              		@ args = 16, pretend = 0, frame = 160
 4524              		@ frame_needed = 0, uses_anonymous_args = 0
1203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4525              		.loc 1 1203 3 view .LVU1676
1204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_broadcast_mode_cp cp;
 4526              		.loc 1 1204 3 view .LVU1677
1205:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 4527              		.loc 1 1205 3 view .LVU1678
1206:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;  
 4528              		.loc 1 1206 3 view .LVU1679
1207:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t variable_size =  1 + adv_data_length + 1 + num_whitelist_entries*7;
 4529              		.loc 1 1207 3 view .LVU1680
1202:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4530              		.loc 1 1202 1 is_stmt 0 view .LVU1681
 4531 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4532              	.LCFI145:
 4533              		.cfi_def_cfa_offset 20
 4534              		.cfi_offset 4, -20
 4535              		.cfi_offset 5, -16
 4536              		.cfi_offset 6, -12
 4537              		.cfi_offset 7, -8
 4538              		.cfi_offset 14, -4
 4539 0002 A9B0     		sub	sp, sp, #164
 4540              	.LCFI146:
 4541              		.cfi_def_cfa_offset 184
1202:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4542              		.loc 1 1202 1 view .LVU1682
 4543 0004 9DF8B850 		ldrb	r5, [sp, #184]	@ zero_extendqisi2
 4544 0008 9DF8C060 		ldrb	r6, [sp, #192]	@ zero_extendqisi2
 4545 000c AF1C     		adds	r7, r5, #2
 4546 000e FFB2     		uxtb	r7, r7
 4547              		.loc 1 1207 52 view .LVU1683
ARM GAS  /tmp/ccqYiay2.s 			page 117


 4548 0010 C6EBC604 		rsb	r4, r6, r6, lsl #3
 4549              		.loc 1 1207 11 view .LVU1684
 4550 0014 3C44     		add	r4, r4, r7
 4551 0016 E4B2     		uxtb	r4, r4
 4552              	.LVL265:
1208:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1209:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (variable_size > sizeof(cp.var_len_data) )
 4553              		.loc 1 1209 3 is_stmt 1 view .LVU1685
 4554              		.loc 1 1209 6 is_stmt 0 view .LVU1686
 4555 0018 7A2C     		cmp	r4, #122
 4556 001a 35D8     		bhi	.L241
1210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
1211:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_min = htobs(adv_interv_min);
 4557              		.loc 1 1212 3 is_stmt 1 view .LVU1687
 4558 001c 8E46     		mov	lr, r1
 4559 001e 9446     		mov	ip, r2
1213:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = htobs(adv_interv_max);
1214:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_type = adv_type;
1215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_addr_type = own_addr_type;
1216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.var_len_data[indx] = adv_data_length;
1218:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
1219:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.var_len_data + indx, adv_data, adv_data_length);
 4560              		.loc 1 1219 3 is_stmt 0 view .LVU1688
 4561 0020 2F99     		ldr	r1, [sp, #188]
 4562              	.LVL266:
1212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = htobs(adv_interv_max);
 4563              		.loc 1 1212 21 view .LVU1689
 4564 0022 ADF82000 		strh	r0, [sp, #32]	@ movhi
1213:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = htobs(adv_interv_max);
 4565              		.loc 1 1213 3 is_stmt 1 view .LVU1690
 4566              		.loc 1 1219 3 is_stmt 0 view .LVU1691
 4567 0026 2A46     		mov	r2, r5
 4568              	.LVL267:
 4569              		.loc 1 1219 3 view .LVU1692
 4570 0028 0DF12700 		add	r0, sp, #39
 4571              	.LVL268:
1213:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = htobs(adv_interv_max);
 4572              		.loc 1 1213 21 view .LVU1693
 4573 002c ADF822E0 		strh	lr, [sp, #34]	@ movhi
1214:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_addr_type = own_addr_type;
 4574              		.loc 1 1214 3 is_stmt 1 view .LVU1694
1214:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_addr_type = own_addr_type;
 4575              		.loc 1 1214 15 is_stmt 0 view .LVU1695
 4576 0030 8DF824C0 		strb	ip, [sp, #36]
1215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4577              		.loc 1 1215 3 is_stmt 1 view .LVU1696
1215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4578              		.loc 1 1215 20 is_stmt 0 view .LVU1697
 4579 0034 8DF82530 		strb	r3, [sp, #37]
1217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 4580              		.loc 1 1217 3 is_stmt 1 view .LVU1698
1217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 4581              		.loc 1 1217 25 is_stmt 0 view .LVU1699
 4582 0038 8DF82650 		strb	r5, [sp, #38]
1218:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.var_len_data + indx, adv_data, adv_data_length);
ARM GAS  /tmp/ccqYiay2.s 			page 118


 4583              		.loc 1 1218 3 is_stmt 1 view .LVU1700
 4584              	.LVL269:
 4585              		.loc 1 1219 3 view .LVU1701
 4586 003c FFF7FEFF 		bl	memcpy
 4587              	.LVL270:
1220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += adv_data_length;
 4588              		.loc 1 1220 3 view .LVU1702
1221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.var_len_data[indx] = num_whitelist_entries;
 4589              		.loc 1 1221 3 view .LVU1703
1220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += adv_data_length;
 4590              		.loc 1 1220 8 is_stmt 0 view .LVU1704
 4591 0040 6B1C     		adds	r3, r5, #1
 4592              		.loc 1 1221 25 view .LVU1705
 4593 0042 28AA     		add	r2, sp, #160
 4594 0044 52FA83F3 		uxtab	r3, r2, r3
1222:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx ++;
1223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.var_len_data + indx, addr_array, num_whitelist_entries*7);
 4595              		.loc 1 1223 3 view .LVU1706
 4596 0048 0DF12601 		add	r1, sp, #38
 4597 004c C6EBC602 		rsb	r2, r6, r6, lsl #3
 4598 0050 C819     		adds	r0, r1, r7
 4599 0052 3199     		ldr	r1, [sp, #196]
1221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.var_len_data[indx] = num_whitelist_entries;
 4600              		.loc 1 1221 25 view .LVU1707
 4601 0054 03F87A6C 		strb	r6, [r3, #-122]
1222:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx ++;
 4602              		.loc 1 1222 3 is_stmt 1 view .LVU1708
 4603              	.LVL271:
 4604              		.loc 1 1223 3 view .LVU1709
1224:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1225:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
1226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4605              		.loc 1 1226 10 is_stmt 0 view .LVU1710
 4606 0058 0E4D     		ldr	r5, .L244
1223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4607              		.loc 1 1223 3 view .LVU1711
 4608 005a FFF7FEFF 		bl	memcpy
 4609              	.LVL272:
1225:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4610              		.loc 1 1225 3 is_stmt 1 view .LVU1712
1227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_BROADCAST_MODE;
1228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
1229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = GAP_SET_BROADCAST_MODE_CP_SIZE + variable_size;
 4611              		.loc 1 1229 44 is_stmt 0 view .LVU1713
 4612 005e 0634     		adds	r4, r4, #6
 4613              	.LVL273:
1225:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4614              		.loc 1 1225 3 view .LVU1714
 4615 0060 0021     		movs	r1, #0
1230:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4616              		.loc 1 1230 13 view .LVU1715
 4617 0062 0DF10702 		add	r2, sp, #7
1231:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4618              		.loc 1 1231 11 view .LVU1716
 4619 0066 0123     		movs	r3, #1
1219:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += adv_data_length;
 4620              		.loc 1 1219 3 view .LVU1717
ARM GAS  /tmp/ccqYiay2.s 			page 119


 4621 0068 08AE     		add	r6, sp, #32
1232:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4622              		.loc 1 1233 7 view .LVU1718
 4623 006a 02A8     		add	r0, sp, #8
1228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = GAP_SET_BROADCAST_MODE_CP_SIZE + variable_size;
 4624              		.loc 1 1228 13 view .LVU1719
 4625 006c CDE90316 		strd	r1, r6, [sp, #12]
1231:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4626              		.loc 1 1231 11 view .LVU1720
 4627 0070 CDE90623 		strd	r2, r3, [sp, #24]
1229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4628              		.loc 1 1229 11 view .LVU1721
 4629 0074 0594     		str	r4, [sp, #20]
1226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_BROADCAST_MODE;
 4630              		.loc 1 1226 10 view .LVU1722
 4631 0076 0295     		str	r5, [sp, #8]
1228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = GAP_SET_BROADCAST_MODE_CP_SIZE + variable_size;
 4632              		.loc 1 1228 3 is_stmt 1 view .LVU1723
1229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4633              		.loc 1 1229 3 view .LVU1724
1230:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4634              		.loc 1 1230 3 view .LVU1725
 4635              		.loc 1 1233 3 view .LVU1726
 4636              		.loc 1 1233 7 is_stmt 0 view .LVU1727
 4637 0078 FFF7FEFF 		bl	hci_send_req
 4638              	.LVL274:
 4639              		.loc 1 1233 6 view .LVU1728
 4640 007c 0028     		cmp	r0, #0
 4641 007e 06DB     		blt	.L242
1234:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1236:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4642              		.loc 1 1236 3 is_stmt 1 view .LVU1729
 4643              		.loc 1 1236 10 is_stmt 0 view .LVU1730
 4644 0080 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
1237:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4645              		.loc 1 1237 1 view .LVU1731
 4646 0084 29B0     		add	sp, sp, #164
 4647              	.LCFI147:
 4648              		.cfi_remember_state
 4649              		.cfi_def_cfa_offset 20
 4650              		@ sp needed
 4651 0086 F0BD     		pop	{r4, r5, r6, r7, pc}
 4652              	.LVL275:
 4653              	.L241:
 4654              	.LCFI148:
 4655              		.cfi_restore_state
1210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4656              		.loc 1 1210 12 view .LVU1732
 4657 0088 4220     		movs	r0, #66
 4658              	.LVL276:
 4659              		.loc 1 1237 1 view .LVU1733
 4660 008a 29B0     		add	sp, sp, #164
 4661              	.LCFI149:
 4662              		.cfi_remember_state
 4663              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/ccqYiay2.s 			page 120


 4664              		@ sp needed
 4665 008c F0BD     		pop	{r4, r5, r6, r7, pc}
 4666              	.LVL277:
 4667              	.L242:
 4668              	.LCFI150:
 4669              		.cfi_restore_state
1234:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4670              		.loc 1 1234 12 view .LVU1734
 4671 008e FF20     		movs	r0, #255
 4672              		.loc 1 1237 1 view .LVU1735
 4673 0090 29B0     		add	sp, sp, #164
 4674              	.LCFI151:
 4675              		.cfi_def_cfa_offset 20
 4676              		@ sp needed
 4677 0092 F0BD     		pop	{r4, r5, r6, r7, pc}
 4678              	.LVL278:
 4679              	.L245:
 4680              		.loc 1 1237 1 view .LVU1736
 4681              		.align	2
 4682              	.L244:
 4683 0094 3F00A100 		.word	10551359
 4684              		.cfi_endproc
 4685              	.LFE168:
 4687              		.section	.text.aci_gap_start_observation_procedure,"ax",%progbits
 4688              		.align	1
 4689              		.p2align 2,,3
 4690              		.global	aci_gap_start_observation_procedure
 4691              		.syntax unified
 4692              		.thumb
 4693              		.thumb_func
 4694              		.fpu fpv4-sp-d16
 4696              	aci_gap_start_observation_procedure:
 4697              	.LVL279:
 4698              	.LFB169:
1238:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1239:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_observation_procedure(uint16_t scan_interval, uint16_t scan_window, uint8_
1240:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_address_type, uint8_t filter_duplicates)
1241:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4699              		.loc 1 1241 1 is_stmt 1 view -0
 4700              		.cfi_startproc
 4701              		@ args = 4, pretend = 0, frame = 40
 4702              		@ frame_needed = 0, uses_anonymous_args = 0
1242:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4703              		.loc 1 1242 3 view .LVU1738
1243:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_observation_proc_cp cp;
 4704              		.loc 1 1243 3 view .LVU1739
1244:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 4705              		.loc 1 1244 3 view .LVU1740
1245:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1246:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = scan_interval;
 4706              		.loc 1 1246 3 view .LVU1741
1241:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4707              		.loc 1 1241 1 is_stmt 0 view .LVU1742
 4708 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4709              	.LCFI152:
 4710              		.cfi_def_cfa_offset 20
 4711              		.cfi_offset 4, -20
ARM GAS  /tmp/ccqYiay2.s 			page 121


 4712              		.cfi_offset 5, -16
 4713              		.cfi_offset 6, -12
 4714              		.cfi_offset 7, -8
 4715              		.cfi_offset 14, -4
 4716 0002 8BB0     		sub	sp, sp, #44
 4717              	.LCFI153:
 4718              		.cfi_def_cfa_offset 64
1247:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = scan_window;
1248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
1249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
1250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
1251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
1253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4719              		.loc 1 1253 10 view .LVU1743
 4720 0004 114D     		ldr	r5, .L250
1246:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = scan_window;
 4721              		.loc 1 1246 20 view .LVU1744
 4722 0006 ADF80800 		strh	r0, [sp, #8]	@ movhi
1247:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = scan_window;
 4723              		.loc 1 1247 3 is_stmt 1 view .LVU1745
1254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_OBSERVATION_PROC;
1255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
1256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4724              		.loc 1 1256 11 is_stmt 0 view .LVU1746
 4725 000a 0720     		movs	r0, #7
 4726              	.LVL280:
1241:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4727              		.loc 1 1241 1 view .LVU1747
 4728 000c 9DF84070 		ldrb	r7, [sp, #64]	@ zero_extendqisi2
1247:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
 4729              		.loc 1 1247 18 view .LVU1748
 4730 0010 ADF80A10 		strh	r1, [sp, #10]	@ movhi
1248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 4731              		.loc 1 1248 3 is_stmt 1 view .LVU1749
1248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 4732              		.loc 1 1248 16 is_stmt 0 view .LVU1750
 4733 0014 8DF80C20 		strb	r2, [sp, #12]
1249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 4734              		.loc 1 1249 3 is_stmt 1 view .LVU1751
1249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 4735              		.loc 1 1249 23 is_stmt 0 view .LVU1752
 4736 0018 8DF80D30 		strb	r3, [sp, #13]
1250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4737              		.loc 1 1250 3 is_stmt 1 view .LVU1753
1257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
1258:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4738              		.loc 1 1258 13 is_stmt 0 view .LVU1754
 4739 001c 0DEB0002 		add	r2, sp, r0
 4740              	.LVL281:
1259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4741              		.loc 1 1259 11 view .LVU1755
 4742 0020 0123     		movs	r3, #1
 4743              	.LVL282:
1256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4744              		.loc 1 1256 11 view .LVU1756
 4745 0022 0790     		str	r0, [sp, #28]
ARM GAS  /tmp/ccqYiay2.s 			page 122


1255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4746              		.loc 1 1255 13 view .LVU1757
 4747 0024 02AE     		add	r6, sp, #8
 4748              	.LVL283:
1257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4749              		.loc 1 1257 12 view .LVU1758
 4750 0026 0F24     		movs	r4, #15
1260:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1261:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4751              		.loc 1 1261 7 view .LVU1759
 4752 0028 0021     		movs	r1, #0
 4753              	.LVL284:
 4754              		.loc 1 1261 7 view .LVU1760
 4755 002a 04A8     		add	r0, sp, #16
1257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4756              		.loc 1 1257 12 view .LVU1761
 4757 002c CDE90454 		strd	r5, r4, [sp, #16]
1259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4758              		.loc 1 1259 11 view .LVU1762
 4759 0030 CDE90823 		strd	r2, r3, [sp, #32]
1250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4760              		.loc 1 1250 24 view .LVU1763
 4761 0034 8DF80E70 		strb	r7, [sp, #14]
1252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4762              		.loc 1 1252 3 is_stmt 1 view .LVU1764
1253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_OBSERVATION_PROC;
 4763              		.loc 1 1253 3 view .LVU1765
1254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4764              		.loc 1 1254 3 view .LVU1766
1255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4765              		.loc 1 1255 3 view .LVU1767
1255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4766              		.loc 1 1255 13 is_stmt 0 view .LVU1768
 4767 0038 0696     		str	r6, [sp, #24]
1256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4768              		.loc 1 1256 3 is_stmt 1 view .LVU1769
1257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4769              		.loc 1 1257 3 view .LVU1770
1258:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4770              		.loc 1 1258 3 view .LVU1771
 4771              		.loc 1 1261 3 view .LVU1772
 4772              		.loc 1 1261 7 is_stmt 0 view .LVU1773
 4773 003a FFF7FEFF 		bl	hci_send_req
 4774              	.LVL285:
 4775              		.loc 1 1261 6 view .LVU1774
 4776 003e 0028     		cmp	r0, #0
1262:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1263:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1264:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4777              		.loc 1 1264 3 is_stmt 1 view .LVU1775
 4778              		.loc 1 1264 10 is_stmt 0 view .LVU1776
 4779 0040 ACBF     		ite	ge
 4780 0042 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
1262:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4781              		.loc 1 1262 12 view .LVU1777
 4782 0046 FF20     		movlt	r0, #255
1265:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
ARM GAS  /tmp/ccqYiay2.s 			page 123


 4783              		.loc 1 1265 1 view .LVU1778
 4784 0048 0BB0     		add	sp, sp, #44
 4785              	.LCFI154:
 4786              		.cfi_def_cfa_offset 20
 4787              		@ sp needed
 4788 004a F0BD     		pop	{r4, r5, r6, r7, pc}
 4789              	.LVL286:
 4790              	.L251:
 4791              		.loc 1 1265 1 view .LVU1779
 4792              		.align	2
 4793              	.L250:
 4794 004c 3F00A200 		.word	10616895
 4795              		.cfi_endproc
 4796              	.LFE169:
 4798              		.section	.text.aci_gap_is_device_bonded,"ax",%progbits
 4799              		.align	1
 4800              		.p2align 2,,3
 4801              		.global	aci_gap_is_device_bonded
 4802              		.syntax unified
 4803              		.thumb
 4804              		.thumb_func
 4805              		.fpu fpv4-sp-d16
 4807              	aci_gap_is_device_bonded:
 4808              	.LVL287:
 4809              	.LFB170:
1266:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1267:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_is_device_bonded(uint8_t peer_address_type, const tBDAddr peer_address)
1268:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4810              		.loc 1 1268 1 is_stmt 1 view -0
 4811              		.cfi_startproc
 4812              		@ args = 0, pretend = 0, frame = 40
 4813              		@ frame_needed = 0, uses_anonymous_args = 0
1269:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4814              		.loc 1 1269 3 view .LVU1781
1270:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_is_device_bonded_cp cp;
 4815              		.loc 1 1270 3 view .LVU1782
1271:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 4816              		.loc 1 1271 3 view .LVU1783
1272:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1273:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.peer_address_type = peer_address_type;
 4817              		.loc 1 1273 3 view .LVU1784
1268:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4818              		.loc 1 1268 1 is_stmt 0 view .LVU1785
 4819 0000 70B5     		push	{r4, r5, r6, lr}
 4820              	.LCFI155:
 4821              		.cfi_def_cfa_offset 16
 4822              		.cfi_offset 4, -16
 4823              		.cfi_offset 5, -12
 4824              		.cfi_offset 6, -8
 4825              		.cfi_offset 14, -4
 4826 0002 8AB0     		sub	sp, sp, #40
 4827              	.LCFI156:
 4828              		.cfi_def_cfa_offset 56
1274:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_address, peer_address, sizeof(cp.peer_address));
 4829              		.loc 1 1274 3 view .LVU1786
 4830 0004 0C68     		ldr	r4, [r1]	@ unaligned
 4831 0006 8A88     		ldrh	r2, [r1, #4]	@ unaligned
ARM GAS  /tmp/ccqYiay2.s 			page 124


 4832 0008 CDF80940 		str	r4, [sp, #9]	@ unaligned
1275:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1276:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4833              		.loc 1 1276 3 view .LVU1787
 4834 000c 0023     		movs	r3, #0
1277:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
1278:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_IS_DEVICE_BONDED;
1279:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
1280:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4835              		.loc 1 1280 11 view .LVU1788
 4836 000e 0724     		movs	r4, #7
1273:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_address, peer_address, sizeof(cp.peer_address));
 4837              		.loc 1 1273 24 view .LVU1789
 4838 0010 8DF80800 		strb	r0, [sp, #8]
1274:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4839              		.loc 1 1274 3 is_stmt 1 view .LVU1790
1281:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
1282:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
1283:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1284:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4840              		.loc 1 1284 7 is_stmt 0 view .LVU1791
 4841 0014 1946     		mov	r1, r3
 4842              	.LVL288:
1274:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 4843              		.loc 1 1274 3 view .LVU1792
 4844 0016 ADF80D20 		strh	r2, [sp, #13]	@ unaligned
1276:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4845              		.loc 1 1276 3 is_stmt 1 view .LVU1793
 4846 001a 0593     		str	r3, [sp, #20]
1277:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_IS_DEVICE_BONDED;
 4847              		.loc 1 1277 3 view .LVU1794
1278:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4848              		.loc 1 1278 3 view .LVU1795
1281:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4849              		.loc 1 1281 13 is_stmt 0 view .LVU1796
 4850 001c 0DEB0402 		add	r2, sp, r4
1282:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4851              		.loc 1 1282 11 view .LVU1797
 4852 0020 0123     		movs	r3, #1
1277:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_IS_DEVICE_BONDED;
 4853              		.loc 1 1277 10 view .LVU1798
 4854 0022 084E     		ldr	r6, .L256
 4855 0024 0496     		str	r6, [sp, #16]
1279:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4856              		.loc 1 1279 3 is_stmt 1 view .LVU1799
1279:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4857              		.loc 1 1279 13 is_stmt 0 view .LVU1800
 4858 0026 02AD     		add	r5, sp, #8
 4859              		.loc 1 1284 7 view .LVU1801
 4860 0028 04A8     		add	r0, sp, #16
 4861              	.LVL289:
1280:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4862              		.loc 1 1280 11 view .LVU1802
 4863 002a CDE90654 		strd	r5, r4, [sp, #24]
1281:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4864              		.loc 1 1281 3 is_stmt 1 view .LVU1803
1282:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
ARM GAS  /tmp/ccqYiay2.s 			page 125


 4865              		.loc 1 1282 11 is_stmt 0 view .LVU1804
 4866 002e CDE90823 		strd	r2, r3, [sp, #32]
 4867              		.loc 1 1284 3 is_stmt 1 view .LVU1805
 4868              		.loc 1 1284 7 is_stmt 0 view .LVU1806
 4869 0032 FFF7FEFF 		bl	hci_send_req
 4870              	.LVL290:
 4871              		.loc 1 1284 6 view .LVU1807
 4872 0036 0028     		cmp	r0, #0
1285:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1286:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1287:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4873              		.loc 1 1287 3 is_stmt 1 view .LVU1808
 4874              		.loc 1 1287 10 is_stmt 0 view .LVU1809
 4875 0038 ACBF     		ite	ge
 4876 003a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
1285:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4877              		.loc 1 1285 12 view .LVU1810
 4878 003e FF20     		movlt	r0, #255
1288:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4879              		.loc 1 1288 1 view .LVU1811
 4880 0040 0AB0     		add	sp, sp, #40
 4881              	.LCFI157:
 4882              		.cfi_def_cfa_offset 16
 4883              		@ sp needed
 4884 0042 70BD     		pop	{r4, r5, r6, pc}
 4885              	.L257:
 4886              		.align	2
 4887              	.L256:
 4888 0044 3F00A400 		.word	10747967
 4889              		.cfi_endproc
 4890              	.LFE170:
 4892              		.section	.text.aci_gap_get_bonded_devices,"ax",%progbits
 4893              		.align	1
 4894              		.p2align 2,,3
 4895              		.global	aci_gap_get_bonded_devices
 4896              		.syntax unified
 4897              		.thumb
 4898              		.thumb_func
 4899              		.fpu fpv4-sp-d16
 4901              	aci_gap_get_bonded_devices:
 4902              	.LVL291:
 4903              	.LFB171:
1289:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1290:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_get_bonded_devices(uint8_t *num_devices, uint8_t *device_list, uint8_t device_li
1291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4904              		.loc 1 1291 1 is_stmt 1 view -0
 4905              		.cfi_startproc
 4906              		@ args = 0, pretend = 0, frame = 152
 4907              		@ frame_needed = 0, uses_anonymous_args = 0
1292:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4908              		.loc 1 1292 3 view .LVU1813
1293:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_get_bonded_devices_rp rp;
 4909              		.loc 1 1293 3 view .LVU1814
1294:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1295:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4910              		.loc 1 1295 3 view .LVU1815
1291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
ARM GAS  /tmp/ccqYiay2.s 			page 126


 4911              		.loc 1 1291 1 is_stmt 0 view .LVU1816
 4912 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4913              	.LCFI158:
 4914              		.cfi_def_cfa_offset 20
 4915              		.cfi_offset 4, -20
 4916              		.cfi_offset 5, -16
 4917              		.cfi_offset 6, -12
 4918              		.cfi_offset 7, -8
 4919              		.cfi_offset 14, -4
 4920 0002 A7B0     		sub	sp, sp, #156
 4921              	.LCFI159:
 4922              		.cfi_def_cfa_offset 176
 4923              		.loc 1 1295 3 view .LVU1817
 4924 0004 0023     		movs	r3, #0
 4925 0006 CDE90233 		strd	r3, r3, [sp, #8]
 4926 000a 0493     		str	r3, [sp, #16]
1296:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4927              		.loc 1 1296 3 is_stmt 1 view .LVU1818
1297:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_GET_BONDED_DEVICES;
 4928              		.loc 1 1297 3 view .LVU1819
1291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4929              		.loc 1 1291 1 is_stmt 0 view .LVU1820
 4930 000c 0C46     		mov	r4, r1
1298:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &rp;
1299:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = sizeof(rp);
1300:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1301:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4931              		.loc 1 1301 7 view .LVU1821
 4932 000e 1946     		mov	r1, r3
 4933              	.LVL292:
1296:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_GET_BONDED_DEVICES;
 4934              		.loc 1 1296 10 view .LVU1822
 4935 0010 124B     		ldr	r3, .L265
 4936 0012 0193     		str	r3, [sp, #4]
1298:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &rp;
 4937              		.loc 1 1298 3 is_stmt 1 view .LVU1823
1291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4938              		.loc 1 1291 1 is_stmt 0 view .LVU1824
 4939 0014 0546     		mov	r5, r0
1299:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4940              		.loc 1 1299 11 view .LVU1825
 4941 0016 7C23     		movs	r3, #124
1291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4942              		.loc 1 1291 1 view .LVU1826
 4943 0018 1646     		mov	r6, r2
 4944              		.loc 1 1301 7 view .LVU1827
 4945 001a 01A8     		add	r0, sp, #4
 4946              	.LVL293:
1298:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = sizeof(rp);
 4947              		.loc 1 1298 13 view .LVU1828
 4948 001c 07AA     		add	r2, sp, #28
 4949              	.LVL294:
1298:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = sizeof(rp);
 4950              		.loc 1 1298 13 view .LVU1829
 4951 001e 0592     		str	r2, [sp, #20]
1299:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4952              		.loc 1 1299 3 is_stmt 1 view .LVU1830
ARM GAS  /tmp/ccqYiay2.s 			page 127


1299:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4953              		.loc 1 1299 11 is_stmt 0 view .LVU1831
 4954 0020 0693     		str	r3, [sp, #24]
 4955              		.loc 1 1301 3 is_stmt 1 view .LVU1832
 4956              		.loc 1 1301 7 is_stmt 0 view .LVU1833
 4957 0022 FFF7FEFF 		bl	hci_send_req
 4958              	.LVL295:
 4959              		.loc 1 1301 6 view .LVU1834
 4960 0026 0028     		cmp	r0, #0
 4961 0028 13DB     		blt	.L260
1302:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1303:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1304:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (rp.status) {
 4962              		.loc 1 1304 3 is_stmt 1 view .LVU1835
 4963              		.loc 1 1304 9 is_stmt 0 view .LVU1836
 4964 002a 9DF81C70 		ldrb	r7, [sp, #28]	@ zero_extendqisi2
 4965              		.loc 1 1304 6 view .LVU1837
 4966 002e 6FB9     		cbnz	r7, .L259
1305:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return rp.status;
1306:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
1307:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1308:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *num_devices = rp.num_addr;
 4967              		.loc 1 1308 3 is_stmt 1 view .LVU1838
 4968              		.loc 1 1308 20 is_stmt 0 view .LVU1839
 4969 0030 9DF81D20 		ldrb	r2, [sp, #29]	@ zero_extendqisi2
 4970              		.loc 1 1308 16 view .LVU1840
 4971 0034 2A70     		strb	r2, [r5]
1309:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if(device_list != NULL)
 4972              		.loc 1 1309 3 is_stmt 1 view .LVU1841
 4973              		.loc 1 1309 5 is_stmt 0 view .LVU1842
 4974 0036 4CB1     		cbz	r4, .L259
1310:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     BLUENRG_memcpy(device_list, rp.dev_list, MIN(device_list_size,rp.num_addr*7));
 4975              		.loc 1 1310 5 is_stmt 1 view .LVU1843
 4976              		.loc 1 1310 46 is_stmt 0 view .LVU1844
 4977 0038 C2EBC202 		rsb	r2, r2, r2, lsl #3
 4978              		.loc 1 1310 5 view .LVU1845
 4979 003c B242     		cmp	r2, r6
 4980 003e A8BF     		it	ge
 4981 0040 3246     		movge	r2, r6
 4982 0042 2046     		mov	r0, r4
 4983 0044 0DF11E01 		add	r1, sp, #30
 4984 0048 FFF7FEFF 		bl	memcpy
 4985              	.LVL296:
 4986              	.L259:
1311:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1312:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
1313:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4987              		.loc 1 1313 1 view .LVU1846
 4988 004c 3846     		mov	r0, r7
 4989 004e 27B0     		add	sp, sp, #156
 4990              	.LCFI160:
 4991              		.cfi_remember_state
 4992              		.cfi_def_cfa_offset 20
 4993              		@ sp needed
 4994 0050 F0BD     		pop	{r4, r5, r6, r7, pc}
 4995              	.LVL297:
 4996              	.L260:
ARM GAS  /tmp/ccqYiay2.s 			page 128


 4997              	.LCFI161:
 4998              		.cfi_restore_state
1302:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4999              		.loc 1 1302 12 view .LVU1847
 5000 0052 FF27     		movs	r7, #255
 5001              		.loc 1 1313 1 view .LVU1848
 5002 0054 3846     		mov	r0, r7
 5003 0056 27B0     		add	sp, sp, #156
 5004              	.LCFI162:
 5005              		.cfi_def_cfa_offset 20
 5006              		@ sp needed
 5007 0058 F0BD     		pop	{r4, r5, r6, r7, pc}
 5008              	.LVL298:
 5009              	.L266:
 5010              		.loc 1 1313 1 view .LVU1849
 5011 005a 00BF     		.align	2
 5012              	.L265:
 5013 005c 3F00A300 		.word	10682431
 5014              		.cfi_endproc
 5015              	.LFE171:
 5017              		.text
 5018              	.Letext0:
 5019              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 5020              		.file 3 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_def.h"
 5021              		.file 4 "Middlewares/ST/BlueNRG-MS/includes/link_layer.h"
 5022              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 5023              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 5024              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 5025              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 5026              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h"
 5027              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 5028              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 5029              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 5030              		.file 13 "Inc/stm32f4xx_nucleo_bus.h"
 5031              		.file 14 "Inc/hci_tl_interface.h"
 5032              		.file 15 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 5033              		.file 16 "/usr/include/newlib/sys/_types.h"
 5034              		.file 17 "/usr/include/newlib/sys/reent.h"
 5035              		.file 18 "/usr/include/newlib/sys/lock.h"
 5036              		.file 19 "Middlewares/ST/BlueNRG-MS/hci/hci_tl_patterns/Basic/hci_tl.h"
 5037              		.file 20 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_aci_const.h"
 5038              		.file 21 "<built-in>"
ARM GAS  /tmp/ccqYiay2.s 			page 129


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bluenrg_gap_aci.c
     /tmp/ccqYiay2.s:18     .text.aci_gap_init_IDB05A1:0000000000000000 $t
     /tmp/ccqYiay2.s:27     .text.aci_gap_init_IDB05A1:0000000000000000 aci_gap_init_IDB05A1
     /tmp/ccqYiay2.s:169    .text.aci_gap_init_IDB05A1:0000000000000070 $d
     /tmp/ccqYiay2.s:174    .text.aci_gap_init_IDB04A1:0000000000000000 $t
     /tmp/ccqYiay2.s:182    .text.aci_gap_init_IDB04A1:0000000000000000 aci_gap_init_IDB04A1
     /tmp/ccqYiay2.s:317    .text.aci_gap_init_IDB04A1:0000000000000068 $d
     /tmp/ccqYiay2.s:322    .text.aci_gap_set_non_discoverable:0000000000000000 $t
     /tmp/ccqYiay2.s:330    .text.aci_gap_set_non_discoverable:0000000000000000 aci_gap_set_non_discoverable
     /tmp/ccqYiay2.s:391    .text.aci_gap_set_non_discoverable:0000000000000030 $d
     /tmp/ccqYiay2.s:396    .text.aci_gap_set_limited_discoverable:0000000000000000 $t
     /tmp/ccqYiay2.s:404    .text.aci_gap_set_limited_discoverable:0000000000000000 aci_gap_set_limited_discoverable
     /tmp/ccqYiay2.s:616    .text.aci_gap_set_limited_discoverable:00000000000000c8 $d
     /tmp/ccqYiay2.s:621    .text.aci_gap_set_discoverable:0000000000000000 $t
     /tmp/ccqYiay2.s:629    .text.aci_gap_set_discoverable:0000000000000000 aci_gap_set_discoverable
     /tmp/ccqYiay2.s:839    .text.aci_gap_set_discoverable:00000000000000c4 $d
     /tmp/ccqYiay2.s:844    .text.aci_gap_set_direct_connectable_IDB05A1:0000000000000000 $t
     /tmp/ccqYiay2.s:852    .text.aci_gap_set_direct_connectable_IDB05A1:0000000000000000 aci_gap_set_direct_connectable_IDB05A1
     /tmp/ccqYiay2.s:960    .text.aci_gap_set_direct_connectable_IDB05A1:0000000000000060 $d
     /tmp/ccqYiay2.s:965    .text.aci_gap_set_direct_connectable_IDB04A1:0000000000000000 $t
     /tmp/ccqYiay2.s:973    .text.aci_gap_set_direct_connectable_IDB04A1:0000000000000000 aci_gap_set_direct_connectable_IDB04A1
     /tmp/ccqYiay2.s:1060   .text.aci_gap_set_direct_connectable_IDB04A1:000000000000004c $d
     /tmp/ccqYiay2.s:1065   .text.aci_gap_set_io_capability:0000000000000000 $t
     /tmp/ccqYiay2.s:1073   .text.aci_gap_set_io_capability:0000000000000000 aci_gap_set_io_capability
     /tmp/ccqYiay2.s:1144   .text.aci_gap_set_io_capability:0000000000000034 $d
     /tmp/ccqYiay2.s:1149   .text.aci_gap_set_auth_requirement:0000000000000000 $t
     /tmp/ccqYiay2.s:1157   .text.aci_gap_set_auth_requirement:0000000000000000 aci_gap_set_auth_requirement
     /tmp/ccqYiay2.s:1281   .text.aci_gap_set_auth_requirement:0000000000000078 $d
     /tmp/ccqYiay2.s:1286   .text.aci_gap_set_author_requirement:0000000000000000 $t
     /tmp/ccqYiay2.s:1294   .text.aci_gap_set_author_requirement:0000000000000000 aci_gap_set_author_requirement
     /tmp/ccqYiay2.s:1373   .text.aci_gap_set_author_requirement:0000000000000040 $d
     /tmp/ccqYiay2.s:1378   .text.aci_gap_pass_key_response:0000000000000000 $t
     /tmp/ccqYiay2.s:1386   .text.aci_gap_pass_key_response:0000000000000000 aci_gap_pass_key_response
     /tmp/ccqYiay2.s:1468   .text.aci_gap_pass_key_response:000000000000003c $d
     /tmp/ccqYiay2.s:1473   .text.aci_gap_authorization_response:0000000000000000 $t
     /tmp/ccqYiay2.s:1481   .text.aci_gap_authorization_response:0000000000000000 aci_gap_authorization_response
     /tmp/ccqYiay2.s:1560   .text.aci_gap_authorization_response:0000000000000040 $d
     /tmp/ccqYiay2.s:1565   .text.aci_gap_set_non_connectable_IDB05A1:0000000000000000 $t
     /tmp/ccqYiay2.s:1573   .text.aci_gap_set_non_connectable_IDB05A1:0000000000000000 aci_gap_set_non_connectable_IDB05A1
     /tmp/ccqYiay2.s:1652   .text.aci_gap_set_non_connectable_IDB05A1:0000000000000040 $d
     /tmp/ccqYiay2.s:1657   .text.aci_gap_set_non_connectable_IDB04A1:0000000000000000 $t
     /tmp/ccqYiay2.s:1665   .text.aci_gap_set_non_connectable_IDB04A1:0000000000000000 aci_gap_set_non_connectable_IDB04A1
     /tmp/ccqYiay2.s:1736   .text.aci_gap_set_non_connectable_IDB04A1:0000000000000034 $d
     /tmp/ccqYiay2.s:1741   .text.aci_gap_set_undirected_connectable:0000000000000000 $t
     /tmp/ccqYiay2.s:1749   .text.aci_gap_set_undirected_connectable:0000000000000000 aci_gap_set_undirected_connectable
     /tmp/ccqYiay2.s:1828   .text.aci_gap_set_undirected_connectable:0000000000000040 $d
     /tmp/ccqYiay2.s:1833   .text.aci_gap_slave_security_request:0000000000000000 $t
     /tmp/ccqYiay2.s:1841   .text.aci_gap_slave_security_request:0000000000000000 aci_gap_slave_security_request
     /tmp/ccqYiay2.s:1926   .text.aci_gap_slave_security_request:0000000000000044 $d
     /tmp/ccqYiay2.s:1931   .text.aci_gap_update_adv_data:0000000000000000 $t
     /tmp/ccqYiay2.s:1939   .text.aci_gap_update_adv_data:0000000000000000 aci_gap_update_adv_data
     /tmp/ccqYiay2.s:2059   .text.aci_gap_update_adv_data:0000000000000050 $d
     /tmp/ccqYiay2.s:2064   .text.aci_gap_delete_ad_type:0000000000000000 $t
     /tmp/ccqYiay2.s:2072   .text.aci_gap_delete_ad_type:0000000000000000 aci_gap_delete_ad_type
     /tmp/ccqYiay2.s:2143   .text.aci_gap_delete_ad_type:0000000000000034 $d
     /tmp/ccqYiay2.s:2148   .text.aci_gap_get_security_level:0000000000000000 $t
ARM GAS  /tmp/ccqYiay2.s 			page 130


     /tmp/ccqYiay2.s:2156   .text.aci_gap_get_security_level:0000000000000000 aci_gap_get_security_level
     /tmp/ccqYiay2.s:2276   .text.aci_gap_get_security_level:0000000000000064 $d
     /tmp/ccqYiay2.s:2281   .text.aci_gap_configure_whitelist:0000000000000000 $t
     /tmp/ccqYiay2.s:2289   .text.aci_gap_configure_whitelist:0000000000000000 aci_gap_configure_whitelist
     /tmp/ccqYiay2.s:2350   .text.aci_gap_configure_whitelist:0000000000000030 $d
     /tmp/ccqYiay2.s:2355   .text.aci_gap_terminate:0000000000000000 $t
     /tmp/ccqYiay2.s:2363   .text.aci_gap_terminate:0000000000000000 aci_gap_terminate
     /tmp/ccqYiay2.s:2445   .text.aci_gap_terminate:000000000000003c $d
     /tmp/ccqYiay2.s:2450   .text.aci_gap_clear_security_database:0000000000000000 $t
     /tmp/ccqYiay2.s:2458   .text.aci_gap_clear_security_database:0000000000000000 aci_gap_clear_security_database
     /tmp/ccqYiay2.s:2519   .text.aci_gap_clear_security_database:0000000000000030 $d
     /tmp/ccqYiay2.s:2524   .text.aci_gap_allow_rebond_IDB05A1:0000000000000000 $t
     /tmp/ccqYiay2.s:2532   .text.aci_gap_allow_rebond_IDB05A1:0000000000000000 aci_gap_allow_rebond_IDB05A1
     /tmp/ccqYiay2.s:2605   .text.aci_gap_allow_rebond_IDB05A1:0000000000000038 $d
     /tmp/ccqYiay2.s:2610   .text.aci_gap_allow_rebond_IDB04A1:0000000000000000 $t
     /tmp/ccqYiay2.s:2618   .text.aci_gap_allow_rebond_IDB04A1:0000000000000000 aci_gap_allow_rebond_IDB04A1
     /tmp/ccqYiay2.s:2679   .text.aci_gap_allow_rebond_IDB04A1:0000000000000030 $d
     /tmp/ccqYiay2.s:2684   .text.aci_gap_start_limited_discovery_proc:0000000000000000 $t
     /tmp/ccqYiay2.s:2692   .text.aci_gap_start_limited_discovery_proc:0000000000000000 aci_gap_start_limited_discovery_proc
     /tmp/ccqYiay2.s:2782   .text.aci_gap_start_limited_discovery_proc:0000000000000044 $d
     /tmp/ccqYiay2.s:2787   .text.aci_gap_start_general_discovery_proc:0000000000000000 $t
     /tmp/ccqYiay2.s:2795   .text.aci_gap_start_general_discovery_proc:0000000000000000 aci_gap_start_general_discovery_proc
     /tmp/ccqYiay2.s:2885   .text.aci_gap_start_general_discovery_proc:0000000000000044 $d
     /tmp/ccqYiay2.s:2890   .text.aci_gap_start_name_discovery_proc:0000000000000000 $t
     /tmp/ccqYiay2.s:2898   .text.aci_gap_start_name_discovery_proc:0000000000000000 aci_gap_start_name_discovery_proc
     /tmp/ccqYiay2.s:3029   .text.aci_gap_start_name_discovery_proc:0000000000000084 $d
     /tmp/ccqYiay2.s:3034   .text.aci_gap_start_auto_conn_establish_proc_IDB05A1:0000000000000000 $t
     /tmp/ccqYiay2.s:3042   .text.aci_gap_start_auto_conn_establish_proc_IDB05A1:0000000000000000 aci_gap_start_auto_conn_establish_proc_IDB05A1
     /tmp/ccqYiay2.s:3230   .text.aci_gap_start_auto_conn_establish_proc_IDB05A1:00000000000000a4 $d
     /tmp/ccqYiay2.s:3235   .text.aci_gap_start_auto_conn_establish_proc_IDB04A1:0000000000000000 $t
     /tmp/ccqYiay2.s:3243   .text.aci_gap_start_auto_conn_establish_proc_IDB04A1:0000000000000000 aci_gap_start_auto_conn_establish_proc_IDB04A1
     /tmp/ccqYiay2.s:3457   .text.aci_gap_start_auto_conn_establish_proc_IDB04A1:00000000000000c4 $d
     /tmp/ccqYiay2.s:3462   .text.aci_gap_start_general_conn_establish_proc_IDB05A1:0000000000000000 $t
     /tmp/ccqYiay2.s:3470   .text.aci_gap_start_general_conn_establish_proc_IDB05A1:0000000000000000 aci_gap_start_general_conn_establish_proc_IDB05A1
     /tmp/ccqYiay2.s:3568   .text.aci_gap_start_general_conn_establish_proc_IDB05A1:000000000000004c $d
     /tmp/ccqYiay2.s:3573   .text.aci_gap_start_general_conn_establish_proc_IDB04A1:0000000000000000 $t
     /tmp/ccqYiay2.s:3581   .text.aci_gap_start_general_conn_establish_proc_IDB04A1:0000000000000000 aci_gap_start_general_conn_establish_proc_IDB04A1
     /tmp/ccqYiay2.s:3695   .text.aci_gap_start_general_conn_establish_proc_IDB04A1:0000000000000064 $d
     /tmp/ccqYiay2.s:3700   .text.aci_gap_start_selective_conn_establish_proc:0000000000000000 $t
     /tmp/ccqYiay2.s:3708   .text.aci_gap_start_selective_conn_establish_proc:0000000000000000 aci_gap_start_selective_conn_establish_proc
     /tmp/ccqYiay2.s:3850   .text.aci_gap_start_selective_conn_establish_proc:0000000000000074 $d
     /tmp/ccqYiay2.s:3855   .text.aci_gap_create_connection:0000000000000000 $t
     /tmp/ccqYiay2.s:3863   .text.aci_gap_create_connection:0000000000000000 aci_gap_create_connection
     /tmp/ccqYiay2.s:3994   .text.aci_gap_create_connection:0000000000000084 $d
     /tmp/ccqYiay2.s:3999   .text.aci_gap_terminate_gap_procedure:0000000000000000 $t
     /tmp/ccqYiay2.s:4007   .text.aci_gap_terminate_gap_procedure:0000000000000000 aci_gap_terminate_gap_procedure
     /tmp/ccqYiay2.s:4076   .text.aci_gap_terminate_gap_procedure:0000000000000038 $d
     /tmp/ccqYiay2.s:4081   .text.aci_gap_start_connection_update:0000000000000000 $t
     /tmp/ccqYiay2.s:4089   .text.aci_gap_start_connection_update:0000000000000000 aci_gap_start_connection_update
     /tmp/ccqYiay2.s:4196   .text.aci_gap_start_connection_update:000000000000005c $d
     /tmp/ccqYiay2.s:4201   .text.aci_gap_send_pairing_request:0000000000000000 $t
     /tmp/ccqYiay2.s:4209   .text.aci_gap_send_pairing_request:0000000000000000 aci_gap_send_pairing_request
     /tmp/ccqYiay2.s:4291   .text.aci_gap_send_pairing_request:000000000000003c $d
     /tmp/ccqYiay2.s:4296   .text.aci_gap_resolve_private_address_IDB05A1:0000000000000000 $t
     /tmp/ccqYiay2.s:4304   .text.aci_gap_resolve_private_address_IDB05A1:0000000000000000 aci_gap_resolve_private_address_IDB05A1
     /tmp/ccqYiay2.s:4410   .text.aci_gap_resolve_private_address_IDB05A1:0000000000000054 $d
     /tmp/ccqYiay2.s:4415   .text.aci_gap_resolve_private_address_IDB04A1:0000000000000000 $t
ARM GAS  /tmp/ccqYiay2.s 			page 131


     /tmp/ccqYiay2.s:4423   .text.aci_gap_resolve_private_address_IDB04A1:0000000000000000 aci_gap_resolve_private_address_IDB04A1
     /tmp/ccqYiay2.s:4505   .text.aci_gap_resolve_private_address_IDB04A1:0000000000000040 $d
     /tmp/ccqYiay2.s:4510   .text.aci_gap_set_broadcast_mode:0000000000000000 $t
     /tmp/ccqYiay2.s:4518   .text.aci_gap_set_broadcast_mode:0000000000000000 aci_gap_set_broadcast_mode
     /tmp/ccqYiay2.s:4683   .text.aci_gap_set_broadcast_mode:0000000000000094 $d
     /tmp/ccqYiay2.s:4688   .text.aci_gap_start_observation_procedure:0000000000000000 $t
     /tmp/ccqYiay2.s:4696   .text.aci_gap_start_observation_procedure:0000000000000000 aci_gap_start_observation_procedure
     /tmp/ccqYiay2.s:4794   .text.aci_gap_start_observation_procedure:000000000000004c $d
     /tmp/ccqYiay2.s:4799   .text.aci_gap_is_device_bonded:0000000000000000 $t
     /tmp/ccqYiay2.s:4807   .text.aci_gap_is_device_bonded:0000000000000000 aci_gap_is_device_bonded
     /tmp/ccqYiay2.s:4888   .text.aci_gap_is_device_bonded:0000000000000044 $d
     /tmp/ccqYiay2.s:4893   .text.aci_gap_get_bonded_devices:0000000000000000 $t
     /tmp/ccqYiay2.s:4901   .text.aci_gap_get_bonded_devices:0000000000000000 aci_gap_get_bonded_devices
     /tmp/ccqYiay2.s:5013   .text.aci_gap_get_bonded_devices:000000000000005c $d

UNDEFINED SYMBOLS
hci_send_req
memcpy
