// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Typhoon")
  (DATE "11/24/2018 22:10:54")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4315:4315:4315) (4407:4407:4407))
        (IOPATH i o (2865:2865:2865) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4853:4853:4853) (4823:4823:4823))
        (IOPATH i o (2855:2855:2855) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4365:4365:4365) (4350:4350:4350))
        (IOPATH i o (2895:2895:2895) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4640:4640:4640) (4592:4592:4592))
        (IOPATH i o (2855:2855:2855) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5234:5234:5234) (5251:5251:5251))
        (IOPATH i o (2939:2939:2939) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2180:2180:2180) (2318:2318:2318))
        (IOPATH i o (2875:2875:2875) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4990:4990:4990) (5129:5129:5129))
        (IOPATH i o (2939:2939:2939) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2683:2683:2683) (2789:2789:2789))
        (IOPATH i o (2949:2949:2949) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2414:2414:2414) (2544:2544:2544))
        (IOPATH i o (2885:2885:2885) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2058:2058:2058) (2125:2125:2125))
        (IOPATH i o (5360:5360:5360) (5618:5618:5618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5261:5261:5261) (5227:5227:5227))
        (IOPATH i o (2979:2979:2979) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2226:2226:2226) (2303:2303:2303))
        (IOPATH i o (2979:2979:2979) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5421:5421:5421) (5527:5527:5527))
        (IOPATH i o (5400:5400:5400) (5658:5658:5658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3721:3721:3721) (3614:3614:3614))
        (IOPATH i o (2979:2979:2979) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4372:4372:4372) (4526:4526:4526))
        (IOPATH i o (2959:2959:2959) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2452:2452:2452) (2503:2503:2503))
        (IOPATH i o (5451:5451:5451) (5691:5691:5691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2966:2966:2966) (2960:2960:2960))
        (IOPATH i o (2885:2885:2885) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4267:4267:4267) (4259:4259:4259))
        (IOPATH i o (2845:2845:2845) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4595:4595:4595) (4626:4626:4626))
        (IOPATH i o (2845:2845:2845) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4237:4237:4237) (4358:4358:4358))
        (IOPATH i o (5360:5360:5360) (5618:5618:5618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_WE_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4019:4019:4019) (4231:4231:4231))
        (IOPATH i o (2885:2885:2885) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDG\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4525:4525:4525) (4414:4414:4414))
        (IOPATH i o (2816:2816:2816) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDG\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3652:3652:3652) (3883:3883:3883))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDG\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6353:6353:6353) (6572:6572:6572))
        (IOPATH i o (2876:2876:2876) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5750:5750:5750) (5833:5833:5833))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7036:7036:7036) (7174:7174:7174))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3988:3988:3988) (4076:4076:4076))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4279:4279:4279) (4514:4514:4514))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6824:6824:6824) (6824:6824:6824))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5590:5590:5590) (5605:5605:5605))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6075:6075:6075) (5971:5971:5971))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6864:6864:6864) (6918:6918:6918))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3025:3025:3025) (3201:3201:3201))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5067:5067:5067) (5095:5095:5095))
        (IOPATH i o (4210:4210:4210) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3508:3508:3508) (3600:3600:3600))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2599:2599:2599) (2760:2760:2760))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5677:5677:5677) (5584:5584:5584))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3152:3152:3152) (3288:3288:3288))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5277:5277:5277) (5119:5119:5119))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3712:3712:3712) (3934:3934:3934))
        (IOPATH i o (4200:4200:4200) (4262:4262:4262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3649:3649:3649) (3704:3704:3704))
        (PORT oe (3905:3905:3905) (3788:3788:3788))
        (IOPATH i o (2915:2915:2915) (2886:2886:2886))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2745:2745:2745) (2771:2771:2771))
        (PORT oe (3486:3486:3486) (3307:3307:3307))
        (IOPATH i o (2895:2895:2895) (2866:2866:2866))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3422:3422:3422) (3401:3401:3401))
        (PORT oe (3479:3479:3479) (3301:3301:3301))
        (IOPATH i o (2915:2915:2915) (2886:2886:2886))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4083:4083:4083) (4080:4080:4080))
        (PORT oe (3479:3479:3479) (3301:3301:3301))
        (IOPATH i o (2915:2915:2915) (2886:2886:2886))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2695:2695:2695) (2743:2743:2743))
        (PORT oe (4118:4118:4118) (4016:4016:4016))
        (IOPATH i o (2895:2895:2895) (2866:2866:2866))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2438:2438:2438) (2516:2516:2516))
        (PORT oe (3856:3856:3856) (3739:3739:3739))
        (IOPATH i o (2905:2905:2905) (2876:2876:2876))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3303:3303:3303) (3337:3337:3337))
        (PORT oe (3856:3856:3856) (3739:3739:3739))
        (IOPATH i o (2905:2905:2905) (2876:2876:2876))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3697:3697:3697) (3737:3737:3737))
        (PORT oe (4202:4202:4202) (3991:3991:3991))
        (IOPATH i o (2895:2895:2895) (2866:2866:2866))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3733:3733:3733) (3787:3787:3787))
        (PORT oe (3707:3707:3707) (3561:3561:3561))
        (IOPATH i o (2999:2999:2999) (2998:2998:2998))
        (IOPATH oe o (3011:3011:3011) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3347:3347:3347) (3272:3272:3272))
        (PORT oe (3305:3305:3305) (3170:3170:3170))
        (IOPATH i o (2979:2979:2979) (2978:2978:2978))
        (IOPATH oe o (3011:3011:3011) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2937:2937:2937) (3094:3094:3094))
        (PORT oe (3340:3340:3340) (3188:3188:3188))
        (IOPATH i o (2989:2989:2989) (2988:2988:2988))
        (IOPATH oe o (3011:3011:3011) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2323:2323:2323) (2411:2411:2411))
        (PORT oe (3581:3581:3581) (3446:3446:3446))
        (IOPATH i o (2989:2989:2989) (2988:2988:2988))
        (IOPATH oe o (3011:3011:3011) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4721:4721:4721) (4745:4745:4745))
        (PORT oe (4012:4012:4012) (3869:3869:3869))
        (IOPATH i o (2969:2969:2969) (2968:2968:2968))
        (IOPATH oe o (3011:3011:3011) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2455:2455:2455) (2505:2505:2505))
        (PORT oe (3855:3855:3855) (3731:3731:3731))
        (IOPATH i o (2905:2905:2905) (2876:2876:2876))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3741:3741:3741) (3777:3777:3777))
        (PORT oe (4118:4118:4118) (4016:4016:4016))
        (IOPATH i o (2895:2895:2895) (2866:2866:2866))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3738:3738:3738) (3669:3669:3669))
        (PORT oe (3855:3855:3855) (3731:3731:3731))
        (IOPATH i o (2905:2905:2905) (2876:2876:2876))
        (IOPATH oe o (2954:2954:2954) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE BOARD_CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE myTest\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE myTest\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE BOARD_CLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (830:830:830))
        (PORT datab (781:781:781) (827:827:827))
        (PORT datac (509:509:509) (590:590:590))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (832:832:832))
        (PORT datad (804:804:804) (846:846:846))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (933:933:933))
        (PORT datab (305:305:305) (394:394:394))
        (PORT datad (472:472:472) (529:529:529))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (578:578:578))
        (PORT datab (784:784:784) (789:789:789))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (308:308:308))
        (PORT datad (310:310:310) (398:398:398))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (307:307:307))
        (PORT datab (738:738:738) (784:784:784))
        (PORT datad (310:310:310) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (448:448:448))
        (PORT datab (742:742:742) (789:789:789))
        (PORT datac (286:286:286) (372:372:372))
        (PORT datad (473:473:473) (531:531:531))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (302:302:302))
        (PORT datab (744:744:744) (791:791:791))
        (PORT datad (312:312:312) (400:400:400))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT asdata (689:689:689) (769:769:769))
        (PORT ena (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (699:699:699) (745:745:745))
        (PORT datad (310:310:310) (397:397:397))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (472:472:472) (529:529:529))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT asdata (857:857:857) (912:912:912))
        (PORT ena (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT asdata (1111:1111:1111) (1153:1153:1153))
        (PORT ena (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (784:784:784) (789:789:789))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (579:579:579))
        (PORT datab (786:786:786) (791:791:791))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (608:608:608))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (853:853:853))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datad (471:471:471) (537:537:537))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (453:453:453))
        (PORT datab (354:354:354) (462:462:462))
        (PORT datad (222:222:222) (254:254:254))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2182:2182:2182))
        (PORT asdata (1675:1675:1675) (1659:1659:1659))
        (PORT ena (1940:1940:1940) (1863:1863:1863))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1216:1216:1216) (1209:1209:1209))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1940:1940:1940) (1863:1863:1863))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1297:1297:1297))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1218:1218:1218) (1211:1211:1211))
        (PORT datad (1190:1190:1190) (1134:1134:1134))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT asdata (1565:1565:1565) (1527:1527:1527))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1615:1615:1615) (1611:1611:1611))
        (PORT datad (1320:1320:1320) (1359:1359:1359))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (742:742:742))
        (PORT datab (715:715:715) (726:726:726))
        (PORT datac (706:706:706) (701:701:701))
        (PORT datad (729:729:729) (731:731:731))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (932:932:932))
        (PORT datab (992:992:992) (983:983:983))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (549:549:549))
        (PORT datad (771:771:771) (818:818:818))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (583:583:583))
        (PORT datac (698:698:698) (690:690:690))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (301:301:301))
        (PORT datab (354:354:354) (462:462:462))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (455:455:455))
        (PORT datab (353:353:353) (461:461:461))
        (PORT datad (220:220:220) (253:253:253))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (419:419:419))
        (PORT datab (354:354:354) (462:462:462))
        (PORT datac (308:308:308) (408:408:408))
        (PORT datad (474:474:474) (541:541:541))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (258:258:258) (338:338:338))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (350:350:350))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (458:458:458))
        (PORT datac (310:310:310) (411:411:411))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (475:475:475) (542:542:542))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT asdata (724:724:724) (825:825:825))
        (PORT ena (1444:1444:1444) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT asdata (715:715:715) (811:811:811))
        (PORT ena (1444:1444:1444) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (740:740:740) (727:727:727))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (584:584:584))
        (PORT datab (739:739:739) (725:725:725))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (886:886:886))
        (PORT datab (1113:1113:1113) (1155:1155:1155))
        (PORT datac (460:460:460) (513:513:513))
        (PORT datad (1343:1343:1343) (1351:1351:1351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (898:898:898))
        (PORT datad (732:732:732) (786:786:786))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (747:747:747))
        (PORT datab (709:709:709) (719:719:719))
        (PORT datac (712:712:712) (708:708:708))
        (PORT datad (728:728:728) (729:729:729))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (932:932:932))
        (PORT datab (407:407:407) (423:423:423))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (568:568:568))
        (PORT datab (307:307:307) (399:399:399))
        (PORT datad (714:714:714) (709:709:709))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (269:269:269) (360:360:360))
        (PORT datad (714:714:714) (709:709:709))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (471:471:471))
        (PORT datad (396:396:396) (397:397:397))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (466:466:466))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (396:396:396) (397:397:397))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (568:568:568))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (317:317:317) (423:423:423))
        (PORT datad (480:480:480) (539:539:539))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1423:1423:1423) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (471:471:471))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (396:396:396) (397:397:397))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1423:1423:1423) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1423:1423:1423) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (398:398:398))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1423:1423:1423) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (377:377:377))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1423:1423:1423) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (542:542:542))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1423:1423:1423) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT asdata (720:720:720) (821:821:821))
        (PORT ena (1423:1423:1423) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (518:518:518))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (713:713:713) (708:708:708))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (314:314:314) (419:419:419))
        (PORT datad (479:479:479) (538:538:538))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (326:326:326) (417:417:417))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (714:714:714) (709:709:709))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT asdata (1406:1406:1406) (1373:1373:1373))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (759:759:759) (817:817:817))
        (PORT datad (1032:1032:1032) (1057:1057:1057))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT asdata (871:871:871) (920:920:920))
        (PORT ena (1378:1378:1378) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (534:534:534))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1378:1378:1378) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (529:529:529) (576:576:576))
        (PORT datac (462:462:462) (516:516:516))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (393:393:393) (395:395:395))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (849:849:849))
        (PORT datab (314:314:314) (402:402:402))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (1066:1066:1066) (1112:1112:1112))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (898:898:898))
        (PORT datad (732:732:732) (787:787:787))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (745:745:745))
        (PORT datab (712:712:712) (722:722:722))
        (PORT datac (709:709:709) (704:704:704))
        (PORT datad (729:729:729) (730:730:730))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (932:932:932))
        (PORT datab (451:451:451) (454:454:454))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (786:786:786))
        (PORT datab (345:345:345) (443:443:443))
        (PORT datad (272:272:272) (351:351:351))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (453:453:453))
        (PORT datab (356:356:356) (464:464:464))
        (PORT datad (223:223:223) (256:256:256))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (459:459:459))
        (PORT datab (320:320:320) (407:407:407))
        (PORT datac (314:314:314) (419:419:419))
        (PORT datad (312:312:312) (401:401:401))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT asdata (693:693:693) (774:774:774))
        (PORT ena (1488:1488:1488) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (441:441:441))
        (PORT datac (743:743:743) (757:757:757))
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (304:304:304))
        (PORT datab (358:358:358) (467:467:467))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (453:453:453))
        (PORT datab (356:356:356) (464:464:464))
        (PORT datad (222:222:222) (255:255:255))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT asdata (1457:1457:1457) (1477:1477:1477))
        (PORT ena (1151:1151:1151) (1139:1139:1139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT asdata (1470:1470:1470) (1490:1490:1490))
        (PORT ena (1151:1151:1151) (1139:1139:1139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (523:523:523))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (888:888:888))
        (PORT datab (1090:1090:1090) (1109:1109:1109))
        (PORT datac (400:400:400) (416:416:416))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (877:877:877))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datad (782:782:782) (830:830:830))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (464:464:464))
        (PORT datac (305:305:305) (406:406:406))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT asdata (717:717:717) (813:813:813))
        (PORT ena (1488:1488:1488) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT asdata (721:721:721) (821:821:821))
        (PORT ena (1488:1488:1488) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (398:398:398))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (785:785:785))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (430:430:430) (480:480:480))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (785:785:785))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (311:311:311) (400:400:400))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (875:875:875))
        (PORT datab (333:333:333) (430:430:430))
        (PORT datac (1098:1098:1098) (1139:1139:1139))
        (PORT datad (516:516:516) (572:572:572))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1387:1387:1387) (1392:1392:1392))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (748:748:748))
        (PORT datab (708:708:708) (717:717:717))
        (PORT datac (713:713:713) (709:709:709))
        (PORT datad (728:728:728) (729:729:729))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (932:932:932))
        (PORT datab (995:995:995) (986:986:986))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (455:455:455))
        (PORT datab (825:825:825) (857:857:857))
        (PORT datad (270:270:270) (347:347:347))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (453:453:453))
        (PORT datab (831:831:831) (864:864:864))
        (PORT datad (273:273:273) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (304:304:304))
        (PORT datab (358:358:358) (464:464:464))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (305:305:305))
        (PORT datab (356:356:356) (463:463:463))
        (PORT datad (780:780:780) (829:829:829))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (455:455:455))
        (PORT datab (830:830:830) (877:877:877))
        (PORT datac (317:317:317) (422:422:422))
        (PORT datad (287:287:287) (362:362:362))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1542:1542:1542) (1542:1542:1542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (307:307:307))
        (PORT datab (350:350:350) (455:455:455))
        (PORT datad (786:786:786) (836:836:836))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1542:1542:1542) (1542:1542:1542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1542:1542:1542) (1542:1542:1542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (351:351:351))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1542:1542:1542) (1542:1542:1542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (405:405:405))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1542:1542:1542) (1542:1542:1542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT asdata (722:722:722) (821:821:821))
        (PORT ena (1542:1542:1542) (1542:1542:1542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (781:781:781) (831:831:831))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1542:1542:1542) (1542:1542:1542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (830:830:830) (863:863:863))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (828:828:828) (874:874:874))
        (PORT datac (318:318:318) (422:422:422))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (455:455:455))
        (PORT datab (829:829:829) (862:862:862))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (769:769:769))
        (PORT datac (826:826:826) (881:881:881))
        (PORT datad (275:275:275) (356:356:356))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2173:2173:2173))
        (PORT asdata (1257:1257:1257) (1305:1305:1305))
        (PORT ena (988:988:988) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (824:824:824) (875:875:875))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (988:988:988) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (321:321:321))
        (PORT datab (871:871:871) (919:919:919))
        (PORT datac (845:845:845) (897:897:897))
        (PORT datad (210:210:210) (234:234:234))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (404:404:404))
        (PORT datab (344:344:344) (446:446:446))
        (PORT datac (307:307:307) (407:407:407))
        (PORT datad (474:474:474) (525:525:525))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1752:1752:1752) (1726:1726:1726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1037:1037:1037) (1044:1044:1044))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (273:273:273) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (459:459:459))
        (PORT datab (345:345:345) (447:447:447))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1752:1752:1752) (1726:1726:1726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1752:1752:1752) (1726:1726:1726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (356:356:356))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1752:1752:1752) (1726:1726:1726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (311:311:311) (413:413:413))
        (PORT datad (311:311:311) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (529:529:529))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1752:1752:1752) (1726:1726:1726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT asdata (864:864:864) (913:913:913))
        (PORT ena (1752:1752:1752) (1726:1726:1726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT asdata (720:720:720) (817:817:817))
        (PORT ena (1752:1752:1752) (1726:1726:1726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1035:1035:1035) (1042:1042:1042))
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (417:417:417))
        (PORT datab (1039:1039:1039) (1046:1046:1046))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (749:749:749))
        (PORT datab (707:707:707) (716:716:716))
        (PORT datac (714:714:714) (710:710:710))
        (PORT datad (727:727:727) (728:728:728))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (932:932:932))
        (PORT datab (408:408:408) (425:425:425))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1033:1033:1033) (1054:1054:1054))
        (PORT datac (465:465:465) (521:521:521))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1012:1012:1012))
        (PORT datab (305:305:305) (395:395:395))
        (PORT datad (475:475:475) (527:527:527))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (446:446:446))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (457:457:457))
        (PORT datab (345:345:345) (447:447:447))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT asdata (1447:1447:1447) (1477:1477:1477))
        (PORT ena (985:985:985) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT asdata (1440:1440:1440) (1454:1454:1454))
        (PORT ena (985:985:985) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1109:1109:1109))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (1038:1038:1038) (1074:1074:1074))
        (PORT datad (238:238:238) (264:264:264))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (857:857:857))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datac (825:825:825) (879:879:879))
        (PORT datad (451:451:451) (500:500:500))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (749:749:749))
        (PORT datab (706:706:706) (715:715:715))
        (PORT datac (715:715:715) (711:711:711))
        (PORT datad (727:727:727) (728:728:728))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (932:932:932))
        (PORT datab (874:874:874) (846:846:846))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (543:543:543))
        (PORT datac (988:988:988) (1033:1033:1033))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (521:521:521))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1118:1118:1118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (438:438:438))
        (PORT datab (318:318:318) (404:404:404))
        (PORT datac (487:487:487) (540:540:540))
        (PORT datad (437:437:437) (442:442:442))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (596:596:596))
        (PORT datad (414:414:414) (423:423:423))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (440:440:440))
        (PORT datab (551:551:551) (607:607:607))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (481:481:481) (546:546:546))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1002:1002:1002) (1011:1011:1011))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (428:428:428) (478:478:478))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1118:1118:1118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1118:1118:1118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (788:788:788))
        (PORT datab (551:551:551) (608:608:608))
        (PORT datad (464:464:464) (518:518:518))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (444:444:444))
        (PORT datab (549:549:549) (605:605:605))
        (PORT datac (252:252:252) (294:294:294))
        (PORT datad (465:465:465) (519:519:519))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (591:591:591))
        (PORT datad (415:415:415) (424:424:424))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (809:809:809))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datad (466:466:466) (518:518:518))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (429:429:429))
        (PORT datab (338:338:338) (434:434:434))
        (PORT datac (740:740:740) (770:770:770))
        (PORT datad (273:273:273) (352:352:352))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (592:592:592))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT asdata (898:898:898) (947:947:947))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (788:788:788) (831:831:831))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT asdata (862:862:862) (918:918:918))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT asdata (1160:1160:1160) (1194:1194:1194))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (423:423:423))
        (PORT datab (517:517:517) (575:575:575))
        (PORT datac (271:271:271) (360:360:360))
        (PORT datad (454:454:454) (503:503:503))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1002:1002:1002) (1011:1011:1011))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT asdata (679:679:679) (763:763:763))
        (PORT ena (1002:1002:1002) (1011:1011:1011))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1372:1372:1372))
        (PORT datab (519:519:519) (577:577:577))
        (PORT datac (1412:1412:1412) (1468:1468:1468))
        (PORT datad (456:456:456) (505:505:505))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (252:252:252) (295:295:295))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (745:745:745))
        (PORT datab (712:712:712) (722:722:722))
        (PORT datac (710:710:710) (705:705:705))
        (PORT datad (729:729:729) (730:730:730))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (932:932:932))
        (PORT datab (453:453:453) (457:457:457))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dummyCounter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dummyCounter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2604:2604:2604))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1518:1518:1518) (1598:1598:1598))
        (PORT datac (2040:2040:2040) (2041:2041:2041))
        (PORT datad (1607:1607:1607) (1635:1635:1635))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.bigwait)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2168:2168:2168))
        (PORT asdata (2360:2360:2360) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE nextState\.fetch\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (2672:2672:2672) (2704:2704:2704))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE debugState\.fetch\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1227:1227:1227) (1212:1212:1212))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.fetch)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT asdata (899:899:899) (967:967:967))
        (PORT ena (1172:1172:1172) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (413:413:413))
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (1294:1294:1294) (1266:1266:1266))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (699:699:699) (783:783:783))
        (PORT ena (1213:1213:1213) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (546:546:546))
        (PORT datab (1363:1363:1363) (1376:1376:1376))
        (PORT datad (1293:1293:1293) (1265:1265:1265))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (791:791:791))
        (PORT datab (509:509:509) (528:528:528))
        (PORT datac (292:292:292) (380:380:380))
        (PORT datad (280:280:280) (364:364:364))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (702:702:702) (791:791:791))
        (PORT ena (1213:1213:1213) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (603:603:603))
        (PORT datab (526:526:526) (598:598:598))
        (PORT datac (421:421:421) (443:443:443))
        (PORT datad (1005:1005:1005) (1007:1007:1007))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT asdata (1147:1147:1147) (1203:1203:1203))
        (PORT ena (1172:1172:1172) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (429:429:429))
        (PORT datab (507:507:507) (525:525:525))
        (PORT datad (676:676:676) (708:708:708))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (390:390:390))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1173:1173:1173) (1176:1176:1176))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (513:513:513))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (995:995:995) (1006:1006:1006))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (559:559:559))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (246:246:246) (276:276:276))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (669:669:669))
        (PORT datab (1362:1362:1362) (1329:1329:1329))
        (PORT datac (1402:1402:1402) (1417:1417:1417))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT asdata (2153:2153:2153) (2183:2183:2183))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (437:437:437))
        (PORT datab (785:785:785) (835:835:835))
        (PORT datac (467:467:467) (535:535:535))
        (PORT datad (422:422:422) (446:446:446))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (845:845:845))
        (PORT datad (389:389:389) (386:386:386))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT asdata (686:686:686) (778:778:778))
        (PORT ena (1172:1172:1172) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (847:847:847))
        (PORT datad (389:389:389) (385:385:385))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT asdata (692:692:692) (773:773:773))
        (PORT ena (1172:1172:1172) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (432:432:432))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT ena (1213:1213:1213) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1482:1482:1482))
        (PORT datab (1368:1368:1368) (1378:1378:1378))
        (PORT datad (1376:1376:1376) (1385:1385:1385))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (555:555:555))
        (PORT datab (1369:1369:1369) (1379:1379:1379))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (1408:1408:1408) (1430:1430:1430))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1941:1941:1941))
        (PORT datac (1988:1988:1988) (1963:1963:1963))
        (PORT datad (246:246:246) (276:276:276))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2030:2030:2030) (2025:2025:2025))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (671:671:671) (750:750:750))
        (PORT ena (1213:1213:1213) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (558:558:558))
        (PORT datab (495:495:495) (556:556:556))
        (PORT datac (286:286:286) (372:372:372))
        (PORT datad (455:455:455) (510:510:510))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1213:1213:1213) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1213:1213:1213) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (363:363:363))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1213:1213:1213) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (789:789:789))
        (PORT datab (508:508:508) (527:527:527))
        (PORT datac (293:293:293) (382:382:382))
        (PORT datad (278:278:278) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datad (458:458:458) (509:509:509))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (667:667:667) (746:746:746))
        (PORT ena (1213:1213:1213) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (848:848:848) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (797:797:797))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (695:695:695) (737:737:737))
        (PORT datad (436:436:436) (491:491:491))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (420:420:420))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (730:730:730) (760:760:760))
        (PORT datad (437:437:437) (493:493:493))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (424:424:424))
        (PORT datac (423:423:423) (444:444:444))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1468:1468:1468))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (604:604:604))
        (PORT datab (1053:1053:1053) (1052:1052:1052))
        (PORT datad (696:696:696) (691:691:691))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (604:604:604))
        (PORT datab (526:526:526) (599:599:599))
        (PORT datac (742:742:742) (804:804:804))
        (PORT datad (743:743:743) (778:778:778))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1172:1172:1172) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT asdata (687:687:687) (778:778:778))
        (PORT ena (1172:1172:1172) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1172:1172:1172) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (579:579:579))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1173:1173:1173) (1176:1176:1176))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (436:436:436))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (423:423:423) (447:447:447))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (689:689:689) (728:728:728))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (746:746:746))
        (PORT datab (526:526:526) (599:599:599))
        (PORT datad (451:451:451) (502:502:502))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (682:682:682) (722:722:722))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (844:844:844))
        (PORT datab (1238:1238:1238) (1234:1234:1234))
        (PORT datad (700:700:700) (696:696:696))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (430:430:430))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1212:1212:1212) (1216:1216:1216))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (861:861:861))
        (PORT datab (494:494:494) (559:559:559))
        (PORT datac (815:815:815) (859:859:859))
        (PORT datad (743:743:743) (804:804:804))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (856:856:856))
        (PORT datab (850:850:850) (909:909:909))
        (PORT datac (1028:1028:1028) (1054:1054:1054))
        (PORT datad (787:787:787) (834:834:834))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (243:243:243) (283:283:283))
        (PORT datac (809:809:809) (865:865:865))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (513:513:513))
        (PORT datad (450:450:450) (502:502:502))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (785:785:785))
        (PORT datab (560:560:560) (612:612:612))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (777:777:777) (839:839:839))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (PORT datad (752:752:752) (802:802:802))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (876:876:876))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datac (732:732:732) (743:743:743))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1111:1111:1111) (1154:1154:1154))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (475:475:475))
        (PORT datab (424:424:424) (439:439:439))
        (PORT datac (915:915:915) (904:904:904))
        (PORT datad (293:293:293) (373:373:373))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (830:830:830))
        (PORT datac (429:429:429) (446:446:446))
        (PORT datad (954:954:954) (947:947:947))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datac (824:824:824) (878:878:878))
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1145:1145:1145))
        (PORT datab (841:841:841) (896:896:896))
        (PORT datac (667:667:667) (653:653:653))
        (PORT datad (412:412:412) (421:421:421))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datac (997:997:997) (1016:1016:1016))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (883:883:883))
        (PORT datab (765:765:765) (807:807:807))
        (PORT datac (405:405:405) (411:411:411))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (624:624:624))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (629:629:629) (612:612:612))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (316:316:316))
        (PORT datab (256:256:256) (301:301:301))
        (PORT datac (915:915:915) (901:901:901))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (827:827:827))
        (PORT datab (832:832:832) (893:893:893))
        (PORT datac (779:779:779) (825:825:825))
        (PORT datad (757:757:757) (806:806:806))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (798:798:798))
        (PORT datab (837:837:837) (874:874:874))
        (PORT datac (749:749:749) (790:790:790))
        (PORT datad (752:752:752) (803:803:803))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (857:857:857))
        (PORT datab (851:851:851) (910:910:910))
        (PORT datac (799:799:799) (854:854:854))
        (PORT datad (1050:1050:1050) (1077:1077:1077))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (433:433:433))
        (PORT datab (845:845:845) (904:904:904))
        (PORT datac (586:586:586) (569:569:569))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (854:854:854))
        (PORT datab (847:847:847) (906:906:906))
        (PORT datac (1026:1026:1026) (1052:1052:1052))
        (PORT datad (787:787:787) (833:833:833))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (291:291:291))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (811:811:811) (868:868:868))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (846:846:846) (904:904:904))
        (PORT datac (702:702:702) (739:739:739))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (467:467:467))
        (PORT datab (776:776:776) (821:821:821))
        (PORT datac (732:732:732) (789:789:789))
        (PORT datad (431:431:431) (436:436:436))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (791:791:791))
        (PORT datac (456:456:456) (476:476:476))
        (PORT datad (449:449:449) (464:464:464))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datab (244:244:244) (281:281:281))
        (PORT datac (463:463:463) (484:484:484))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (991:991:991))
        (PORT datab (469:469:469) (481:481:481))
        (PORT datac (733:733:733) (789:789:789))
        (PORT datad (421:421:421) (425:425:425))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (744:744:744))
        (PORT datab (713:713:713) (723:723:723))
        (PORT datac (709:709:709) (704:704:704))
        (PORT datad (729:729:729) (730:730:730))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (932:932:932))
        (PORT datab (871:871:871) (843:843:843))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (416:416:416))
        (PORT datac (735:735:735) (783:783:783))
        (PORT datad (785:785:785) (831:831:831))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT asdata (899:899:899) (950:950:950))
        (PORT ena (988:988:988) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (770:770:770) (809:809:809))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (988:988:988) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (318:318:318))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (492:492:492) (548:548:548))
        (PORT datad (770:770:770) (809:809:809))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (790:790:790))
        (PORT datab (564:564:564) (617:617:617))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (772:772:772) (833:833:833))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (874:874:874))
        (PORT datab (329:329:329) (426:426:426))
        (PORT datac (736:736:736) (748:748:748))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1113:1113:1113) (1155:1155:1155))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (295:295:295))
        (PORT datac (916:916:916) (903:903:903))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (791:791:791))
        (PORT datab (257:257:257) (303:303:303))
        (PORT datac (458:458:458) (478:478:478))
        (PORT datad (210:210:210) (238:238:238))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datab (500:500:500) (514:514:514))
        (PORT datac (456:456:456) (476:476:476))
        (PORT datad (449:449:449) (464:464:464))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datab (497:497:497) (511:511:511))
        (PORT datac (218:218:218) (259:259:259))
        (PORT datad (424:424:424) (427:427:427))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (411:411:411))
        (PORT datab (496:496:496) (508:508:508))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2171:2171:2171))
        (PORT asdata (632:632:632) (658:658:658))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|lastRoundRobin\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (890:890:890) (975:975:975))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|controllerIdle)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT asdata (2410:2410:2410) (2406:2406:2406))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT asdata (1556:1556:1556) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataReady\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (852:852:852) (927:927:927))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (438:438:438))
        (PORT datab (317:317:317) (414:414:414))
        (PORT datad (677:677:677) (675:675:675))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (442:442:442))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datac (276:276:276) (371:371:371))
        (PORT datad (678:678:678) (676:676:676))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (440:440:440))
        (PORT datab (334:334:334) (431:431:431))
        (PORT datac (279:279:279) (374:374:374))
        (PORT datad (678:678:678) (675:675:675))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datad (471:471:471) (527:527:527))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (417:417:417))
        (PORT datab (337:337:337) (435:435:435))
        (PORT datac (303:303:303) (401:401:401))
        (PORT datad (469:469:469) (524:524:524))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1392:1392:1392) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datad (472:472:472) (527:527:527))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (506:506:506))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1392:1392:1392) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1392:1392:1392) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (415:415:415))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1392:1392:1392) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (780:780:780) (830:830:830))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1693:1693:1693) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (552:552:552))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (594:594:594))
        (PORT datac (435:435:435) (492:492:492))
        (PORT datad (788:788:788) (800:800:800))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT asdata (858:858:858) (901:901:901))
        (PORT ena (1392:1392:1392) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (758:758:758) (798:798:798))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT asdata (1172:1172:1172) (1209:1209:1209))
        (PORT ena (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (530:530:530))
        (PORT datab (836:836:836) (842:842:842))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT ena (1392:1392:1392) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT asdata (1157:1157:1157) (1207:1207:1207))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (836:836:836))
        (PORT datab (1006:1006:1006) (1025:1025:1025))
        (PORT datad (782:782:782) (794:794:794))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (804:804:804))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (447:447:447) (505:505:505))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1392:1392:1392) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datad (297:297:297) (376:376:376))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT asdata (694:694:694) (776:776:776))
        (PORT ena (1392:1392:1392) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (737:737:737))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (539:539:539))
        (PORT datab (744:744:744) (770:770:770))
        (PORT datac (681:681:681) (708:708:708))
        (PORT datad (462:462:462) (519:519:519))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (699:699:699) (728:728:728))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (988:988:988) (996:996:996))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT asdata (1090:1090:1090) (1112:1112:1112))
        (PORT ena (988:988:988) (996:996:996))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (540:540:540))
        (PORT datab (510:510:510) (564:564:564))
        (PORT datac (1401:1401:1401) (1444:1444:1444))
        (PORT datad (1370:1370:1370) (1399:1399:1399))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datac (235:235:235) (270:270:270))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (769:769:769))
        (PORT datac (970:970:970) (1004:1004:1004))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (737:737:737))
        (PORT datab (313:313:313) (409:409:409))
        (PORT datad (477:477:477) (546:546:546))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (602:602:602))
        (PORT datab (310:310:310) (405:405:405))
        (PORT datac (767:767:767) (808:808:808))
        (PORT datad (783:783:783) (795:795:795))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datad (295:295:295) (374:374:374))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (600:600:600))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (767:767:767) (808:808:808))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT asdata (686:686:686) (763:763:763))
        (PORT ena (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (602:602:602))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (767:767:767) (809:809:809))
        (PORT datad (784:784:784) (797:797:797))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT asdata (1379:1379:1379) (1392:1392:1392))
        (PORT ena (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (748:748:748))
        (PORT datab (316:316:316) (403:403:403))
        (PORT datad (678:678:678) (676:676:676))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (552:552:552))
        (PORT datab (827:827:827) (874:874:874))
        (PORT datad (980:980:980) (968:968:968))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (521:521:521))
        (PORT datab (330:330:330) (427:427:427))
        (PORT datad (677:677:677) (674:674:674))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (453:453:453))
        (PORT datab (744:744:744) (749:749:749))
        (PORT datac (1342:1342:1342) (1384:1384:1384))
        (PORT datad (594:594:594) (579:579:579))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT asdata (2304:2304:2304) (2254:2254:2254))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (764:764:764))
        (PORT datab (1434:1434:1434) (1477:1477:1477))
        (PORT datac (466:466:466) (522:522:522))
        (PORT datad (1368:1368:1368) (1397:1397:1397))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (571:571:571))
        (PORT datab (530:530:530) (578:578:578))
        (PORT datac (1401:1401:1401) (1443:1443:1443))
        (PORT datad (1371:1371:1371) (1400:1400:1400))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (2009:2009:2009) (2026:2026:2026))
        (PORT datac (2010:2010:2010) (1981:1981:1981))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1418:1418:1418))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (471:471:471) (532:532:532))
        (PORT datad (485:485:485) (536:536:536))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (546:546:546))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (361:361:361))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1100:1100:1100) (1140:1140:1140))
        (PORT datac (471:471:471) (534:534:534))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.memFetchWait)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT asdata (2358:2358:2358) (2316:2316:2316))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDG\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (576:576:576))
        (PORT datab (519:519:519) (584:584:584))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr19)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (281:281:281) (365:365:365))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE WideOr19\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1524:1524:1524) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE AddressToSRAM\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (448:448:448))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datad (1961:1961:1961) (1956:1956:1956))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (75:75:75) (83:83:83))
        (PORT d[1] (75:75:75) (83:83:83))
        (PORT d[2] (75:75:75) (83:83:83))
        (PORT d[3] (75:75:75) (83:83:83))
        (PORT d[4] (1811:1811:1811) (1793:1793:1793))
        (PORT d[5] (1811:1811:1811) (1793:1793:1793))
        (PORT d[6] (1811:1811:1811) (1793:1793:1793))
        (PORT d[7] (1811:1811:1811) (1793:1793:1793))
        (PORT d[8] (1089:1089:1089) (1080:1080:1080))
        (PORT d[9] (1089:1089:1089) (1080:1080:1080))
        (PORT d[10] (1089:1089:1089) (1080:1080:1080))
        (PORT d[11] (1089:1089:1089) (1080:1080:1080))
        (PORT d[12] (1811:1811:1811) (1793:1793:1793))
        (PORT d[13] (1811:1811:1811) (1793:1793:1793))
        (PORT d[14] (1811:1811:1811) (1793:1793:1793))
        (PORT d[15] (1811:1811:1811) (1793:1793:1793))
        (PORT d[16] (1728:1728:1728) (1713:1713:1713))
        (PORT d[17] (1811:1811:1811) (1793:1793:1793))
        (PORT d[18] (1728:1728:1728) (1713:1713:1713))
        (PORT d[19] (1728:1728:1728) (1713:1713:1713))
        (PORT d[20] (1528:1528:1528) (1562:1562:1562))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (875:875:875))
        (PORT d[1] (886:886:886) (933:933:933))
        (PORT d[2] (829:829:829) (880:880:880))
        (PORT d[3] (761:761:761) (763:763:763))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1277:1277:1277))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (1982:1982:1982) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (457:457:457) (465:465:465))
        (PORT d[1] (820:820:820) (863:863:863))
        (PORT d[2] (828:828:828) (873:873:873))
        (PORT d[3] (463:463:463) (472:472:472))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT stall (1112:1112:1112) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (416:416:416))
        (PORT datab (506:506:506) (518:518:518))
        (PORT datac (295:295:295) (385:385:385))
        (PORT datad (312:312:312) (403:403:403))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (415:415:415))
        (PORT datab (505:505:505) (517:517:517))
        (PORT datac (295:295:295) (385:385:385))
        (PORT datad (312:312:312) (403:403:403))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datad (457:457:457) (519:519:519))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (452:452:452))
        (PORT datab (487:487:487) (557:557:557))
        (PORT datac (296:296:296) (386:386:386))
        (PORT datad (280:280:280) (364:364:364))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1212:1212:1212) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datad (457:457:457) (519:519:519))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (492:492:492))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1212:1212:1212) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1212:1212:1212) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (365:365:365))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1212:1212:1212) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (448:448:448))
        (PORT datab (511:511:511) (524:524:524))
        (PORT datad (278:278:278) (364:364:364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (493:493:493) (548:548:548))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (985:985:985) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT asdata (892:892:892) (954:954:954))
        (PORT ena (985:985:985) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT asdata (1147:1147:1147) (1185:1185:1185))
        (PORT ena (1212:1212:1212) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1212:1212:1212) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (413:413:413))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (740:740:740) (783:783:783))
        (PORT datad (459:459:459) (477:477:477))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (971:971:971) (982:982:982))
        (PORT datad (433:433:433) (488:488:488))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (519:519:519))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (985:985:985) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (592:592:592))
        (PORT datab (268:268:268) (305:305:305))
        (PORT datac (460:460:460) (520:520:520))
        (PORT datad (494:494:494) (548:548:548))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datac (931:931:931) (948:948:948))
        (PORT datad (432:432:432) (487:487:487))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (402:402:402))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (538:538:538))
        (PORT datad (279:279:279) (362:362:362))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2074:2074:2074))
        (PORT d[1] (2133:2133:2133) (2074:2074:2074))
        (PORT d[2] (2133:2133:2133) (2074:2074:2074))
        (PORT d[3] (2133:2133:2133) (2074:2074:2074))
        (PORT d[4] (2086:2086:2086) (2017:2017:2017))
        (PORT d[5] (2086:2086:2086) (2017:2017:2017))
        (PORT d[6] (2086:2086:2086) (2017:2017:2017))
        (PORT d[7] (2086:2086:2086) (2017:2017:2017))
        (PORT d[8] (2133:2133:2133) (2074:2074:2074))
        (PORT d[9] (2133:2133:2133) (2074:2074:2074))
        (PORT d[10] (2133:2133:2133) (2074:2074:2074))
        (PORT d[11] (2133:2133:2133) (2074:2074:2074))
        (PORT d[12] (2086:2086:2086) (2017:2017:2017))
        (PORT d[13] (2086:2086:2086) (2017:2017:2017))
        (PORT d[14] (2086:2086:2086) (2017:2017:2017))
        (PORT d[15] (2086:2086:2086) (2017:2017:2017))
        (PORT d[16] (2133:2133:2133) (2074:2074:2074))
        (PORT d[17] (2086:2086:2086) (2017:2017:2017))
        (PORT d[18] (2133:2133:2133) (2074:2074:2074))
        (PORT d[19] (2133:2133:2133) (2074:2074:2074))
        (PORT d[20] (2133:2133:2133) (2074:2074:2074))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2077:2077:2077))
        (PORT d[1] (2124:2124:2124) (2077:2077:2077))
        (PORT d[2] (2124:2124:2124) (2077:2077:2077))
        (PORT d[3] (2124:2124:2124) (2077:2077:2077))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (745:745:745) (739:739:739))
        (PORT d[1] (831:831:831) (871:871:871))
        (PORT d[2] (847:847:847) (890:890:890))
        (PORT d[3] (772:772:772) (759:759:759))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT stall (1090:1090:1090) (1159:1159:1159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (367:367:367))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (423:423:423))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (418:418:418))
        (PORT datab (483:483:483) (504:504:504))
        (PORT datad (482:482:482) (548:548:548))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (419:419:419))
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (444:444:444) (465:465:465))
        (PORT datad (478:478:478) (544:544:544))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (601:601:601))
        (PORT datab (327:327:327) (417:417:417))
        (PORT datac (466:466:466) (522:522:522))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datac (254:254:254) (335:335:335))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (420:420:420))
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (443:443:443) (465:465:465))
        (PORT datad (478:478:478) (543:543:543))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datad (296:296:296) (377:377:377))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT asdata (906:906:906) (956:956:956))
        (PORT ena (987:987:987) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (514:514:514))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (987:987:987) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (314:314:314))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (495:495:495) (550:550:550))
        (PORT datad (461:461:461) (512:512:512))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT asdata (862:862:862) (909:909:909))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT asdata (872:872:872) (923:923:923))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (544:544:544))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (599:599:599))
        (PORT datab (482:482:482) (504:504:504))
        (PORT datac (455:455:455) (507:507:507))
        (PORT datad (294:294:294) (377:377:377))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (531:531:531))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (442:442:442) (463:463:463))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1470:1470:1470) (1446:1446:1446))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (453:453:453) (503:503:503))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (483:483:483) (549:549:549))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (401:401:401))
        (PORT datad (284:284:284) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2478:2478:2478))
        (PORT d[1] (2538:2538:2538) (2478:2478:2478))
        (PORT d[2] (2538:2538:2538) (2478:2478:2478))
        (PORT d[3] (2538:2538:2538) (2478:2478:2478))
        (PORT d[4] (2801:2801:2801) (2727:2727:2727))
        (PORT d[5] (2801:2801:2801) (2727:2727:2727))
        (PORT d[6] (2801:2801:2801) (2727:2727:2727))
        (PORT d[7] (2801:2801:2801) (2727:2727:2727))
        (PORT d[8] (2538:2538:2538) (2478:2478:2478))
        (PORT d[9] (2538:2538:2538) (2478:2478:2478))
        (PORT d[10] (2538:2538:2538) (2478:2478:2478))
        (PORT d[11] (2538:2538:2538) (2478:2478:2478))
        (PORT d[12] (2801:2801:2801) (2727:2727:2727))
        (PORT d[13] (2801:2801:2801) (2727:2727:2727))
        (PORT d[14] (2801:2801:2801) (2727:2727:2727))
        (PORT d[15] (2801:2801:2801) (2727:2727:2727))
        (PORT d[16] (2538:2538:2538) (2478:2478:2478))
        (PORT d[17] (2801:2801:2801) (2727:2727:2727))
        (PORT d[18] (2538:2538:2538) (2478:2478:2478))
        (PORT d[19] (2538:2538:2538) (2478:2478:2478))
        (PORT d[20] (2538:2538:2538) (2478:2478:2478))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2809:2809:2809))
        (PORT d[1] (2864:2864:2864) (2809:2809:2809))
        (PORT d[2] (2864:2864:2864) (2809:2809:2809))
        (PORT d[3] (2864:2864:2864) (2809:2809:2809))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (734:734:734))
        (PORT d[1] (834:834:834) (875:875:875))
        (PORT d[2] (833:833:833) (874:874:874))
        (PORT d[3] (771:771:771) (763:763:763))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT stall (1058:1058:1058) (1126:1126:1126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (427:427:427))
        (PORT datab (486:486:486) (518:518:518))
        (PORT datac (295:295:295) (396:396:396))
        (PORT datad (277:277:277) (358:358:358))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (430:430:430))
        (PORT datab (481:481:481) (512:512:512))
        (PORT datac (293:293:293) (394:394:394))
        (PORT datad (281:281:281) (362:362:362))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datad (471:471:471) (513:513:513))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (431:431:431))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (293:293:293) (394:394:394))
        (PORT datad (471:471:471) (513:513:513))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1165:1165:1165) (1150:1150:1150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datad (470:470:470) (512:512:512))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT ena (1165:1165:1165) (1150:1150:1150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (337:337:337))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1165:1165:1165) (1150:1150:1150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (362:362:362))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1165:1165:1165) (1150:1150:1150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (442:442:442))
        (PORT datab (485:485:485) (517:517:517))
        (PORT datad (278:278:278) (360:360:360))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (474:474:474) (523:523:523))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (985:985:985) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT asdata (691:691:691) (771:771:771))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (510:510:510))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1161:1161:1161) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT asdata (1077:1077:1077) (1103:1103:1103))
        (PORT ena (1404:1404:1404) (1365:1365:1365))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (730:730:730) (749:749:749))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1365:1365:1365))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (271:271:271) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (437:437:437) (502:502:502))
        (PORT datad (461:461:461) (517:517:517))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (566:566:566))
        (PORT datab (507:507:507) (560:560:560))
        (PORT datac (437:437:437) (502:502:502))
        (PORT datad (467:467:467) (510:510:510))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (412:412:412) (418:418:418))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (395:395:395))
        (PORT datab (307:307:307) (400:400:400))
        (PORT datac (1203:1203:1203) (1208:1208:1208))
        (PORT datad (466:466:466) (524:524:524))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1020:1020:1020) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (606:606:606))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (497:497:497) (557:557:557))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datad (471:471:471) (531:531:531))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT ena (1020:1020:1020) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (581:581:581))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (502:502:502) (560:560:560))
        (PORT datad (491:491:491) (551:551:551))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1020:1020:1020) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1020:1020:1020) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (370:370:370))
        (PORT datab (315:315:315) (409:409:409))
        (PORT datad (490:490:490) (550:550:550))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT asdata (907:907:907) (960:960:960))
        (PORT ena (1020:1020:1020) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (371:371:371))
        (PORT datab (451:451:451) (511:511:511))
        (PORT datad (301:301:301) (372:372:372))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (495:495:495) (556:556:556))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1020:1020:1020) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (PORT datab (524:524:524) (593:593:593))
        (PORT datad (271:271:271) (319:319:319))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (395:395:395))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1165:1165:1165) (1150:1150:1150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT asdata (1117:1117:1117) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (502:502:502))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (985:985:985) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT asdata (695:695:695) (777:777:777))
        (PORT ena (1020:1020:1020) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (557:557:557))
        (PORT datab (322:322:322) (411:411:411))
        (PORT datad (274:274:274) (322:322:322))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (451:451:451) (501:501:501))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (393:393:393))
        (PORT datac (1202:1202:1202) (1208:1208:1208))
        (PORT datad (464:464:464) (521:521:521))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (364:364:364))
        (PORT datab (526:526:526) (595:595:595))
        (PORT datac (503:503:503) (560:560:560))
        (PORT datad (278:278:278) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datad (472:472:472) (532:532:532))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT asdata (877:877:877) (926:926:926))
        (PORT ena (1161:1161:1161) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1418:1418:1418))
        (PORT datab (1645:1645:1645) (1643:1643:1643))
        (PORT datac (671:671:671) (701:701:701))
        (PORT datad (728:728:728) (746:746:746))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1418:1418:1418))
        (PORT datab (301:301:301) (391:391:391))
        (PORT datac (1612:1612:1612) (1608:1608:1608))
        (PORT datad (271:271:271) (348:348:348))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1733:1733:1733))
        (PORT datac (2030:2030:2030) (1997:1997:1997))
        (PORT datad (981:981:981) (947:947:947))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (562:562:562))
        (PORT datab (269:269:269) (305:305:305))
        (PORT datac (283:283:283) (367:367:367))
        (PORT datad (471:471:471) (520:520:520))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (547:547:547))
        (PORT datab (702:702:702) (735:735:735))
        (PORT datac (416:416:416) (424:424:424))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (PORT datac (294:294:294) (395:395:395))
        (PORT datad (453:453:453) (477:477:477))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (408:408:408) (417:417:417))
        (PORT datac (1370:1370:1370) (1396:1396:1396))
        (PORT datad (364:364:364) (365:365:365))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT asdata (2293:2293:2293) (2238:2238:2238))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (758:758:758))
        (PORT datab (2246:2246:2246) (2214:2214:2214))
        (PORT datad (1528:1528:1528) (1520:1520:1520))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (1882:1882:1882))
        (PORT datad (2523:2523:2523) (2474:2474:2474))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (393:393:393))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (734:734:734) (766:766:766))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (469:469:469) (523:523:523))
        (PORT datad (465:465:465) (508:508:508))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (587:587:587))
        (PORT datad (1561:1561:1561) (1551:1551:1551))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2599:2599:2599) (2559:2559:2559))
        (PORT datab (4784:4784:4784) (5174:5174:5174))
        (PORT datac (3032:3032:3032) (3109:3109:3109))
        (PORT datad (1405:1405:1405) (1435:1435:1435))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (4742:4742:4742) (5138:5138:5138))
        (PORT datad (2522:2522:2522) (2473:2473:2473))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (493:493:493) (496:496:496))
        (PORT d[1] (493:493:493) (496:496:496))
        (PORT d[2] (493:493:493) (496:496:496))
        (PORT d[3] (493:493:493) (496:496:496))
        (PORT d[4] (1974:1974:1974) (1913:1913:1913))
        (PORT d[5] (1974:1974:1974) (1913:1913:1913))
        (PORT d[6] (1974:1974:1974) (1913:1913:1913))
        (PORT d[7] (1974:1974:1974) (1913:1913:1913))
        (PORT d[8] (503:503:503) (510:510:510))
        (PORT d[9] (503:503:503) (510:510:510))
        (PORT d[10] (503:503:503) (510:510:510))
        (PORT d[11] (503:503:503) (510:510:510))
        (PORT d[12] (503:503:503) (510:510:510))
        (PORT d[13] (503:503:503) (510:510:510))
        (PORT d[14] (503:503:503) (510:510:510))
        (PORT d[15] (503:503:503) (510:510:510))
        (PORT d[16] (2029:2029:2029) (1965:1965:1965))
        (PORT d[17] (2331:2331:2331) (2237:2237:2237))
        (PORT d[18] (2029:2029:2029) (1965:1965:1965))
        (PORT d[19] (2029:2029:2029) (1965:1965:1965))
        (PORT d[20] (2573:2573:2573) (2524:2524:2524))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1095:1095:1095))
        (PORT d[1] (1124:1124:1124) (1142:1142:1142))
        (PORT d[2] (834:834:834) (868:868:868))
        (PORT d[3] (752:752:752) (747:747:747))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (971:971:971))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT d[0] (1673:1673:1673) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (759:759:759))
        (PORT d[1] (844:844:844) (875:875:875))
        (PORT d[2] (872:872:872) (907:907:907))
        (PORT d[3] (743:743:743) (734:734:734))
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (PORT stall (1092:1092:1092) (1164:1164:1164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1014:1014:1014))
        (PORT datab (1175:1175:1175) (1223:1223:1223))
        (PORT datac (1486:1486:1486) (1448:1448:1448))
        (PORT datad (1113:1113:1113) (1073:1073:1073))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (1010:1010:1010))
        (PORT datab (1398:1398:1398) (1384:1384:1384))
        (PORT datac (1475:1475:1475) (1420:1420:1420))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (414:414:414))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1002:1002:1002) (1010:1010:1010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (425:425:425))
        (PORT datab (497:497:497) (568:568:568))
        (PORT datac (275:275:275) (370:370:370))
        (PORT datad (253:253:253) (289:289:289))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (425:425:425))
        (PORT datab (326:326:326) (415:415:415))
        (PORT datac (295:295:295) (388:388:388))
        (PORT datad (473:473:473) (538:538:538))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1002:1002:1002) (1010:1010:1010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT asdata (701:701:701) (785:785:785))
        (PORT ena (1002:1002:1002) (1010:1010:1010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1002:1002:1002) (1010:1010:1010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (415:415:415))
        (PORT datab (286:286:286) (330:330:330))
        (PORT datad (466:466:466) (530:530:530))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT asdata (698:698:698) (782:782:782))
        (PORT ena (1002:1002:1002) (1010:1010:1010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (380:380:380))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1002:1002:1002) (1010:1010:1010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (428:428:428))
        (PORT datab (286:286:286) (330:330:330))
        (PORT datac (294:294:294) (383:383:383))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (877:877:877))
        (PORT datab (1245:1245:1245) (1257:1257:1257))
        (PORT datac (279:279:279) (375:375:375))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (432:432:432))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (474:474:474) (539:539:539))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT asdata (1227:1227:1227) (1280:1280:1280))
        (PORT ena (1519:1519:1519) (1507:1507:1507))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT asdata (1224:1224:1224) (1283:1283:1283))
        (PORT ena (1519:1519:1519) (1507:1507:1507))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (756:756:756) (815:815:815))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1519:1519:1519) (1507:1507:1507))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (923:923:923))
        (PORT datab (784:784:784) (851:851:851))
        (PORT datac (824:824:824) (882:882:882))
        (PORT datad (768:768:768) (779:779:779))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (768:768:768) (779:779:779))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (873:873:873))
        (PORT datac (1218:1218:1218) (1216:1216:1216))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (533:533:533))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (529:529:529))
        (PORT datac (445:445:445) (493:493:493))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2122:2122:2122))
        (PORT d[1] (2177:2177:2177) (2122:2122:2122))
        (PORT d[2] (2177:2177:2177) (2122:2122:2122))
        (PORT d[3] (2177:2177:2177) (2122:2122:2122))
        (PORT d[4] (2440:2440:2440) (2380:2380:2380))
        (PORT d[5] (2440:2440:2440) (2380:2380:2380))
        (PORT d[6] (2440:2440:2440) (2380:2380:2380))
        (PORT d[7] (2440:2440:2440) (2380:2380:2380))
        (PORT d[8] (2177:2177:2177) (2122:2122:2122))
        (PORT d[9] (2177:2177:2177) (2122:2122:2122))
        (PORT d[10] (2177:2177:2177) (2122:2122:2122))
        (PORT d[11] (2177:2177:2177) (2122:2122:2122))
        (PORT d[12] (2440:2440:2440) (2380:2380:2380))
        (PORT d[13] (2440:2440:2440) (2380:2380:2380))
        (PORT d[14] (2440:2440:2440) (2380:2380:2380))
        (PORT d[15] (2440:2440:2440) (2380:2380:2380))
        (PORT d[16] (2177:2177:2177) (2122:2122:2122))
        (PORT d[17] (2440:2440:2440) (2380:2380:2380))
        (PORT d[18] (2177:2177:2177) (2122:2122:2122))
        (PORT d[19] (2177:2177:2177) (2122:2122:2122))
        (PORT d[20] (2177:2177:2177) (2122:2122:2122))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2423:2423:2423))
        (PORT d[1] (2465:2465:2465) (2423:2423:2423))
        (PORT d[2] (2465:2465:2465) (2423:2423:2423))
        (PORT d[3] (2465:2465:2465) (2423:2423:2423))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (731:731:731))
        (PORT d[1] (879:879:879) (920:920:920))
        (PORT d[2] (837:837:837) (878:878:878))
        (PORT d[3] (822:822:822) (816:816:816))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (PORT stall (1122:1122:1122) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (416:416:416))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (425:425:425))
        (PORT datab (783:783:783) (788:788:788))
        (PORT datad (498:498:498) (556:556:556))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (422:422:422))
        (PORT datab (325:325:325) (416:416:416))
        (PORT datac (747:747:747) (752:752:752))
        (PORT datad (495:495:495) (553:553:553))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (430:430:430))
        (PORT datad (377:377:377) (384:384:384))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (838:838:838))
        (PORT datab (732:732:732) (778:778:778))
        (PORT datac (301:301:301) (396:396:396))
        (PORT datad (494:494:494) (552:552:552))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (718:718:718) (763:763:763))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (337:337:337))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (422:422:422))
        (PORT datab (325:325:325) (416:416:416))
        (PORT datac (747:747:747) (752:752:752))
        (PORT datad (495:495:495) (553:553:553))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (434:434:434))
        (PORT datad (379:379:379) (386:386:386))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT asdata (1142:1142:1142) (1184:1184:1184))
        (PORT ena (1012:1012:1012) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (784:784:784) (830:830:830))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1012:1012:1012) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (339:339:339))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (737:737:737) (783:783:783))
        (PORT datad (783:783:783) (829:829:829))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (PORT datab (785:785:785) (789:789:789))
        (PORT datac (299:299:299) (393:393:393))
        (PORT datad (293:293:293) (375:375:375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT asdata (1157:1157:1157) (1199:1199:1199))
        (PORT ena (1500:1500:1500) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (557:557:557))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT asdata (707:707:707) (796:796:796))
        (PORT ena (1500:1500:1500) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (750:750:750) (754:754:754))
        (PORT datad (643:643:643) (673:673:673))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datac (1233:1233:1233) (1225:1225:1225))
        (PORT datad (738:738:738) (780:780:780))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (548:548:548))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (806:806:806))
        (PORT datac (699:699:699) (743:743:743))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1770:1770:1770))
        (PORT d[1] (1820:1820:1820) (1770:1770:1770))
        (PORT d[2] (1820:1820:1820) (1770:1770:1770))
        (PORT d[3] (1820:1820:1820) (1770:1770:1770))
        (PORT d[4] (1369:1369:1369) (1331:1331:1331))
        (PORT d[5] (1369:1369:1369) (1331:1331:1331))
        (PORT d[6] (1369:1369:1369) (1331:1331:1331))
        (PORT d[7] (1369:1369:1369) (1331:1331:1331))
        (PORT d[8] (1820:1820:1820) (1770:1770:1770))
        (PORT d[9] (1820:1820:1820) (1770:1770:1770))
        (PORT d[10] (1820:1820:1820) (1770:1770:1770))
        (PORT d[11] (1820:1820:1820) (1770:1770:1770))
        (PORT d[12] (1369:1369:1369) (1331:1331:1331))
        (PORT d[13] (1369:1369:1369) (1331:1331:1331))
        (PORT d[14] (1369:1369:1369) (1331:1331:1331))
        (PORT d[15] (1369:1369:1369) (1331:1331:1331))
        (PORT d[16] (1820:1820:1820) (1770:1770:1770))
        (PORT d[17] (1369:1369:1369) (1331:1331:1331))
        (PORT d[18] (1820:1820:1820) (1770:1770:1770))
        (PORT d[19] (1820:1820:1820) (1770:1770:1770))
        (PORT d[20] (1820:1820:1820) (1770:1770:1770))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1748:1748:1748))
        (PORT d[1] (1779:1779:1779) (1748:1748:1748))
        (PORT d[2] (1779:1779:1779) (1748:1748:1748))
        (PORT d[3] (1779:1779:1779) (1748:1748:1748))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (455:455:455) (460:460:460))
        (PORT d[1] (823:823:823) (867:867:867))
        (PORT d[2] (837:837:837) (882:882:882))
        (PORT d[3] (453:453:453) (458:458:458))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (PORT stall (1080:1080:1080) (1148:1148:1148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1197:1197:1197) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (543:543:543))
        (PORT datab (484:484:484) (506:506:506))
        (PORT datad (497:497:497) (556:556:556))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (605:605:605))
        (PORT datab (328:328:328) (420:420:420))
        (PORT datac (442:442:442) (463:463:463))
        (PORT datad (322:322:322) (402:402:402))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (283:283:283))
        (PORT datad (312:312:312) (398:398:398))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (606:606:606))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (486:486:486) (535:535:535))
        (PORT datad (309:309:309) (394:394:394))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1197:1197:1197) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1197:1197:1197) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1197:1197:1197) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (604:604:604))
        (PORT datab (326:326:326) (417:417:417))
        (PORT datac (445:445:445) (466:466:466))
        (PORT datad (317:317:317) (397:397:397))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (283:283:283))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT asdata (877:877:877) (934:934:934))
        (PORT ena (987:987:987) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (547:547:547))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (987:987:987) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (315:315:315))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (470:470:470) (532:532:532))
        (PORT datad (494:494:494) (550:550:550))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (397:397:397))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1197:1197:1197) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT asdata (888:888:888) (932:932:932))
        (PORT ena (1197:1197:1197) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (557:557:557))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1197:1197:1197) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (605:605:605))
        (PORT datab (354:354:354) (444:444:444))
        (PORT datac (442:442:442) (463:463:463))
        (PORT datad (308:308:308) (393:393:393))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (480:480:480) (501:501:501))
        (PORT datac (207:207:207) (239:239:239))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datac (1207:1207:1207) (1206:1206:1206))
        (PORT datad (453:453:453) (503:503:503))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (489:489:489))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (532:532:532))
        (PORT datad (491:491:491) (546:546:546))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2391:2391:2391))
        (PORT d[1] (2463:2463:2463) (2391:2391:2391))
        (PORT d[2] (2463:2463:2463) (2391:2391:2391))
        (PORT d[3] (2463:2463:2463) (2391:2391:2391))
        (PORT d[4] (2450:2450:2450) (2377:2377:2377))
        (PORT d[5] (2450:2450:2450) (2377:2377:2377))
        (PORT d[6] (2450:2450:2450) (2377:2377:2377))
        (PORT d[7] (2450:2450:2450) (2377:2377:2377))
        (PORT d[8] (2463:2463:2463) (2391:2391:2391))
        (PORT d[9] (2463:2463:2463) (2391:2391:2391))
        (PORT d[10] (2463:2463:2463) (2391:2391:2391))
        (PORT d[11] (2463:2463:2463) (2391:2391:2391))
        (PORT d[12] (2450:2450:2450) (2377:2377:2377))
        (PORT d[13] (2450:2450:2450) (2377:2377:2377))
        (PORT d[14] (2450:2450:2450) (2377:2377:2377))
        (PORT d[15] (2450:2450:2450) (2377:2377:2377))
        (PORT d[16] (2463:2463:2463) (2391:2391:2391))
        (PORT d[17] (2450:2450:2450) (2377:2377:2377))
        (PORT d[18] (2463:2463:2463) (2391:2391:2391))
        (PORT d[19] (2463:2463:2463) (2391:2391:2391))
        (PORT d[20] (2463:2463:2463) (2391:2391:2391))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2414:2414:2414))
        (PORT d[1] (2465:2465:2465) (2414:2414:2414))
        (PORT d[2] (2465:2465:2465) (2414:2414:2414))
        (PORT d[3] (2465:2465:2465) (2414:2414:2414))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (780:780:780))
        (PORT d[1] (876:876:876) (906:906:906))
        (PORT d[2] (818:818:818) (854:854:854))
        (PORT d[3] (746:746:746) (738:738:738))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT stall (1070:1070:1070) (1138:1138:1138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT asdata (682:682:682) (758:758:758))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (561:561:561))
        (PORT datab (482:482:482) (503:503:503))
        (PORT datad (497:497:497) (552:552:552))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (599:599:599))
        (PORT datab (351:351:351) (443:443:443))
        (PORT datac (441:441:441) (462:462:462))
        (PORT datad (451:451:451) (510:510:510))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datad (310:310:310) (400:400:400))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (448:448:448))
        (PORT datab (462:462:462) (525:525:525))
        (PORT datac (483:483:483) (532:532:532))
        (PORT datad (497:497:497) (551:551:551))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (453:453:453) (513:513:513))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (599:599:599))
        (PORT datab (350:350:350) (442:442:442))
        (PORT datac (443:443:443) (464:464:464))
        (PORT datad (452:452:452) (511:511:511))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datad (313:313:313) (404:404:404))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2171:2171:2171))
        (PORT asdata (908:908:908) (964:964:964))
        (PORT ena (987:987:987) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (540:540:540))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (987:987:987) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (315:315:315))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (504:504:504) (565:565:565))
        (PORT datad (477:477:477) (536:536:536))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (403:403:403))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT asdata (888:888:888) (931:931:931))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (551:551:551))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1196:1196:1196) (1184:1184:1184))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (450:450:450))
        (PORT datab (350:350:350) (442:442:442))
        (PORT datac (446:446:446) (467:467:467))
        (PORT datad (496:496:496) (551:551:551))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (448:448:448) (469:469:469))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datac (1292:1292:1292) (1285:1285:1285))
        (PORT datad (428:428:428) (482:482:482))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (449:449:449) (488:488:488))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (504:504:504) (565:565:565))
        (PORT datad (474:474:474) (534:534:534))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2132:2132:2132))
        (PORT d[1] (2187:2187:2187) (2132:2132:2132))
        (PORT d[2] (2187:2187:2187) (2132:2132:2132))
        (PORT d[3] (2187:2187:2187) (2132:2132:2132))
        (PORT d[4] (2468:2468:2468) (2406:2406:2406))
        (PORT d[5] (2468:2468:2468) (2406:2406:2406))
        (PORT d[6] (2468:2468:2468) (2406:2406:2406))
        (PORT d[7] (2468:2468:2468) (2406:2406:2406))
        (PORT d[8] (2187:2187:2187) (2132:2132:2132))
        (PORT d[9] (2187:2187:2187) (2132:2132:2132))
        (PORT d[10] (2187:2187:2187) (2132:2132:2132))
        (PORT d[11] (2187:2187:2187) (2132:2132:2132))
        (PORT d[12] (2468:2468:2468) (2406:2406:2406))
        (PORT d[13] (2468:2468:2468) (2406:2406:2406))
        (PORT d[14] (2468:2468:2468) (2406:2406:2406))
        (PORT d[15] (2468:2468:2468) (2406:2406:2406))
        (PORT d[16] (2187:2187:2187) (2132:2132:2132))
        (PORT d[17] (2468:2468:2468) (2406:2406:2406))
        (PORT d[18] (2187:2187:2187) (2132:2132:2132))
        (PORT d[19] (2187:2187:2187) (2132:2132:2132))
        (PORT d[20] (2187:2187:2187) (2132:2132:2132))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2106:2106:2106))
        (PORT d[1] (2150:2150:2150) (2106:2106:2106))
        (PORT d[2] (2150:2150:2150) (2106:2106:2106))
        (PORT d[3] (2150:2150:2150) (2106:2106:2106))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (788:788:788) (776:776:776))
        (PORT d[1] (852:852:852) (886:886:886))
        (PORT d[2] (815:815:815) (851:851:851))
        (PORT d[3] (775:775:775) (762:762:762))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT stall (1091:1091:1091) (1163:1163:1163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1020:1020:1020))
        (PORT datab (1177:1177:1177) (1225:1225:1225))
        (PORT datac (1453:1453:1453) (1397:1397:1397))
        (PORT datad (1468:1468:1468) (1410:1410:1410))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1227:1227:1227))
        (PORT datab (1483:1483:1483) (1430:1430:1430))
        (PORT datac (1412:1412:1412) (1368:1368:1368))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|SRAM_WE_N\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1220:1220:1220))
        (PORT datab (853:853:853) (928:928:928))
        (PORT datac (212:212:212) (247:247:247))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|lastOpRead\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (854:854:854) (929:929:929))
        (PORT datad (229:229:229) (253:253:253))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastOpRead)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataReady\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (1761:1761:1761) (1782:1782:1782))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataReady\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE nextState\.check\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1099:1099:1099) (1139:1139:1139))
        (PORT datac (486:486:486) (550:550:550))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE debugState\.check\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1522:1522:1522) (1493:1493:1493))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.check)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1630:1630:1630))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE debugState\.init\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.init)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1630:1630:1630))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE debugState\.store\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1855:1855:1855) (1815:1815:1815))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.store)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT asdata (610:610:610) (636:636:636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1541:1541:1541))
        (PORT datab (1374:1374:1374) (1387:1387:1387))
        (PORT datac (752:752:752) (790:790:790))
        (PORT datad (742:742:742) (784:784:784))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1370:1370:1370))
        (PORT datab (779:779:779) (817:817:817))
        (PORT datac (1414:1414:1414) (1470:1470:1470))
        (PORT datad (763:763:763) (800:800:800))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1717:1717:1717))
        (PORT datac (2065:2065:2065) (2051:2051:2051))
        (PORT datad (380:380:380) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (544:544:544))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT asdata (693:693:693) (775:775:775))
        (PORT ena (1002:1002:1002) (1011:1011:1011))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (814:814:814))
        (PORT datab (529:529:529) (586:586:586))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (734:734:734) (783:783:783))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (391:391:391))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1118:1118:1118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT asdata (861:861:861) (906:906:906))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT asdata (707:707:707) (800:800:800))
        (PORT ena (1002:1002:1002) (1011:1011:1011))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (811:811:811))
        (PORT datab (332:332:332) (427:427:427))
        (PORT datad (717:717:717) (765:765:765))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (816:816:816))
        (PORT datab (500:500:500) (561:561:561))
        (PORT datad (286:286:286) (360:360:360))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (750:750:750))
        (PORT datab (954:954:954) (966:966:966))
        (PORT datac (696:696:696) (687:687:687))
        (PORT datad (673:673:673) (666:666:666))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT asdata (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1083:1083:1083))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (1169:1169:1169) (1207:1207:1207))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (812:812:812))
        (PORT datab (333:333:333) (429:429:429))
        (PORT datad (467:467:467) (519:519:519))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (405:405:405) (411:411:411))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (589:589:589))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT asdata (863:863:863) (920:920:920))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (594:594:594))
        (PORT datab (528:528:528) (584:584:584))
        (PORT datac (291:291:291) (382:382:382))
        (PORT datad (300:300:300) (387:387:387))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT asdata (611:611:611) (638:638:638))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (351:351:351))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (292:292:292) (383:383:383))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1490:1490:1490) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT asdata (683:683:683) (759:759:759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (787:787:787))
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (724:724:724) (768:768:768))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (435:435:435))
        (PORT datac (915:915:915) (933:933:933))
        (PORT datad (437:437:437) (442:442:442))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT asdata (840:840:840) (888:888:888))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (441:441:441))
        (PORT datab (286:286:286) (331:331:331))
        (PORT datad (785:785:785) (822:822:822))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1031:1031:1031))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (420:420:420) (432:432:432))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1144:1144:1144))
        (PORT datab (844:844:844) (899:899:899))
        (PORT datac (669:669:669) (655:655:655))
        (PORT datad (414:414:414) (423:423:423))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (882:882:882))
        (PORT datab (766:766:766) (808:808:808))
        (PORT datac (406:406:406) (412:412:412))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (539:539:539) (619:619:619))
        (PORT datad (597:597:597) (587:587:587))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (476:476:476))
        (PORT datab (425:425:425) (440:440:440))
        (PORT datac (914:914:914) (903:903:903))
        (PORT datad (293:293:293) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (317:317:317))
        (PORT datab (495:495:495) (509:509:509))
        (PORT datad (451:451:451) (466:466:466))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (845:845:845))
        (PORT datab (541:541:541) (622:622:622))
        (PORT datac (233:233:233) (268:268:268))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (848:848:848))
        (PORT datab (545:545:545) (626:626:626))
        (PORT datac (232:232:232) (268:268:268))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (311:311:311))
        (PORT datac (409:409:409) (418:418:418))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datab (252:252:252) (294:294:294))
        (PORT datac (511:511:511) (571:571:571))
        (PORT datad (741:741:741) (741:741:741))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (616:616:616))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (235:235:235) (261:261:261))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2171:2171:2171))
        (PORT asdata (636:636:636) (663:663:663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (626:626:626))
        (PORT datac (746:746:746) (791:791:791))
        (PORT datad (235:235:235) (261:261:261))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (833:833:833))
        (PORT datab (776:776:776) (821:821:821))
        (PORT datac (233:233:233) (268:268:268))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (833:833:833))
        (PORT datab (255:255:255) (300:300:300))
        (PORT datac (428:428:428) (446:446:446))
        (PORT datad (949:949:949) (941:941:941))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (443:443:443))
        (PORT datac (465:465:465) (486:486:486))
        (PORT datad (233:233:233) (273:273:273))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (782:782:782))
        (PORT datab (849:849:849) (908:908:908))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (746:746:746) (808:808:808))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (696:696:696))
        (PORT datab (324:324:324) (413:413:413))
        (PORT datac (218:218:218) (259:259:259))
        (PORT datad (235:235:235) (261:261:261))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (433:433:433))
        (PORT datab (260:260:260) (307:307:307))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (540:540:540))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2481:2481:2481))
        (PORT d[1] (2502:2502:2502) (2481:2481:2481))
        (PORT d[2] (2502:2502:2502) (2481:2481:2481))
        (PORT d[3] (2502:2502:2502) (2481:2481:2481))
        (PORT d[4] (2474:2474:2474) (2455:2455:2455))
        (PORT d[5] (2474:2474:2474) (2455:2455:2455))
        (PORT d[6] (2474:2474:2474) (2455:2455:2455))
        (PORT d[7] (2474:2474:2474) (2455:2455:2455))
        (PORT d[8] (2502:2502:2502) (2481:2481:2481))
        (PORT d[9] (2502:2502:2502) (2481:2481:2481))
        (PORT d[10] (2502:2502:2502) (2481:2481:2481))
        (PORT d[11] (2502:2502:2502) (2481:2481:2481))
        (PORT d[12] (2474:2474:2474) (2455:2455:2455))
        (PORT d[13] (2474:2474:2474) (2455:2455:2455))
        (PORT d[14] (2474:2474:2474) (2455:2455:2455))
        (PORT d[15] (2474:2474:2474) (2455:2455:2455))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2136:2136:2136))
        (PORT d[1] (2154:2154:2154) (2136:2136:2136))
        (PORT d[2] (2154:2154:2154) (2136:2136:2136))
        (PORT d[3] (2154:2154:2154) (2136:2136:2136))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (729:729:729) (714:714:714))
        (PORT d[1] (801:801:801) (831:831:831))
        (PORT d[2] (772:772:772) (808:808:808))
        (PORT d[3] (788:788:788) (786:786:786))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT stall (1552:1552:1552) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (518:518:518))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (410:410:410))
        (PORT datad (289:289:289) (366:366:366))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2462:2462:2462))
        (PORT d[1] (2476:2476:2476) (2462:2462:2462))
        (PORT d[2] (2476:2476:2476) (2462:2462:2462))
        (PORT d[3] (2476:2476:2476) (2462:2462:2462))
        (PORT d[4] (2480:2480:2480) (2462:2462:2462))
        (PORT d[5] (2480:2480:2480) (2462:2462:2462))
        (PORT d[6] (2480:2480:2480) (2462:2462:2462))
        (PORT d[7] (2480:2480:2480) (2462:2462:2462))
        (PORT d[8] (2476:2476:2476) (2462:2462:2462))
        (PORT d[9] (2476:2476:2476) (2462:2462:2462))
        (PORT d[10] (2476:2476:2476) (2462:2462:2462))
        (PORT d[11] (2476:2476:2476) (2462:2462:2462))
        (PORT d[12] (2480:2480:2480) (2462:2462:2462))
        (PORT d[13] (2480:2480:2480) (2462:2462:2462))
        (PORT d[14] (2480:2480:2480) (2462:2462:2462))
        (PORT d[15] (2480:2480:2480) (2462:2462:2462))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2437:2437:2437))
        (PORT d[1] (2461:2461:2461) (2437:2437:2437))
        (PORT d[2] (2461:2461:2461) (2437:2437:2437))
        (PORT d[3] (2461:2461:2461) (2437:2437:2437))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (454:454:454) (459:459:459))
        (PORT d[1] (879:879:879) (920:920:920))
        (PORT d[2] (840:840:840) (892:892:892))
        (PORT d[3] (746:746:746) (748:748:748))
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (PORT stall (1022:1022:1022) (1096:1096:1096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1045:1045:1045) (1064:1064:1064))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2814:2814:2814))
        (PORT d[1] (2832:2832:2832) (2814:2814:2814))
        (PORT d[2] (2832:2832:2832) (2814:2814:2814))
        (PORT d[3] (2832:2832:2832) (2814:2814:2814))
        (PORT d[4] (2485:2485:2485) (2472:2472:2472))
        (PORT d[5] (2485:2485:2485) (2472:2472:2472))
        (PORT d[6] (2485:2485:2485) (2472:2472:2472))
        (PORT d[7] (2485:2485:2485) (2472:2472:2472))
        (PORT d[8] (2832:2832:2832) (2814:2814:2814))
        (PORT d[9] (2832:2832:2832) (2814:2814:2814))
        (PORT d[10] (2832:2832:2832) (2814:2814:2814))
        (PORT d[11] (2832:2832:2832) (2814:2814:2814))
        (PORT d[12] (2485:2485:2485) (2472:2472:2472))
        (PORT d[13] (2485:2485:2485) (2472:2472:2472))
        (PORT d[14] (2485:2485:2485) (2472:2472:2472))
        (PORT d[15] (2485:2485:2485) (2472:2472:2472))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2495:2495:2495))
        (PORT d[1] (2517:2517:2517) (2495:2495:2495))
        (PORT d[2] (2517:2517:2517) (2495:2495:2495))
        (PORT d[3] (2517:2517:2517) (2495:2495:2495))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (459:459:459) (468:468:468))
        (PORT d[1] (1057:1057:1057) (1090:1090:1090))
        (PORT d[2] (793:793:793) (818:818:818))
        (PORT d[3] (1020:1020:1020) (1002:1002:1002))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (PORT stall (1347:1347:1347) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (993:993:993) (1020:1020:1020))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (PORT datac (288:288:288) (373:373:373))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2477:2477:2477))
        (PORT d[1] (2490:2490:2490) (2477:2477:2477))
        (PORT d[2] (2490:2490:2490) (2477:2477:2477))
        (PORT d[3] (2490:2490:2490) (2477:2477:2477))
        (PORT d[4] (2122:2122:2122) (2108:2108:2108))
        (PORT d[5] (2122:2122:2122) (2108:2108:2108))
        (PORT d[6] (2122:2122:2122) (2108:2108:2108))
        (PORT d[7] (2122:2122:2122) (2108:2108:2108))
        (PORT d[8] (2490:2490:2490) (2477:2477:2477))
        (PORT d[9] (2490:2490:2490) (2477:2477:2477))
        (PORT d[10] (2490:2490:2490) (2477:2477:2477))
        (PORT d[11] (2490:2490:2490) (2477:2477:2477))
        (PORT d[12] (2122:2122:2122) (2108:2108:2108))
        (PORT d[13] (2122:2122:2122) (2108:2108:2108))
        (PORT d[14] (2122:2122:2122) (2108:2108:2108))
        (PORT d[15] (2122:2122:2122) (2108:2108:2108))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2135:2135:2135))
        (PORT d[1] (2153:2153:2153) (2135:2135:2135))
        (PORT d[2] (2153:2153:2153) (2135:2135:2135))
        (PORT d[3] (2153:2153:2153) (2135:2135:2135))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (455:455:455) (460:460:460))
        (PORT d[1] (1113:1113:1113) (1142:1142:1142))
        (PORT d[2] (1060:1060:1060) (1091:1091:1091))
        (PORT d[3] (1081:1081:1081) (1057:1057:1057))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT stall (1609:1609:1609) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1020:1020:1020))
        (PORT datab (1177:1177:1177) (1226:1226:1226))
        (PORT datac (978:978:978) (963:963:963))
        (PORT datad (1020:1020:1020) (985:985:985))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1229:1229:1229))
        (PORT datab (706:706:706) (681:681:681))
        (PORT datac (966:966:966) (928:928:928))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (524:524:524))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1038:1038:1038) (1073:1073:1073))
        (PORT datad (1029:1029:1029) (1055:1055:1055))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1407:1407:1407))
        (PORT d[1] (1423:1423:1423) (1407:1407:1407))
        (PORT d[2] (1423:1423:1423) (1407:1407:1407))
        (PORT d[3] (1423:1423:1423) (1407:1407:1407))
        (PORT d[4] (1453:1453:1453) (1445:1445:1445))
        (PORT d[5] (1453:1453:1453) (1445:1445:1445))
        (PORT d[6] (1453:1453:1453) (1445:1445:1445))
        (PORT d[7] (1453:1453:1453) (1445:1445:1445))
        (PORT d[8] (1423:1423:1423) (1407:1407:1407))
        (PORT d[9] (1423:1423:1423) (1407:1407:1407))
        (PORT d[10] (1423:1423:1423) (1407:1407:1407))
        (PORT d[11] (1423:1423:1423) (1407:1407:1407))
        (PORT d[12] (1453:1453:1453) (1445:1445:1445))
        (PORT d[13] (1453:1453:1453) (1445:1445:1445))
        (PORT d[14] (1453:1453:1453) (1445:1445:1445))
        (PORT d[15] (1453:1453:1453) (1445:1445:1445))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2161:2161:2161))
        (PORT d[1] (2175:2175:2175) (2161:2161:2161))
        (PORT d[2] (2175:2175:2175) (2161:2161:2161))
        (PORT d[3] (2175:2175:2175) (2161:2161:2161))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (810:810:810))
        (PORT d[1] (854:854:854) (905:905:905))
        (PORT d[2] (854:854:854) (904:904:904))
        (PORT d[3] (717:717:717) (699:699:699))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (PORT stall (1049:1049:1049) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datac (1387:1387:1387) (1396:1396:1396))
        (PORT datad (1960:1960:1960) (1954:1954:1954))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (544:544:544))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (388:388:388))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (411:411:411))
        (PORT datac (284:284:284) (370:370:370))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (452:452:452))
        (PORT datac (225:225:225) (255:255:255))
        (PORT datad (1962:1962:1962) (1956:1956:1956))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (824:824:824))
        (PORT d[1] (75:75:75) (83:83:83))
        (PORT d[2] (817:817:817) (810:810:810))
        (PORT d[3] (75:75:75) (83:83:83))
        (PORT d[4] (75:75:75) (83:83:83))
        (PORT d[5] (75:75:75) (83:83:83))
        (PORT d[6] (789:789:789) (789:789:789))
        (PORT d[7] (75:75:75) (83:83:83))
        (PORT d[8] (837:837:837) (824:824:824))
        (PORT d[9] (75:75:75) (83:83:83))
        (PORT d[10] (817:817:817) (810:810:810))
        (PORT d[11] (75:75:75) (83:83:83))
        (PORT d[12] (75:75:75) (83:83:83))
        (PORT d[13] (75:75:75) (83:83:83))
        (PORT d[14] (789:789:789) (789:789:789))
        (PORT d[15] (75:75:75) (83:83:83))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1112:1112:1112))
        (PORT d[1] (1104:1104:1104) (1138:1138:1138))
        (PORT d[2] (1079:1079:1079) (1112:1112:1112))
        (PORT d[3] (1037:1037:1037) (1023:1023:1023))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1579:1579:1579))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (2284:2284:2284) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1054:1054:1054))
        (PORT d[1] (1213:1213:1213) (1265:1265:1265))
        (PORT d[2] (1160:1160:1160) (1207:1207:1207))
        (PORT d[3] (1153:1153:1153) (1152:1152:1152))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT stall (1510:1510:1510) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (453:453:453) (502:502:502))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (407:407:407))
        (PORT datad (284:284:284) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2508:2508:2508))
        (PORT d[1] (2514:2514:2514) (2508:2508:2508))
        (PORT d[2] (2514:2514:2514) (2508:2508:2508))
        (PORT d[3] (2514:2514:2514) (2508:2508:2508))
        (PORT d[4] (2484:2484:2484) (2471:2471:2471))
        (PORT d[5] (2484:2484:2484) (2471:2471:2471))
        (PORT d[6] (2484:2484:2484) (2471:2471:2471))
        (PORT d[7] (2484:2484:2484) (2471:2471:2471))
        (PORT d[8] (2514:2514:2514) (2508:2508:2508))
        (PORT d[9] (2514:2514:2514) (2508:2508:2508))
        (PORT d[10] (2514:2514:2514) (2508:2508:2508))
        (PORT d[11] (2514:2514:2514) (2508:2508:2508))
        (PORT d[12] (2484:2484:2484) (2471:2471:2471))
        (PORT d[13] (2484:2484:2484) (2471:2471:2471))
        (PORT d[14] (2484:2484:2484) (2471:2471:2471))
        (PORT d[15] (2484:2484:2484) (2471:2471:2471))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2494:2494:2494))
        (PORT d[1] (2516:2516:2516) (2494:2494:2494))
        (PORT d[2] (2516:2516:2516) (2494:2494:2494))
        (PORT d[3] (2516:2516:2516) (2494:2494:2494))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (454:454:454) (459:459:459))
        (PORT d[1] (842:842:842) (887:887:887))
        (PORT d[2] (875:875:875) (921:921:921))
        (PORT d[3] (745:745:745) (746:746:746))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (PORT stall (1468:1468:1468) (1524:1524:1524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2201:2201:2201) (2206:2206:2206))
        (PORT datab (5002:5002:5002) (5427:5427:5427))
        (PORT datac (940:940:940) (1026:1026:1026))
        (PORT datad (1168:1168:1168) (1206:1206:1206))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (391:391:391))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (272:272:272) (360:360:360))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2203:2203:2203) (2209:2209:2209))
        (PORT datab (5036:5036:5036) (5450:5450:5450))
        (PORT datac (944:944:944) (1031:1031:1031))
        (PORT datad (817:817:817) (872:872:872))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2207:2207:2207))
        (PORT datab (4977:4977:4977) (5362:5362:5362))
        (PORT datac (942:942:942) (1028:1028:1028))
        (PORT datad (818:818:818) (872:872:872))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2201:2201:2201) (2207:2207:2207))
        (PORT datab (4990:4990:4990) (5396:5396:5396))
        (PORT datac (941:941:941) (1027:1027:1027))
        (PORT datad (818:818:818) (873:873:873))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1132:1132:1132))
        (PORT datac (4661:4661:4661) (5041:5041:5041))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5302:5302:5302) (5734:5734:5734))
        (PORT datab (310:310:310) (395:395:395))
        (PORT datac (2707:2707:2707) (2747:2747:2747))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1070:1070:1070))
        (PORT datac (807:807:807) (850:850:850))
        (PORT datad (5319:5319:5319) (5717:5717:5717))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (580:580:580))
        (PORT datab (5030:5030:5030) (5420:5420:5420))
        (PORT datac (677:677:677) (678:678:678))
        (PORT datad (2672:2672:2672) (2705:2705:2705))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (2210:2210:2210))
        (PORT datab (5414:5414:5414) (5855:5855:5855))
        (PORT datac (947:947:947) (1035:1035:1035))
        (PORT datad (1169:1169:1169) (1208:1208:1208))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2206:2206:2206))
        (PORT datab (5014:5014:5014) (5405:5405:5405))
        (PORT datac (938:938:938) (1024:1024:1024))
        (PORT datad (819:819:819) (874:874:874))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2206:2206:2206))
        (PORT datab (5435:5435:5435) (5867:5867:5867))
        (PORT datac (939:939:939) (1025:1025:1025))
        (PORT datad (819:819:819) (873:873:873))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2238:2238:2238) (2187:2187:2187))
        (PORT datab (522:522:522) (587:587:587))
        (PORT datac (5363:5363:5363) (5792:5792:5792))
        (PORT datad (470:470:470) (531:531:531))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (946:946:946) (1034:1034:1034))
        (PORT datad (5323:5323:5323) (5753:5753:5753))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1070:1070:1070))
        (PORT datab (5256:5256:5256) (5669:5669:5669))
        (PORT datac (757:757:757) (770:770:770))
        (PORT datad (2940:2940:2940) (2960:2960:2960))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5303:5303:5303) (5696:5696:5696))
        (PORT datac (945:945:945) (1032:1032:1032))
        (PORT datad (817:817:817) (872:872:872))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1068:1068:1068))
        (PORT datab (5415:5415:5415) (5846:5846:5846))
        (PORT datac (758:758:758) (771:771:771))
        (PORT datad (2939:2939:2939) (2960:2960:2960))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (759:759:759))
        (PORT d[1] (773:773:773) (765:765:765))
        (PORT d[2] (769:769:769) (764:764:764))
        (PORT d[3] (754:754:754) (742:742:742))
        (PORT d[4] (759:759:759) (749:749:749))
        (PORT d[5] (2101:2101:2101) (2088:2088:2088))
        (PORT d[6] (740:740:740) (730:730:730))
        (PORT d[7] (2378:2378:2378) (2347:2347:2347))
        (PORT d[8] (744:744:744) (738:738:738))
        (PORT d[9] (747:747:747) (736:736:736))
        (PORT d[10] (805:805:805) (800:800:800))
        (PORT d[11] (1060:1060:1060) (1048:1048:1048))
        (PORT d[12] (760:760:760) (739:739:739))
        (PORT d[13] (2089:2089:2089) (2099:2099:2099))
        (PORT d[14] (806:806:806) (798:798:798))
        (PORT d[15] (2114:2114:2114) (2092:2092:2092))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1134:1134:1134))
        (PORT d[1] (844:844:844) (887:887:887))
        (PORT d[2] (1115:1115:1115) (1127:1127:1127))
        (PORT d[3] (784:784:784) (774:774:774))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1016:1016:1016))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT d[0] (1701:1701:1701) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (765:765:765) (766:766:766))
        (PORT d[1] (837:837:837) (886:886:886))
        (PORT d[2] (867:867:867) (920:920:920))
        (PORT d[3] (753:753:753) (756:756:756))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT stall (1784:1784:1784) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (984:984:984))
        (PORT datab (1225:1225:1225) (1280:1280:1280))
        (PORT datac (1134:1134:1134) (1222:1222:1222))
        (PORT datad (752:752:752) (745:745:745))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1274:1274:1274))
        (PORT datab (1007:1007:1007) (969:969:969))
        (PORT datac (766:766:766) (756:756:756))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1221:1221:1221))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (375:375:375) (367:367:367))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DQ_buffer\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1222:1222:1222))
        (PORT datab (853:853:853) (928:928:928))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1003:1003:1003) (1008:1008:1008))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|SRAM_WE_N\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (431:431:431))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datad (755:755:755) (753:753:753))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_WE_N)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1308:1308:1308))
        (PORT datab (1101:1101:1101) (1089:1089:1089))
        (PORT datac (1162:1162:1162) (1218:1218:1218))
        (PORT datad (1063:1063:1063) (1058:1058:1058))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1303:1303:1303))
        (PORT datab (1611:1611:1611) (1569:1569:1569))
        (PORT datac (1039:1039:1039) (1027:1027:1027))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1302:1302:1302))
        (PORT datab (1042:1042:1042) (1033:1033:1033))
        (PORT datac (1158:1158:1158) (1213:1213:1213))
        (PORT datad (716:716:716) (716:716:716))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1100:1100:1100) (1087:1087:1087))
        (PORT datac (1162:1162:1162) (1218:1218:1218))
        (PORT datad (995:995:995) (986:986:986))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1462:1462:1462))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1809:1809:1809) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1267:1267:1267))
        (PORT datab (1089:1089:1089) (1096:1096:1096))
        (PORT datac (1167:1167:1167) (1260:1260:1260))
        (PORT datad (715:715:715) (714:714:714))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1264:1264:1264))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1028:1028:1028) (1022:1022:1022))
        (PORT datad (1084:1084:1084) (1077:1077:1077))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1304:1304:1304))
        (PORT datab (1104:1104:1104) (1092:1092:1092))
        (PORT datac (1160:1160:1160) (1215:1215:1215))
        (PORT datad (1294:1294:1294) (1258:1258:1258))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1303:1303:1303))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1036:1036:1036) (1022:1022:1022))
        (PORT datad (1340:1340:1340) (1295:1295:1295))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1464:1464:1464))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1809:1809:1809) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1045:1045:1045))
        (PORT datab (748:748:748) (740:740:740))
        (PORT datac (1085:1085:1085) (1071:1071:1071))
        (PORT datad (1149:1149:1149) (1196:1196:1196))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1275:1275:1275))
        (PORT datab (822:822:822) (811:811:811))
        (PORT datac (733:733:733) (731:731:731))
        (PORT datad (985:985:985) (957:957:957))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (476:476:476))
        (PORT datab (1243:1243:1243) (1317:1317:1317))
        (PORT datac (1510:1510:1510) (1552:1552:1552))
        (PORT datad (931:931:931) (901:901:901))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (1226:1226:1226) (1280:1280:1280))
        (PORT datac (999:999:999) (970:970:970))
        (PORT datad (743:743:743) (744:744:744))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (2049:2049:2049) (2074:2074:2074))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1218:1218:1218) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1306:1306:1306))
        (PORT datab (1039:1039:1039) (1043:1043:1043))
        (PORT datac (1161:1161:1161) (1216:1216:1216))
        (PORT datad (1020:1020:1020) (1016:1016:1016))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1304:1304:1304))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (998:998:998) (985:985:985))
        (PORT datad (1073:1073:1073) (1063:1063:1063))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1261:1261:1261))
        (PORT datab (1156:1156:1156) (1147:1147:1147))
        (PORT datac (1161:1161:1161) (1253:1253:1253))
        (PORT datad (740:740:740) (734:734:734))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1269:1269:1269))
        (PORT datab (1118:1118:1118) (1107:1107:1107))
        (PORT datac (207:207:207) (239:239:239))
        (PORT datad (1068:1068:1068) (1057:1057:1057))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1462:1462:1462))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1809:1809:1809) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1267:1267:1267))
        (PORT datab (1225:1225:1225) (1279:1279:1279))
        (PORT datac (737:737:737) (732:732:732))
        (PORT datad (983:983:983) (950:950:950))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1278:1278:1278))
        (PORT datab (755:755:755) (750:750:750))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (748:748:748) (742:742:742))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1083:1083:1083))
        (PORT datab (1243:1243:1243) (1317:1317:1317))
        (PORT datac (1513:1513:1513) (1554:1554:1554))
        (PORT datad (423:423:423) (422:422:422))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (479:479:479))
        (PORT datab (1226:1226:1226) (1281:1281:1281))
        (PORT datac (974:974:974) (947:947:947))
        (PORT datad (699:699:699) (702:702:702))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2050:2050:2050) (2076:2076:2076))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1218:1218:1218) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1276:1276:1276))
        (PORT datab (1226:1226:1226) (1280:1280:1280))
        (PORT datac (1101:1101:1101) (1094:1094:1094))
        (PORT datad (986:986:986) (948:948:948))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1266:1266:1266))
        (PORT datab (1366:1366:1366) (1343:1343:1343))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (973:973:973) (943:943:943))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (639:639:639))
        (PORT datab (1243:1243:1243) (1316:1316:1316))
        (PORT datac (1509:1509:1509) (1550:1550:1550))
        (PORT datad (725:725:725) (720:720:720))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (785:785:785))
        (PORT datab (1226:1226:1226) (1281:1281:1281))
        (PORT datac (720:720:720) (724:724:724))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2051:2051:2051) (2076:2076:2076))
        (PORT datac (207:207:207) (239:239:239))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1218:1218:1218) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (449:449:449))
        (PORT datab (1243:1243:1243) (1316:1316:1316))
        (PORT datac (1514:1514:1514) (1556:1556:1556))
        (PORT datad (730:730:730) (713:713:713))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (449:449:449))
        (PORT datab (1226:1226:1226) (1281:1281:1281))
        (PORT datac (727:727:727) (732:732:732))
        (PORT datad (724:724:724) (712:712:712))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1369:1369:1369))
        (PORT datab (1046:1046:1046) (1050:1050:1050))
        (PORT datac (1464:1464:1464) (1518:1518:1518))
        (PORT datad (1047:1047:1047) (1036:1036:1036))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (763:763:763))
        (PORT datab (736:736:736) (730:730:730))
        (PORT datac (1141:1141:1141) (1229:1229:1229))
        (PORT datad (737:737:737) (721:721:721))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2049:2049:2049) (2074:2074:2074))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1218:1218:1218) (1205:1205:1205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1046:1046:1046))
        (PORT datab (1122:1122:1122) (1113:1113:1113))
        (PORT datac (1093:1093:1093) (1072:1072:1072))
        (PORT datad (1150:1150:1150) (1198:1198:1198))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1049:1049:1049))
        (PORT datab (1434:1434:1434) (1406:1406:1406))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1046:1046:1046) (1028:1028:1028))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (731:731:731))
        (PORT datab (1243:1243:1243) (1317:1317:1317))
        (PORT datac (1508:1508:1508) (1549:1549:1549))
        (PORT datad (1088:1088:1088) (1069:1069:1069))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1246:1246:1246))
        (PORT datab (731:731:731) (729:729:729))
        (PORT datac (1044:1044:1044) (1027:1027:1027))
        (PORT datad (726:726:726) (721:721:721))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1343:1343:1343) (1371:1371:1371))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1515:1515:1515) (1495:1495:1495))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1028:1028:1028))
        (PORT datab (1091:1091:1091) (1072:1072:1072))
        (PORT datac (1184:1184:1184) (1250:1250:1250))
        (PORT datad (710:710:710) (685:685:685))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1290:1290:1290))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1042:1042:1042) (1025:1025:1025))
        (PORT datad (1099:1099:1099) (1075:1075:1075))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1302:1302:1302))
        (PORT datab (1091:1091:1091) (1085:1085:1085))
        (PORT datac (879:879:879) (983:983:983))
        (PORT datad (1038:1038:1038) (1015:1015:1015))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1029:1029:1029))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1042:1042:1042) (1015:1015:1015))
        (PORT datad (1075:1075:1075) (1053:1053:1053))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1429:1429:1429))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1522:1522:1522) (1503:1503:1503))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (1030:1030:1030))
        (PORT datab (1047:1047:1047) (1039:1039:1039))
        (PORT datac (1186:1186:1186) (1253:1253:1253))
        (PORT datad (1024:1024:1024) (1009:1009:1009))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1031:1031:1031))
        (PORT datab (1173:1173:1173) (1152:1152:1152))
        (PORT datac (1048:1048:1048) (1021:1021:1021))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1291:1291:1291))
        (PORT datab (1098:1098:1098) (1092:1092:1092))
        (PORT datac (875:875:875) (978:978:978))
        (PORT datad (762:762:762) (745:745:745))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1288:1288:1288))
        (PORT datab (1048:1048:1048) (1042:1042:1042))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1054:1054:1054) (1042:1042:1042))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1431:1431:1431))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1522:1522:1522) (1503:1503:1503))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (1024:1024:1024))
        (PORT datab (788:788:788) (775:775:775))
        (PORT datac (1177:1177:1177) (1242:1242:1242))
        (PORT datad (1382:1382:1382) (1363:1363:1363))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (1104:1104:1104) (1086:1086:1086))
        (PORT datac (1190:1190:1190) (1258:1258:1258))
        (PORT datad (1014:1014:1014) (995:995:995))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1031:1031:1031))
        (PORT datab (1118:1118:1118) (1097:1097:1097))
        (PORT datac (1188:1188:1188) (1255:1255:1255))
        (PORT datad (1044:1044:1044) (1026:1026:1026))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1028:1028:1028))
        (PORT datab (1132:1132:1132) (1104:1104:1104))
        (PORT datac (1104:1104:1104) (1080:1080:1080))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1430:1430:1430))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1522:1522:1522) (1503:1503:1503))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1045:1045:1045))
        (PORT datab (1091:1091:1091) (1073:1073:1073))
        (PORT datac (1036:1036:1036) (1016:1016:1016))
        (PORT datad (1148:1148:1148) (1196:1196:1196))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1252:1252:1252))
        (PORT datab (1106:1106:1106) (1080:1080:1080))
        (PORT datac (701:701:701) (685:685:685))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1050:1050:1050))
        (PORT datab (1072:1072:1072) (1062:1062:1062))
        (PORT datac (1068:1068:1068) (1055:1055:1055))
        (PORT datad (1155:1155:1155) (1203:1203:1203))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1047:1047:1047))
        (PORT datab (1133:1133:1133) (1112:1112:1112))
        (PORT datac (1587:1587:1587) (1537:1537:1537))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1414:1414:1414))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1515:1515:1515) (1495:1495:1495))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1370:1370:1370))
        (PORT datab (795:795:795) (790:790:790))
        (PORT datac (1464:1464:1464) (1519:1519:1519))
        (PORT datad (991:991:991) (968:968:968))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1372:1372:1372))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (961:961:961) (925:925:925))
        (PORT datad (980:980:980) (947:947:947))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1377:1377:1377))
        (PORT datab (1481:1481:1481) (1515:1515:1515))
        (PORT datac (720:720:720) (724:724:724))
        (PORT datad (978:978:978) (936:936:936))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1570:1570:1570))
        (PORT datab (654:654:654) (638:638:638))
        (PORT datac (742:742:742) (739:739:739))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2112:2112:2112) (2122:2122:2122))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1380:1380:1380))
        (PORT datab (758:758:758) (766:766:766))
        (PORT datac (1467:1467:1467) (1522:1522:1522))
        (PORT datad (956:956:956) (930:930:930))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1368:1368:1368))
        (PORT datab (1125:1125:1125) (1098:1098:1098))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (750:750:750) (746:746:746))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1381:1381:1381))
        (PORT datab (1483:1483:1483) (1516:1516:1516))
        (PORT datac (944:944:944) (920:920:920))
        (PORT datad (947:947:947) (913:913:913))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1504:1504:1504) (1568:1568:1568))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (749:749:749) (747:747:747))
        (PORT datad (403:403:403) (404:404:404))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2123:2123:2123))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1372:1372:1372))
        (PORT datab (796:796:796) (790:790:790))
        (PORT datac (1465:1465:1465) (1520:1520:1520))
        (PORT datad (768:768:768) (765:765:765))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1504:1504:1504) (1569:1569:1569))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (653:653:653) (624:624:624))
        (PORT datad (740:740:740) (734:734:734))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1373:1373:1373))
        (PORT datab (1004:1004:1004) (973:973:973))
        (PORT datac (1465:1465:1465) (1520:1520:1520))
        (PORT datad (957:957:957) (932:932:932))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1381:1381:1381))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (774:774:774) (775:775:775))
        (PORT datad (768:768:768) (765:765:765))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2124:2124:2124))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1894:1894:1894))
        (PORT datab (2605:2605:2605) (2555:2555:2555))
        (PORT datac (715:715:715) (703:703:703))
        (PORT datad (401:401:401) (402:402:402))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2191:2191:2191))
        (PORT datab (785:785:785) (789:789:789))
        (PORT datac (714:714:714) (703:703:703))
        (PORT datad (678:678:678) (678:678:678))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1930:1930:1930))
        (PORT datab (735:735:735) (702:702:702))
        (PORT datac (736:736:736) (729:729:729))
        (PORT datad (2185:2185:2185) (2144:2144:2144))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1936:1936:1936) (1925:1925:1925))
        (PORT datab (1557:1557:1557) (1583:1583:1583))
        (PORT datac (731:731:731) (721:721:721))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2433:2433:2433) (2388:2388:2388))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1894:1894:1894))
        (PORT datab (2605:2605:2605) (2555:2555:2555))
        (PORT datac (746:746:746) (733:733:733))
        (PORT datad (607:607:607) (584:584:584))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2191:2191:2191))
        (PORT datab (759:759:759) (765:765:765))
        (PORT datac (767:767:767) (758:758:758))
        (PORT datad (720:720:720) (724:724:724))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2191:2191:2191))
        (PORT datab (1013:1013:1013) (986:986:986))
        (PORT datac (1892:1892:1892) (1886:1886:1886))
        (PORT datad (611:611:611) (588:588:588))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (754:754:754) (759:759:759))
        (PORT datac (1890:1890:1890) (1884:1884:1884))
        (PORT datad (2060:2060:2060) (2060:2060:2060))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2434:2434:2434) (2390:2390:2390))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2684:2684:2684) (2661:2661:2661))
        (PORT datab (2000:2000:2000) (2020:2020:2020))
        (PORT datac (434:434:434) (438:438:438))
        (PORT datad (744:744:744) (736:736:736))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (767:767:767))
        (PORT datab (1032:1032:1032) (1001:1001:1001))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2630:2630:2630) (2608:2608:2608))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2680:2680:2680) (2655:2655:2655))
        (PORT datab (1997:1997:1997) (2016:2016:2016))
        (PORT datac (718:718:718) (707:707:707))
        (PORT datad (728:728:728) (723:723:723))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (2023:2023:2023))
        (PORT datab (1999:1999:1999) (2018:2018:2018))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (754:754:754) (748:748:748))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2131:2131:2131) (2100:2100:2100))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2683:2683:2683) (2659:2659:2659))
        (PORT datab (649:649:649) (638:638:638))
        (PORT datac (1954:1954:1954) (1982:1982:1982))
        (PORT datad (701:701:701) (692:692:692))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2677:2677:2677) (2652:2652:2652))
        (PORT datab (999:999:999) (960:960:960))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (748:748:748) (742:742:742))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (799:799:799))
        (PORT datab (780:780:780) (769:769:769))
        (PORT datac (1950:1950:1950) (1976:1976:1976))
        (PORT datad (2621:2621:2621) (2598:2598:2598))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (966:966:966))
        (PORT datab (2000:2000:2000) (2019:2019:2019))
        (PORT datac (2014:2014:2014) (2040:2040:2040))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2167:2167:2167) (2144:2144:2144))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2679:2679:2679) (2654:2654:2654))
        (PORT datab (1001:1001:1001) (972:972:972))
        (PORT datac (1951:1951:1951) (1978:1978:1978))
        (PORT datad (764:764:764) (753:753:753))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1025:1025:1025))
        (PORT datab (1996:1996:1996) (2015:2015:2015))
        (PORT datac (1965:1965:1965) (1949:1949:1949))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2686:2686:2686) (2663:2663:2663))
        (PORT datab (804:804:804) (791:791:791))
        (PORT datac (1956:1956:1956) (1985:1985:1985))
        (PORT datad (397:397:397) (397:397:397))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2676:2676:2676) (2650:2650:2650))
        (PORT datab (955:955:955) (938:938:938))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (740:740:740) (733:733:733))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2167:2167:2167) (2144:2144:2144))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1658:1658:1658))
        (PORT datab (1372:1372:1372) (1405:1405:1405))
        (PORT datac (996:996:996) (978:978:978))
        (PORT datad (1285:1285:1285) (1261:1261:1261))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1261:1261:1261))
        (PORT datab (1369:1369:1369) (1402:1402:1402))
        (PORT datac (1528:1528:1528) (1469:1469:1469))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1040:1040:1040))
        (PORT datab (1638:1638:1638) (1668:1668:1668))
        (PORT datac (745:745:745) (742:742:742))
        (PORT datad (2558:2558:2558) (2517:2517:2517))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1292:1292:1292))
        (PORT datab (1630:1630:1630) (1629:1629:1629))
        (PORT datac (1279:1279:1279) (1249:1249:1249))
        (PORT datad (937:937:937) (919:919:919))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1914:1914:1914) (1914:1914:1914))
        (PORT datad (379:379:379) (386:386:386))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1658:1658:1658))
        (PORT datab (1371:1371:1371) (1404:1404:1404))
        (PORT datac (1293:1293:1293) (1270:1270:1270))
        (PORT datad (952:952:952) (939:939:939))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1372:1372:1372) (1405:1405:1405))
        (PORT datac (1322:1322:1322) (1295:1295:1295))
        (PORT datad (1512:1512:1512) (1454:1454:1454))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1643:1643:1643))
        (PORT datab (1949:1949:1949) (1924:1924:1924))
        (PORT datac (1056:1056:1056) (1055:1055:1055))
        (PORT datad (1115:1115:1115) (1108:1108:1108))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1656:1656:1656))
        (PORT datab (862:862:862) (839:839:839))
        (PORT datac (990:990:990) (963:963:963))
        (PORT datad (1287:1287:1287) (1259:1259:1259))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datac (1912:1912:1912) (1912:1912:1912))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1071:1071:1071))
        (PORT datab (2269:2269:2269) (2227:2227:2227))
        (PORT datac (1867:1867:1867) (1881:1881:1881))
        (PORT datad (1020:1020:1020) (1008:1008:1008))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1644:1644:1644))
        (PORT datab (1912:1912:1912) (1917:1917:1917))
        (PORT datac (1035:1035:1035) (1030:1030:1030))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1034:1034:1034))
        (PORT datab (1639:1639:1639) (1670:1670:1670))
        (PORT datac (751:751:751) (749:749:749))
        (PORT datad (2559:2559:2559) (2517:2517:2517))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1082:1082:1082))
        (PORT datab (790:790:790) (782:782:782))
        (PORT datac (2250:2250:2250) (2224:2224:2224))
        (PORT datad (720:720:720) (708:708:708))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2244:2244:2244) (2229:2229:2229))
        (PORT datac (206:206:206) (239:239:239))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (973:973:973))
        (PORT datab (2274:2274:2274) (2233:2233:2233))
        (PORT datac (1865:1865:1865) (1878:1878:1878))
        (PORT datad (750:750:750) (746:746:746))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2300:2300:2300) (2267:2267:2267))
        (PORT datab (840:840:840) (836:836:836))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (436:436:436) (437:437:437))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2300:2300:2300) (2267:2267:2267))
        (PORT datab (1041:1041:1041) (1007:1007:1007))
        (PORT datac (1866:1866:1866) (1880:1880:1880))
        (PORT datad (997:997:997) (958:958:958))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (798:798:798))
        (PORT datab (1527:1527:1527) (1549:1549:1549))
        (PORT datac (1865:1865:1865) (1879:1879:1879))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2240:2240:2240) (2224:2224:2224))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1686:1686:1686))
        (PORT datab (1026:1026:1026) (1008:1008:1008))
        (PORT datac (645:645:645) (615:615:615))
        (PORT datad (2279:2279:2279) (2248:2248:2248))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2300:2300:2300))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1083:1083:1083) (1059:1059:1059))
        (PORT datad (757:757:757) (754:754:754))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1691:1691:1691))
        (PORT datab (1025:1025:1025) (997:997:997))
        (PORT datac (972:972:972) (945:945:945))
        (PORT datad (2283:2283:2283) (2252:2252:2252))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1071:1071:1071) (1035:1035:1035))
        (PORT datac (2060:2060:2060) (1961:1961:1961))
        (PORT datad (1606:1606:1606) (1637:1637:1637))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (1889:1889:1889) (1875:1875:1875))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2302:2302:2302) (2269:2269:2269))
        (PORT datab (800:800:800) (809:809:809))
        (PORT datac (1865:1865:1865) (1879:1879:1879))
        (PORT datad (769:769:769) (768:768:768))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2272:2272:2272) (2231:2231:2231))
        (PORT datac (749:749:749) (748:748:748))
        (PORT datad (646:646:646) (620:620:620))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (2267:2267:2267))
        (PORT datab (1911:1911:1911) (1917:1917:1917))
        (PORT datac (747:747:747) (756:756:756))
        (PORT datad (756:756:756) (751:751:751))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (758:758:758))
        (PORT datab (1804:1804:1804) (1716:1716:1716))
        (PORT datac (1866:1866:1866) (1879:1879:1879))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2243:2243:2243) (2228:2228:2228))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2591:2591:2591) (2569:2569:2569))
        (PORT datab (996:996:996) (976:976:976))
        (PORT datac (1598:1598:1598) (1625:1625:1625))
        (PORT datad (432:432:432) (433:433:433))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1054:1054:1054))
        (PORT datab (1630:1630:1630) (1629:1629:1629))
        (PORT datac (1203:1203:1203) (1148:1148:1148))
        (PORT datad (952:952:952) (936:936:936))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (781:781:781))
        (PORT datab (1950:1950:1950) (1924:1924:1924))
        (PORT datac (1583:1583:1583) (1600:1600:1600))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1763:1763:1763))
        (PORT datab (1369:1369:1369) (1402:1402:1402))
        (PORT datac (1228:1228:1228) (1176:1176:1176))
        (PORT datad (873:873:873) (841:841:841))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (461:461:461))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1912:1912:1912) (1912:1912:1912))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1682:1682:1682))
        (PORT datab (439:439:439) (453:453:453))
        (PORT datac (985:985:985) (945:945:945))
        (PORT datad (2276:2276:2276) (2245:2245:2245))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (857:857:857))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (797:797:797) (795:795:795))
        (PORT datad (2276:2276:2276) (2245:2245:2245))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1684:1684:1684))
        (PORT datab (828:828:828) (821:821:821))
        (PORT datac (952:952:952) (928:928:928))
        (PORT datad (2277:2277:2277) (2246:2246:2246))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1689:1689:1689))
        (PORT datab (804:804:804) (799:799:799))
        (PORT datac (1816:1816:1816) (1837:1837:1837))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (1885:1885:1885) (1870:1870:1870))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1639:1639:1639))
        (PORT datab (764:764:764) (774:774:774))
        (PORT datac (438:438:438) (442:442:442))
        (PORT datad (1902:1902:1902) (1879:1879:1879))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1690:1690:1690))
        (PORT datab (2059:2059:2059) (2049:2049:2049))
        (PORT datac (661:661:661) (668:668:668))
        (PORT datad (988:988:988) (955:955:955))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1685:1685:1685))
        (PORT datab (2537:2537:2537) (2478:2478:2478))
        (PORT datac (436:436:436) (439:439:439))
        (PORT datad (715:715:715) (710:710:710))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2302:2302:2302))
        (PORT datab (764:764:764) (775:775:775))
        (PORT datac (996:996:996) (976:976:976))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1924:1924:1924) (1917:1917:1917))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1972:1972:1972))
        (PORT datab (1065:1065:1065) (1058:1058:1058))
        (PORT datac (2537:2537:2537) (2515:2515:2515))
        (PORT datad (1064:1064:1064) (1042:1042:1042))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1973:1973:1973))
        (PORT datab (1031:1031:1031) (1009:1009:1009))
        (PORT datac (1739:1739:1739) (1742:1742:1742))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1973:1973:1973))
        (PORT datab (1048:1048:1048) (1041:1041:1041))
        (PORT datac (2536:2536:2536) (2514:2514:2514))
        (PORT datad (1037:1037:1037) (1016:1016:1016))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (790:790:790))
        (PORT datab (1115:1115:1115) (1092:1092:1092))
        (PORT datac (2537:2537:2537) (2516:2516:2516))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2494:2494:2494))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2571:2571:2571))
        (PORT datab (1641:1641:1641) (1672:1672:1672))
        (PORT datac (439:439:439) (443:443:443))
        (PORT datad (969:969:969) (934:934:934))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2571:2571:2571))
        (PORT datab (991:991:991) (971:971:971))
        (PORT datac (1112:1112:1112) (1104:1104:1104))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2570:2570:2570))
        (PORT datab (1161:1161:1161) (1164:1164:1164))
        (PORT datac (1599:1599:1599) (1626:1626:1626))
        (PORT datad (775:775:775) (769:769:769))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1064:1064:1064))
        (PORT datab (1837:1837:1837) (1873:1873:1873))
        (PORT datac (1601:1601:1601) (1629:1629:1629))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (2151:2151:2151) (2110:2110:2110))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1968:1968:1968))
        (PORT datab (785:785:785) (776:776:776))
        (PORT datac (2541:2541:2541) (2520:2520:2520))
        (PORT datad (761:761:761) (750:750:750))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1968:1968:1968))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (983:983:983) (955:955:955))
        (PORT datad (1733:1733:1733) (1633:1633:1633))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (1896:1896:1896))
        (PORT datab (2606:2606:2606) (2555:2555:2555))
        (PORT datac (707:707:707) (696:696:696))
        (PORT datad (421:421:421) (420:420:420))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (445:445:445))
        (PORT datab (2584:2584:2584) (2554:2554:2554))
        (PORT datac (747:747:747) (743:743:743))
        (PORT datad (710:710:710) (711:711:711))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2495:2495:2495))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1970:1970:1970))
        (PORT datab (2584:2584:2584) (2555:2555:2555))
        (PORT datac (1104:1104:1104) (1084:1084:1084))
        (PORT datad (1291:1291:1291) (1262:1262:1262))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (722:722:722))
        (PORT datab (2582:2582:2582) (2553:2553:2553))
        (PORT datac (1094:1094:1094) (1074:1074:1074))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1969:1969:1969))
        (PORT datab (2585:2585:2585) (2555:2555:2555))
        (PORT datac (1370:1370:1370) (1352:1352:1352))
        (PORT datad (1051:1051:1051) (1026:1026:1026))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1974:1974:1974))
        (PORT datab (1857:1857:1857) (1790:1790:1790))
        (PORT datac (1024:1024:1024) (1011:1011:1011))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2530:2530:2530) (2493:2493:2493))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1691:1691:1691))
        (PORT datab (2541:2541:2541) (2482:2482:2482))
        (PORT datac (752:752:752) (751:751:751))
        (PORT datad (406:406:406) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (963:963:963))
        (PORT datab (2262:2262:2262) (2217:2217:2217))
        (PORT datac (633:633:633) (611:611:611))
        (PORT datad (1001:1001:1001) (979:979:979))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1640:1640:1640))
        (PORT datab (1948:1948:1948) (1923:1923:1923))
        (PORT datac (984:984:984) (964:964:964))
        (PORT datad (404:404:404) (406:406:406))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1562:1562:1562))
        (PORT datab (1212:1212:1212) (1216:1216:1216))
        (PORT datac (650:650:650) (639:639:639))
        (PORT datad (710:710:710) (711:711:711))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (1901:1901:1901))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (709:709:709) (711:711:711))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2571:2571:2571))
        (PORT datab (1643:1643:1643) (1674:1674:1674))
        (PORT datac (622:622:622) (602:602:602))
        (PORT datad (974:974:974) (947:947:947))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2571:2571:2571))
        (PORT datab (839:839:839) (833:833:833))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1102:1102:1102) (1093:1093:1093))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2570:2570:2570))
        (PORT datab (1639:1639:1639) (1669:1669:1669))
        (PORT datac (739:739:739) (736:736:736))
        (PORT datad (756:756:756) (752:752:752))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1643:1643:1643) (1674:1674:1674))
        (PORT datac (2091:2091:2091) (1998:1998:1998))
        (PORT datad (991:991:991) (957:957:957))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2151:2151:2151) (2110:2110:2110))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (576:576:576))
        (PORT datab (1883:1883:1883) (1852:1852:1852))
        (PORT datad (1564:1564:1564) (1554:1554:1554))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDG\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (2706:2706:2706) (2745:2745:2745))
        (PORT datad (1560:1560:1560) (1550:1550:1550))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (683:683:683) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4402:4402:4402) (4745:4745:4745))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataReady\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datad (261:261:261) (335:335:335))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1418:1418:1418) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[0\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3243:3243:3243) (3319:3319:3319))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[0\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2618:2618:2618) (2561:2561:2561))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (663:663:663) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4558:4558:4558) (4961:4961:4961))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1418:1418:1418) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[1\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3312:3312:3312) (3299:3299:3299))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2618:2618:2618) (2561:2561:2561))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (683:683:683) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4191:4191:4191) (4560:4560:4560))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1418:1418:1418) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[2\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (3481:3481:3481) (3610:3610:3610))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2618:2618:2618) (2561:2561:2561))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (683:683:683) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4151:4151:4151) (4525:4525:4525))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1418:1418:1418) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[3\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3331:3331:3331) (3316:3316:3316))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[3\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2618:2618:2618) (2561:2561:2561))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (663:663:663) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4121:4121:4121) (4491:4491:4491))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1418:1418:1418) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[4\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3440:3440:3440) (3424:3424:3424))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[4\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2618:2618:2618) (2561:2561:2561))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (673:673:673) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4091:4091:4091) (4452:4452:4452))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1418:1418:1418) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[5\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3429:3429:3429) (3409:3409:3409))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[5\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2618:2618:2618) (2561:2561:2561))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (673:673:673) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4238:4238:4238) (4619:4619:4619))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1418:1418:1418) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[6\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3328:3328:3328) (3310:3310:3310))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[6\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2618:2618:2618) (2561:2561:2561))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (663:663:663) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2150:2150:2150))
        (PORT asdata (4591:4591:4591) (4951:4951:4951))
        (PORT ena (1418:1418:1418) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[7\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3273:3273:3273) (3269:3269:3269))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[7\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2618:2618:2618) (2561:2561:2561))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2152:2152:2152))
        (PORT asdata (4438:4438:4438) (4734:4734:4734))
        (PORT ena (2033:2033:2033) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[8\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3304:3304:3304) (3290:3290:3290))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[8\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2266:2266:2266) (2220:2220:2220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4124:4124:4124) (4425:4425:4425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2033:2033:2033) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[9\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3313:3313:3313) (3278:3278:3278))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[9\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2266:2266:2266) (2220:2220:2220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4146:4146:4146) (4452:4452:4452))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2033:2033:2033) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[10\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3263:3263:3263) (3270:3270:3270))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[10\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1953:1953:1953) (1902:1902:1902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4052:4052:4052) (4319:4319:4319))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2033:2033:2033) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[11\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3253:3253:3253) (3234:3234:3234))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[11\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2266:2266:2266) (2220:2220:2220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2152:2152:2152))
        (PORT asdata (4907:4907:4907) (5251:5251:5251))
        (PORT ena (2033:2033:2033) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[12\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3336:3336:3336) (3315:3315:3315))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[12\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1953:1953:1953) (1902:1902:1902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (673:673:673) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2152:2152:2152))
        (PORT asdata (4594:4594:4594) (4955:4955:4955))
        (PORT ena (2033:2033:2033) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[13\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3290:3290:3290) (3231:3231:3231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[13\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1953:1953:1953) (1902:1902:1902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (663:663:663) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4221:4221:4221) (4602:4602:4602))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2033:2033:2033) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[14\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3364:3364:3364) (3339:3339:3339))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[14\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1953:1953:1953) (1902:1902:1902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (673:673:673) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4407:4407:4407) (4782:4782:4782))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2033:2033:2033) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[15\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3279:3279:3279) (3261:3261:3261))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[15\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1953:1953:1953) (1902:1902:1902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
)
