// Seed: 2296886206
program module_0;
endprogram
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri id_7,
    input wire id_8,
    input supply1 id_9,
    input wire id_10,
    output wand id_11,
    input tri id_12,
    output supply1 id_13
);
  wire id_15;
  nand (id_11, id_12, id_15, id_2, id_3, id_4, id_5, id_7, id_8, id_9);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'd0;
  always_latch if ((id_1)) id_2 <= id_1;
  reg id_7;
  module_0();
  tri id_8;
  assign id_1 = id_6;
  assign id_8 = 1;
  assign id_4[1] = id_3;
  wire id_9;
  wire id_10;
  assign id_5 = 1;
  assign id_1 = id_7;
endmodule
