#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002FB8D8 .scope module, "teste_exercicio_01" "teste_exercicio_01" 2 40;
 .timescale 0 0;
v00381298_0 .var "IN", 3 0;
RS_0035440C .resolv tri, L_00382118, L_003821C8, L_00382278, L_00382328;
v003812F0_0 .net8 "OUT", 3 0, RS_0035440C; 4 drivers
v00381348_0 .var "adress", 0 0;
v003813A0_0 .var "clear", 0 0;
v003813F8_0 .net "clk", 0 0, v00381240_0; 1 drivers
v00381450_0 .var "readWrite", 0 0;
S_002FB5A8 .scope module, "clk1" "clock" 2 47, 3 6, S_002FB8D8;
 .timescale 0 0;
v00381240_0 .var "clk", 0 0;
S_002FB850 .scope module, "ram1" "ram1x4" 2 48, 2 8, S_002FB8D8;
 .timescale 0 0;
L_003523B0 .functor NOT 1, L_003814A8, C4<0>, C4<0>, C4<0>;
L_003524C8 .functor NOT 1, L_00381500, C4<0>, C4<0>, C4<0>;
L_00352570 .functor NOT 1, L_00381558, C4<0>, C4<0>, C4<0>;
L_00352490 .functor NOT 1, L_003815B0, C4<0>, C4<0>, C4<0>;
L_00352688 .functor AND 1, v00381240_0, v00381450_0, v00381348_0, C4<1>;
L_00352848 .functor AND 1, L_00382170, v00381348_0, C4<1>, C4<1>;
L_00381C80 .functor AND 1, L_00382220, v00381348_0, C4<1>, C4<1>;
L_00352810 .functor AND 1, L_003822D0, v00381348_0, C4<1>, C4<1>;
L_00381D60 .functor AND 1, L_00382380, v00381348_0, C4<1>, C4<1>;
v00342CD0_0 .net *"_s1", 0 0, L_003814A8; 1 drivers
v00342D28_0 .net *"_s3", 0 0, L_00381500; 1 drivers
v00342D80_0 .net *"_s43", 0 0, L_00381A80; 1 drivers
v00342DD8_0 .net *"_s47", 0 0, L_00381B30; 1 drivers
v00342E30_0 .net *"_s5", 0 0, L_00381558; 1 drivers
v00342E88_0 .net *"_s51", 0 0, L_00382010; 1 drivers
v00342EE0_0 .net *"_s55", 0 0, L_003820C0; 1 drivers
v00342F38_0 .net *"_s56", 0 0, L_00352848; 1 drivers
v00342F90_0 .net *"_s59", 0 0, L_00382170; 1 drivers
v00342FE8_0 .net *"_s60", 0 0, L_00381C80; 1 drivers
v00343040_0 .net *"_s63", 0 0, L_00382220; 1 drivers
v00343098_0 .net *"_s64", 0 0, L_00352810; 1 drivers
v00380C10_0 .net *"_s67", 0 0, L_003822D0; 1 drivers
v00380C68_0 .net *"_s68", 0 0, L_00381D60; 1 drivers
v00380CC0_0 .net *"_s7", 0 0, L_003815B0; 1 drivers
v00380D18_0 .net *"_s71", 0 0, L_00382380; 1 drivers
v00380D70_0 .net "address", 0 0, v00381348_0; 1 drivers
RS_00354394 .resolv tri, L_00381A28, L_00381AD8, L_00381B88, L_00382068;
v00380DC8_0 .net8 "aux", 3 0, RS_00354394; 4 drivers
v00380E20_0 .net "clear", 0 0, v003813A0_0; 1 drivers
v00380E78_0 .alias "clk", 0 0, v003813F8_0;
v00380ED0_0 .net "not0", 0 0, L_003523B0; 1 drivers
v00380F28_0 .net "not1", 0 0, L_003524C8; 1 drivers
v00380F80_0 .net "not2", 0 0, L_00352570; 1 drivers
v00380FD8_0 .net "not3", 0 0, L_00352490; 1 drivers
RS_003543C4 .resolv tri, L_00381608, L_00381710, L_00381818, L_00381920;
v00381030_0 .net8 "q", 3 0, RS_003543C4; 4 drivers
RS_003543DC .resolv tri, L_00381660, L_00381768, L_00381870, L_00381978;
v00381088_0 .net8 "qnot", 3 0, RS_003543DC; 4 drivers
v003810E0_0 .net "readWrite", 0 0, v00381450_0; 1 drivers
v00381138_0 .alias "s", 3 0, v003812F0_0;
v00381190_0 .net "w", 0 0, L_00352688; 1 drivers
v003811E8_0 .net "x", 3 0, v00381298_0; 1 drivers
L_003814A8 .part v00381298_0, 0, 1;
L_00381500 .part v00381298_0, 1, 1;
L_00381558 .part v00381298_0, 2, 1;
L_003815B0 .part v00381298_0, 3, 1;
L_00381608 .part/pv v00342C20_0, 0, 1, 4;
L_00381660 .part/pv v00342C78_0, 0, 1, 4;
L_003816B8 .part v00381298_0, 3, 1;
L_00381710 .part/pv v003429B8_0, 1, 1, 4;
L_00381768 .part/pv v00342A10_0, 1, 1, 4;
L_003817C0 .part v00381298_0, 2, 1;
L_00381818 .part/pv v00342750_0, 2, 1, 4;
L_00381870 .part/pv v003427A8_0, 2, 1, 4;
L_003818C8 .part v00381298_0, 1, 1;
L_00381920 .part/pv v003424E8_0, 3, 1, 4;
L_00381978 .part/pv v00342540_0, 3, 1, 4;
L_003819D0 .part v00381298_0, 0, 1;
L_00381A28 .part/pv L_00381A80, 0, 1, 4;
L_00381A80 .part RS_003543C4, 3, 1;
L_00381AD8 .part/pv L_00381B30, 1, 1, 4;
L_00381B30 .part RS_003543C4, 2, 1;
L_00381B88 .part/pv L_00382010, 2, 1, 4;
L_00382010 .part RS_003543C4, 1, 1;
L_00382068 .part/pv L_003820C0, 3, 1, 4;
L_003820C0 .part RS_003543C4, 0, 1;
L_00382118 .part/pv L_00352848, 0, 1, 4;
L_00382170 .part RS_00354394, 0, 1;
L_003821C8 .part/pv L_00381C80, 1, 1, 4;
L_00382220 .part RS_00354394, 1, 1;
L_00382278 .part/pv L_00352810, 2, 1, 4;
L_003822D0 .part RS_00354394, 2, 1;
L_00382328 .part/pv L_00381D60, 3, 1, 4;
L_00382380 .part RS_00354394, 3, 1;
S_002FB630 .scope module, "flip1" "ffJK" 2 21, 3 28, S_002FB850;
 .timescale 0 0;
v00342A68_0 .alias "clear", 0 0, v00380E20_0;
v00342AC0_0 .alias "clk", 0 0, v00381190_0;
v00342B18_0 .net "j", 0 0, L_003816B8; 1 drivers
v00342B70_0 .alias "k", 0 0, v00380FD8_0;
v00342BC8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00342C20_0 .var "q", 0 0;
v00342C78_0 .var "qnot", 0 0;
E_00349450 .event posedge, v00342BC8_0, v00342330_0, v00342388_0;
S_002FB6B8 .scope module, "flip2" "ffJK" 2 22, 3 28, S_002FB850;
 .timescale 0 0;
v00342800_0 .alias "clear", 0 0, v00380E20_0;
v00342858_0 .alias "clk", 0 0, v00381190_0;
v003428B0_0 .net "j", 0 0, L_003817C0; 1 drivers
v00342908_0 .alias "k", 0 0, v00380F80_0;
v00342960_0 .net "preset", 0 0, C4<0>; 1 drivers
v003429B8_0 .var "q", 0 0;
v00342A10_0 .var "qnot", 0 0;
E_003494B0 .event posedge, v00342960_0, v00342330_0, v00342388_0;
S_002FB740 .scope module, "flip3" "ffJK" 2 23, 3 28, S_002FB850;
 .timescale 0 0;
v00342598_0 .alias "clear", 0 0, v00380E20_0;
v003425F0_0 .alias "clk", 0 0, v00381190_0;
v00342648_0 .net "j", 0 0, L_003818C8; 1 drivers
v003426A0_0 .alias "k", 0 0, v00380F28_0;
v003426F8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00342750_0 .var "q", 0 0;
v003427A8_0 .var "qnot", 0 0;
E_00349430 .event posedge, v003426F8_0, v00342330_0, v00342388_0;
S_002FB7C8 .scope module, "flip4" "ffJK" 2 24, 3 28, S_002FB850;
 .timescale 0 0;
v00342330_0 .alias "clear", 0 0, v00380E20_0;
v00342388_0 .alias "clk", 0 0, v00381190_0;
v003423E0_0 .net "j", 0 0, L_003819D0; 1 drivers
v00342438_0 .alias "k", 0 0, v00380ED0_0;
v00342490_0 .net "preset", 0 0, C4<0>; 1 drivers
v003424E8_0 .var "q", 0 0;
v00342540_0 .var "qnot", 0 0;
E_003535F0 .event posedge, v00342490_0, v00342330_0, v00342388_0;
    .scope S_002FB5A8;
T_0 ;
    %set/v v00381240_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_002FB5A8;
T_1 ;
    %delay 5, 0;
    %load/v 8, v00381240_0, 1;
    %inv 8, 1;
    %set/v v00381240_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_002FB630;
T_2 ;
    %wait E_00349450;
    %load/v 8, v00342A68_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v00342C20_0, 0, 1;
    %set/v v00342C78_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00342BC8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v00342C20_0, 1, 1;
    %set/v v00342C78_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00342B18_0, 1;
    %load/v 9, v00342B70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00342C20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00342C78_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v00342B18_0, 1;
    %inv 8, 1;
    %load/v 9, v00342B70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00342C20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00342C78_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v00342B18_0, 1;
    %load/v 9, v00342B70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v00342C20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00342C20_0, 0, 8;
    %load/v 8, v00342C78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00342C78_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_002FB6B8;
T_3 ;
    %wait E_003494B0;
    %load/v 8, v00342800_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v003429B8_0, 0, 1;
    %set/v v00342A10_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00342960_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v003429B8_0, 1, 1;
    %set/v v00342A10_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v003428B0_0, 1;
    %load/v 9, v00342908_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003429B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00342A10_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v003428B0_0, 1;
    %inv 8, 1;
    %load/v 9, v00342908_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003429B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00342A10_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v003428B0_0, 1;
    %load/v 9, v00342908_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v003429B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003429B8_0, 0, 8;
    %load/v 8, v00342A10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00342A10_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_002FB740;
T_4 ;
    %wait E_00349430;
    %load/v 8, v00342598_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v00342750_0, 0, 1;
    %set/v v003427A8_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v003426F8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v00342750_0, 1, 1;
    %set/v v003427A8_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v00342648_0, 1;
    %load/v 9, v003426A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00342750_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003427A8_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v00342648_0, 1;
    %inv 8, 1;
    %load/v 9, v003426A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00342750_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003427A8_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v00342648_0, 1;
    %load/v 9, v003426A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v00342750_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00342750_0, 0, 8;
    %load/v 8, v003427A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003427A8_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_002FB7C8;
T_5 ;
    %wait E_003535F0;
    %load/v 8, v00342330_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v003424E8_0, 0, 1;
    %set/v v00342540_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00342490_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v003424E8_0, 1, 1;
    %set/v v00342540_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v003423E0_0, 1;
    %load/v 9, v00342438_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003424E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00342540_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v003423E0_0, 1;
    %inv 8, 1;
    %load/v 9, v00342438_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003424E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00342540_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v003423E0_0, 1;
    %load/v 9, v00342438_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v003424E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003424E8_0, 0, 8;
    %load/v 8, v00342540_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00342540_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_002FB8D8;
T_6 ;
    %set/v v003813A0_0, 0, 1;
    %set/v v00381348_0, 0, 1;
    %set/v v00381450_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v00381298_0, 8, 4;
    %vpi_call 2 57 "$display", "Exercicio 01 - Memoria RAM 1x4 memory - Samuel Eus\351bio da Silva - 435055";
    %vpi_call 2 58 "$display", "Clock \011Read/Write Adress \011 IN   - OUT";
    %vpi_call 2 59 "$monitor", "%b \011%b \011   %b \011\011 %4b - %4b", v003813F8_0, v00381450_0, v00381348_0, v00381298_0, v003812F0_0;
    %delay 1, 0;
    %set/v v003813A0_0, 1, 1;
    %delay 1, 0;
    %set/v v003813A0_0, 0, 1;
    %delay 1, 0;
    %set/v v00381450_0, 1, 1;
    %set/v v00381348_0, 1, 1;
    %delay 3, 0;
    %set/v v00381348_0, 0, 1;
    %set/v v00381450_0, 0, 1;
    %delay 1, 0;
    %set/v v00381450_0, 1, 1;
    %delay 3, 0;
    %set/v v00381450_0, 0, 1;
    %movi 8, 10, 4;
    %set/v v00381298_0, 8, 4;
    %delay 3, 0;
    %set/v v00381450_0, 1, 1;
    %set/v v00381348_0, 1, 1;
    %delay 1, 0;
    %set/v v003813A0_0, 1, 1;
    %set/v v00381298_0, 1, 4;
    %set/v v00381450_0, 0, 1;
    %set/v v00381348_0, 0, 1;
    %delay 1, 0;
    %set/v v003813A0_0, 0, 1;
    %delay 20, 0;
    %set/v v00381450_0, 1, 1;
    %delay 10, 0;
    %set/v v00381348_0, 1, 1;
    %delay 20, 0;
    %vpi_call 2 72 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "G:\04-27\412738\Exercicio01.v";
    "./clockFlipFlopJK.v";
