Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      182 LCs used as LUT4 only
Info:      131 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      153 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 284)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 284)
Info: promoting busy_SB_LUT4_O_I3_SB_LUT4_I1_1_O [cen] (fanout 50)
Info: promoting start$SB_IO_IN [cen] (fanout 34)
Info: promoting busy_SB_LUT4_O_I3[0] [cen] (fanout 32)
Info: promoting busy_SB_LUT4_O_I3_SB_LUT4_I1_1_I3_SB_LUT4_I3_O [cen] (fanout 21)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0x2b14dc14

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x39ac66cc

Info: Device utilisation:
Info: 	         ICESTORM_LC:   474/ 7680     6%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 378 cells, random placement wirelen = 13821.
Info:     at initial placer iter 0, wirelen = 1906
Info:     at initial placer iter 1, wirelen = 1859
Info:     at initial placer iter 2, wirelen = 1756
Info:     at initial placer iter 3, wirelen = 1753
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1765, spread = 3016, legal = 3364; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1805, spread = 3232, legal = 3451; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 1866, spread = 2947, legal = 3365; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1918, spread = 2898, legal = 3064; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 1960, spread = 2970, legal = 3141; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 2013, spread = 3221, legal = 3413; time = 0.04s
Info:     at iteration #7, type ALL: wirelen solved = 2125, spread = 2908, legal = 3206; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 2122, spread = 2877, legal = 3177; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 2139, spread = 2831, legal = 3288; time = 0.29s
Info: HeAP Placer Time: 0.52s
Info:   of which solving equations: 0.14s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.32s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 56, wirelen = 3064
Info:   at iteration #5: temp = 0.000000, timing cost = 59, wirelen = 2402
Info:   at iteration #10: temp = 0.000000, timing cost = 73, wirelen = 2294
Info:   at iteration #15: temp = 0.000000, timing cost = 36, wirelen = 2221
Info:   at iteration #20: temp = 0.000000, timing cost = 56, wirelen = 2176
Info:   at iteration #22: temp = 0.000000, timing cost = 56, wirelen = 2171 
Info: SA placement time 0.36s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 146.37 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 5.65 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.76 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 76501,  76770) |****+
Info: [ 76770,  77039) |*******+
Info: [ 77039,  77308) |****************+
Info: [ 77308,  77577) |*************+
Info: [ 77577,  77846) |**************+
Info: [ 77846,  78115) |*********************************************+
Info: [ 78115,  78384) |*********************************************+
Info: [ 78384,  78653) |*******************************+
Info: [ 78653,  78922) |************************+
Info: [ 78922,  79191) |**********+
Info: [ 79191,  79460) |*********************+
Info: [ 79460,  79729) |*********************+
Info: [ 79729,  79998) |*****************+
Info: [ 79998,  80267) |****************+
Info: [ 80267,  80536) |****************+
Info: [ 80536,  80805) |*********************+
Info: [ 80805,  81074) |******************************+
Info: [ 81074,  81343) |*****************************************************+
Info: [ 81343,  81612) |***+
Info: [ 81612,  81881) |************************************************************ 
Info: Checksum: 0x1c390930

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1622 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      126        795 |  126   795 |       771|       0.17       0.17|
Info:       1984 |      303       1597 |  177   802 |         0|       0.33       0.51|
Info: Routing complete.
Info: Router1 time 0.51s
Info: Checksum: 0x353dd0f0

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_16_LC.O
Info:  0.6  1.1    Net calc_sum_p1_p2_SB_LUT4_O_7_I1[0] budget 16.163000 ns (10,16) -> (10,16)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  1.5  Source calc_sum_p1_p2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  0.6  2.1    Net calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I1[2] budget 20.305000 ns (10,16) -> (10,16)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.5  Source calc_sum_p1_p2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.6  3.1    Net calc_sum_p1_p2_SB_LUT4_O_13_I1_SB_LUT4_O_I2[1] budget 20.305000 ns (10,16) -> (9,15)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_13_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.5  Source calc_sum_p1_p2_SB_LUT4_O_13_I1_SB_LUT4_O_LC.O
Info:  1.0  4.4    Net calc_sum_p1_p2_SB_LUT4_O_13_I1[1] budget 20.304001 ns (9,15) -> (9,13)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_3_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  4.7  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  4.7    Net calc_sum_p1_p2_SB_LUT4_O_14_I1[3] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.8  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC.COUT
Info:  0.0  4.8    Net calc_sum_p1_p2_SB_LUT4_O_15_I1[3] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.9  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_1_LC.COUT
Info:  0.0  4.9    Net calc_sum_p1_p2_SB_LUT4_O_16_I1[3] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.1  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_LC.COUT
Info:  0.2  5.3    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_I1[3] budget 0.190000 ns (9,13) -> (9,14)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.4  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_LC.COUT
Info:  0.0  5.4    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_I1[3] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.5  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_LC.COUT
Info:  0.0  5.5    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_I3 budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.1  5.6  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_LC.COUT
Info:  0.3  5.9    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_I3 budget 0.260000 ns (9,14) -> (9,14)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_LC.I3
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  6.2  Setup sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_LC.I3
Info: 3.0 ns logic, 3.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source multiplicand[9]$sb_io.D_IN_0
Info:  2.8  2.8    Net multiplicand[9]$SB_IO_IN budget 82.864998 ns (33,19) -> (4,17)
Info:                Sink r_mcand_SB_DFFER_Q_6_DFFLC.I0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:111.41-111.53
Info:  0.5  3.3  Setup r_mcand_SB_DFFER_Q_6_DFFLC.I0
Info: 0.5 ns logic, 2.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source pipe_valid_SB_DFFR_Q_DFFLC.O
Info:  2.0  2.5    Net busy_SB_LUT4_O_I3[0] budget 41.208000 ns (24,16) -> (15,17)
Info:                Sink busy_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:189.23-189.33
Info:  0.4  2.9  Source busy_SB_LUT4_O_LC.O
Info:  2.4  5.3    Net busy$SB_IO_OUT budget 41.207001 ns (15,17) -> (15,0)
Info:                Sink busy$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:116.41-116.45
Info: 0.9 ns logic, 4.4 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 160.67 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 3.27 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 5.32 ns

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 77109,  77348) |+
Info: [ 77348,  77587) |*+
Info: [ 77587,  77826) |+
Info: [ 77826,  78065) |**+
Info: [ 78065,  78304) |**+
Info: [ 78304,  78543) |******+
Info: [ 78543,  78782) |****+
Info: [ 78782,  79021) |*********+
Info: [ 79021,  79260) |************************+
Info: [ 79260,  79499) |****+
Info: [ 79499,  79738) |***+
Info: [ 79738,  79977) |***+
Info: [ 79977,  80216) |***********+
Info: [ 80216,  80455) |**+
Info: [ 80455,  80694) |******+
Info: [ 80694,  80933) |************************************************************ 
Info: [ 80933,  81172) |***************+
Info: [ 81172,  81411) |**************+
Info: [ 81411,  81650) |*************+
Info: [ 81650,  81889) |****************************+
1 warning, 0 errors

Info: Program finished normally.
