# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_UART.srcs/sources_1/new/ram.vhd" \
"../../../../project_UART.srcs/RAM_Sim/new/RAM_TB.vhd" \

# Do not sort compile order
nosort
