============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  03:17:10 pm
  Module:                 sdrc_bank_ctl
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Instance   Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
-------------------------------------------------------------------------------
sdrc_bank_ctl               1216   3575.610     0.000     3575.610 <none> (D)  
  (D) = wireload is default in technology library
