// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Linear_layer_ds0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Linear_layer_ds0::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Linear_layer_ds0::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state1 = "1";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state2 = "10";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state3 = "100";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state4 = "1000";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state5 = "10000";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state6 = "100000";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_pp1_stage0 = "1000000";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state22 = "10000000";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_pp2_stage0 = "100000000";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state25 = "1000000000";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_pp3_stage0 = "10000000000";
const sc_lv<12> Linear_layer_ds0::ap_ST_fsm_state34 = "100000000000";
const bool Linear_layer_ds0::ap_const_boolean_1 = true;
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Linear_layer_ds0::ap_const_boolean_0 = false;
const sc_lv<1> Linear_layer_ds0::ap_const_lv1_0 = "0";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_1 = "1";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_2 = "10";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_3 = "11";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_4 = "100";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_5 = "101";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_6 = "110";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_8 = "1000";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_A = "1010";
const sc_lv<1> Linear_layer_ds0::ap_const_lv1_1 = "1";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_7 = "111";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_9 = "1001";
const sc_lv<4> Linear_layer_ds0::ap_const_lv4_0 = "0000";
const sc_lv<10> Linear_layer_ds0::ap_const_lv10_0 = "0000000000";
const sc_lv<32> Linear_layer_ds0::ap_const_lv32_B = "1011";
const sc_lv<20> Linear_layer_ds0::ap_const_lv20_0 = "00000000000000000000";
const sc_lv<4> Linear_layer_ds0::ap_const_lv4_C = "1100";
const sc_lv<4> Linear_layer_ds0::ap_const_lv4_1 = "1";
const sc_lv<8> Linear_layer_ds0::ap_const_lv8_0 = "00000000";
const sc_lv<10> Linear_layer_ds0::ap_const_lv10_300 = "1100000000";
const sc_lv<10> Linear_layer_ds0::ap_const_lv10_1 = "1";
const sc_lv<20> Linear_layer_ds0::ap_const_lv20_90000 = "10010000000000000000";
const sc_lv<20> Linear_layer_ds0::ap_const_lv20_1 = "1";

Linear_layer_ds0::Linear_layer_ds0(sc_module_name name) : sc_module(name), mVcdFile(0) {
    v101_U = new Linear_layer_qkv_v7("v101_U");
    v101_U->clk(ap_clk);
    v101_U->reset(ap_rst);
    v101_U->address0(v101_address0);
    v101_U->ce0(v101_ce0);
    v101_U->we0(v101_we0);
    v101_U->d0(ap_var_for_const0);
    v101_U->q0(v101_q0);
    v101_U->address1(v101_address1);
    v101_U->ce1(v101_ce1);
    v101_U->we1(v101_we1);
    v101_U->d1(reg_293);
    v101_U->q1(v101_q1);
    Bert_layer_fadd_3bkb_U37 = new Bert_layer_fadd_3bkb<1,5,32,32,32>("Bert_layer_fadd_3bkb_U37");
    Bert_layer_fadd_3bkb_U37->clk(ap_clk);
    Bert_layer_fadd_3bkb_U37->reset(ap_rst);
    Bert_layer_fadd_3bkb_U37->din0(grp_fu_285_p0);
    Bert_layer_fadd_3bkb_U37->din1(grp_fu_285_p1);
    Bert_layer_fadd_3bkb_U37->ce(ap_var_for_const1);
    Bert_layer_fadd_3bkb_U37->dout(grp_fu_285_p2);
    Bert_layer_fmul_3cud_U38 = new Bert_layer_fmul_3cud<1,4,32,32,32>("Bert_layer_fmul_3cud_U38");
    Bert_layer_fmul_3cud_U38->clk(ap_clk);
    Bert_layer_fmul_3cud_U38->reset(ap_rst);
    Bert_layer_fmul_3cud_U38->din0(v94_load_reg_675);
    Bert_layer_fmul_3cud_U38->din1(v106_reg_680);
    Bert_layer_fmul_3cud_U38->ce(ap_var_for_const1);
    Bert_layer_fmul_3cud_U38->dout(grp_fu_289_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln211_fu_357_p2);
    sensitive << ( sub_ln211_reg_600 );
    sensitive << ( zext_ln211_2_fu_353_p1 );

    SC_METHOD(thread_add_ln220_fu_432_p2);
    sensitive << ( indvar_flatten_reg_230 );

    SC_METHOD(thread_add_ln223_fu_517_p2);
    sensitive << ( sub_ln223_reg_630 );
    sensitive << ( zext_ln223_2_fu_514_p1 );

    SC_METHOD(thread_add_ln224_fu_503_p2);
    sensitive << ( sub_ln224_fu_497_p2 );
    sensitive << ( zext_ln223_3_fu_472_p1 );

    SC_METHOD(thread_add_ln234_fu_552_p2);
    sensitive << ( sub_ln223_reg_630 );
    sensitive << ( zext_ln234_fu_548_p1 );

    SC_METHOD(thread_add_ln239_fu_582_p2);
    sensitive << ( sub_ln223_reg_630 );
    sensitive << ( zext_ln239_fu_578_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp3_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state22);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state25);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state34);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_pp3_stage0);

    SC_METHOD(thread_ap_block_pp3_stage0_11001);

    SC_METHOD(thread_ap_block_pp3_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state11_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state12_pp1_stage0_iter5);

    SC_METHOD(thread_ap_block_state13_pp1_stage0_iter6);

    SC_METHOD(thread_ap_block_state14_pp1_stage0_iter7);

    SC_METHOD(thread_ap_block_state15_pp1_stage0_iter8);

    SC_METHOD(thread_ap_block_state16_pp1_stage0_iter9);

    SC_METHOD(thread_ap_block_state17_pp1_stage0_iter10);

    SC_METHOD(thread_ap_block_state18_pp1_stage0_iter11);

    SC_METHOD(thread_ap_block_state19_pp1_stage0_iter12);

    SC_METHOD(thread_ap_block_state20_pp1_stage0_iter13);

    SC_METHOD(thread_ap_block_state21_pp1_stage0_iter14);

    SC_METHOD(thread_ap_block_state23_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state24_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state26_pp3_stage0_iter0);

    SC_METHOD(thread_ap_block_state27_pp3_stage0_iter1);

    SC_METHOD(thread_ap_block_state28_pp3_stage0_iter2);

    SC_METHOD(thread_ap_block_state29_pp3_stage0_iter3);

    SC_METHOD(thread_ap_block_state30_pp3_stage0_iter4);

    SC_METHOD(thread_ap_block_state31_pp3_stage0_iter5);

    SC_METHOD(thread_ap_block_state32_pp3_stage0_iter6);

    SC_METHOD(thread_ap_block_state33_pp3_stage0_iter7);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state7);
    sensitive << ( icmp_ln220_fu_426_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state23);
    sensitive << ( icmp_ln231_fu_531_p2 );

    SC_METHOD(thread_ap_condition_pp3_exit_iter0_state26);
    sensitive << ( icmp_ln236_fu_561_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln214_fu_367_p2 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_enable_pp3);
    sensitive << ( ap_idle_pp3 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter13 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter8 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_enable_reg_pp1_iter6 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp1_iter10 );
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_enable_reg_pp1_iter12 );
    sensitive << ( ap_enable_reg_pp1_iter14 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_ap_idle_pp3);
    sensitive << ( ap_enable_reg_pp3_iter6 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_enable_reg_pp3_iter3 );
    sensitive << ( ap_enable_reg_pp3_iter4 );
    sensitive << ( ap_enable_reg_pp3_iter5 );
    sensitive << ( ap_enable_reg_pp3_iter7 );

    SC_METHOD(thread_ap_phi_mux_k3_0_phi_fu_245_p4);
    sensitive << ( k3_0_reg_241 );
    sensitive << ( icmp_ln220_reg_637 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( select_ln223_1_reg_653 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln214_fu_367_p2 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_grp_fu_285_p0);
    sensitive << ( v108_reg_696 );
    sensitive << ( v114_reg_745 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_grp_fu_285_p1);
    sensitive << ( v107_reg_691 );
    sensitive << ( v113_reg_740 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_i5_fu_373_p2);
    sensitive << ( i5_0_reg_207 );

    SC_METHOD(thread_icmp_ln209_fu_299_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( v98_0_reg_185 );

    SC_METHOD(thread_icmp_ln210_fu_341_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( v99_0_reg_196 );

    SC_METHOD(thread_icmp_ln214_fu_367_p2);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( i5_0_reg_207 );

    SC_METHOD(thread_icmp_ln216_fu_379_p2);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( j_init3_0_reg_219 );

    SC_METHOD(thread_icmp_ln220_fu_426_p2);
    sensitive << ( indvar_flatten_reg_230 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln221_fu_444_p2);
    sensitive << ( j7_0_reg_252 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln220_fu_426_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln231_fu_531_p2);
    sensitive << ( j_back3_0_reg_263 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_icmp_ln236_fu_561_p2);
    sensitive << ( j8_0_reg_274 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );

    SC_METHOD(thread_j7_fu_466_p2);
    sensitive << ( select_ln223_fu_450_p3 );

    SC_METHOD(thread_j8_fu_567_p2);
    sensitive << ( j8_0_reg_274 );

    SC_METHOD(thread_j_back3_fu_537_p2);
    sensitive << ( j_back3_0_reg_263 );

    SC_METHOD(thread_j_init3_fu_385_p2);
    sensitive << ( j_init3_0_reg_219 );

    SC_METHOD(thread_k3_fu_438_p2);
    sensitive << ( ap_phi_mux_k3_0_phi_fu_245_p4 );

    SC_METHOD(thread_select_ln223_1_fu_458_p3);
    sensitive << ( ap_phi_mux_k3_0_phi_fu_245_p4 );
    sensitive << ( icmp_ln221_fu_444_p2 );
    sensitive << ( k3_fu_438_p2 );

    SC_METHOD(thread_select_ln223_fu_450_p3);
    sensitive << ( j7_0_reg_252 );
    sensitive << ( icmp_ln221_fu_444_p2 );

    SC_METHOD(thread_sext_ln211_fu_362_p1);
    sensitive << ( add_ln211_fu_357_p2 );

    SC_METHOD(thread_sext_ln223_fu_522_p1);
    sensitive << ( add_ln223_fu_517_p2 );

    SC_METHOD(thread_sext_ln224_fu_509_p1);
    sensitive << ( add_ln224_fu_503_p2 );

    SC_METHOD(thread_sext_ln234_fu_557_p1);
    sensitive << ( add_ln234_reg_710 );

    SC_METHOD(thread_sext_ln239_fu_587_p1);
    sensitive << ( add_ln239_fu_582_p2 );

    SC_METHOD(thread_sub_ln211_fu_335_p2);
    sensitive << ( zext_ln211_fu_319_p1 );
    sensitive << ( zext_ln211_1_fu_331_p1 );

    SC_METHOD(thread_sub_ln223_fu_420_p2);
    sensitive << ( zext_ln223_fu_404_p1 );
    sensitive << ( zext_ln223_1_fu_416_p1 );

    SC_METHOD(thread_sub_ln224_fu_497_p2);
    sensitive << ( zext_ln224_1_fu_482_p1 );
    sensitive << ( zext_ln224_2_fu_493_p1 );

    SC_METHOD(thread_tmp_41_fu_311_p3);
    sensitive << ( v98_0_reg_185 );

    SC_METHOD(thread_tmp_42_fu_323_p3);
    sensitive << ( v98_0_reg_185 );

    SC_METHOD(thread_tmp_43_fu_396_p3);
    sensitive << ( i5_0_reg_207 );

    SC_METHOD(thread_tmp_44_fu_408_p3);
    sensitive << ( i5_0_reg_207 );

    SC_METHOD(thread_tmp_45_fu_475_p3);
    sensitive << ( select_ln223_reg_646 );

    SC_METHOD(thread_tmp_46_fu_486_p3);
    sensitive << ( select_ln223_reg_646 );

    SC_METHOD(thread_v101_address0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln218_fu_391_p1 );
    sensitive << ( zext_ln224_fu_527_p1 );

    SC_METHOD(thread_v101_address1);
    sensitive << ( v101_addr_2_reg_685_pp1_iter13_reg );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter14 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln233_fu_543_p1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_v101_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_enable_reg_pp1_iter7 );

    SC_METHOD(thread_v101_ce1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter14 );

    SC_METHOD(thread_v101_we0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( icmp_ln216_fu_379_p2 );

    SC_METHOD(thread_v101_we1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln220_reg_637_pp1_iter13_reg );
    sensitive << ( ap_enable_reg_pp1_iter14 );

    SC_METHOD(thread_v94_address0);
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( sext_ln223_fu_522_p1 );

    SC_METHOD(thread_v94_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter3 );

    SC_METHOD(thread_v95_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( sext_ln224_fu_509_p1 );

    SC_METHOD(thread_v95_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_v96_address0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( zext_ln238_fu_573_p1 );

    SC_METHOD(thread_v96_ce0);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );

    SC_METHOD(thread_v97_address0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( sext_ln211_fu_362_p1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( sext_ln234_fu_557_p1 );
    sensitive << ( sext_ln239_fu_587_p1 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_v97_address1);
    sensitive << ( v97_addr_2_reg_729_pp3_iter6_reg );
    sensitive << ( ap_enable_reg_pp3_iter7 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_v97_ce0);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_v97_ce1);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp3_iter7 );

    SC_METHOD(thread_v97_d0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( v101_q1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_v97_d1);
    sensitive << ( reg_293 );
    sensitive << ( ap_enable_reg_pp3_iter7 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_v97_we0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln231_reg_701 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( icmp_ln210_fu_341_p2 );

    SC_METHOD(thread_v97_we1);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( icmp_ln236_reg_720_pp3_iter6_reg );
    sensitive << ( ap_enable_reg_pp3_iter7 );

    SC_METHOD(thread_v98_fu_305_p2);
    sensitive << ( v98_0_reg_185 );

    SC_METHOD(thread_v99_fu_347_p2);
    sensitive << ( v99_0_reg_196 );

    SC_METHOD(thread_zext_ln211_1_fu_331_p1);
    sensitive << ( tmp_42_fu_323_p3 );

    SC_METHOD(thread_zext_ln211_2_fu_353_p1);
    sensitive << ( v99_0_reg_196 );

    SC_METHOD(thread_zext_ln211_fu_319_p1);
    sensitive << ( tmp_41_fu_311_p3 );

    SC_METHOD(thread_zext_ln218_fu_391_p1);
    sensitive << ( j_init3_0_reg_219 );

    SC_METHOD(thread_zext_ln223_1_fu_416_p1);
    sensitive << ( tmp_44_fu_408_p3 );

    SC_METHOD(thread_zext_ln223_2_fu_514_p1);
    sensitive << ( select_ln223_1_reg_653_pp1_iter2_reg );

    SC_METHOD(thread_zext_ln223_3_fu_472_p1);
    sensitive << ( select_ln223_1_reg_653 );

    SC_METHOD(thread_zext_ln223_fu_404_p1);
    sensitive << ( tmp_43_fu_396_p3 );

    SC_METHOD(thread_zext_ln224_1_fu_482_p1);
    sensitive << ( tmp_45_fu_475_p3 );

    SC_METHOD(thread_zext_ln224_2_fu_493_p1);
    sensitive << ( tmp_46_fu_486_p3 );

    SC_METHOD(thread_zext_ln224_fu_527_p1);
    sensitive << ( select_ln223_reg_646_pp1_iter6_reg );

    SC_METHOD(thread_zext_ln233_fu_543_p1);
    sensitive << ( j_back3_0_reg_263 );

    SC_METHOD(thread_zext_ln234_fu_548_p1);
    sensitive << ( j_back3_0_reg_263 );

    SC_METHOD(thread_zext_ln238_fu_573_p1);
    sensitive << ( j8_0_reg_274 );

    SC_METHOD(thread_zext_ln239_fu_578_p1);
    sensitive << ( j8_0_reg_274 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp1_iter13 );
    sensitive << ( ap_enable_reg_pp3_iter6 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln209_fu_299_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln214_fu_367_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( icmp_ln220_fu_426_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( icmp_ln231_fu_531_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( icmp_ln236_fu_561_p2 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter14 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_block_pp3_stage0_subdone );
    sensitive << ( ap_enable_reg_pp3_iter7 );
    sensitive << ( icmp_ln210_fu_341_p2 );
    sensitive << ( icmp_ln216_fu_379_p2 );

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "000000000001";
    ap_enable_reg_pp1_iter13 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter12 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter14 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter7 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Linear_layer_ds0_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, v94_address0, "(port)v94_address0");
    sc_trace(mVcdFile, v94_ce0, "(port)v94_ce0");
    sc_trace(mVcdFile, v94_q0, "(port)v94_q0");
    sc_trace(mVcdFile, v95_address0, "(port)v95_address0");
    sc_trace(mVcdFile, v95_ce0, "(port)v95_ce0");
    sc_trace(mVcdFile, v95_q0, "(port)v95_q0");
    sc_trace(mVcdFile, v96_address0, "(port)v96_address0");
    sc_trace(mVcdFile, v96_ce0, "(port)v96_ce0");
    sc_trace(mVcdFile, v96_q0, "(port)v96_q0");
    sc_trace(mVcdFile, v97_address0, "(port)v97_address0");
    sc_trace(mVcdFile, v97_ce0, "(port)v97_ce0");
    sc_trace(mVcdFile, v97_we0, "(port)v97_we0");
    sc_trace(mVcdFile, v97_d0, "(port)v97_d0");
    sc_trace(mVcdFile, v97_q0, "(port)v97_q0");
    sc_trace(mVcdFile, v97_address1, "(port)v97_address1");
    sc_trace(mVcdFile, v97_ce1, "(port)v97_ce1");
    sc_trace(mVcdFile, v97_we1, "(port)v97_we1");
    sc_trace(mVcdFile, v97_d1, "(port)v97_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_230, "indvar_flatten_reg_230");
    sc_trace(mVcdFile, k3_0_reg_241, "k3_0_reg_241");
    sc_trace(mVcdFile, j7_0_reg_252, "j7_0_reg_252");
    sc_trace(mVcdFile, j_back3_0_reg_263, "j_back3_0_reg_263");
    sc_trace(mVcdFile, j8_0_reg_274, "j8_0_reg_274");
    sc_trace(mVcdFile, grp_fu_285_p2, "grp_fu_285_p2");
    sc_trace(mVcdFile, reg_293, "reg_293");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter13, "ap_enable_reg_pp1_iter13");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter0, "ap_block_state7_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter1, "ap_block_state8_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter2, "ap_block_state9_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state10_pp1_stage0_iter3, "ap_block_state10_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state11_pp1_stage0_iter4, "ap_block_state11_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state12_pp1_stage0_iter5, "ap_block_state12_pp1_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state13_pp1_stage0_iter6, "ap_block_state13_pp1_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state14_pp1_stage0_iter7, "ap_block_state14_pp1_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state15_pp1_stage0_iter8, "ap_block_state15_pp1_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state16_pp1_stage0_iter9, "ap_block_state16_pp1_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state17_pp1_stage0_iter10, "ap_block_state17_pp1_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state18_pp1_stage0_iter11, "ap_block_state18_pp1_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state19_pp1_stage0_iter12, "ap_block_state19_pp1_stage0_iter12");
    sc_trace(mVcdFile, ap_block_state20_pp1_stage0_iter13, "ap_block_state20_pp1_stage0_iter13");
    sc_trace(mVcdFile, ap_block_state21_pp1_stage0_iter14, "ap_block_state21_pp1_stage0_iter14");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln220_reg_637, "icmp_ln220_reg_637");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter12_reg, "icmp_ln220_reg_637_pp1_iter12_reg");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter6, "ap_enable_reg_pp3_iter6");
    sc_trace(mVcdFile, ap_block_state26_pp3_stage0_iter0, "ap_block_state26_pp3_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state27_pp3_stage0_iter1, "ap_block_state27_pp3_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state28_pp3_stage0_iter2, "ap_block_state28_pp3_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state29_pp3_stage0_iter3, "ap_block_state29_pp3_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state30_pp3_stage0_iter4, "ap_block_state30_pp3_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state31_pp3_stage0_iter5, "ap_block_state31_pp3_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state32_pp3_stage0_iter6, "ap_block_state32_pp3_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state33_pp3_stage0_iter7, "ap_block_state33_pp3_stage0_iter7");
    sc_trace(mVcdFile, ap_block_pp3_stage0_11001, "ap_block_pp3_stage0_11001");
    sc_trace(mVcdFile, icmp_ln236_reg_720, "icmp_ln236_reg_720");
    sc_trace(mVcdFile, icmp_ln236_reg_720_pp3_iter5_reg, "icmp_ln236_reg_720_pp3_iter5_reg");
    sc_trace(mVcdFile, v98_fu_305_p2, "v98_fu_305_p2");
    sc_trace(mVcdFile, v98_reg_595, "v98_reg_595");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, sub_ln211_fu_335_p2, "sub_ln211_fu_335_p2");
    sc_trace(mVcdFile, sub_ln211_reg_600, "sub_ln211_reg_600");
    sc_trace(mVcdFile, icmp_ln209_fu_299_p2, "icmp_ln209_fu_299_p2");
    sc_trace(mVcdFile, v99_fu_347_p2, "v99_fu_347_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, icmp_ln214_fu_367_p2, "icmp_ln214_fu_367_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, i5_fu_373_p2, "i5_fu_373_p2");
    sc_trace(mVcdFile, i5_reg_617, "i5_reg_617");
    sc_trace(mVcdFile, j_init3_fu_385_p2, "j_init3_fu_385_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, sub_ln223_fu_420_p2, "sub_ln223_fu_420_p2");
    sc_trace(mVcdFile, sub_ln223_reg_630, "sub_ln223_reg_630");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, icmp_ln220_fu_426_p2, "icmp_ln220_fu_426_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter1_reg, "icmp_ln220_reg_637_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter2_reg, "icmp_ln220_reg_637_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter3_reg, "icmp_ln220_reg_637_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter4_reg, "icmp_ln220_reg_637_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter5_reg, "icmp_ln220_reg_637_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter6_reg, "icmp_ln220_reg_637_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter7_reg, "icmp_ln220_reg_637_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter8_reg, "icmp_ln220_reg_637_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter9_reg, "icmp_ln220_reg_637_pp1_iter9_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter10_reg, "icmp_ln220_reg_637_pp1_iter10_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter11_reg, "icmp_ln220_reg_637_pp1_iter11_reg");
    sc_trace(mVcdFile, icmp_ln220_reg_637_pp1_iter13_reg, "icmp_ln220_reg_637_pp1_iter13_reg");
    sc_trace(mVcdFile, add_ln220_fu_432_p2, "add_ln220_fu_432_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, select_ln223_fu_450_p3, "select_ln223_fu_450_p3");
    sc_trace(mVcdFile, select_ln223_reg_646, "select_ln223_reg_646");
    sc_trace(mVcdFile, select_ln223_reg_646_pp1_iter1_reg, "select_ln223_reg_646_pp1_iter1_reg");
    sc_trace(mVcdFile, select_ln223_reg_646_pp1_iter2_reg, "select_ln223_reg_646_pp1_iter2_reg");
    sc_trace(mVcdFile, select_ln223_reg_646_pp1_iter3_reg, "select_ln223_reg_646_pp1_iter3_reg");
    sc_trace(mVcdFile, select_ln223_reg_646_pp1_iter4_reg, "select_ln223_reg_646_pp1_iter4_reg");
    sc_trace(mVcdFile, select_ln223_reg_646_pp1_iter5_reg, "select_ln223_reg_646_pp1_iter5_reg");
    sc_trace(mVcdFile, select_ln223_reg_646_pp1_iter6_reg, "select_ln223_reg_646_pp1_iter6_reg");
    sc_trace(mVcdFile, select_ln223_1_fu_458_p3, "select_ln223_1_fu_458_p3");
    sc_trace(mVcdFile, select_ln223_1_reg_653, "select_ln223_1_reg_653");
    sc_trace(mVcdFile, select_ln223_1_reg_653_pp1_iter1_reg, "select_ln223_1_reg_653_pp1_iter1_reg");
    sc_trace(mVcdFile, select_ln223_1_reg_653_pp1_iter2_reg, "select_ln223_1_reg_653_pp1_iter2_reg");
    sc_trace(mVcdFile, j7_fu_466_p2, "j7_fu_466_p2");
    sc_trace(mVcdFile, v94_load_reg_675, "v94_load_reg_675");
    sc_trace(mVcdFile, v106_reg_680, "v106_reg_680");
    sc_trace(mVcdFile, v101_addr_2_reg_685, "v101_addr_2_reg_685");
    sc_trace(mVcdFile, v101_addr_2_reg_685_pp1_iter8_reg, "v101_addr_2_reg_685_pp1_iter8_reg");
    sc_trace(mVcdFile, v101_addr_2_reg_685_pp1_iter9_reg, "v101_addr_2_reg_685_pp1_iter9_reg");
    sc_trace(mVcdFile, v101_addr_2_reg_685_pp1_iter10_reg, "v101_addr_2_reg_685_pp1_iter10_reg");
    sc_trace(mVcdFile, v101_addr_2_reg_685_pp1_iter11_reg, "v101_addr_2_reg_685_pp1_iter11_reg");
    sc_trace(mVcdFile, v101_addr_2_reg_685_pp1_iter12_reg, "v101_addr_2_reg_685_pp1_iter12_reg");
    sc_trace(mVcdFile, v101_addr_2_reg_685_pp1_iter13_reg, "v101_addr_2_reg_685_pp1_iter13_reg");
    sc_trace(mVcdFile, grp_fu_289_p2, "grp_fu_289_p2");
    sc_trace(mVcdFile, v107_reg_691, "v107_reg_691");
    sc_trace(mVcdFile, v101_q0, "v101_q0");
    sc_trace(mVcdFile, v108_reg_696, "v108_reg_696");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter8, "ap_enable_reg_pp1_iter8");
    sc_trace(mVcdFile, icmp_ln231_fu_531_p2, "icmp_ln231_fu_531_p2");
    sc_trace(mVcdFile, icmp_ln231_reg_701, "icmp_ln231_reg_701");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_block_state23_pp2_stage0_iter0, "ap_block_state23_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state24_pp2_stage0_iter1, "ap_block_state24_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, j_back3_fu_537_p2, "j_back3_fu_537_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, add_ln234_fu_552_p2, "add_ln234_fu_552_p2");
    sc_trace(mVcdFile, add_ln234_reg_710, "add_ln234_reg_710");
    sc_trace(mVcdFile, icmp_ln236_fu_561_p2, "icmp_ln236_fu_561_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp3_stage0, "ap_CS_fsm_pp3_stage0");
    sc_trace(mVcdFile, icmp_ln236_reg_720_pp3_iter1_reg, "icmp_ln236_reg_720_pp3_iter1_reg");
    sc_trace(mVcdFile, icmp_ln236_reg_720_pp3_iter2_reg, "icmp_ln236_reg_720_pp3_iter2_reg");
    sc_trace(mVcdFile, icmp_ln236_reg_720_pp3_iter3_reg, "icmp_ln236_reg_720_pp3_iter3_reg");
    sc_trace(mVcdFile, icmp_ln236_reg_720_pp3_iter4_reg, "icmp_ln236_reg_720_pp3_iter4_reg");
    sc_trace(mVcdFile, icmp_ln236_reg_720_pp3_iter6_reg, "icmp_ln236_reg_720_pp3_iter6_reg");
    sc_trace(mVcdFile, j8_fu_567_p2, "j8_fu_567_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter0, "ap_enable_reg_pp3_iter0");
    sc_trace(mVcdFile, v97_addr_2_reg_729, "v97_addr_2_reg_729");
    sc_trace(mVcdFile, v97_addr_2_reg_729_pp3_iter1_reg, "v97_addr_2_reg_729_pp3_iter1_reg");
    sc_trace(mVcdFile, v97_addr_2_reg_729_pp3_iter2_reg, "v97_addr_2_reg_729_pp3_iter2_reg");
    sc_trace(mVcdFile, v97_addr_2_reg_729_pp3_iter3_reg, "v97_addr_2_reg_729_pp3_iter3_reg");
    sc_trace(mVcdFile, v97_addr_2_reg_729_pp3_iter4_reg, "v97_addr_2_reg_729_pp3_iter4_reg");
    sc_trace(mVcdFile, v97_addr_2_reg_729_pp3_iter5_reg, "v97_addr_2_reg_729_pp3_iter5_reg");
    sc_trace(mVcdFile, v97_addr_2_reg_729_pp3_iter6_reg, "v97_addr_2_reg_729_pp3_iter6_reg");
    sc_trace(mVcdFile, v113_reg_740, "v113_reg_740");
    sc_trace(mVcdFile, v114_reg_745, "v114_reg_745");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter1, "ap_enable_reg_pp3_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state7, "ap_condition_pp1_exit_iter0_state7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter5, "ap_enable_reg_pp1_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter6, "ap_enable_reg_pp1_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter7, "ap_enable_reg_pp1_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter9, "ap_enable_reg_pp1_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter10, "ap_enable_reg_pp1_iter10");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter11, "ap_enable_reg_pp1_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter12, "ap_enable_reg_pp1_iter12");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter14, "ap_enable_reg_pp1_iter14");
    sc_trace(mVcdFile, ap_CS_fsm_state22, "ap_CS_fsm_state22");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state23, "ap_condition_pp2_exit_iter0_state23");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, ap_CS_fsm_state25, "ap_CS_fsm_state25");
    sc_trace(mVcdFile, ap_block_pp3_stage0_subdone, "ap_block_pp3_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp3_exit_iter0_state26, "ap_condition_pp3_exit_iter0_state26");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter2, "ap_enable_reg_pp3_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter3, "ap_enable_reg_pp3_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter4, "ap_enable_reg_pp3_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter5, "ap_enable_reg_pp3_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter7, "ap_enable_reg_pp3_iter7");
    sc_trace(mVcdFile, v101_address0, "v101_address0");
    sc_trace(mVcdFile, v101_ce0, "v101_ce0");
    sc_trace(mVcdFile, v101_we0, "v101_we0");
    sc_trace(mVcdFile, v101_address1, "v101_address1");
    sc_trace(mVcdFile, v101_ce1, "v101_ce1");
    sc_trace(mVcdFile, v101_we1, "v101_we1");
    sc_trace(mVcdFile, v101_q1, "v101_q1");
    sc_trace(mVcdFile, v98_0_reg_185, "v98_0_reg_185");
    sc_trace(mVcdFile, icmp_ln210_fu_341_p2, "icmp_ln210_fu_341_p2");
    sc_trace(mVcdFile, v99_0_reg_196, "v99_0_reg_196");
    sc_trace(mVcdFile, i5_0_reg_207, "i5_0_reg_207");
    sc_trace(mVcdFile, ap_CS_fsm_state34, "ap_CS_fsm_state34");
    sc_trace(mVcdFile, j_init3_0_reg_219, "j_init3_0_reg_219");
    sc_trace(mVcdFile, icmp_ln216_fu_379_p2, "icmp_ln216_fu_379_p2");
    sc_trace(mVcdFile, ap_phi_mux_k3_0_phi_fu_245_p4, "ap_phi_mux_k3_0_phi_fu_245_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, sext_ln211_fu_362_p1, "sext_ln211_fu_362_p1");
    sc_trace(mVcdFile, zext_ln218_fu_391_p1, "zext_ln218_fu_391_p1");
    sc_trace(mVcdFile, sext_ln224_fu_509_p1, "sext_ln224_fu_509_p1");
    sc_trace(mVcdFile, sext_ln223_fu_522_p1, "sext_ln223_fu_522_p1");
    sc_trace(mVcdFile, zext_ln224_fu_527_p1, "zext_ln224_fu_527_p1");
    sc_trace(mVcdFile, zext_ln233_fu_543_p1, "zext_ln233_fu_543_p1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, sext_ln234_fu_557_p1, "sext_ln234_fu_557_p1");
    sc_trace(mVcdFile, sext_ln239_fu_587_p1, "sext_ln239_fu_587_p1");
    sc_trace(mVcdFile, ap_block_pp3_stage0, "ap_block_pp3_stage0");
    sc_trace(mVcdFile, zext_ln238_fu_573_p1, "zext_ln238_fu_573_p1");
    sc_trace(mVcdFile, grp_fu_285_p0, "grp_fu_285_p0");
    sc_trace(mVcdFile, grp_fu_285_p1, "grp_fu_285_p1");
    sc_trace(mVcdFile, tmp_41_fu_311_p3, "tmp_41_fu_311_p3");
    sc_trace(mVcdFile, tmp_42_fu_323_p3, "tmp_42_fu_323_p3");
    sc_trace(mVcdFile, zext_ln211_fu_319_p1, "zext_ln211_fu_319_p1");
    sc_trace(mVcdFile, zext_ln211_1_fu_331_p1, "zext_ln211_1_fu_331_p1");
    sc_trace(mVcdFile, zext_ln211_2_fu_353_p1, "zext_ln211_2_fu_353_p1");
    sc_trace(mVcdFile, add_ln211_fu_357_p2, "add_ln211_fu_357_p2");
    sc_trace(mVcdFile, tmp_43_fu_396_p3, "tmp_43_fu_396_p3");
    sc_trace(mVcdFile, tmp_44_fu_408_p3, "tmp_44_fu_408_p3");
    sc_trace(mVcdFile, zext_ln223_fu_404_p1, "zext_ln223_fu_404_p1");
    sc_trace(mVcdFile, zext_ln223_1_fu_416_p1, "zext_ln223_1_fu_416_p1");
    sc_trace(mVcdFile, icmp_ln221_fu_444_p2, "icmp_ln221_fu_444_p2");
    sc_trace(mVcdFile, k3_fu_438_p2, "k3_fu_438_p2");
    sc_trace(mVcdFile, tmp_45_fu_475_p3, "tmp_45_fu_475_p3");
    sc_trace(mVcdFile, tmp_46_fu_486_p3, "tmp_46_fu_486_p3");
    sc_trace(mVcdFile, zext_ln224_1_fu_482_p1, "zext_ln224_1_fu_482_p1");
    sc_trace(mVcdFile, zext_ln224_2_fu_493_p1, "zext_ln224_2_fu_493_p1");
    sc_trace(mVcdFile, sub_ln224_fu_497_p2, "sub_ln224_fu_497_p2");
    sc_trace(mVcdFile, zext_ln223_3_fu_472_p1, "zext_ln223_3_fu_472_p1");
    sc_trace(mVcdFile, add_ln224_fu_503_p2, "add_ln224_fu_503_p2");
    sc_trace(mVcdFile, zext_ln223_2_fu_514_p1, "zext_ln223_2_fu_514_p1");
    sc_trace(mVcdFile, add_ln223_fu_517_p2, "add_ln223_fu_517_p2");
    sc_trace(mVcdFile, zext_ln234_fu_548_p1, "zext_ln234_fu_548_p1");
    sc_trace(mVcdFile, zext_ln239_fu_578_p1, "zext_ln239_fu_578_p1");
    sc_trace(mVcdFile, add_ln239_fu_582_p2, "add_ln239_fu_582_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, ap_idle_pp3, "ap_idle_pp3");
    sc_trace(mVcdFile, ap_enable_pp3, "ap_enable_pp3");
#endif

    }
}

Linear_layer_ds0::~Linear_layer_ds0() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete v101_U;
    delete Bert_layer_fadd_3bkb_U37;
    delete Bert_layer_fmul_3cud_U38;
}

void Linear_layer_ds0::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_logic_1;
}

void Linear_layer_ds0::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv32_0;
}

void Linear_layer_ds0::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state7.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state7.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state7.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter10 = ap_enable_reg_pp1_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter11 = ap_enable_reg_pp1_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter12 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter12 = ap_enable_reg_pp1_iter11.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter13 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter13 = ap_enable_reg_pp1_iter12.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter14 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter14 = ap_enable_reg_pp1_iter13.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_enable_reg_pp1_iter14 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter5 = ap_enable_reg_pp1_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter6 = ap_enable_reg_pp1_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter7 = ap_enable_reg_pp1_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter8 = ap_enable_reg_pp1_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter9 = ap_enable_reg_pp1_iter8.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state23.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state23.read()))) {
            ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state23.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
            ap_enable_reg_pp2_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state26.read()))) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state26.read())) {
                ap_enable_reg_pp3_iter1 = (ap_condition_pp3_exit_iter0_state26.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp3_iter1 = ap_enable_reg_pp3_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter2 = ap_enable_reg_pp3_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter3 = ap_enable_reg_pp3_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter4 = ap_enable_reg_pp3_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter5 = ap_enable_reg_pp3_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter6 = ap_enable_reg_pp3_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter7 = ap_enable_reg_pp3_iter6.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
            ap_enable_reg_pp3_iter7 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln209_fu_299_p2.read(), ap_const_lv1_1))) {
        i5_0_reg_207 = ap_const_lv4_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state34.read())) {
        i5_0_reg_207 = i5_reg_617.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_fu_426_p2.read()))) {
        indvar_flatten_reg_230 = add_ln220_fu_432_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        indvar_flatten_reg_230 = ap_const_lv20_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_fu_426_p2.read()))) {
        j7_0_reg_252 = j7_fu_466_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        j7_0_reg_252 = ap_const_lv10_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
        j8_0_reg_274 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln236_fu_561_p2.read()))) {
        j8_0_reg_274 = j8_fu_567_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
        j_back3_0_reg_263 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln231_fu_531_p2.read()))) {
        j_back3_0_reg_263 = j_back3_fu_537_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln216_fu_379_p2.read()))) {
        j_init3_0_reg_219 = j_init3_fu_385_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln214_fu_367_p2.read()))) {
        j_init3_0_reg_219 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln220_reg_637.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        k3_0_reg_241 = select_ln223_1_reg_653.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        k3_0_reg_241 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln210_fu_341_p2.read()))) {
        v98_0_reg_185 = v98_reg_595.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        v98_0_reg_185 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln209_fu_299_p2.read()))) {
        v99_0_reg_196 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln210_fu_341_p2.read()))) {
        v99_0_reg_196 = v99_fu_347_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln231_fu_531_p2.read()))) {
        add_ln234_reg_710 = add_ln234_fu_552_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        i5_reg_617 = i5_fu_373_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()))) {
        icmp_ln220_reg_637 = icmp_ln220_fu_426_p2.read();
        icmp_ln220_reg_637_pp1_iter1_reg = icmp_ln220_reg_637.read();
        select_ln223_1_reg_653_pp1_iter1_reg = select_ln223_1_reg_653.read();
        select_ln223_reg_646_pp1_iter1_reg = select_ln223_reg_646.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln220_reg_637_pp1_iter10_reg = icmp_ln220_reg_637_pp1_iter9_reg.read();
        icmp_ln220_reg_637_pp1_iter11_reg = icmp_ln220_reg_637_pp1_iter10_reg.read();
        icmp_ln220_reg_637_pp1_iter12_reg = icmp_ln220_reg_637_pp1_iter11_reg.read();
        icmp_ln220_reg_637_pp1_iter13_reg = icmp_ln220_reg_637_pp1_iter12_reg.read();
        icmp_ln220_reg_637_pp1_iter2_reg = icmp_ln220_reg_637_pp1_iter1_reg.read();
        icmp_ln220_reg_637_pp1_iter3_reg = icmp_ln220_reg_637_pp1_iter2_reg.read();
        icmp_ln220_reg_637_pp1_iter4_reg = icmp_ln220_reg_637_pp1_iter3_reg.read();
        icmp_ln220_reg_637_pp1_iter5_reg = icmp_ln220_reg_637_pp1_iter4_reg.read();
        icmp_ln220_reg_637_pp1_iter6_reg = icmp_ln220_reg_637_pp1_iter5_reg.read();
        icmp_ln220_reg_637_pp1_iter7_reg = icmp_ln220_reg_637_pp1_iter6_reg.read();
        icmp_ln220_reg_637_pp1_iter8_reg = icmp_ln220_reg_637_pp1_iter7_reg.read();
        icmp_ln220_reg_637_pp1_iter9_reg = icmp_ln220_reg_637_pp1_iter8_reg.read();
        select_ln223_1_reg_653_pp1_iter2_reg = select_ln223_1_reg_653_pp1_iter1_reg.read();
        select_ln223_reg_646_pp1_iter2_reg = select_ln223_reg_646_pp1_iter1_reg.read();
        select_ln223_reg_646_pp1_iter3_reg = select_ln223_reg_646_pp1_iter2_reg.read();
        select_ln223_reg_646_pp1_iter4_reg = select_ln223_reg_646_pp1_iter3_reg.read();
        select_ln223_reg_646_pp1_iter5_reg = select_ln223_reg_646_pp1_iter4_reg.read();
        select_ln223_reg_646_pp1_iter6_reg = select_ln223_reg_646_pp1_iter5_reg.read();
        v101_addr_2_reg_685_pp1_iter10_reg = v101_addr_2_reg_685_pp1_iter9_reg.read();
        v101_addr_2_reg_685_pp1_iter11_reg = v101_addr_2_reg_685_pp1_iter10_reg.read();
        v101_addr_2_reg_685_pp1_iter12_reg = v101_addr_2_reg_685_pp1_iter11_reg.read();
        v101_addr_2_reg_685_pp1_iter13_reg = v101_addr_2_reg_685_pp1_iter12_reg.read();
        v101_addr_2_reg_685_pp1_iter8_reg = v101_addr_2_reg_685.read();
        v101_addr_2_reg_685_pp1_iter9_reg = v101_addr_2_reg_685_pp1_iter8_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln231_reg_701 = icmp_ln231_fu_531_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()))) {
        icmp_ln236_reg_720 = icmp_ln236_fu_561_p2.read();
        icmp_ln236_reg_720_pp3_iter1_reg = icmp_ln236_reg_720.read();
        v97_addr_2_reg_729_pp3_iter1_reg = v97_addr_2_reg_729.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln236_reg_720_pp3_iter2_reg = icmp_ln236_reg_720_pp3_iter1_reg.read();
        icmp_ln236_reg_720_pp3_iter3_reg = icmp_ln236_reg_720_pp3_iter2_reg.read();
        icmp_ln236_reg_720_pp3_iter4_reg = icmp_ln236_reg_720_pp3_iter3_reg.read();
        icmp_ln236_reg_720_pp3_iter5_reg = icmp_ln236_reg_720_pp3_iter4_reg.read();
        icmp_ln236_reg_720_pp3_iter6_reg = icmp_ln236_reg_720_pp3_iter5_reg.read();
        v97_addr_2_reg_729_pp3_iter2_reg = v97_addr_2_reg_729_pp3_iter1_reg.read();
        v97_addr_2_reg_729_pp3_iter3_reg = v97_addr_2_reg_729_pp3_iter2_reg.read();
        v97_addr_2_reg_729_pp3_iter4_reg = v97_addr_2_reg_729_pp3_iter3_reg.read();
        v97_addr_2_reg_729_pp3_iter5_reg = v97_addr_2_reg_729_pp3_iter4_reg.read();
        v97_addr_2_reg_729_pp3_iter6_reg = v97_addr_2_reg_729_pp3_iter5_reg.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter13.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln220_reg_637_pp1_iter12_reg.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter6.read()) && 
  esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln236_reg_720_pp3_iter5_reg.read())))) {
        reg_293 = grp_fu_285_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_fu_426_p2.read()))) {
        select_ln223_1_reg_653 = select_ln223_1_fu_458_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_fu_426_p2.read()))) {
        select_ln223_reg_646 = select_ln223_fu_450_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln209_fu_299_p2.read()))) {
        sub_ln211_reg_600 = sub_ln211_fu_335_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        sub_ln223_reg_630 = sub_ln223_fu_420_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_reg_637_pp1_iter6_reg.read()))) {
        v101_addr_2_reg_685 =  (sc_lv<10>) (zext_ln224_fu_527_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_reg_637_pp1_iter3_reg.read()))) {
        v106_reg_680 = v95_q0.read();
        v94_load_reg_675 = v94_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_reg_637_pp1_iter7_reg.read()))) {
        v107_reg_691 = grp_fu_289_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_reg_637_pp1_iter7_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter8.read()))) {
        v108_reg_696 = v101_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln236_reg_720.read()))) {
        v113_reg_740 = v96_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln236_reg_720.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()))) {
        v114_reg_745 = v97_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln236_fu_561_p2.read()))) {
        v97_addr_2_reg_729 =  (sc_lv<14>) (sext_ln239_fu_587_p1.read());
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        v98_reg_595 = v98_fu_305_p2.read();
    }
}

void Linear_layer_ds0::thread_add_ln211_fu_357_p2() {
    add_ln211_fu_357_p2 = (!sub_ln211_reg_600.read().is_01() || !zext_ln211_2_fu_353_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(sub_ln211_reg_600.read()) + sc_biguint<15>(zext_ln211_2_fu_353_p1.read()));
}

void Linear_layer_ds0::thread_add_ln220_fu_432_p2() {
    add_ln220_fu_432_p2 = (!indvar_flatten_reg_230.read().is_01() || !ap_const_lv20_1.is_01())? sc_lv<20>(): (sc_biguint<20>(indvar_flatten_reg_230.read()) + sc_biguint<20>(ap_const_lv20_1));
}

void Linear_layer_ds0::thread_add_ln223_fu_517_p2() {
    add_ln223_fu_517_p2 = (!sub_ln223_reg_630.read().is_01() || !zext_ln223_2_fu_514_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(sub_ln223_reg_630.read()) + sc_biguint<15>(zext_ln223_2_fu_514_p1.read()));
}

void Linear_layer_ds0::thread_add_ln224_fu_503_p2() {
    add_ln224_fu_503_p2 = (!sub_ln224_fu_497_p2.read().is_01() || !zext_ln223_3_fu_472_p1.read().is_01())? sc_lv<21>(): (sc_biguint<21>(sub_ln224_fu_497_p2.read()) + sc_biguint<21>(zext_ln223_3_fu_472_p1.read()));
}

void Linear_layer_ds0::thread_add_ln234_fu_552_p2() {
    add_ln234_fu_552_p2 = (!sub_ln223_reg_630.read().is_01() || !zext_ln234_fu_548_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(sub_ln223_reg_630.read()) + sc_biguint<15>(zext_ln234_fu_548_p1.read()));
}

void Linear_layer_ds0::thread_add_ln239_fu_582_p2() {
    add_ln239_fu_582_p2 = (!sub_ln223_reg_630.read().is_01() || !zext_ln239_fu_578_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(sub_ln223_reg_630.read()) + sc_biguint<15>(zext_ln239_fu_578_p1.read()));
}

void Linear_layer_ds0::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[6];
}

void Linear_layer_ds0::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[8];
}

void Linear_layer_ds0::thread_ap_CS_fsm_pp3_stage0() {
    ap_CS_fsm_pp3_stage0 = ap_CS_fsm.read()[10];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state22() {
    ap_CS_fsm_state22 = ap_CS_fsm.read()[7];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state25() {
    ap_CS_fsm_state25 = ap_CS_fsm.read()[9];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state34() {
    ap_CS_fsm_state34 = ap_CS_fsm.read()[11];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void Linear_layer_ds0::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void Linear_layer_ds0::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_pp3_stage0() {
    ap_block_pp3_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_pp3_stage0_11001() {
    ap_block_pp3_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_pp3_stage0_subdone() {
    ap_block_pp3_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state10_pp1_stage0_iter3() {
    ap_block_state10_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state11_pp1_stage0_iter4() {
    ap_block_state11_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state12_pp1_stage0_iter5() {
    ap_block_state12_pp1_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state13_pp1_stage0_iter6() {
    ap_block_state13_pp1_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state14_pp1_stage0_iter7() {
    ap_block_state14_pp1_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state15_pp1_stage0_iter8() {
    ap_block_state15_pp1_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state16_pp1_stage0_iter9() {
    ap_block_state16_pp1_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state17_pp1_stage0_iter10() {
    ap_block_state17_pp1_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state18_pp1_stage0_iter11() {
    ap_block_state18_pp1_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state19_pp1_stage0_iter12() {
    ap_block_state19_pp1_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state20_pp1_stage0_iter13() {
    ap_block_state20_pp1_stage0_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state21_pp1_stage0_iter14() {
    ap_block_state21_pp1_stage0_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state23_pp2_stage0_iter0() {
    ap_block_state23_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state24_pp2_stage0_iter1() {
    ap_block_state24_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state26_pp3_stage0_iter0() {
    ap_block_state26_pp3_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state27_pp3_stage0_iter1() {
    ap_block_state27_pp3_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state28_pp3_stage0_iter2() {
    ap_block_state28_pp3_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state29_pp3_stage0_iter3() {
    ap_block_state29_pp3_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state30_pp3_stage0_iter4() {
    ap_block_state30_pp3_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state31_pp3_stage0_iter5() {
    ap_block_state31_pp3_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state32_pp3_stage0_iter6() {
    ap_block_state32_pp3_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state33_pp3_stage0_iter7() {
    ap_block_state33_pp3_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state7_pp1_stage0_iter0() {
    ap_block_state7_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state8_pp1_stage0_iter1() {
    ap_block_state8_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_block_state9_pp1_stage0_iter2() {
    ap_block_state9_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds0::thread_ap_condition_pp1_exit_iter0_state7() {
    if (esl_seteq<1,1,1>(icmp_ln220_fu_426_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state7 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state7 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_ap_condition_pp2_exit_iter0_state23() {
    if (esl_seteq<1,1,1>(icmp_ln231_fu_531_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp2_exit_iter0_state23 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state23 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_ap_condition_pp3_exit_iter0_state26() {
    if (esl_seteq<1,1,1>(icmp_ln236_fu_561_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp3_exit_iter0_state26 = ap_const_logic_1;
    } else {
        ap_condition_pp3_exit_iter0_state26 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
          esl_seteq<1,1,1>(icmp_ln214_fu_367_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void Linear_layer_ds0::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void Linear_layer_ds0::thread_ap_enable_pp3() {
    ap_enable_pp3 = (ap_idle_pp3.read() ^ ap_const_logic_1);
}

void Linear_layer_ds0::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter14.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_ap_idle_pp3() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter7.read()))) {
        ap_idle_pp3 = ap_const_logic_1;
    } else {
        ap_idle_pp3 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_ap_phi_mux_k3_0_phi_fu_245_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln220_reg_637.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_k3_0_phi_fu_245_p4 = select_ln223_1_reg_653.read();
    } else {
        ap_phi_mux_k3_0_phi_fu_245_p4 = k3_0_reg_241.read();
    }
}

void Linear_layer_ds0::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln214_fu_367_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_grp_fu_285_p0() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()))) {
        grp_fu_285_p0 = v114_reg_745.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter9.read()))) {
        grp_fu_285_p0 = v108_reg_696.read();
    } else {
        grp_fu_285_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void Linear_layer_ds0::thread_grp_fu_285_p1() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()))) {
        grp_fu_285_p1 = v113_reg_740.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter9.read()))) {
        grp_fu_285_p1 = v107_reg_691.read();
    } else {
        grp_fu_285_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void Linear_layer_ds0::thread_i5_fu_373_p2() {
    i5_fu_373_p2 = (!i5_0_reg_207.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i5_0_reg_207.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Linear_layer_ds0::thread_icmp_ln209_fu_299_p2() {
    icmp_ln209_fu_299_p2 = (!v98_0_reg_185.read().is_01() || !ap_const_lv4_C.is_01())? sc_lv<1>(): sc_lv<1>(v98_0_reg_185.read() == ap_const_lv4_C);
}

void Linear_layer_ds0::thread_icmp_ln210_fu_341_p2() {
    icmp_ln210_fu_341_p2 = (!v99_0_reg_196.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(v99_0_reg_196.read() == ap_const_lv10_300);
}

void Linear_layer_ds0::thread_icmp_ln214_fu_367_p2() {
    icmp_ln214_fu_367_p2 = (!i5_0_reg_207.read().is_01() || !ap_const_lv4_C.is_01())? sc_lv<1>(): sc_lv<1>(i5_0_reg_207.read() == ap_const_lv4_C);
}

void Linear_layer_ds0::thread_icmp_ln216_fu_379_p2() {
    icmp_ln216_fu_379_p2 = (!j_init3_0_reg_219.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(j_init3_0_reg_219.read() == ap_const_lv10_300);
}

void Linear_layer_ds0::thread_icmp_ln220_fu_426_p2() {
    icmp_ln220_fu_426_p2 = (!indvar_flatten_reg_230.read().is_01() || !ap_const_lv20_90000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_230.read() == ap_const_lv20_90000);
}

void Linear_layer_ds0::thread_icmp_ln221_fu_444_p2() {
    icmp_ln221_fu_444_p2 = (!j7_0_reg_252.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(j7_0_reg_252.read() == ap_const_lv10_300);
}

void Linear_layer_ds0::thread_icmp_ln231_fu_531_p2() {
    icmp_ln231_fu_531_p2 = (!j_back3_0_reg_263.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(j_back3_0_reg_263.read() == ap_const_lv10_300);
}

void Linear_layer_ds0::thread_icmp_ln236_fu_561_p2() {
    icmp_ln236_fu_561_p2 = (!j8_0_reg_274.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(j8_0_reg_274.read() == ap_const_lv10_300);
}

void Linear_layer_ds0::thread_j7_fu_466_p2() {
    j7_fu_466_p2 = (!select_ln223_fu_450_p3.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(select_ln223_fu_450_p3.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds0::thread_j8_fu_567_p2() {
    j8_fu_567_p2 = (!j8_0_reg_274.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(j8_0_reg_274.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds0::thread_j_back3_fu_537_p2() {
    j_back3_fu_537_p2 = (!j_back3_0_reg_263.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(j_back3_0_reg_263.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds0::thread_j_init3_fu_385_p2() {
    j_init3_fu_385_p2 = (!j_init3_0_reg_219.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(j_init3_0_reg_219.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds0::thread_k3_fu_438_p2() {
    k3_fu_438_p2 = (!ap_phi_mux_k3_0_phi_fu_245_p4.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(ap_phi_mux_k3_0_phi_fu_245_p4.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds0::thread_select_ln223_1_fu_458_p3() {
    select_ln223_1_fu_458_p3 = (!icmp_ln221_fu_444_p2.read()[0].is_01())? sc_lv<10>(): ((icmp_ln221_fu_444_p2.read()[0].to_bool())? k3_fu_438_p2.read(): ap_phi_mux_k3_0_phi_fu_245_p4.read());
}

void Linear_layer_ds0::thread_select_ln223_fu_450_p3() {
    select_ln223_fu_450_p3 = (!icmp_ln221_fu_444_p2.read()[0].is_01())? sc_lv<10>(): ((icmp_ln221_fu_444_p2.read()[0].to_bool())? ap_const_lv10_0: j7_0_reg_252.read());
}

void Linear_layer_ds0::thread_sext_ln211_fu_362_p1() {
    sext_ln211_fu_362_p1 = esl_sext<64,15>(add_ln211_fu_357_p2.read());
}

void Linear_layer_ds0::thread_sext_ln223_fu_522_p1() {
    sext_ln223_fu_522_p1 = esl_sext<64,15>(add_ln223_fu_517_p2.read());
}

void Linear_layer_ds0::thread_sext_ln224_fu_509_p1() {
    sext_ln224_fu_509_p1 = esl_sext<64,21>(add_ln224_fu_503_p2.read());
}

void Linear_layer_ds0::thread_sext_ln234_fu_557_p1() {
    sext_ln234_fu_557_p1 = esl_sext<64,15>(add_ln234_reg_710.read());
}

void Linear_layer_ds0::thread_sext_ln239_fu_587_p1() {
    sext_ln239_fu_587_p1 = esl_sext<64,15>(add_ln239_fu_582_p2.read());
}

void Linear_layer_ds0::thread_sub_ln211_fu_335_p2() {
    sub_ln211_fu_335_p2 = (!zext_ln211_fu_319_p1.read().is_01() || !zext_ln211_1_fu_331_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(zext_ln211_fu_319_p1.read()) - sc_biguint<15>(zext_ln211_1_fu_331_p1.read()));
}

void Linear_layer_ds0::thread_sub_ln223_fu_420_p2() {
    sub_ln223_fu_420_p2 = (!zext_ln223_fu_404_p1.read().is_01() || !zext_ln223_1_fu_416_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(zext_ln223_fu_404_p1.read()) - sc_biguint<15>(zext_ln223_1_fu_416_p1.read()));
}

void Linear_layer_ds0::thread_sub_ln224_fu_497_p2() {
    sub_ln224_fu_497_p2 = (!zext_ln224_1_fu_482_p1.read().is_01() || !zext_ln224_2_fu_493_p1.read().is_01())? sc_lv<21>(): (sc_biguint<21>(zext_ln224_1_fu_482_p1.read()) - sc_biguint<21>(zext_ln224_2_fu_493_p1.read()));
}

void Linear_layer_ds0::thread_tmp_41_fu_311_p3() {
    tmp_41_fu_311_p3 = esl_concat<4,10>(v98_0_reg_185.read(), ap_const_lv10_0);
}

void Linear_layer_ds0::thread_tmp_42_fu_323_p3() {
    tmp_42_fu_323_p3 = esl_concat<4,8>(v98_0_reg_185.read(), ap_const_lv8_0);
}

void Linear_layer_ds0::thread_tmp_43_fu_396_p3() {
    tmp_43_fu_396_p3 = esl_concat<4,10>(i5_0_reg_207.read(), ap_const_lv10_0);
}

void Linear_layer_ds0::thread_tmp_44_fu_408_p3() {
    tmp_44_fu_408_p3 = esl_concat<4,8>(i5_0_reg_207.read(), ap_const_lv8_0);
}

void Linear_layer_ds0::thread_tmp_45_fu_475_p3() {
    tmp_45_fu_475_p3 = esl_concat<10,10>(select_ln223_reg_646.read(), ap_const_lv10_0);
}

void Linear_layer_ds0::thread_tmp_46_fu_486_p3() {
    tmp_46_fu_486_p3 = esl_concat<10,8>(select_ln223_reg_646.read(), ap_const_lv8_0);
}

void Linear_layer_ds0::thread_v101_address0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter7.read()))) {
        v101_address0 =  (sc_lv<10>) (zext_ln224_fu_527_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        v101_address0 =  (sc_lv<10>) (zext_ln218_fu_391_p1.read());
    } else {
        v101_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void Linear_layer_ds0::thread_v101_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        v101_address1 =  (sc_lv<10>) (zext_ln233_fu_543_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read()))) {
        v101_address1 = v101_addr_2_reg_685_pp1_iter13_reg.read();
    } else {
        v101_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void Linear_layer_ds0::thread_v101_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter7.read())))) {
        v101_ce0 = ap_const_logic_1;
    } else {
        v101_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v101_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read())))) {
        v101_ce1 = ap_const_logic_1;
    } else {
        v101_ce1 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v101_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln216_fu_379_p2.read()))) {
        v101_we0 = ap_const_logic_1;
    } else {
        v101_we0 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v101_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln220_reg_637_pp1_iter13_reg.read()))) {
        v101_we1 = ap_const_logic_1;
    } else {
        v101_we1 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v94_address0() {
    v94_address0 =  (sc_lv<14>) (sext_ln223_fu_522_p1.read());
}

void Linear_layer_ds0::thread_v94_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()))) {
        v94_ce0 = ap_const_logic_1;
    } else {
        v94_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v95_address0() {
    v95_address0 =  (sc_lv<20>) (sext_ln224_fu_509_p1.read());
}

void Linear_layer_ds0::thread_v95_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read())))) {
        v95_ce0 = ap_const_logic_1;
    } else {
        v95_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v96_address0() {
    v96_address0 =  (sc_lv<10>) (zext_ln238_fu_573_p1.read());
}

void Linear_layer_ds0::thread_v96_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()))) {
        v96_ce0 = ap_const_logic_1;
    } else {
        v96_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v97_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        v97_address0 =  (sc_lv<14>) (sext_ln239_fu_587_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        v97_address0 =  (sc_lv<14>) (sext_ln234_fu_557_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        v97_address0 =  (sc_lv<14>) (sext_ln211_fu_362_p1.read());
    } else {
        v97_address0 =  (sc_lv<14>) ("XXXXXXXXXXXXXX");
    }
}

void Linear_layer_ds0::thread_v97_address1() {
    v97_address1 = v97_addr_2_reg_729_pp3_iter6_reg.read();
}

void Linear_layer_ds0::thread_v97_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())))) {
        v97_ce0 = ap_const_logic_1;
    } else {
        v97_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v97_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter7.read()))) {
        v97_ce1 = ap_const_logic_1;
    } else {
        v97_ce1 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v97_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        v97_d0 = v101_q1.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        v97_d0 = ap_const_lv32_0;
    } else {
        v97_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void Linear_layer_ds0::thread_v97_d1() {
    v97_d1 = reg_293.read();
}

void Linear_layer_ds0::thread_v97_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln210_fu_341_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln231_reg_701.read())))) {
        v97_we0 = ap_const_logic_1;
    } else {
        v97_we0 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v97_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln236_reg_720_pp3_iter6_reg.read()))) {
        v97_we1 = ap_const_logic_1;
    } else {
        v97_we1 = ap_const_logic_0;
    }
}

void Linear_layer_ds0::thread_v98_fu_305_p2() {
    v98_fu_305_p2 = (!v98_0_reg_185.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(v98_0_reg_185.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Linear_layer_ds0::thread_v99_fu_347_p2() {
    v99_fu_347_p2 = (!v99_0_reg_196.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(v99_0_reg_196.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds0::thread_zext_ln211_1_fu_331_p1() {
    zext_ln211_1_fu_331_p1 = esl_zext<15,12>(tmp_42_fu_323_p3.read());
}

void Linear_layer_ds0::thread_zext_ln211_2_fu_353_p1() {
    zext_ln211_2_fu_353_p1 = esl_zext<15,10>(v99_0_reg_196.read());
}

void Linear_layer_ds0::thread_zext_ln211_fu_319_p1() {
    zext_ln211_fu_319_p1 = esl_zext<15,14>(tmp_41_fu_311_p3.read());
}

void Linear_layer_ds0::thread_zext_ln218_fu_391_p1() {
    zext_ln218_fu_391_p1 = esl_zext<64,10>(j_init3_0_reg_219.read());
}

void Linear_layer_ds0::thread_zext_ln223_1_fu_416_p1() {
    zext_ln223_1_fu_416_p1 = esl_zext<15,12>(tmp_44_fu_408_p3.read());
}

void Linear_layer_ds0::thread_zext_ln223_2_fu_514_p1() {
    zext_ln223_2_fu_514_p1 = esl_zext<15,10>(select_ln223_1_reg_653_pp1_iter2_reg.read());
}

void Linear_layer_ds0::thread_zext_ln223_3_fu_472_p1() {
    zext_ln223_3_fu_472_p1 = esl_zext<21,10>(select_ln223_1_reg_653.read());
}

void Linear_layer_ds0::thread_zext_ln223_fu_404_p1() {
    zext_ln223_fu_404_p1 = esl_zext<15,14>(tmp_43_fu_396_p3.read());
}

void Linear_layer_ds0::thread_zext_ln224_1_fu_482_p1() {
    zext_ln224_1_fu_482_p1 = esl_zext<21,20>(tmp_45_fu_475_p3.read());
}

void Linear_layer_ds0::thread_zext_ln224_2_fu_493_p1() {
    zext_ln224_2_fu_493_p1 = esl_zext<21,18>(tmp_46_fu_486_p3.read());
}

void Linear_layer_ds0::thread_zext_ln224_fu_527_p1() {
    zext_ln224_fu_527_p1 = esl_zext<64,10>(select_ln223_reg_646_pp1_iter6_reg.read());
}

void Linear_layer_ds0::thread_zext_ln233_fu_543_p1() {
    zext_ln233_fu_543_p1 = esl_zext<64,10>(j_back3_0_reg_263.read());
}

void Linear_layer_ds0::thread_zext_ln234_fu_548_p1() {
    zext_ln234_fu_548_p1 = esl_zext<15,10>(j_back3_0_reg_263.read());
}

void Linear_layer_ds0::thread_zext_ln238_fu_573_p1() {
    zext_ln238_fu_573_p1 = esl_zext<64,10>(j8_0_reg_274.read());
}

void Linear_layer_ds0::thread_zext_ln239_fu_578_p1() {
    zext_ln239_fu_578_p1 = esl_zext<15,10>(j8_0_reg_274.read());
}

void Linear_layer_ds0::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln209_fu_299_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln210_fu_341_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(icmp_ln214_fu_367_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln216_fu_379_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 64 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter13.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln220_fu_426_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter13.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln220_fu_426_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state22;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            break;
        case 256 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln231_fu_531_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln231_fu_531_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state25;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            break;
        case 1024 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter7.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter6.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln236_fu_561_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter7.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp3_iter6.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln236_fu_561_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state34;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            }
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<12>) ("XXXXXXXXXXXX");
            break;
    }
}

}

