module xor_test;
    reg a, b;
    wire y;

    xor xor_gate(y, a, b);

    initial begin
        #000 a = 0; b = 0;
        #100 a = 0; b = 1;
        #100 a = 1; b = 0;
        #100 a = 1; b = 1;
    end

    initial begin
        $monitor($time, " a=%b, b=%b, y=%b", a, b, y);
    end
    initial begin
        $dumpfile("xor_gate.vcd");
        $dumpvars(0, xor_test);
    end
endmodule