-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Jun 10 12:08:31 EDT 2021                        

Solution Settings: peaceNTT.v6
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
      $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /peaceNTT/core                     186  428322     428326            0  0        ? 
    Design Total:                      186  428322     428326            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /peaceNTT/core           
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    vec:rsc.qb           IN   Unsigned        64                                     
    p:rsc.dat            IN   Unsigned        64                                     
    g:rsc.dat            IN   Unsigned        64                                     
    result:rsc.q         IN   Unsigned        64                                     
    vec:rsc.adrb         OUT  Unsigned        10                                     
    vec:rsc.triosy.lz    OUT  Unsigned         1                                     
    p:rsc.triosy.lz      OUT  Unsigned         1                                     
    g:rsc.triosy.lz      OUT  Unsigned         1                                     
    result:rsc.wadr      OUT  Unsigned        10                                     
    result:rsc.d         OUT  Unsigned        64                                     
    result:rsc.we        OUT  Unsigned         1                                     
    result:rsc.radr      OUT  Unsigned        10                                     
    result:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /peaceNTT/core/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable               Indices Phys Memory Address        
      ---------------------- ------- --------------------------
      /peaceNTT/core/twiddle    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /peaceNTT/core/xt:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaceNTT/core/xt    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /peaceNTT/vec:rsc
      Memory Component: BLOCK_2R1W_WBR_DUAL          Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address        
      ------------- ------- --------------------------
      /peaceNTT/vec    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /peaceNTT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaceNTT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /peaceNTT/g:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaceNTT/g    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /peaceNTT/result:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address        
      ---------------- ------- --------------------------
      /peaceNTT/result    0:63 000003ff-00000000 (1023-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /peaceNTT/core core:rlp           Infinite       0     428326 ?    4.28 ms                       
    /peaceNTT/core  main              Infinite       9     428326 ?    4.28 ms                       
    /peaceNTT/core   MODEXP_WHILE            ?      25         25 ?  250.00 ns                       
    /peaceNTT/core   TWIDDLE_LOOP           10      25          250    2.50 us                       
    /peaceNTT/core   COPY_LOOP            1024       3         3072   30.72 us                       
    /peaceNTT/core   STAGE_LOOP             10       1       424970    4.25 ms                       
    /peaceNTT/core    COMP_LOOP            512      77        39424  394.24 us                       
    /peaceNTT/core    COPY_LOOP#1         1024       3         3072   30.72 us                       
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /peaceNTT/core core:rlp                 0 ?                        0.00         428326 ?           
    /peaceNTT/core  main                    9 ?                        0.00         428326 ?           
    /peaceNTT/core   MODEXP_WHILE          25 ?                        0.01             25 ?           
    /peaceNTT/core   TWIDDLE_LOOP           250                        0.06              250           
    /peaceNTT/core   COPY_LOOP             3072                        0.72             3072           
    /peaceNTT/core   STAGE_LOOP              10                        0.00           424970           
    /peaceNTT/core    COMP_LOOP          394240                       92.04           394240           
    /peaceNTT/core    COPY_LOOP#1         30720                        7.17            30720           
    
  End of Report
