Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:07:00 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          1.78
  Critical Path Slack:          -1.78
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -58.36
  No. of Violating Paths:       35.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1305
  Buf/Inv Cell Count:             271
  Buf Cell Count:                  43
  Inv Cell Count:                 228
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1305
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1308.720001
  Noncombinational Area:     0.000000
  Buf/Inv Area:            157.206000
  Total Buffer Area:            35.64
  Total Inverter Area:         121.56
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1308.720001
  Design Area:            1308.720001


  Design Rules
  -----------------------------------
  Total Number of Nets:          1387
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node6

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.28
  Logic Optimization:                 22.20
  Mapping Optimization:               29.51
  -----------------------------------------
  Overall Compile Time:               55.26
  Overall Compile Wall Clock Time:    55.63

  --------------------------------------------------------------------

  Design  WNS: 1.78  TNS: 58.36  Number of Violating Paths: 35


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
