// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _filterbank_core_hwa_HH_
#define _filterbank_core_hwa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "filterbank_core_hfYi.h"
#include "filterbank_core_hg8j.h"
#include "filterbank_core_hbkb.h"
#include "filterbank_core_hcud.h"

namespace ap_rtl {

struct filterbank_core_hwa : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > r_Addr_A;
    sc_out< sc_logic > r_EN_A;
    sc_out< sc_lv<4> > r_WEN_A;
    sc_out< sc_lv<32> > r_Din_A;
    sc_in< sc_lv<32> > r_Dout_A;
    sc_out< sc_logic > r_Clk_A;
    sc_out< sc_logic > r_Rst_A;
    sc_out< sc_lv<32> > y_Addr_A;
    sc_out< sc_logic > y_EN_A;
    sc_out< sc_lv<4> > y_WEN_A;
    sc_out< sc_lv<32> > y_Din_A;
    sc_in< sc_lv<32> > y_Dout_A;
    sc_out< sc_logic > y_Clk_A;
    sc_out< sc_logic > y_Rst_A;
    sc_out< sc_lv<32> > H_Addr_A;
    sc_out< sc_logic > H_EN_A;
    sc_out< sc_lv<4> > H_WEN_A;
    sc_out< sc_lv<32> > H_Din_A;
    sc_in< sc_lv<32> > H_Dout_A;
    sc_out< sc_logic > H_Clk_A;
    sc_out< sc_logic > H_Rst_A;
    sc_out< sc_lv<32> > F_Addr_A;
    sc_out< sc_logic > F_EN_A;
    sc_out< sc_lv<4> > F_WEN_A;
    sc_out< sc_lv<32> > F_Din_A;
    sc_in< sc_lv<32> > F_Dout_A;
    sc_out< sc_logic > F_Clk_A;
    sc_out< sc_logic > F_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    filterbank_core_hwa(sc_module_name name);
    SC_HAS_PROCESS(filterbank_core_hwa);

    ~filterbank_core_hwa();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    filterbank_core_hbkb* Vect_H_U;
    filterbank_core_hcud* Vect_Dn_U;
    filterbank_core_hbkb* Vect_Up_U;
    filterbank_core_hbkb* Vect_F_U;
    filterbank_core_hfYi<1,5,32,32,32>* filterbank_core_hfYi_U1;
    filterbank_core_hg8j<1,4,32,32,32>* filterbank_core_hg8j_U2;
    sc_signal< sc_lv<30> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > k_reg_351;
    sc_signal< sc_lv<6> > j_1_reg_362;
    sc_signal< sc_lv<6> > j_2_reg_374;
    sc_signal< sc_lv<6> > k_1_reg_397;
    sc_signal< sc_lv<9> > j_4_reg_408;
    sc_signal< sc_lv<32> > grp_fu_427_p2;
    sc_signal< sc_lv<32> > reg_435;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > tmp_13_reg_827;
    sc_signal< sc_lv<1> > tmp_26_reg_836;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<1> > tmp_34_reg_912;
    sc_signal< sc_lv<1> > tmp_37_reg_921;
    sc_signal< sc_lv<32> > Vect_F_q0;
    sc_signal< sc_lv<32> > reg_440;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<1> > exitcond_reg_945;
    sc_signal< sc_lv<9> > i_2_fu_452_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_3_fu_469_p2;
    sc_signal< sc_lv<4> > i_3_reg_778;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > indvarinc_fu_475_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > indvarinc1_fu_492_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > indvarinc2_fu_509_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state7;
    sc_signal< sc_lv<10> > tmp_37_cast_fu_534_p1;
    sc_signal< sc_lv<10> > tmp_37_cast_reg_807;
    sc_signal< sc_lv<1> > tmp_7_fu_520_p2;
    sc_signal< sc_lv<1> > exitcond4_fu_538_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state8;
    sc_signal< sc_lv<9> > j_6_fu_544_p2;
    sc_signal< sc_lv<9> > j_6_reg_817;
    sc_signal< sc_lv<8> > Vect_H_addr_1_reg_822;
    sc_signal< sc_lv<1> > tmp_13_fu_555_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter1_tmp_13_reg_827;
    sc_signal< sc_lv<6> > k_2_fu_563_p2;
    sc_signal< sc_lv<6> > k_2_reg_831;
    sc_signal< sc_lv<1> > tmp_26_fu_583_p3;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter1_tmp_26_reg_836;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_lv<32> > Vect_H_q0;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage5;
    sc_signal< sc_lv<1> > exitcond3_fu_610_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_865;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<6> > j_5_fu_616_p2;
    sc_signal< sc_lv<6> > j_5_reg_869;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > exitcond2_fu_644_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_879;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<6> > j_7_fu_650_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<5> > tmp_33_fu_661_p1;
    sc_signal< sc_lv<5> > tmp_33_reg_893;
    sc_signal< sc_lv<1> > exitcond1_fu_677_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state26;
    sc_signal< sc_lv<9> > j_9_fu_683_p2;
    sc_signal< sc_lv<9> > j_9_reg_902;
    sc_signal< sc_lv<8> > Vect_F_addr_1_reg_907;
    sc_signal< sc_lv<1> > tmp_34_fu_694_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter1_tmp_34_reg_912;
    sc_signal< sc_lv<6> > k_3_fu_702_p2;
    sc_signal< sc_lv<6> > k_3_reg_916;
    sc_signal< sc_lv<1> > tmp_37_fu_722_p3;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter1_tmp_37_reg_921;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage1;
    sc_signal< sc_lv<32> > Vect_Up_q0;
    sc_signal< sc_lv<1> > exitcond_fu_749_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp5_iter1_exitcond_reg_945;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp5_iter2_exitcond_reg_945;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp5_iter3_exitcond_reg_945;
    sc_signal< sc_lv<9> > j_8_fu_755_p2;
    sc_signal< sc_lv<9> > j_8_reg_949;
    sc_signal< sc_lv<8> > y_addr_1_reg_959;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp5_iter1_y_addr_1_reg_959;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp5_iter2_y_addr_1_reg_959;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp5_iter3_y_addr_1_reg_959;
    sc_signal< sc_lv<32> > y_load_reg_964;
    sc_signal< sc_lv<32> > grp_fu_419_p2;
    sc_signal< sc_lv<32> > tmp_24_reg_969;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_lv<8> > Vect_H_address0;
    sc_signal< sc_logic > Vect_H_ce0;
    sc_signal< sc_logic > Vect_H_we0;
    sc_signal< sc_lv<32> > Vect_H_d0;
    sc_signal< sc_lv<5> > Vect_Dn_address0;
    sc_signal< sc_logic > Vect_Dn_ce0;
    sc_signal< sc_logic > Vect_Dn_we0;
    sc_signal< sc_lv<32> > Vect_Dn_q0;
    sc_signal< sc_lv<8> > Vect_Up_address0;
    sc_signal< sc_logic > Vect_Up_ce0;
    sc_signal< sc_logic > Vect_Up_we0;
    sc_signal< sc_lv<32> > Vect_Up_d0;
    sc_signal< sc_lv<8> > Vect_F_address0;
    sc_signal< sc_logic > Vect_F_ce0;
    sc_signal< sc_logic > Vect_F_we0;
    sc_signal< sc_lv<32> > Vect_F_d0;
    sc_signal< sc_lv<9> > i_reg_283;
    sc_signal< sc_lv<1> > exitcond6_fu_446_p2;
    sc_signal< sc_lv<4> > i_1_reg_294;
    sc_signal< sc_lv<1> > ap_CS_fsm_state46;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > invdar_reg_306;
    sc_signal< sc_lv<1> > tmp_3_fu_486_p2;
    sc_signal< sc_lv<1> > exitcond5_fu_463_p2;
    sc_signal< sc_lv<8> > invdar1_reg_317;
    sc_signal< sc_lv<1> > tmp_5_fu_503_p2;
    sc_signal< sc_lv<8> > invdar2_reg_328;
    sc_signal< sc_lv<9> > j_reg_339;
    sc_signal< sc_lv<1> > ap_CS_fsm_state19;
    sc_signal< sc_lv<6> > k_phi_fu_355_p4;
    sc_signal< sc_lv<6> > j_1_phi_fu_366_p4;
    sc_signal< sc_lv<9> > j_3_reg_385;
    sc_signal< sc_lv<1> > ap_CS_fsm_state37;
    sc_signal< sc_lv<1> > ap_CS_fsm_state25;
    sc_signal< sc_lv<6> > k_1_phi_fu_401_p4;
    sc_signal< sc_lv<9> > j_4_phi_fu_412_p4;
    sc_signal< sc_lv<64> > tmp_fu_458_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_481_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_498_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_515_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_550_p1;
    sc_signal< sc_lv<64> > tmp_39_cast_fu_600_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_605_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_634_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_639_p1;
    sc_signal< sc_lv<64> > tmp_18_fu_656_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_672_p1;
    sc_signal< sc_lv<64> > tmp_21_fu_689_p1;
    sc_signal< sc_lv<64> > tmp_41_cast_fu_739_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_744_p1;
    sc_signal< sc_lv<64> > tmp_23_fu_761_p1;
    sc_signal< sc_lv<32> > y_Addr_A_orig;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage3;
    sc_signal< sc_lv<32> > H_Addr_A_orig;
    sc_signal< sc_lv<32> > r_Addr_A_orig;
    sc_signal< sc_lv<32> > F_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_419_p0;
    sc_signal< sc_lv<32> > grp_fu_419_p1;
    sc_signal< sc_lv<32> > grp_fu_427_p0;
    sc_signal< sc_lv<32> > grp_fu_427_p1;
    sc_signal< sc_lv<9> > tmp_s_fu_526_p3;
    sc_signal< sc_lv<9> > k_cast9_fu_569_p1;
    sc_signal< sc_lv<9> > tmp_12_fu_573_p2;
    sc_signal< sc_lv<10> > tmp_14_cast_fu_591_p1;
    sc_signal< sc_lv<10> > tmp_31_fu_595_p2;
    sc_signal< sc_lv<32> > tmp_12_cast_fu_579_p1;
    sc_signal< sc_lv<5> > tmp_22_fu_622_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_626_p3;
    sc_signal< sc_lv<8> > tmp_19_fu_665_p3;
    sc_signal< sc_lv<9> > k_1_cast2_fu_708_p1;
    sc_signal< sc_lv<9> > tmp_25_fu_712_p2;
    sc_signal< sc_lv<10> > tmp_27_cast_fu_730_p1;
    sc_signal< sc_lv<10> > tmp_38_fu_734_p2;
    sc_signal< sc_lv<32> > tmp_25_cast_fu_718_p1;
    sc_signal< sc_lv<30> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<30> ap_ST_fsm_state1;
    static const sc_lv<30> ap_ST_fsm_state2;
    static const sc_lv<30> ap_ST_fsm_state3;
    static const sc_lv<30> ap_ST_fsm_state4;
    static const sc_lv<30> ap_ST_fsm_state5;
    static const sc_lv<30> ap_ST_fsm_state6;
    static const sc_lv<30> ap_ST_fsm_state7;
    static const sc_lv<30> ap_ST_fsm_state8;
    static const sc_lv<30> ap_ST_fsm_pp1_stage0;
    static const sc_lv<30> ap_ST_fsm_pp1_stage1;
    static const sc_lv<30> ap_ST_fsm_pp1_stage2;
    static const sc_lv<30> ap_ST_fsm_pp1_stage3;
    static const sc_lv<30> ap_ST_fsm_pp1_stage4;
    static const sc_lv<30> ap_ST_fsm_pp1_stage5;
    static const sc_lv<30> ap_ST_fsm_state19;
    static const sc_lv<30> ap_ST_fsm_pp2_stage0;
    static const sc_lv<30> ap_ST_fsm_state22;
    static const sc_lv<30> ap_ST_fsm_pp3_stage0;
    static const sc_lv<30> ap_ST_fsm_state25;
    static const sc_lv<30> ap_ST_fsm_state26;
    static const sc_lv<30> ap_ST_fsm_pp4_stage0;
    static const sc_lv<30> ap_ST_fsm_pp4_stage1;
    static const sc_lv<30> ap_ST_fsm_pp4_stage2;
    static const sc_lv<30> ap_ST_fsm_pp4_stage3;
    static const sc_lv<30> ap_ST_fsm_pp4_stage4;
    static const sc_lv<30> ap_ST_fsm_pp4_stage5;
    static const sc_lv<30> ap_ST_fsm_state37;
    static const sc_lv<30> ap_ST_fsm_pp5_stage0;
    static const sc_lv<30> ap_ST_fsm_pp5_stage1;
    static const sc_lv<30> ap_ST_fsm_state46;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<3> ap_const_lv3_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F_Addr_A();
    void thread_F_Addr_A_orig();
    void thread_F_Clk_A();
    void thread_F_Din_A();
    void thread_F_EN_A();
    void thread_F_Rst_A();
    void thread_F_WEN_A();
    void thread_H_Addr_A();
    void thread_H_Addr_A_orig();
    void thread_H_Clk_A();
    void thread_H_Din_A();
    void thread_H_EN_A();
    void thread_H_Rst_A();
    void thread_H_WEN_A();
    void thread_Vect_Dn_address0();
    void thread_Vect_Dn_ce0();
    void thread_Vect_Dn_we0();
    void thread_Vect_F_address0();
    void thread_Vect_F_ce0();
    void thread_Vect_F_d0();
    void thread_Vect_F_we0();
    void thread_Vect_H_address0();
    void thread_Vect_H_ce0();
    void thread_Vect_H_d0();
    void thread_Vect_H_we0();
    void thread_Vect_Up_address0();
    void thread_Vect_Up_ce0();
    void thread_Vect_Up_d0();
    void thread_Vect_Up_we0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_pp1_stage5();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp4_stage1();
    void thread_ap_CS_fsm_pp4_stage3();
    void thread_ap_CS_fsm_pp4_stage4();
    void thread_ap_CS_fsm_pp4_stage5();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp5_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond1_fu_677_p2();
    void thread_exitcond2_fu_644_p2();
    void thread_exitcond3_fu_610_p2();
    void thread_exitcond4_fu_538_p2();
    void thread_exitcond5_fu_463_p2();
    void thread_exitcond6_fu_446_p2();
    void thread_exitcond_fu_749_p2();
    void thread_grp_fu_419_p0();
    void thread_grp_fu_419_p1();
    void thread_grp_fu_427_p0();
    void thread_grp_fu_427_p1();
    void thread_i_2_fu_452_p2();
    void thread_i_3_fu_469_p2();
    void thread_indvarinc1_fu_492_p2();
    void thread_indvarinc2_fu_509_p2();
    void thread_indvarinc_fu_475_p2();
    void thread_j_1_phi_fu_366_p4();
    void thread_j_4_phi_fu_412_p4();
    void thread_j_5_fu_616_p2();
    void thread_j_6_fu_544_p2();
    void thread_j_7_fu_650_p2();
    void thread_j_8_fu_755_p2();
    void thread_j_9_fu_683_p2();
    void thread_k_1_cast2_fu_708_p1();
    void thread_k_1_phi_fu_401_p4();
    void thread_k_2_fu_563_p2();
    void thread_k_3_fu_702_p2();
    void thread_k_cast9_fu_569_p1();
    void thread_k_phi_fu_355_p4();
    void thread_r_Addr_A();
    void thread_r_Addr_A_orig();
    void thread_r_Clk_A();
    void thread_r_Din_A();
    void thread_r_EN_A();
    void thread_r_Rst_A();
    void thread_r_WEN_A();
    void thread_tmp_10_fu_634_p1();
    void thread_tmp_11_fu_639_p1();
    void thread_tmp_12_cast_fu_579_p1();
    void thread_tmp_12_fu_573_p2();
    void thread_tmp_13_fu_555_p3();
    void thread_tmp_14_cast_fu_591_p1();
    void thread_tmp_15_fu_605_p1();
    void thread_tmp_18_fu_656_p1();
    void thread_tmp_19_fu_665_p3();
    void thread_tmp_1_fu_626_p3();
    void thread_tmp_20_fu_672_p1();
    void thread_tmp_21_fu_689_p1();
    void thread_tmp_22_fu_622_p1();
    void thread_tmp_23_fu_761_p1();
    void thread_tmp_25_cast_fu_718_p1();
    void thread_tmp_25_fu_712_p2();
    void thread_tmp_26_fu_583_p3();
    void thread_tmp_27_cast_fu_730_p1();
    void thread_tmp_28_fu_744_p1();
    void thread_tmp_2_fu_481_p1();
    void thread_tmp_31_fu_595_p2();
    void thread_tmp_33_fu_661_p1();
    void thread_tmp_34_fu_694_p3();
    void thread_tmp_37_cast_fu_534_p1();
    void thread_tmp_37_fu_722_p3();
    void thread_tmp_38_fu_734_p2();
    void thread_tmp_39_cast_fu_600_p1();
    void thread_tmp_3_fu_486_p2();
    void thread_tmp_41_cast_fu_739_p1();
    void thread_tmp_4_fu_498_p1();
    void thread_tmp_5_fu_503_p2();
    void thread_tmp_6_fu_515_p1();
    void thread_tmp_7_fu_520_p2();
    void thread_tmp_9_fu_550_p1();
    void thread_tmp_fu_458_p1();
    void thread_tmp_s_fu_526_p3();
    void thread_y_Addr_A();
    void thread_y_Addr_A_orig();
    void thread_y_Clk_A();
    void thread_y_Din_A();
    void thread_y_EN_A();
    void thread_y_Rst_A();
    void thread_y_WEN_A();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
