Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  5 03:19:37 2023
| Host         : DESKTOP-917RS0J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      6 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |              68 |            8 |
| No           | Yes                   | No                     |             120 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            2 |
| Yes          | Yes                   | No                     |              20 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
|  iSCLK         | PmodJSTK_Int/SPI_Int/rSR_0       | reset_IBUF       |                1 |              2 |
| ~iSCLK         | PmodJSTK_Int/SPI_Ctrl/SS_i_1_n_0 | reset_IBUF       |                1 |              2 |
|  iSCLK         |                                  |                  |                1 |              4 |
|  clk_IBUF_BUFG |                                  |                  |                2 |              4 |
| ~iSCLK         |                                  |                  |                2 |              6 |
| ~iSCLK         | PmodJSTK_Int/SPI_Int/wSR_1       | reset_IBUF       |                2 |             16 |
|  vga/w_p_tick  |                                  | btReset/AR[0]    |                3 |             20 |
|  vga/w_p_tick  | vga/v_count_next_1               | btReset/AR[0]    |                2 |             20 |
| ~iSCLK         |                                  | reset_IBUF       |                9 |             48 |
|  clk_IBUF_BUFG |                                  | btReset/AR[0]    |                5 |             48 |
|  clk_IBUF_BUFG |                                  | reset_IBUF       |               11 |             72 |
+----------------+----------------------------------+------------------+------------------+----------------+


