QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:45 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
End time: 19:20:45 on Apr 13,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:45 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work internal/testpy/tb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
End time: 19:20:45 on Apr 13,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:45 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
End time: 19:20:45 on Apr 13,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:45 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work proj/src/TopLevel/mem.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
End time: 19:20:45 on Apr 13,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:45 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work proj/src/TopLevel/org2.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity org2
-- Compiling architecture dataflow of org2
End time: 19:20:45 on Apr 13,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:45 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work proj/src/TopLevel/andg2.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
End time: 19:20:46 on Apr 13,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:46 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work proj/src/TopLevel/dffg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
End time: 19:20:46 on Apr 13,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:46 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work proj/src/TopLevel/xorg_N.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity xorg_N
-- Compiling architecture structural of xorg_N
End time: 19:20:46 on Apr 13,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 19:20:46 on Apr 13,2022
vcom -2008 -work internal/ModelSimContainer/work proj/src/TopLevel/alu_mux_simple.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity alu_mux_simple
-- Compiling architecture struct of alu_mux
-- Loading entity alu_mux
** Error: proj/src/TopLevel/alu_mux_simple.vhd(29): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
** Note: proj/src/TopLevel/alu_mux_simple.vhd(30): VHDL Compiler exiting
End time: 19:20:46 on Apr 13,2022, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
