 
                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

#!/bin/tcsh -f
# =============================================================================
# RISC-V CPU RTL Analysis and Synthesis Script for SKY130
# =============================================================================
# Description: This script performs RTL analysis, synthesis, and power 
#              analysis for the RISC-V CPU using SKY130 technology
# Author: CO502 Group 1
# Technology: SKY130 130nm Process
# =============================================================================
# Load shared configuration
source config.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251206_230750
Configuration loaded successfully
  Design: cpu
  Technology: SKY130 130nm
  Cores: 8
  Results directory: temp_results_20251206_230750
# -----------------------------------------------------------------------------
# Configuration and Setup
# -----------------------------------------------------------------------------
puts "========== Starting RTL Analysis and Synthesis =========="
========== Starting RTL Analysis and Synthesis ==========
puts "Technology: SKY130 130nm"
Technology: SKY130 130nm
puts "Design: RISC-V CPU Pipeline"
Design: RISC-V CPU Pipeline
# Configure mismatch handling
set_current_mismatch_config auto_fix 
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
# Set host options for parallel processing
set_host_options -max_cores $CORES
1
puts "Using $CORES cores for parallel processing"
Using 8 cores for parallel processing
# Application options
set_app_options -list {plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
# -----------------------------------------------------------------------------
# Library Setup
# -----------------------------------------------------------------------------
puts "========== Setting up SKY130 Libraries =========="
========== Setting up SKY130 Libraries ==========
# Search paths for libraries and source files
set search_path $SEARCH_PATHS
* ./ ../../cpu/cpu/ ../../cpu/ /tech/sky130/libs/sky130_library/ndm
# Create design library with SKY130 reference libraries
create_lib $LIB_NAME \
    -ref_libs "$REF_LIBS" \
    -technology $TECH_TF
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Warning: sky130_fd_sc_hd.tf line 26, unsupported syntax 'fatWireViaKeepoutMode' in 'Technology' section. It will be ignored. (TECH-002)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Layer 'via4/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Layer 'via4/met5' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Layer 'via3/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Layer 'via3/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Layer 'via2/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Layer 'via2/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Layer 'via/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Layer 'via/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Layer 'mcon/li1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: Layer 'mcon/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met4'. (sky130_fd_sc_hd.tf line 851) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met5'. (sky130_fd_sc_hd.tf line 859) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met3'. (sky130_fd_sc_hd.tf line 867) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met4'. (sky130_fd_sc_hd.tf line 875) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met2'. (sky130_fd_sc_hd.tf line 883) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met3'. (sky130_fd_sc_hd.tf line 891) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met1'. (sky130_fd_sc_hd.tf line 899) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met2'. (sky130_fd_sc_hd.tf line 907) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'li1'. (sky130_fd_sc_hd.tf line 915) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'met1'. (sky130_fd_sc_hd.tf line 923) (TECH-034)
Information: Loading technology file '/tech/sky130/libs/sky130_fd_sc_hd/sky130_fd_sc_hd.tf' (FILE-007)
{cpu_LIB}
puts "SKY130 libraries loaded successfully"
SKY130 libraries loaded successfully
# -----------------------------------------------------------------------------
# Design Analysis and Elaboration
# -----------------------------------------------------------------------------
puts "========== Analyzing and Elaborating Design =========="
========== Analyzing and Elaborating Design ==========
# Analyze RTL source files
analyze -f sv -vcs "-f $FILELIST"
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f src.f
Compiling source file ../../cpu/cpu/cpu.v
Opening include file ../../cpu//alu/alu.v
Warning:  ../../cpu//alu/alu.v:47: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:48: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:49: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:50: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:51: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:54: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:58: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:61: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:62: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:65: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:68: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:90: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:94: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:95: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:98: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:99: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//fpu/fpu.v
Opening include file ../../cpu//fpu/Addition-Subtraction.v
Opening include file ../../cpu//fpu/Priority Encoder.v
Warning:  ../../cpu//alu/alu.v:74: delay controls are ignored for synthesis. (VER-176)
Opening include file ../../cpu//fpu/Multiplication.v
Opening include file ../../cpu//fpu/Division.v
Opening include file ../../cpu//fpu/Iteration.v
Opening include file ../../cpu//fpu/Comparison.v
Opening include file ../../cpu//fpu/Converter.v
Opening include file ../../cpu//reg_file/reg_file.v
Warning:  ../../cpu//reg_file/reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//reg_file/reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//f_reg_file/f_reg_file.v
Warning:  ../../cpu//reg_file/reg_file.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//reg_file/reg_file.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//f_reg_file/f_reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//f_reg_file/f_reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//f_reg_file/f_reg_file.v:16: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//immediate_generation_unit/immediate_generation_unit.v
Warning:  ../../cpu//f_reg_file/f_reg_file.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//f_reg_file/f_reg_file.v:33: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu//control_unit/control_unit.v
Opening include file ../../cpu//support_modules/mux_2to1_3bit.v
Warning:  ../../cpu//control_unit/control_unit.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:72: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:77: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:104: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:119: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:136: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:147: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:154: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:155: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:159: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:166: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:167: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:174: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:179: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:196: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:203: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:217: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:231: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//branch_control_unit/branch_control_unit.v
Opening include file ../../cpu//forwarding_units/ex_forward_unit.v
Warning:  ../../cpu//branch_control_unit/branch_control_unit.v:22: delay controls are ignored for synthesis. (VER-176)
Opening include file ../../cpu//forwarding_units/mem_forward_unit.v
Opening include file ../../cpu//hazard_detection_unit/hazard_detection_unit.v
Opening include file ../../cpu//pipeline_flush_unit/pipeline_flush_unit.v
Opening include file ../../cpu//pipeline_registers/pr_if_id.v
Opening include file ../../cpu//pipeline_registers/pr_id_ex.v
Warning:  ../../cpu//pipeline_registers/pr_if_id.v:17: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_if_id.v:18: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_if_id.v:22: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_if_id.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu//pipeline_registers/pr_ex_mem.v
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu//pipeline_registers/pr_mem_wb.v
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu//support_modules/plus_4_adder.v
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//support_modules/plus_4_adder.v:8: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//support_modules/mux_4to1_32bit.v
Opening include file ../../cpu//support_modules/mux_2to1_32bit.v
Presto compilation completed successfully.
Elapsed = 00:00:00.05, CPU = 00:00:00.04
1
# Elaborate the design
elaborate $DESIGN_NAME

Inferred memory devices in process
        in routine cpu line 254 in file
                '../../cpu/cpu/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cpu)
Information: Elaborating HDL template WORK:plus_4_adder instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (plus_4_adder)
Information: Elaborating HDL template WORK:mux_2to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_32bit)
Information: Elaborating HDL template WORK:pr_if_id instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
        in routine pr_if_id line 13 in file
                '../../cpu//pipeline_registers/pr_if_id.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ID_INSTRUCTION_reg  | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      ID_PC_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pr_if_id)
Information: Elaborating HDL template WORK:control_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (control_unit)
Information: Elaborating HDL template WORK:reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
        in routine reg_file line 19 in file
                '../../cpu//reg_file/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_file)
Information: Elaborating HDL template WORK:f_reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
        in routine f_reg_file line 20 in file
                '../../cpu//f_reg_file/f_reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (f_reg_file)
Information: Elaborating HDL template WORK:immediate_generation_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 18 in file
        '../../cpu//immediate_generation_unit/immediate_generation_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (immediate_generation_unit)
Information: Elaborating HDL template WORK:hazard_detection_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (hazard_detection_unit)
Information: Elaborating HDL template WORK:pipeline_flush_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (pipeline_flush_unit)
Information: Elaborating HDL template WORK:pr_id_ex instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
        in routine pr_id_ex line 45 in file
                '../../cpu//pipeline_registers/pr_id_ex.v'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
|      EX_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             EX_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA1_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA1_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA3_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_IMMEDIATE_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR1_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR3_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_ALU_SELECT_reg         | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|      EX_OPERAND1_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      EX_OPERAND2_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         EX_FPU_SELECT_reg         | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          EX_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EX_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_BRANCH_CTRL_reg         | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
=============================================================================================
Presto compilation completed successfully. (pr_id_ex)
Information: Elaborating HDL template WORK:mux_4to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_4to1_32bit)
Information: Elaborating HDL template WORK:alu instantiated from 'cpu'. (ELAB-193)
Warning:  ../../cpu//alu/alu.v:58: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:68: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:81: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:94: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:98: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 72 in file
        '../../cpu//alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 102 in file
        '../../cpu//alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Information: Elaborating HDL template WORK:fpu instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 100 in file
        '../../cpu//fpu/fpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fpu)
Information: Elaborating HDL template WORK:branch_control_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 20 in file
        '../../cpu//branch_control_unit/branch_control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (branch_control_unit)
Information: Elaborating HDL template WORK:ex_forward_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (ex_forward_unit)
Information: Elaborating HDL template WORK:pr_ex_mem instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
        in routine pr_ex_mem line 37 in file
                '../../cpu//pipeline_registers/pr_ex_mem.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|      MEM_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             MEM_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_ALU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_FPU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        MEM_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MEM_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
==============================================================================================
Presto compilation completed successfully. (pr_ex_mem)
Information: Elaborating HDL template WORK:mem_forward_unit instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
        in routine mem_forward_unit line 17 in file
                '../../cpu//forwarding_units/mem_forward_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   MEM_FWD_SEL_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_forward_unit)
Information: Elaborating HDL template WORK:pr_mem_wb instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
        in routine pr_mem_wb line 31 in file
                '../../cpu//pipeline_registers/pr_mem_wb.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|  WB_WB_VALUE_SELECT_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|         WB_PC_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_ALU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
| WB_DATA_MEM_READ_DATA_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_FPU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|   WB_REG_WRITE_ADDR_reg   | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|    WB_REG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_FREG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_DATA_MEM_READ_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (pr_mem_wb)
Information: Elaborating HDL template WORK:mux_2to1_3bit instantiated from 'control_unit'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_3bit)
Information: Elaborating HDL template WORK:Addition_Subtraction instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Addition_Subtraction)
Information: Elaborating HDL template WORK:Multiplication instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Multiplication)
Information: Elaborating HDL template WORK:Division instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Division)
Information: Elaborating HDL template WORK:Comparison instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
        in routine Comparison line 15 in file
                '../../cpu//fpu/Comparison.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     result_reg      | Latch |   1   |  N  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Comparison)
Information: Elaborating HDL template WORK:Floating_Point_to_Integer instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
        in routine Floating_Point_to_Integer line 17 in file
                '../../cpu//fpu/Converter.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|  Integer_Value_reg  | Latch |  23   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Floating_Point_to_Integer)
Information: Elaborating HDL template WORK:priority_encoder instantiated from 'Addition_Subtraction'. (ELAB-193)

Statistics for case statements in always block at line 19 in file
        '../../cpu//fpu/Priority Encoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully. (priority_encoder)
Information: Elaborating HDL template WORK:Iteration instantiated from 'Division'. (ELAB-193)
Presto compilation completed successfully. (Iteration)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 27
Top level ports:        171
Total in all modules
  Ports:                3210
  Nets:                 11075
  Instances:            4923
Design summary end. (FLW-8551)
Elapsed = 00:00:00.97, CPU = 00:00:00.93
1
set_top_module $TOP_MODULE
Information: User units loaded from library 'sky130_fd_sc_hd' (LNK-040)
Information: Added key list 'DesignWare' to design 'cpu'. (DWS-0216)
Gensys attachment is created: presto_gensys.attach:cpu_LIB:cpu.design 
Elapsed = 00:00:07.23, CPU = 00:00:07.10
1
puts "Design elaboration completed"
Design elaboration completed
# -----------------------------------------------------------------------------
# Technology Setup and Constraints
# -----------------------------------------------------------------------------
puts "========== Loading Technology Setup =========="
========== Loading Technology Setup ==========
source tz_setup.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251206_230750
Configuration loaded successfully
  Design: cpu
  Technology: SKY130 130nm
  Cores: 8
  Results directory: temp_results_20251206_230750
========== SKY130 Technology Setup ==========
Configuring synthesis flow options...
Loading SKY130 parasitic technology files...
SKY130 parasitic models loaded
Setting up clock gating options for SKY130...
Warning: This option -max_number_of_levels will be ignored during clock gating insertion/optimizations. (CGT-3003)
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 3
Maximum fanout: 16
The following clock gating style is applied to: top-level (design)
Target: pos_edge_flip_flop 
Test control position: before
Observation output: false
Clock gating configured for SKY130
Setting optimization controls...
Creating operating scenarios...
Created scenario func@nominal for mode func and corner nominal
All analysis types are activated.
Scenario func@nominal (mode func corner nominal) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Operating scenario func@nominal created and set as current
Loading design constraints...
Information: Timer using 8 threads
Clock constraints loaded from ./sdc/clocks.sdc
========== Setup Status Report ==========
****************************************
Report : scenario
Design : cpu
Version: V-2023.12-SP5-3
Date   : Sat Dec  6 23:08:16 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
----------------------------------------------------------------------------------------------------------------------------------
func@nominal *  func            nominal         true    true   false true     true     true      true     true     false false

========== SKY130 Technology Setup Complete ==========
# Force timing update after loading constraints
update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-12-06 23:08:16 / Session:  00:00:16 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 633 MB (FLW-8100)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 39693 cells affected for early, 39693 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Warning: No physical information exists for design 'cpu'. Zero interconnect delay is used in timing analysis. (TIM-101)
Warning: The extractor can not be initialized for design 'cpu'. Zero interconnect delay is used in timing analysis. (TIM-102)
Warning: Batch extraction is skipped for block "cpu"
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 69951, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 8366. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-12-06 23:08:19 / Session:  00:00:19 / Command:  00:00:02 / CPU:  00:00:08 / Memory: 718 MB (FLW-8100)
1
# Verify clock constraints were loaded
puts "========== Verifying Clock Constraints =========="
========== Verifying Clock Constraints ==========
set all_clocks [get_clocks -quiet *]
{CLK}
if {[llength $all_clocks] == 0} {
    puts "ERROR: No clocks found after loading constraints!"
    puts "Checking for clock ports in design..."
    set clk_ports [get_ports -quiet *CLK*]
    if {[llength $clk_ports] > 0} {
        puts "Found clock port(s): [get_object_name $clk_ports]"
        puts "Attempting to create clock manually..."
        # Try to create clock on CLK port with default period
        create_clock -name CLK -period 10.0 [get_ports CLK]
        set all_clocks [get_clocks -quiet *]
    }
    if {[llength $all_clocks] == 0} {
        puts "FATAL: Unable to create or find clocks. Exiting."
        exit 1
    }
}
puts "Clocks found in design:"
Clocks found in design:
foreach clk $all_clocks {
    set clk_name [get_object_name $clk]
    set clk_period [get_attribute $clk period]
    puts "  - $clk_name (period: $clk_period ns)"
}
  - CLK (period: 10.000000 ns)
puts "=============================================="
==============================================
# -----------------------------------------------------------------------------
# RTL Optimization
# -----------------------------------------------------------------------------
puts "========== Starting RTL Optimization =========="
========== Starting RTL Optimization ==========
rtl_opt
Warning: app_option compile.flow.constant_and_unloaded_propagation_with_no_boundary_opt will be set as false during the rtl_opt. (RTLA-800)
Warning: Ignoring -as_user_default option since application option <opt.mux.rtla_use_xref_signatures> is global scoped. (NDMUI-1004)
Information: Starting 'rtl_opt' (FLW-8000)
Information: Time: 2025-12-06 23:08:19 / Session:  00:00:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 724 MB (FLW-8100)
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
****************************************
Report : report_tbcs
Version: V-2023.12-SP5-3
Date   : Sat Dec  6 23:08:19 2025
****************************************
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-12-06 23:08:24 / Session:  00:00:24 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-12-06 23:08:24 / Session:  00:00:24 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 797 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-12-06 23:08:24 / Session:  00:00:24 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 807 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / MV Cell Insertion (FLW-8000)
Information: Time: 2025-12-06 23:08:24 / Session:  00:00:24 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 807 MB (FLW-8100)
MV related app options set by user:
Information: Ending   rtl_opt / conditioning / MV Cell Insertion (FLW-8001)
Information: Time: 2025-12-06 23:08:24 / Session:  00:00:24 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 807 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2025-12-06 23:08:24 / Session:  00:00:24 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 807 MB (FLW-8100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][31] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][30] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][29] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][28] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][27] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][26] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][25] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][24] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][23] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][22] is removed as constant '0'. (SQM-4100)
Information: 33 registers were removed as constant. Use report_transformed_registers for a list. (SQM-3100)
Information: 1 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 2733, After Sharing = 2733, Savings = 0 (SQM-2000)
Information: 23 out of 33 SQM-4100 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:102) (MSG-3913)
Information: Ending   rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2025-12-06 23:08:51 / Session:  00:00:51 / Command:  00:00:31 / CPU:  00:00:31 / Memory: 845 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Merging (FLW-8000)
Information: Time: 2025-12-06 23:08:51 / Session:  00:00:51 / Command:  00:00:31 / CPU:  00:00:31 / Memory: 845 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Register Merging (FLW-8001)
Information: Time: 2025-12-06 23:08:51 / Session:  00:00:51 / Command:  00:00:31 / CPU:  00:00:31 / Memory: 845 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-12-06 23:08:51 / Session:  00:00:51 / Command:  00:00:31 / CPU:  00:00:31 / Memory: 845 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-12-06 23:08:51 / Session:  00:00:51 / Command:  00:00:31 / CPU:  00:00:32 / Memory: 845 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2025-12-06 23:08:51 / Session:  00:00:51 / Command:  00:00:32 / CPU:  00:00:32 / Memory: 845 MB (FLW-8100)
Information: Identified 1 crossbars in module 'f_reg_file'. 0 out of 0 potentially congested crossbars amongst these are candidates for mux tree implementation. (MUX-6091)
Information: Identified 1 crossbars in module 'reg_file'. 0 out of 0 potentially congested crossbars amongst these are candidates for mux tree implementation. (MUX-6091)
Information: Timer using 8 threads
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2025-12-06 23:08:57 / Session:  00:00:57 / Command:  00:00:38 / CPU:  00:01:07 / Memory: 1097 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2025-12-06 23:08:57 / Session:  00:00:57 / Command:  00:00:38 / CPU:  00:01:07 / Memory: 1097 MB (FLW-8100)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Added key list 'DesignWare' to design 'cpu'. (DWS-0216)
Warning: For sequential element 'Integer_Value_reg[22]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[22]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[21]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[21]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[20]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[20]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[19]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[19]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[18]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[18]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[17]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[17]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[16]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[16]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[15]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[15]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[14]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[14]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Warning: For sequential element 'Integer_Value_reg[13]' of module 'Floating_Point_to_Integer' : No latches available in library with requested scan type. Instance 'EX_FPU/FuI/Integer_Value_reg[13]' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtn_1' (SQM-1019)
Information: 14 out of 24 SQM-1019 messages were not printed due to limit 10  (MSG-3913)
Information: 26 out of 27 SQM-1040 messages were not printed due to limit 1  (MSG-3913)
Information: 26 out of 27 SQM-1074 messages were not printed due to limit 1  (MSG-3913)
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2025-12-06 23:09:18 / Session:  00:01:19 / Command:  00:00:59 / CPU:  00:02:06 / Memory: 1237 MB (FLW-8100)
Information: RTL multibit banking summary. (SQM-2008)
        Total candidates in design:2733
        Total candidates ignored:  2721
        Total candidates banked:   0
        Banking Ratio of this pass:0.00%
        Banking ratio             :0.00% (Before banking 0.00%)
        Use report_multibit for details.
Information: Starting rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2025-12-06 23:09:19 / Session:  00:01:19 / Command:  00:00:59 / CPU:  00:02:06 / Memory: 1237 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2025-12-06 23:09:19 / Session:  00:01:19 / Command:  00:00:59 / CPU:  00:02:06 / Memory: 1237 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-12-06 23:09:19 / Session:  00:01:19 / Command:  00:00:59 / CPU:  00:02:06 / Memory: 1237 MB (FLW-8100)
Information: 1 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 2733, After Sharing = 2733, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-12-06 23:10:11 / Session:  00:02:11 / Command:  00:01:51 / CPU:  00:02:58 / Memory: 1275 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-12-06 23:10:11 / Session:  00:02:11 / Command:  00:01:52 / CPU:  00:03:00 / Memory: 1275 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-12-06 23:10:11 / Session:  00:02:11 / Command:  00:01:52 / CPU:  00:03:00 / Memory: 1275 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 3
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          65 |           2112 |       2112 |    77.96%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   597 |      597
 Not Processed.                                            |    24 |       24
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -     337757.69           -       30588              0.04      1275
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-12-06 23:10:12 / Session:  00:02:12 / Command:  00:01:52 / CPU:  00:03:00 / Memory: 1275 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-12-06 23:10:12 / Session:  00:02:12 / Command:  00:01:52 / CPU:  00:03:00 / Memory: 1275 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-12-06 23:10:12 / Session:  00:02:12 / Command:  00:01:52 / CPU:  00:03:00 / Memory: 1275 MB (FLW-8100)
Warning: Auto deriving 'horizontal' routing direction for layer 'li1'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'met1'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'met2'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'met3'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'met4'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'met5'. (DMM-115)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 481136.437500 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 693.6} {693.68 693.6} {693.68 0} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 30496 cells affected for early, 30496 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-12-06 23:10:14 / Session:  00:02:14 / Command:  00:01:54 / CPU:  00:03:07 / Memory: 1275 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-12-06 23:10:14 / Session:  00:02:14 / Command:  00:01:54 / CPU:  00:03:07 / Memory: 1275 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 3
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          65 |           2112 |       2112 |    77.96%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   597 |      597
 Not Processed.                                            |    24 |       24
--------------------------------------------------------------------------------
Information: Ending   rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-12-06 23:10:14 / Session:  00:02:14 / Command:  00:01:55 / CPU:  00:03:07 / Memory: 1275 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (1) (FLW-8000)
Information: Time: 2025-12-06 23:10:14 / Session:  00:02:14 / Command:  00:01:55 / CPU:  00:03:08 / Memory: 1275 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-12-06 23:10:14 / Session:  00:02:14 / Command:  00:01:55 / CPU:  00:03:08 / Memory: 1275 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-12-06 23:10:16 / Session:  00:02:16 / Command:  00:01:56 / CPU:  00:03:09 / Memory: 1275 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Starting rtl_opt / conditioning / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2025-12-06 23:10:17 / Session:  00:02:17 / Command:  00:01:58 / CPU:  00:03:14 / Memory: 1275 MB (FLW-8100)
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net 'EX_ALU/DATA1[31]' is already connected to pin 'EX_ALU/DATA1[31]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/A1/pe/significand[0]' is already connected to pin 'EX_FPU/DuI/X3/A1/pe/significand[0]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/A1/significand_b_add_sub[0]' is already connected to pin 'EX_FPU/DuI/X3/A1/srl_63/A84138/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X2/A1/pe/significand[0]' is already connected to pin 'EX_FPU/DuI/X2/A1/pe/significand[0]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X1/A1/pe/significand[0]' is already connected to pin 'EX_FPU/DuI/X1/A1/pe/significand[0]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X0/pe/significand[0]' is already connected to pin 'EX_FPU/DuI/X0/pe/significand[0]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/AuI/pe/significand[0]' is already connected to pin 'EX_FPU/AuI/pe/significand[0]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'MEM_PC_PLUS_4_ADDER/IN[1]' is already connected to pin 'MEM_PC_PLUS_4_ADDER/IN[1]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'MEM_PC_PLUS_4_ADDER/IN[0]' is already connected to pin 'MEM_PC_PLUS_4_ADDER/IN[0]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net139179' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ABSVAL[30]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/tmp_net145689' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_inc_RInc/ctmi_118330/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net139695' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/ctmi_39299/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_34/u_div/tmp_net184510' is already connected to pin 'EX_ALU/snps_DIVREM_34/u_div/ctmi_57123/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/M1/mult_36/ctmn_250606' is already connected to pin 'EX_FPU/DuI/X3/M1/mult_36/ctmi_81432/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X2/M1/mult_36/ctmn_246047' is already connected to pin 'EX_FPU/DuI/X2/M1/mult_36/ctmi_80261/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X0/N99' is already connected to pin 'EX_FPU/DuI/X0/add_80/ctmi_2018/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X1/A1/N99' is already connected to pin 'EX_FPU/DuI/X1/A1/add_80/ctmi_2018/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X2/A1/N99' is already connected to pin 'EX_FPU/DuI/X2/A1/add_80/ctmi_2018/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/A1/N99' is already connected to pin 'EX_FPU/DuI/X3/A1/add_80/ctmi_2018/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_34/u_div/u_add_B3/tmp_net351893' is already connected to pin 'EX_ALU/snps_DIVREM_34/u_div/u_add_B3/A138318/Y'. It may cause loss of switching activity. (POW-116)
Information: 66 out of 76 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: 22 out of 32 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   rtl_opt / conditioning / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2025-12-06 23:14:11 / Session:  00:06:11 / Command:  00:05:52 / CPU:  00:14:10 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (1) (FLW-8001)
Information: Time: 2025-12-06 23:14:11 / Session:  00:06:11 / Command:  00:05:52 / CPU:  00:14:10 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Retiming (FLW-8000)
Information: Time: 2025-12-06 23:14:11 / Session:  00:06:11 / Command:  00:05:52 / CPU:  00:14:10 / Memory: 6195 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   rtl_opt / conditioning / Register Retiming (FLW-8001)
Information: Time: 2025-12-06 23:14:18 / Session:  00:06:18 / Command:  00:05:58 / CPU:  00:14:17 / Memory: 6195 MB (FLW-8100)
Information: 1 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 9, After Sharing = 9, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Optimization (2) (FLW-8000)
Information: Time: 2025-12-06 23:14:20 / Session:  00:06:20 / Command:  00:06:01 / CPU:  00:14:19 / Memory: 6195 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
Information: Ending   rtl_opt / conditioning / Optimization (2) (FLW-8001)
Information: Time: 2025-12-06 23:14:40 / Session:  00:06:40 / Command:  00:06:20 / CPU:  00:15:09 / Memory: 6195 MB (FLW-8100)
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Information: Design has 63359 unplaced cells after preCond2Placement (FLW-5112)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Starting rtl_opt / conditioning / Optimization (3) (FLW-8000)
Information: Time: 2025-12-06 23:14:44 / Session:  00:06:44 / Command:  00:06:24 / CPU:  00:15:24 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2025-12-06 23:14:44 / Session:  00:06:44 / Command:  00:06:24 / CPU:  00:15:24 / Memory: 6195 MB (FLW-8100)
Warning: Net 'EX_FPU/DuI/X3/A1/pe/N491549' is already connected to pin 'EX_FPU/DuI/X3/A1/pe/ctmi_167176/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X2/A1/N498148' is already connected to pin 'EX_FPU/DuI/X2/A1/A221530/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/A1/pe/N494996' is already connected to pin 'EX_FPU/DuI/X3/A1/pe/ctmi_199110/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X2/M2/N506270' is already connected to pin 'EX_FPU/DuI/X2/M2/A232178/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X2/M1/N502498' is already connected to pin 'EX_FPU/DuI/X2/M1/A228746/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X1/M1/N489790' is already connected to pin 'EX_FPU/DuI/X1/M1/A217845/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X2/M2/N506270' is already connected to pin 'EX_FPU/DuI/X2/M2/A222982/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X2/A1/N496596' is already connected to pin 'EX_FPU/DuI/X2/A1/A219914/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/M1/N502544' is already connected to pin 'EX_FPU/DuI/X3/M1/A239231/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/x0/ctmn_469253' is already connected to pin 'EX_FPU/DuI/x0/A250362/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_34/N516917' is already connected to pin 'EX_ALU/snps_DIVREM_34/ctmi_195338/X'. It may cause loss of switching activity. (POW-116)
Information: Ending   rtl_opt / conditioning / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2025-12-06 23:19:38 / Session:  00:11:38 / Command:  00:11:18 / CPU:  00:43:57 / Memory: 6195 MB (FLW-8100)
Warning: Net 'EX_FPU/DuI/END/mult_36/N512619' is already connected to pin 'EX_FPU/DuI/END/mult_36/A247121/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/END/mult_36/N509184' is already connected to pin 'EX_FPU/DuI/END/mult_36/A240847/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/END/mult_36/ctmn_458187' is already connected to pin 'EX_FPU/DuI/END/mult_36/A215481/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/END/mult_36/N493721' is already connected to pin 'EX_FPU/DuI/END/mult_36/A226074/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/END/mult_36/ctmn_458393' is already connected to pin 'EX_FPU/DuI/END/mult_36/A208138/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/END/mult_36/tmp_net238000' is already connected to pin 'EX_FPU/DuI/END/mult_36/ctmi_158870/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/END/mult_36/N498215' is already connected to pin 'EX_FPU/DuI/END/mult_36/A231360/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/M2/mult_36/ctmn_452925' is already connected to pin 'EX_FPU/DuI/X3/M2/mult_36/A210351/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/M2/mult_36/ctmn_452637' is already connected to pin 'EX_FPU/DuI/X3/M2/mult_36/A211753/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/DuI/X3/M2/mult_36/ctmn_452607' is already connected to pin 'EX_FPU/DuI/X3/M2/mult_36/A214430/Y'. It may cause loss of switching activity. (POW-116)
Information: 165 out of 175 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   rtl_opt / conditioning / Optimization (3) (FLW-8001)
Information: Time: 2025-12-06 23:19:40 / Session:  00:11:40 / Command:  00:11:20 / CPU:  00:44:06 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (4) (FLW-8000)
Information: Time: 2025-12-06 23:19:40 / Session:  00:11:40 / Command:  00:11:20 / CPU:  00:44:06 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-12-06 23:19:40 / Session:  00:11:40 / Command:  00:11:20 / CPU:  00:44:06 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-12-06 23:19:43 / Session:  00:11:43 / Command:  00:11:24 / CPU:  00:44:17 / Memory: 6195 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Ending   rtl_opt / conditioning / Optimization (4) (FLW-8001)
Information: Time: 2025-12-06 23:19:52 / Session:  00:11:52 / Command:  00:11:32 / CPU:  00:44:59 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (5) (FLW-8000)
Information: Time: 2025-12-06 23:19:52 / Session:  00:11:52 / Command:  00:11:32 / CPU:  00:44:59 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-12-06 23:19:52 / Session:  00:11:52 / Command:  00:11:32 / CPU:  00:44:59 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-12-06 23:19:52 / Session:  00:11:52 / Command:  00:11:33 / CPU:  00:45:00 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (5) (FLW-8001)
Information: Time: 2025-12-06 23:19:52 / Session:  00:11:52 / Command:  00:11:33 / CPU:  00:45:00 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-12-06 23:19:52 / Session:  00:11:52 / Command:  00:11:33 / CPU:  00:45:00 / Memory: 6195 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.20%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 793327.125000 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 889.44} {891.94 889.44} {891.94 0} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: li1
Max routing layer: met5


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 171
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 171
CPU Time for Pin Creation: 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Total Pin Placement CPU Time: 00:00:00.05u 00:00:00.00s 00:00:00.05e: 
Information: Result of rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan         793327   { {0 0} {0 889.44} {891.94 889.44} {891.94 0} }
die   auto-floorplan         793327   { {0 0} {0 889.44} {891.94 889.44} {891.94 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  171               171               171                 0
-------------------------------------------------------------------------------
Information: Ending   rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-12-06 23:19:53 / Session:  00:11:53 / Command:  00:11:33 / CPU:  00:45:00 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Secondary PG connections (FLW-8000)
Information: Time: 2025-12-06 23:19:53 / Session:  00:11:53 / Command:  00:11:33 / CPU:  00:45:00 / Memory: 6195 MB (FLW-8100)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   rtl_opt / conditioning / Secondary PG connections (FLW-8001)
Information: Time: 2025-12-06 23:19:53 / Session:  00:11:53 / Command:  00:11:33 / CPU:  00:45:00 / Memory: 6195 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -     556920.38           -       75687              0.20      6195
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-12-06 23:19:53 / Session:  00:11:53 / Command:  00:11:33 / CPU:  00:45:00 / Memory: 6195 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-12-06 23:19:53 / Session:  00:11:53 / Command:  00:11:33 / CPU:  00:45:00 / Memory: 6195 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 8 threads
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 75687 cells affected for early, 75687 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (8919400 8894400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting rtl_opt / estimation / Load Design (FLW-8000)
Information: Time: 2025-12-06 23:19:58 / Session:  00:11:58 / Command:  00:11:38 / CPU:  00:45:18 / Memory: 6195 MB (FLW-8100)
 Information: Populating compatible release data
Information: Populating data from multiAnalyze json.
Information: Running as single analyze flow.
Warning: DFT IP not instantiated successfully (DFT-2193)
Information: Starting rtl_opt / estimation / Load Design / Incremental Auto-Floorplan (FLW-8000)
Information: Time: 2025-12-06 23:19:58 / Session:  00:11:58 / Command:  00:11:38 / CPU:  00:45:18 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Load Design / Incremental Auto-Floorplan (FLW-8001)
Information: Time: 2025-12-06 23:19:58 / Session:  00:11:58 / Command:  00:11:38 / CPU:  00:45:18 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Load Design (FLW-8001)
Information: Time: 2025-12-06 23:19:58 / Session:  00:11:58 / Command:  00:11:38 / CPU:  00:45:18 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / pre-placement setup (FLW-8000)
Information: Time: 2025-12-06 23:19:58 / Session:  00:11:58 / Command:  00:11:38 / CPU:  00:45:18 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / pre-placement setup (FLW-8001)
Information: Time: 2025-12-06 23:20:00 / Session:  00:12:00 / Command:  00:11:40 / CPU:  00:45:19 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Initial Placement (FLW-8000)
Information: Time: 2025-12-06 23:20:00 / Session:  00:12:00 / Command:  00:11:40 / CPU:  00:45:19 / Memory: 6195 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@nominal timingCorner nominal.  Using corner nominal for worst leakage corner. (OPT-078)
Information: Using default layer met3 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer met3 (Inferior) (OPT-079)
Information: Nominal = 0.0819883  Design MT = inf  Target = 0.6559068  MaxRC = 0.155515 Fast Target = 0.799147 (OPT-081)
nplLib: default vr hor dist = 2777
nplLib: default vr ver dist = 2777
nplLib: default vr buf size = 10
nplLib: default vr buf size = 3
Placer using max_unbuffered_distance = 2776.95
Info: embedded eLpp will optimize for scenario func@nominal
Information: Activity propagation will be performed for scenario func@nominal.
Information: Doing activity propagation for mode 'func' and corner 'nominal' with effort level 'superlow'. (POW-024)
Information: Timer-derived activity data is cached on scenario func@nominal (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 2 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** eLpp estimated wire length 
0.462455% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 1.38364e+07
Total net wire length: 2.99193e+09
****** eLpp weights (no caps) (no lengths)
Number of nets: 77428, of which 77297 non-clock nets
Number of nets with 0 toggle rate: 24421 (31.5403%)
Max toggle rate = 0.2, average toggle rate = 0.000886681
Max non-clock toggle rate = 0.043988
eLpp weight range = (0, 225.56)
*** 58 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 77428
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.446964, 19.547)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0         0.2  0.00088668  0.00457574     21.8196
      Power Weights            0         191    0.998136     5.08539     20.9832
     Timing Weights     0.496627     1.48988           1    0.411776    0.167388
      Final Weights     0.446964      19.547    0.999814    0.581832     12.3339
Information: Automatic repeater spreading is enabled.
Warning: all hierarchy boundaries are restricted! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Warning: hierarchy boundary restrictions detected! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Restructuring in 213 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 8% done.
coarse place 15% done.
coarse place 23% done.
coarse place 31% done.
coarse place 38% done.
coarse place 46% done.
coarse place 54% done.
coarse place 62% done.
coarse place 69% done.
coarse place 77% done.
coarse place 85% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 2.06538e+06
Information: Coarse placer active wire length estimate = 4233.35
Information: Coarse placer weighted wire length estimate = 2.03523e+06
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   rtl_opt / estimation / Initial Placement (FLW-8001)
Information: Time: 2025-12-06 23:20:39 / Session:  00:12:39 / Command:  00:12:19 / CPU:  00:47:31 / Memory: 6195 MB (FLW-8100)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.02u 00:00:00.00s 00:00:00.02e: 

Min routing layer: li1
Max routing layer: met5


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
NEX(Warning): extract.rc_techfile_for_diode_mode_26_thickness not set, will igonre it
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Note - message 'ZRT-030' limit (10) exceeded. Remainder will be suppressed.

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
cpu                    met1    met5    met5     Not allowed

Wire on layer (met1) needs more than one tracks
Via on layer (mcon) needs more than one tracks
Via on layer (via) needs more than one tracks
Warning: Layer met1 default pitch 0.340 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.355" & "wire/via-up 0.370". (ZRT-026)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 default pitch 0.920 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.615" & "wire/via-up 1.040". (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell PC_reg[27] is placed overlapping with other cells at {{573.477 226.601} {584.517 229.321}}. (ZRT-763)
Warning: Cell PIPE_REG_ID_EX/EX_FREG_DATA3_reg[24] is placed overlapping with other cells at {{320.851 241.906} {330.511 244.626}}. (ZRT-763)
Warning: Cell PIPE_REG_ID_EX/EX_REG_DATA1_reg[24] is placed overlapping with other cells at {{462.690 255.769} {472.350 258.489}}. (ZRT-763)
Warning: Cell PC_SELECT_MUX/ctmi_35 is placed overlapping with other cells at {{543.593 248.996} {546.813 251.716}}. (ZRT-763)
Warning: Cell PIPE_REG_EX_MEM/MEM_FREG_DATA2_reg[31] is placed overlapping with other cells at {{409.503 347.622} {419.163 350.342}}. (ZRT-763)
Warning: Cell PIPE_REG_EX_MEM/MEM_PC_reg[14] is placed overlapping with other cells at {{484.408 357.278} {494.068 359.998}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   46  Alloctr   47  Proc 9573 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-2.72um,-2.72um,894.66um,892.16um)
Number of routing layers = 6
layer li1, dir Hor, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Ver, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 9573 
Net statistics:
Total number of nets to route for block pin placement     = 171
Number of interface nets to route for block pin placement = 171
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   52  Proc 9573 
Net length statistics: 
Net Count(Ignore Fully Rted) 342, Total Half Perimeter Wire Length (HPWL) 161968 microns
HPWL   0 ~   50 microns: Net Count      111     Total HPWL          444 microns
HPWL  50 ~  100 microns: Net Count       24     Total HPWL         1617 microns
HPWL 100 ~  200 microns: Net Count       28     Total HPWL         4832 microns
HPWL 200 ~  300 microns: Net Count        6     Total HPWL         1276 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          617 microns
HPWL 700 ~  800 microns: Net Count        1     Total HPWL          703 microns
HPWL 800 ~  900 microns: Net Count      171     Total HPWL       152479 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 43 gCells x 43 gCells
Average gCell capacity  45.21    on layer (1)    li1
Average gCell capacity  61.35    on layer (2)    met1
Average gCell capacity  45.21    on layer (3)    met2
Average gCell capacity  30.65    on layer (4)    met3
Average gCell capacity  22.58    on layer (5)    met4
Average gCell capacity  6.09     on layer (6)    met5
Average number of tracks per gCell 45.26         on layer (1)    li1
Average number of tracks per gCell 61.40         on layer (2)    met1
Average number of tracks per gCell 45.26         on layer (3)    met2
Average number of tracks per gCell 30.70         on layer (4)    met3
Average number of tracks per gCell 22.63         on layer (5)    met4
Average number of tracks per gCell 6.14  on layer (6)    met5
Number of gCells = 11094
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   52  Alloctr   53  Proc 9573 
Number of partitions: 1 (1 x 1)
Size of partitions: 43 gCells x 43 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   52  Alloctr   53  Proc 9573 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   52  Alloctr   53  Proc 9573 
Number of partitions: 1 (1 x 1)
Size of partitions: 43 gCells x 43 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   64  Alloctr   65  Proc 9573 
Information: Using 8 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~4656.0000um (213 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 43 gCells x 43 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   65  Proc 9573 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 47265.04
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 29552.08
Initial. Layer met2 wire length = 17712.96
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 234
Initial. Via L1M1_PR count = 171
Initial. Via M1M2_PR count = 63
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   64  Alloctr   65  Proc 9573 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Global Routing] Total (MB): Used   64  Alloctr   65  Proc 9573 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 9573 
CPU Time for Global Route: 00:00:00.76u 00:00:00.01s 00:00:00.74e: 
Number of block ports: 171
Number of block pin locations assigned from router: 171
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 171
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.80u 00:00:00.01s 00:00:00.78e: 
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-12-06 23:20:40 / Session:  00:12:40 / Command:  00:12:20 / CPU:  00:47:32 / Memory: 6195 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-12-06 23:20:40 / Session:  00:12:40 / Command:  00:12:20 / CPU:  00:47:32 / Memory: 6195 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation / Load Design (FLW-8000)
Information: Time: 2025-12-06 23:20:40 / Session:  00:12:40 / Command:  00:12:20 / CPU:  00:47:32 / Memory: 6195 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (8919400 8894400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.2196 seconds to build cellmap data
INFO: creating 109(r) x 110(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 11990
INFO: creating 109(r) x 110(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 11990
Total 1.1788 seconds to load 75687 cell instances into cellmap, 75687 cells are off site row
Moveable cells: 75687; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.7048, cell height 2.7200, cell area 7.3570 for total 75687 placed and application fixed cells
Information: Ending   rtl_opt / estimation / Load Design (FLW-8001)
Information: Time: 2025-12-06 23:20:44 / Session:  00:12:44 / Command:  00:12:24 / CPU:  00:47:42 / Memory: 6195 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Starting rtl_opt / estimation / Global Route (FLW-8000)
Information: Time: 2025-12-06 23:20:52 / Session:  00:12:52 / Command:  00:12:32 / CPU:  00:48:03 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Global Route (FLW-8001)
Information: Time: 2025-12-06 23:20:52 / Session:  00:12:52 / Command:  00:12:32 / CPU:  00:48:03 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Automatic Register Splitting (FLW-8000)
Information: Time: 2025-12-06 23:20:52 / Session:  00:12:52 / Command:  00:12:32 / CPU:  00:48:03 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Automatic Register Splitting (FLW-8001)
Information: Time: 2025-12-06 23:20:52 / Session:  00:12:52 / Command:  00:12:32 / CPU:  00:48:03 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-12-06 23:20:52 / Session:  00:12:52 / Command:  00:12:32 / CPU:  00:48:03 / Memory: 6195 MB (FLW-8100)
Warning: Skipping scan synthesis: no DFT setup has been detected. (DFT-1107)
Information: The net parasitics of block cpu are cleared. (TIM-123)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 75817 cells affected for early, 75817 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: The net parasitics of block cpu are cleared. (TIM-123)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 75817 cells affected for early, 75817 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
min assign layer = met1
max assign layer = met4
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@nominal timingCorner nominal.  Using corner nominal for worst leakage corner. (OPT-078)
Information: Using default layer met3 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer met3 (Inferior) (OPT-079)
Information: Nominal = 0.0819883  Design MT = inf  Target = 0.6559068  MaxRC = 0.155515 Fast Target = 0.799147 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer met3 for buffering distances in roi (originally met3)
GRE layer bins: None, met1, met3
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 205 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1355.282227)

Processing Buffer Trees  (ROI) ... 

    [21]  10% ...
    [42]  20% ...
    [63]  30% ...
    [84]  40% ...
    [105]  50% ...
    [126]  60% ...
    [147]  70% ...
    [168]  80% ...
    [189]  90% ...
    [205] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0          472
  Inverters:          401          567
------------ ------------ ------------
      Total:          401         1039
------------ ------------ ------------

Number of Drivers Sized: 51 [24.88%]

                      P: 49 [23.90%]
                      N: 2 [0.98%]

Information: The net parasitics of block cpu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Found 1 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 50.99 sec ELAPSE 0 hr : 0 min : 13.69 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 6344048 K / inuse 1873600 K
Information: Result of rtl_opt / estimation / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                    3564.29     3564.29         -         0     568255.00   351293.91       76456              0.22      6195
Information: Ending   rtl_opt / estimation / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-12-06 23:21:28 / Session:  00:13:28 / Command:  00:13:08 / CPU:  00:49:44 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Congestion/Timing Driven Placement (FLW-8000)
Information: Time: 2025-12-06 23:21:28 / Session:  00:13:28 / Command:  00:13:08 / CPU:  00:49:44 / Memory: 6195 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.2211 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 76456 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 9669 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VPWR at {{517.960,-0.240} {529.460,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{506.460,-0.240} {517.960,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{540.960,-0.240} {552.460,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{552.460,-0.240} {563.960,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{564.420,-0.240} {575.920,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{529.460,-0.240} {540.960,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{575.920,-0.240} {587.420,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{587.420,-0.240} {598.920,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{599.380,-0.240} {610.880,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VPWR at {{611.800,-0.240} {623.300,0.240}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 332 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Wire on layer (met1) needs more than one tracks
Via on layer (mcon) needs more than one tracks
Via on layer (via) needs more than one tracks
Warning: Layer met1 default pitch 0.340 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.355" & "wire/via-up 0.370". (ZRT-026)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 default pitch 0.920 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.615" & "wire/via-up 1.040". (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[29][1] is placed overlapping with other cells at {{109.020 16.320} {120.520 19.040}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[22][30] is placed overlapping with other cells at {{167.440 13.600} {178.940 16.320}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[19][4] is placed overlapping with other cells at {{272.780 10.880} {284.280 13.600}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[15][26] is placed overlapping with other cells at {{377.660 8.160} {389.160 10.880}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[13][18] is placed overlapping with other cells at {{412.620 10.880} {424.120 13.600}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[29][13] is placed overlapping with other cells at {{540.960 8.160} {552.460 10.880}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[27][3] is placed overlapping with other cells at {{565.340 78.880} {576.840 81.600}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_2_1/ctmi_179955 is placed overlapping with other cells at {{727.260 43.520} {728.640 46.240}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_3_7/ctmi_203587 is placed overlapping with other cells at {{814.660 65.280} {816.040 68.000}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/A1/pe/A248903 is placed overlapping with other cells at {{47.840 152.320} {49.220 155.040}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[24][28] is placed overlapping with other cells at {{93.840 78.880} {105.340 81.600}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[9][27] is placed overlapping with other cells at {{196.880 97.920} {208.380 100.640}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[4][21] is placed overlapping with other cells at {{281.060 95.200} {292.560 97.920}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[5][19] is placed overlapping with other cells at {{316.940 106.080} {328.440 108.800}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[8][4] is placed overlapping with other cells at {{398.360 103.360} {409.860 106.080}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[28][18] is placed overlapping with other cells at {{487.600 81.600} {499.100 84.320}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_1_6/ctmi_175258 is placed overlapping with other cells at {{625.600 95.200} {626.980 97.920}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_1_6/ctmi_175288 is placed overlapping with other cells at {{691.840 81.600} {693.220 84.320}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_2_7/ctmi_178166 is placed overlapping with other cells at {{809.600 155.040} {810.980 157.760}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_4_2/ctmi_187261 is placed overlapping with other cells at {{880.440 138.720} {881.820 141.440}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/A1/pe/ctmi_199168 is placed overlapping with other cells at {{64.860 184.960} {66.700 187.680}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[11][30] is placed overlapping with other cells at {{151.800 165.920} {163.300 168.640}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[13][0] is placed overlapping with other cells at {{195.040 220.320} {206.540 223.040}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[3][2] is placed overlapping with other cells at {{253.920 217.600} {265.420 220.320}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[1][24] is placed overlapping with other cells at {{327.980 182.240} {339.480 184.960}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[19][24] is placed overlapping with other cells at {{427.340 214.880} {438.840 217.600}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[17][27] is placed overlapping with other cells at {{478.860 179.520} {490.360 182.240}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[6][7] is placed overlapping with other cells at {{568.560 201.280} {580.060 204.000}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_0_4/ctmi_171542 is placed overlapping with other cells at {{736.460 176.800} {737.840 179.520}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/A1/HFSINV_886_256393 is placed overlapping with other cells at {{67.620 239.360} {71.760 242.080}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M2/mult_36/A226414 is placed overlapping with other cells at {{87.400 280.160} {88.780 282.880}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/END/mult_36/A216038 is placed overlapping with other cells at {{179.400 288.320} {180.780 291.040}}. (ZRT-763)
Warning: Cell PIPE_REG_ID_EX/HFSBUF_2837_257210 is placed overlapping with other cells at {{291.640 252.960} {297.160 255.680}}. (ZRT-763)
Warning: Cell EX_FOP1_FWD_MUX/ctmi_186742 is placed overlapping with other cells at {{337.180 291.040} {339.480 293.760}}. (ZRT-763)
Warning: Cell ID_REG_FILE/ctmi_195196 is placed overlapping with other cells at {{412.620 242.080} {414.000 244.800}}. (ZRT-763)
Warning: Cell PIPE_REG_IF_ID/HFSINV_760_256585 is placed overlapping with other cells at {{532.680 239.360} {538.660 242.080}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_0_6/ctmi_200084 is placed overlapping with other cells at {{632.040 239.360} {633.420 242.080}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_145302 is placed overlapping with other cells at {{635.260 261.120} {641.240 263.840}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_0_2/ctmi_172782 is placed overlapping with other cells at {{736.000 242.080} {737.380 244.800}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M2/mult_36/ctmi_196879 is placed overlapping with other cells at {{64.400 318.240} {65.780 320.960}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M2/mult_36/HFSINV_2306_256493 is placed overlapping with other cells at {{81.880 323.680} {87.860 326.400}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/END/mult_36/HFSINV_1764_256677 is placed overlapping with other cells at {{228.620 348.160} {234.600 350.880}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/END/mult_36/HFSINV_609_256649 is placed overlapping with other cells at {{250.240 334.560} {256.220 337.280}}. (ZRT-763)
Warning: Cell PIPE_REG_ID_EX/EX_FREG_DATA2_reg[18] is placed overlapping with other cells at {{325.220 326.400} {334.880 329.120}}. (ZRT-763)
Warning: Cell EX_BRANCH_CTRL_UNIT/snps_CMP_11/ctmi_652 is placed overlapping with other cells at {{470.120 331.840} {473.800 334.560}}. (ZRT-763)
Warning: Cell EX_BRANCH_CTRL_UNIT/snps_CMP_12/ctmi_552 is placed overlapping with other cells at {{492.660 334.560} {494.500 337.280}}. (ZRT-763)
Warning: Cell PIPE_REG_ID_EX/ctmi_862 is placed overlapping with other cells at {{569.480 331.840} {571.780 334.560}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_145440 is placed overlapping with other cells at {{638.480 318.240} {644.460 320.960}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_194559 is placed overlapping with other cells at {{756.240 323.680} {757.620 326.400}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_7_2/ctmi_192459 is placed overlapping with other cells at {{809.140 331.840} {811.440 334.560}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/A253242 is placed overlapping with other cells at {{881.820 380.800} {883.200 383.520}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M2/mult_36/HFSINV_374_256566 is placed overlapping with other cells at {{49.680 410.720} {51.980 413.440}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M2/mult_36/ctmi_196843 is placed overlapping with other cells at {{118.680 435.200} {120.060 437.920}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/END/mult_36/A218221 is placed overlapping with other cells at {{189.060 421.600} {190.440 424.320}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/END/HFSINV_708_256394 is placed overlapping with other cells at {{284.740 429.760} {287.960 432.480}}. (ZRT-763)
Warning: Cell EX_FPU/AuI/ctmi_160281 is placed overlapping with other cells at {{361.100 446.080} {362.480 448.800}}. (ZRT-763)
Warning: Cell EX_FPU/AuI/HFSINV_2036_256332 is placed overlapping with other cells at {{398.820 478.720} {402.960 481.440}}. (ZRT-763)
Warning: Cell EX_ALU/HFSBUF_877_256721 is placed overlapping with other cells at {{497.260 399.840} {504.620 402.560}}. (ZRT-763)
Warning: Cell EX_ALU/mult_90/HFSINV_219_256733 is placed overlapping with other cells at {{567.640 402.560} {571.780 405.280}}. (ZRT-763)
Warning: Cell EX_ALU/lt_61/ctmi_22536 is placed overlapping with other cells at {{695.980 405.280} {700.120 408.000}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_194675 is placed overlapping with other cells at {{765.440 405.280} {769.580 408.000}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_6_4/HFSINV_3552_257229 is placed overlapping with other cells at {{874.460 462.400} {875.840 465.120}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_6_4/HFSINV_456_256580 is placed overlapping with other cells at {{889.640 405.280} {891.020 408.000}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M1/mult_36/HFSINV_1195_257011 is placed overlapping with other cells at {{60.720 522.240} {64.860 524.960}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M1/mult_36/A235912 is placed overlapping with other cells at {{142.140 484.160} {143.520 486.880}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M1/mult_36/HFSINV_2472_257043 is placed overlapping with other cells at {{158.700 541.280} {164.680 544.000}}. (ZRT-763)
Warning: Cell EX_FPU/MuI/mult_36/HFSINV_1047_256675 is placed overlapping with other cells at {{266.800 492.320} {269.100 495.040}}. (ZRT-763)
Warning: Cell EX_FPU/MuI/mult_36/ctmi_197716 is placed overlapping with other cells at {{322.460 492.320} {323.840 495.040}}. (ZRT-763)
Warning: Cell EX_FPU/AuI/ctmi_197966 is placed overlapping with other cells at {{433.780 505.920} {436.080 508.640}}. (ZRT-763)
Warning: Cell EX_ALU/mult_68/HFSINV_815_256712 is placed overlapping with other cells at {{491.740 489.600} {493.120 492.320}}. (ZRT-763)
Warning: Cell EX_ALU/mult_68/HFSBUF_506_256308 is placed overlapping with other cells at {{559.820 489.600} {563.960 492.320}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/HFSINV_1101_256816 is placed overlapping with other cells at {{671.600 484.160} {677.580 486.880}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/ctmi_195337 is placed overlapping with other cells at {{766.360 478.720} {767.740 481.440}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M2/A243558 is placed overlapping with other cells at {{56.580 565.760} {61.640 568.480}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M1/mult_36/HFSBUF_585_256463 is placed overlapping with other cells at {{92.000 563.040} {96.140 565.760}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X3/M1/mult_36/A233339 is placed overlapping with other cells at {{162.380 557.600} {163.760 560.320}}. (ZRT-763)
Warning: Cell EX_FPU/MuI/mult_36/ctmi_161200 is placed overlapping with other cells at {{333.500 560.320} {334.880 563.040}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/x0/HFSBUF_311_256428 is placed overlapping with other cells at {{472.420 614.720} {477.940 617.440}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X0/ctmi_198705 is placed overlapping with other cells at {{580.980 639.200} {584.200 641.920}}. (ZRT-763)
Warning: Cell EX_ALU/mult_68/ctmi_20510 is placed overlapping with other cells at {{654.580 560.320} {656.880 563.040}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/HFSINV_1040_256800 is placed overlapping with other cells at {{721.740 565.760} {727.720 568.480}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_3_2/ctmi_185030 is placed overlapping with other cells at {{813.280 598.400} {814.660 601.120}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_6_1/ctmi_190661 is placed overlapping with other cells at {{885.040 573.920} {886.880 576.640}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M2/mult_36/ctmi_150261 is placed overlapping with other cells at {{44.620 677.280} {47.840 680.000}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M2/mult_36/ctmi_150306 is placed overlapping with other cells at {{84.640 652.800} {86.940 655.520}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M1/mult_36/A223307 is placed overlapping with other cells at {{160.540 639.200} {162.380 641.920}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M1/mult_36/ctmi_157151 is placed overlapping with other cells at {{244.260 685.440} {246.560 688.160}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/x0/mult_36/A213072 is placed overlapping with other cells at {{337.180 647.360} {339.480 650.080}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X1/M1/mult_36/HFSINV_909_256437 is placed overlapping with other cells at {{457.700 680.000} {463.680 682.720}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X0/pe/A227711 is placed overlapping with other cells at {{498.180 677.280} {499.560 680.000}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X0/HFSINV_633_256386 is placed overlapping with other cells at {{608.120 682.720} {612.260 685.440}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_5_6/ctmi_188853 is placed overlapping with other cells at {{659.180 685.440} {660.560 688.160}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/HFSINV_1008_256847 is placed overlapping with other cells at {{726.340 709.920} {732.320 712.640}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M2/mult_36/A247771 is placed overlapping with other cells at {{28.060 718.080} {29.440 720.800}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M2/mult_36/A222018 is placed overlapping with other cells at {{120.980 720.800} {122.360 723.520}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M1/mult_36/A211808 is placed overlapping with other cells at {{193.200 769.760} {194.580 772.480}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M1/mult_36/ctmi_156362 is placed overlapping with other cells at {{259.900 720.800} {263.120 723.520}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X1/M2/mult_36/A247997 is placed overlapping with other cells at {{337.180 788.800} {339.480 791.520}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X1/M1/mult_36/HFSBUF_2824_256564 is placed overlapping with other cells at {{438.840 734.400} {444.360 737.120}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X0/ctmi_163008 is placed overlapping with other cells at {{482.080 723.520} {487.600 726.240}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X0/ctmi_162950 is placed overlapping with other cells at {{577.300 728.960} {579.140 731.680}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/HFSINV_1066_256805 is placed overlapping with other cells at {{656.880 742.560} {662.860 745.280}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/HFSBUF_1072_256860 is placed overlapping with other cells at {{729.100 718.080} {734.620 720.800}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_3_1/ctmi_184125 is placed overlapping with other cells at {{844.100 748.000} {845.480 750.720}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/A1/A251392 is placed overlapping with other cells at {{92.920 824.160} {94.760 826.880}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M1/A244539 is placed overlapping with other cells at {{166.520 816.000} {168.360 818.720}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X2/M1/mult_36/HFSBUF_753_256536 is placed overlapping with other cells at {{249.780 802.400} {255.300 805.120}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X1/M2/mult_36/HFSINV_428_256431 is placed overlapping with other cells at {{354.660 810.560} {358.800 813.280}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X1/M2/mult_36/HFSINV_168_256468 is placed overlapping with other cells at {{432.860 826.880} {434.240 829.600}}. (ZRT-763)
Warning: Cell EX_FPU/DuI/X1/A1/A214397 is placed overlapping with other cells at {{608.120 810.560} {609.500 813.280}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_0_7/ctmi_199761 is placed overlapping with other cells at {{644.000 840.480} {645.380 843.200}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/ctmi_195448 is placed overlapping with other cells at {{749.340 821.440} {750.720 824.160}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Read DB] Stage (MB): Used  109  Alloctr  110  Proc  -32 
[End of Read DB] Total (MB): Used  116  Alloctr  118  Proc 9637 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,891.94um,889.44um)
Number of routing layers = 6
layer li1, dir Hor, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Ver, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  120  Alloctr  122  Proc 9637 
Net statistics:
Total number of nets     = 78215
Number of nets to route  = 77701
Number of single or zero port nets = 35
458 nets are fully connected,
 of which 458 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   58  Alloctr   59  Proc    0 
[End of Build All Nets] Total (MB): Used  179  Alloctr  181  Proc 9637 
Net length statistics: 
Net Count(Ignore Fully Rted) 77722, Total Half Perimeter Wire Length (HPWL) 1972333 microns
HPWL   0 ~   50 microns: Net Count    69560     Total HPWL       913719 microns
HPWL  50 ~  100 microns: Net Count     4587     Total HPWL       318996 microns
HPWL 100 ~  200 microns: Net Count     2215     Total HPWL       303118 microns
HPWL 200 ~  300 microns: Net Count      719     Total HPWL       179005 microns
HPWL 300 ~  400 microns: Net Count      377     Total HPWL       129263 microns
HPWL 400 ~  500 microns: Net Count      178     Total HPWL        79652 microns
HPWL 500 ~  600 microns: Net Count       78     Total HPWL        42054 microns
HPWL 600 ~  700 microns: Net Count        3     Total HPWL         1849 microns
HPWL 700 ~  800 microns: Net Count        3     Total HPWL         2304 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         2373 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 164 gCells x 164 gCells
Average gCell capacity  0.93     on layer (1)    li1
Average gCell capacity  0.29     on layer (2)    met1
Average gCell capacity  11.77    on layer (3)    met2
Average gCell capacity  7.98     on layer (4)    met3
Average gCell capacity  5.87     on layer (5)    met4
Average gCell capacity  1.59     on layer (6)    met5
Average number of tracks per gCell 11.79         on layer (1)    li1
Average number of tracks per gCell 16.00         on layer (2)    met1
Average number of tracks per gCell 11.79         on layer (3)    met2
Average number of tracks per gCell 8.00  on layer (4)    met3
Average number of tracks per gCell 5.90  on layer (5)    met4
Average number of tracks per gCell 1.60  on layer (6)    met5
Number of gCells = 161376
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used  180  Alloctr  182  Proc 9637 
Number of partitions: 1 (1 x 1)
Size of partitions: 164 gCells x 164 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Add Nets Demand] Total (MB): Used  183  Alloctr  186  Proc 9637 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   66  Alloctr   67  Proc    0 
[End of Build Data] Total (MB): Used  183  Alloctr  186  Proc 9637 
Number of partitions: 1 (1 x 1)
Size of partitions: 164 gCells x 164 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  106  Alloctr  106  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  289  Alloctr  292  Proc 9637 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (855 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 164 gCells x 164 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
[rtAllBotParts] Elapsed real time: 0:00:09 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   39  Alloctr   40  Proc    0 
[End of Initial Routing] Total (MB): Used  329  Alloctr  332  Proc 9637 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow = 72970 Max = 12 GRCs = 67291 (31.42%)
Initial. H routing: Overflow = 23004 Max =  6 (GRCs =  32) GRCs = 23687 (22.12%)
Initial. V routing: Overflow = 49965 Max = 12 (GRCs =   4) GRCs = 43604 (40.72%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   492 Max =  3 (GRCs =   4) GRCs =   592 (0.55%)
Initial. met2       Overflow = 19954 Max =  6 (GRCs =  32) GRCs = 20027 (18.70%)
Initial. met3       Overflow = 46667 Max = 12 (GRCs =   4) GRCs = 39900 (37.26%)
Initial. met4       Overflow =  3050 Max =  5 (GRCs =  12) GRCs =  3660 (3.42%)
Initial. met5       Overflow =  2805 Max =  2 (GRCs = 168) GRCs =  3112 (2.91%)

Initial. Total Wire Length = 1927391.76
Initial. Layer li1 wire length = 8363.44
Initial. Layer met1 wire length = 1040.37
Initial. Layer met2 wire length = 656149.78
Initial. Layer met3 wire length = 860290.48
Initial. Layer met4 wire length = 293493.64
Initial. Layer met5 wire length = 108054.04
Initial. Total Number of Contacts = 575375
Initial. Via L1M1_PR count = 199705
Initial. Via M1M2_PR count = 199800
Initial. Via M2M3_PR count = 156406
Initial. Via M3M4_PR count = 16715
Initial. Via M4M5_PR count = 2749
Initial. completed.

Start GR phase 1
Number of partitions: 1 (1 x 1)
Size of partitions: 164 gCells x 164 gCells
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
60% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
70% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
[rtAllBotParts] Elapsed real time: 0:00:11 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 164 gCells x 164 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:12 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  332  Alloctr  336  Proc 9637 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow = 46710 Max = 10 GRCs = 42683 (19.93%)
phase1. H routing: Overflow =  8538 Max =  7 (GRCs = 12) GRCs =  8369 (7.81%)
phase1. V routing: Overflow = 38171 Max = 10 (GRCs =  4) GRCs = 34314 (32.04%)
phase1. li1        Overflow =     2 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
phase1. met1       Overflow =   978 Max =  3 (GRCs =  4) GRCs =  1200 (1.12%)
phase1. met2       Overflow =  6592 Max =  7 (GRCs = 12) GRCs =  5493 (5.13%)
phase1. met3       Overflow = 35428 Max = 10 (GRCs =  4) GRCs = 30850 (28.81%)
phase1. met4       Overflow =  1944 Max =  4 (GRCs =  4) GRCs =  2868 (2.68%)
phase1. met5       Overflow =  1764 Max =  2 (GRCs = 52) GRCs =  2264 (2.11%)

phase1. Total Wire Length = 2011411.50
phase1. Layer li1 wire length = 8800.43
phase1. Layer met1 wire length = 2434.75
phase1. Layer met2 wire length = 651886.12
phase1. Layer met3 wire length = 819564.77
phase1. Layer met4 wire length = 388551.98
phase1. Layer met5 wire length = 140173.45
phase1. Total Number of Contacts = 582765
phase1. Via L1M1_PR count = 198846
phase1. Via M1M2_PR count = 198868
phase1. Via M2M3_PR count = 154114
phase1. Via M3M4_PR count = 26159
phase1. Via M4M5_PR count = 4778
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:27 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[End of Whole Chip Routing] Stage (MB): Used  215  Alloctr  217  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  332  Alloctr  336  Proc 9637 

Congestion utilization per direction:
Average vertical track utilization   = 83.30 %
Peak    vertical track utilization   = 350.00 %
Average horizontal track utilization = 60.39 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:27 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[End of Global Routing] Stage (MB): Used  213  Alloctr  216  Proc    0 
[End of Global Routing] Total (MB): Used  330  Alloctr  334  Proc 9637 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -152  Alloctr -155  Proc    0 
[End of dbOut] Total (MB): Used   38  Alloctr   39  Proc 9637 
Using per-layer congestion maps for congestion reduction.
Information: 32.81% of design has horizontal routing density above target_routing_density of 0.81.
Information: 95.86% of design has vertical routing density above target_routing_density of 0.81.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.81. Using a value of 0.96 instead. (PLACE-029)
Information: Reducing cell density for 63.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.716 to 0.860. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@nominal timingCorner nominal.  Using corner nominal for worst leakage corner. (OPT-078)
Information: Using default layer met3 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer met3 (Inferior) (OPT-079)
Information: Nominal = 0.0819883  Design MT = inf  Target = 0.6559068  MaxRC = 0.155515 Fast Target = 0.799147 (OPT-081)
nplLib: default vr hor dist = 2777
nplLib: default vr ver dist = 2777
nplLib: default vr buf size = 10
nplLib: default vr buf size = 3
Placer using max_unbuffered_distance = 2776.95

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 78157
Timing factor = 1
Non-default weight range: (0.478003, 1.43401)
                             Min         Max         Avg       Stdev        Skew
     Timing Weights     0.478003     1.43401           1    0.373477    -0.01149
      Final Weights     0.478003     1.43401           1    0.373477    -0.01149
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block cpu are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 2.12738e+06
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 1.81937e+06
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   rtl_opt / estimation / Congestion/Timing Driven Placement (FLW-8001)
Information: Time: 2025-12-06 23:22:18 / Session:  00:14:18 / Command:  00:13:59 / CPU:  00:51:06 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-12-06 23:22:18 / Session:  00:14:18 / Command:  00:13:59 / CPU:  00:51:06 / Memory: 6195 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-12-06 23:22:18 / Session:  00:14:18 / Command:  00:13:59 / CPU:  00:51:06 / Memory: 6195 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.2204 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Info: Keeping LAO enabled for UPS flow
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (8919400 8894400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Info: Keeping LAO enabled for UPS flow
compile command begin                   CPU:  3095 s (  0.86 hr )  ELAPSE:   861 s (  0.24 hr )  MEM-PEAK:  6195 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Info: update em.

compile timing update complete          CPU:  3116 s (  0.87 hr )  ELAPSE:   870 s (  0.24 hr )  MEM-PEAK:  6195 MB

compile initial QoR
___________________
Scenario Mapping Table
1: func@nominal

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7  60.2421  3483.9387     96        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *  60.2421  3483.9385 3483.9385     96        -          -      -        0     0.0000        3 351293.906
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  60.2421  3483.9385 3483.9385     96        -          -      -        0     0.0000        3 351293.906    568255.00      76456        473       7545
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary   60.2421  3483.9385 3483.9385     96        -          -      -        0        3 351293.906    568255.00      76456
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
compile initialization complete         CPU:  3134 s (  0.87 hr )  ELAPSE:   873 s (  0.24 hr )  MEM-PEAK:  6195 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.2201 seconds to build cellmap data
INFO: creating 109(r) x 110(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 11990
INFO: creating 109(r) x 110(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 11990
Total 1.1974 seconds to load 76456 cell instances into cellmap, 76456 cells are off site row
Moveable cells: 76456; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.7325, cell height 2.7200, cell area 7.4324 for total 76456 placed and application fixed cells
Information: Starting rtl_opt / estimation / Optimization (1) (FLW-8000)
Information: Time: 2025-12-06 23:22:35 / Session:  00:14:35 / Command:  00:14:16 / CPU:  00:51:52 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Optimization (1) / Timing Optimization (FLW-8000)
Information: Time: 2025-12-06 23:22:35 / Session:  00:14:35 / Command:  00:14:16 / CPU:  00:51:52 / Memory: 6195 MB (FLW-8100)
Disable clock slack update for ideal clocks
 Iter  1                                          4755.90     4755.90         -         -     572886.94   352537.97       76456              0.24      6195
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer met3 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer met3 (Inferior) (OPT-079)
 Iter  1                                          4260.35     4260.35         -         -     578155.75   355781.22       76456              0.25      6195
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.2248 seconds to build cellmap data
INFO: creating 109(r) x 110(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 11990
INFO: creating 109(r) x 110(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 11990
Total 1.2258 seconds to load 77083 cell instances into cellmap, 74323 cells are off site row
Moveable cells: 77083; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.7935, cell height 2.7200, cell area 7.5983 for total 77083 placed and application fixed cells
Disable clock slack update for ideal clocks
Information: NO SCANCHAIN defined in SCANDEF. (DFT-011)
                Total number of ignored cells which do not have multi-bit equivalent             : 2733
        Physical Banking Summary:
        Total candidates in design:2733
        Total candidates ignored  :2733
        Total candidates banked   :0
        Banking Ratio of this pass:0.00%
        Banking ratio             :0.00% (Before banking 0.00%)
        Use report_multibit for details
Disable clock slack update for ideal clocks
 Iter  1                                          3890.40     3890.40         -         -     585699.25   363726.91       77083              0.25      6195
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
 Iter  1                                          3413.00     3413.00         -         -     598358.88   372240.81       79646              0.26      6195
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
 Iter  1                                          3266.54     3266.54         -         -     602451.56   375364.19       80468              0.26      6195
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
 Iter  1                                          3236.54     3236.54         -         -     606361.56   379229.69       80509              0.27      6195
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                    2300.77     2300.77         -         6     604653.69   377118.22       80290              0.27      6195
Information: Ending   rtl_opt / estimation / Optimization (1) / Timing Optimization (FLW-8001)
Information: Time: 2025-12-06 23:24:05 / Session:  00:16:05 / Command:  00:15:45 / CPU:  01:01:15 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Optimization (1) (FLW-8001)
Information: Time: 2025-12-06 23:24:05 / Session:  00:16:05 / Command:  00:15:45 / CPU:  01:01:15 / Memory: 6195 MB (FLW-8100)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nominal' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner nominal for honoring max prepone/postpone limits
INFO: Global useful skew is skipped because initial qor is too bad.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
Disable clock slack update for ideal clocks
 Iter  1                                          3232.58     3232.58         -         -     604653.69   377118.22       80290              0.27      6195
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
 Iter  1                                          3232.58     3232.58         -         -     604658.69   377122.00       80290              0.27      6195
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)

Disable clock slack update for ideal clocks

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 0 Iter  1       3207.06     3207.06         -         -     605052.81   377259.72       80290              0.27      6195
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

compile optimization Phase 0 Iter  1       3206.84     3206.84         -         -     604757.50   377011.78       80290              0.27      6195
INFO: New Levelizer turned on
compile optimization Phase 0 Iter  2       3205.99     3205.99         -         -     603233.56   375794.34       80290              0.27      6195
INFO: New Levelizer turned on
Information: Starting rtl_opt / estimation / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-12-06 23:24:25 / Session:  00:16:25 / Command:  00:16:06 / CPU:  01:03:04 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-12-06 23:24:25 / Session:  00:16:25 / Command:  00:16:06 / CPU:  01:03:04 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Optimization (2) (FLW-8000)
Information: Time: 2025-12-06 23:24:25 / Session:  00:16:25 / Command:  00:16:06 / CPU:  01:03:04 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Optimization (2) (FLW-8001)
Information: Time: 2025-12-06 23:24:25 / Session:  00:16:25 / Command:  00:16:06 / CPU:  01:03:04 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Scan Synthesis (FLW-8000)
Information: Time: 2025-12-06 23:24:25 / Session:  00:16:25 / Command:  00:16:06 / CPU:  01:03:04 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Scan Synthesis (FLW-8001)
Information: Time: 2025-12-06 23:24:25 / Session:  00:16:25 / Command:  00:16:06 / CPU:  01:03:04 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-12-06 23:24:25 / Session:  00:16:25 / Command:  00:16:06 / CPU:  01:03:04 / Memory: 6195 MB (FLW-8100)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
INFO: total number of constant pins: 8555
INFO: constant pins which are scan-pins: 5418
INFO: constant pins that are not scan-pins: 3137
Information: Ending   rtl_opt / estimation / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-12-06 23:24:26 / Session:  00:16:26 / Command:  00:16:06 / CPU:  01:03:05 / Memory: 6195 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Timing Optimization (FLW-8000)
Information: Time: 2025-12-06 23:24:26 / Session:  00:16:26 / Command:  00:16:07 / CPU:  01:03:05 / Memory: 6195 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Timing Optimization (FLW-8001)
Information: Time: 2025-12-06 23:24:26 / Session:  00:16:26 / Command:  00:16:07 / CPU:  01:03:05 / Memory: 6195 MB (FLW-8100)
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: The net parasitics of block cpu are cleared. (TIM-123)
Information: Timer using 8 threads
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
compile command statistics  CPU=718 sec (0.20 hr) ELAPSED=128 sec (0.04 hr) MEM-PEAK=6.050 GB
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-12-06 23:24:29 / Session:  00:16:29 / Command:  00:16:09 / CPU:  01:03:08 / Memory: 6195 MB (FLW-8100)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 7 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 17 unique error and warning message tags while observing fast: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:     1     1  0 DFT-2193  WARNING   Warning: DFT IP not instantiated successfully (DFT-2193)        (MSG-3032)
Information:     1     1  0 DFT-1107  WARNING   Warning: Skipping scan synthesis: no DFT setup has been dete... (MSG-3032)
Information:     7     7  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit... (MSG-3032)
Information:     4     4  0 ZRT-026   WARNING   Warning: Layer met4 default pitch 0.920 may be too small to ... (MSG-3032)
Information:   438    73  0 VW-007    WARNING   Warning: Net name 'N_587' is omitted from the output file, b... (MSG-3032)
Information:     1     1  0 PLACE-029 WARNING   Warning: There is insufficient area available to achieve the... (MSG-3032)
Information:     6     6  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:    41   294 10 POW-116   WARNING   Warning: Net 'EX_FPU/DuI/X3/M2/mult_36/ctmn_452607' is alrea... (MSG-3032)
Information:     5     2  0 PVT-030   WARNING   Warning: Corner nominal:  0 process number, 1 process label,... (MSG-3032)
Information:    10    10  0 ZRT-720   WARNING   Warning: Port  VPWR at {{611.800,-0.240} {623.300,0.240}} is... (MSG-3032)
Information:     5     2  0 PVT-031   WARNING   Warning: 75817 cells affected for early, 75817 for late. (PV... (MSG-3032)
Information:   118   118  0 ZRT-763   WARNING   Warning: Cell EX_ALU/snps_DIVREM_34/ctmi_195448 is placed ov... (MSG-3032)
Information:     5     5  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:     5     5  5 LGL-050   WARNING   Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro... (MSG-3032)
Information:    12    12  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     5     2  0 PVT-034   WARNING   Warning: 67 port driving_cells affected for early, 67 for la... (MSG-3032)
Information:   665   544  3       17  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 544 error&warning MSGs observed during fast (MSG-3103)
Info: FAST compile completed.
Information: Ending   'rtl_opt' (FLW-8001)
Information: Time: 2025-12-06 23:24:29 / Session:  00:16:29 / Command:  00:16:09 / CPU:  01:03:08 / Memory: 6195 MB (FLW-8100)
1
puts "RTL optimization completed"
RTL optimization completed
# Save the optimized design with a clear label
puts "========== Saving Design =========="
========== Saving Design ==========
set current_blk [current_block]
{cpu_LIB:cpu.design}
if {$current_blk ne ""} {
    puts "Current block: [get_object_name $current_blk]"
    save_block -label "rtla_optimized" -force
    save_lib
    puts "Design saved successfully with label 'rtla_optimized'"
    
    # Verify save was successful
    set saved_blocks [get_blocks *]
    if {[llength $saved_blocks] > 0} {
        puts "Saved blocks in library:"
        foreach b $saved_blocks {
            puts "  - [get_object_name $b]"
        }
    } else {
        puts "WARNING: No blocks found after save (this may be normal)"
    }
} else {
    puts "ERROR: No current block to save!"
    exit 1
}
Current block: cpu_LIB:cpu.design
Information: Saving 'cpu_LIB:cpu.design' to 'cpu_LIB:cpu/rtla_optimized.design'. (DES-028)
Saving library 'cpu_LIB'
Design saved successfully with label 'rtla_optimized'
Saved blocks in library:
  - cpu_LIB:cpu.design
# -----------------------------------------------------------------------------
# Power Analysis Setup
# -----------------------------------------------------------------------------
puts "========== Setting up Power Analysis =========="
========== Setting up Power Analysis ==========
# Create temp results directory if it doesn't exist
file mkdir $TEMP_RESULTS_DIR
# Configure RTL power analysis (corrected scenario name)
set_rtl_power_analysis_options \
    -scenario $SCENARIO_NAME \
    -design $DESIGN_NAME \
    -strip_path $STRIP_PATH \
    -fsdb $FSDB_FILE \
    -output_dir $OUTPUT_DIR
1
export_power_data
Information: exporting data
Information: Created output directory TZ_OUTDIR
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-12-06 23:24:31 / Session:  00:16:31 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6195 MB (FLW-8100)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 80566 cells affected for early, 80566 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Design Average RC for design cpu  (NEX-011)
Information: r = 1.348628 ohm/um, via_r = 4.155585 ohm/cut, c = 0.135275 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.518594 ohm/um, via_r = 43.639130 ohm/cut, c = 0.159455 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cpu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 82259, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 82, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   estimated
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-12-06 23:24:36 / Session:  00:16:36 / Command:  00:00:04 / CPU:  00:00:23 / Memory: 6195 MB (FLW-8100)
Information: save current design
Information: Saving block 'cpu_LIB:cpu.design'
Information: Exporting essential name map file
Warning: Option '-essential' for command 'saif_map' is deprecated. See the command's man page for alternatives. (CMD-110)
Warning: '-essential' option should not be specified as it has been deprecated and is enabled by default. (POW-120)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Design Average RC for design cpu  (NEX-011)
Information: r = 1.348628 ohm/um, via_r = 4.155585 ohm/cut, c = 0.135275 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.518594 ohm/um, via_r = 43.639130 ohm/cut, c = 0.159455 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: GPD output -mt with 8 threads (NEX-014)
NEX: write_parasitics command finished
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
Information: RTL Architect run completed
Information: Gathering logical hierarchical data
1
puts "Power analysis data exported"
Power analysis data exported
# -----------------------------------------------------------------------------
# Maximum Frequency Characterization
# -----------------------------------------------------------------------------
puts "========== Characterizing Maximum Operating Frequency =========="
========== Characterizing Maximum Operating Frequency ==========
# Update timing for accurate analysis
update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-12-06 23:24:57 / Session:  00:16:57 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6195 MB (FLW-8100)
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-12-06 23:24:57 / Session:  00:16:57 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6195 MB (FLW-8100)
1
# Find all clocks in the design
set all_clocks [get_clocks *]
{CLK}
if {[llength $all_clocks] == 0} {
    puts "ERROR: No clocks found in design. Please check your constraints."
    puts "Available ports: [get_object_name [get_ports *clk*]]"
    exit 1
}
# Get the first clock (or find specific clock pattern)
set current_clk [lindex $all_clocks 0]
_sel6135
set clock_name [get_object_name $current_clk]
CLK
puts "Found clock: $clock_name"
Found clock: CLK
# If there are multiple clocks, list them
if {[llength $all_clocks] > 1} {
    puts "Multiple clocks found in design:"
    foreach clk $all_clocks {
        puts "  - [get_object_name $clk]"
    }
    puts "Using first clock: $clock_name for analysis"
}
set current_period [get_attribute $current_clk period]
10.000000
puts "Current clock period: $current_period ns"
Current clock period: 10.000000 ns
# Get worst negative slack (WNS) and critical path information
set critical_paths [get_timing_paths -delay_type max -max_paths 1]
{{path_to_PIPE_REG_EX_MEM/MEM_FPU_OUT_reg[27]/D_slack_-38.4658}}
if {[llength $critical_paths] == 0} {
    puts "WARNING: No timing paths found"
    set slack 0.0
    set data_arrival 0.0
} else {
    set slack [get_attribute $critical_paths slack]
    set data_arrival [get_attribute $critical_paths arrival]
}
47.831116
puts "Current WNS (Worst Negative Slack): $slack ns"
Current WNS (Worst Negative Slack): -38.465813 ns
# Calculate minimum period and maximum frequency
# Validate that we have the necessary data
if {$current_period == "" || $current_period == 0} {
    puts "ERROR: Invalid clock period retrieved"
    exit 1
}
# Tmin = Current_Period - Slack (if slack is negative, this adds the violation)
# If slack is positive, Tmin = Data_Arrival_Time (critical path delay)
if {$slack >= 0} {
    # Timing is met - use actual critical path delay
    set Tmin $data_arrival
    set timing_status "MET"
} else {
    # Timing violated - need to increase period
    set Tmin [expr {$current_period - $slack}]
    set timing_status "VIOLATED"
}
VIOLATED
# Sanity check on calculated values
if {$Tmin <= 0} {
    puts "ERROR: Invalid critical path delay calculated: $Tmin ns"
    puts "Current period: $current_period ns"
    puts "Slack: $slack ns"
    exit 1
}
# Add safety margin (typically 2-5% for publication)
set MARGIN_PERCENT 2.0
2.0
set Tmin_with_margin [expr {$Tmin * (1.0 + $MARGIN_PERCENT/100.0)}]
49.43512926
# Calculate frequencies (convert from ns to Hz, then to MHz)
# Fmax in MHz: 1/ns = 1000 MHz
set Fmax [expr {1000.0 / $Tmin}]
20.6331006972
set Fmax_with_margin [expr {1000.0 / $Tmin_with_margin}]
20.2285300953
# Format results
set Fmax_formatted [format "%.2f" $Fmax]
20.63
set Fmax_margin_formatted [format "%.2f" $Fmax_with_margin]
20.23
set Tmin_formatted [format "%.4f" $Tmin]
48.4658
set Tmin_margin_formatted [format "%.4f" $Tmin_with_margin]
49.4351
puts "================================================"
================================================
puts "MAXIMUM FREQUENCY CHARACTERIZATION RESULTS"
MAXIMUM FREQUENCY CHARACTERIZATION RESULTS
puts "================================================"
================================================
puts "Timing Status: $timing_status at current period"
Timing Status: VIOLATED at current period
puts "Critical Path Delay: $Tmin_formatted ns"
Critical Path Delay: 48.4658 ns
puts "Maximum Frequency: $Fmax_formatted MHz"
Maximum Frequency: 20.63 MHz
puts "Maximum Frequency (with ${MARGIN_PERCENT}% margin): $Fmax_margin_formatted MHz"
Maximum Frequency (with 2.0% margin): 20.23 MHz
puts "Recommended Clock Period: $Tmin_margin_formatted ns"
Recommended Clock Period: 49.4351 ns
puts "================================================"
================================================
# -----------------------------------------------------------------------------
# Generate Comprehensive Reports
# -----------------------------------------------------------------------------
puts "========== Generating Reports =========="
========== Generating Reports ==========
# Basic reports
report_power > "$TEMP_RESULTS_DIR/report_power.txt"
report_area > "$TEMP_RESULTS_DIR/report_area.txt" 
report_qor > "$TEMP_RESULTS_DIR/report_qor.txt"
# Detailed timing reports
report_timing -delay_type max -max_paths 1 -path_type full \
    > "$TEMP_RESULTS_DIR/report_timing_critical_path.txt"
report_timing -delay_type max -max_paths 10 -path_type full \
    > "$TEMP_RESULTS_DIR/report_timing_top10_paths.txt"
report_timing -delay_type max -max_paths 1 -nets -transition_time \
    -capacitance -input_pins -significant_digits 4 \
    > "$TEMP_RESULTS_DIR/report_timing_detailed.txt"
# Constraint and violation reports
report_constraint -all_violators > "$TEMP_RESULTS_DIR/report_violations.txt"
# Clock reports
report_clock -skew > "$TEMP_RESULTS_DIR/report_clock.txt"
# Additional useful reports for SKY130
report_reference > "$TEMP_RESULTS_DIR/report_reference.txt"
report_hierarchy > "$TEMP_RESULTS_DIR/report_hierarchy.txt"
# Design statistics
report_design > "$TEMP_RESULTS_DIR/report_design_stats.txt"
# Process corner information
report_pvt > "$TEMP_RESULTS_DIR/report_pvt.txt"
# -----------------------------------------------------------------------------
# Generate Publication-Ready Summary
# -----------------------------------------------------------------------------
puts "========== Generating Publication Summary =========="
========== Generating Publication Summary ==========
set summary_file [open "$TEMP_RESULTS_DIR/publication_summary.txt" w]
file41
puts $summary_file "================================================================================"
puts $summary_file "RISC-V CPU - SKY130 130nm - Performance Characterization"
puts $summary_file "================================================================================"
puts $summary_file ""
puts $summary_file "DESIGN INFORMATION:"
puts $summary_file "  Design Name:           $DESIGN_NAME"
puts $summary_file "  Top Module:            $TOP_MODULE"
puts $summary_file "  Technology:            SKY130 130nm"
puts $summary_file "  Analysis Date:         [clock format [clock seconds] -format "%Y-%m-%d %H:%M:%S"]"
puts $summary_file ""
puts $summary_file "TIMING ANALYSIS:"
puts $summary_file "  Current Clock Period:  $current_period ns"
puts $summary_file "  Timing Status:         $timing_status"
puts $summary_file "  Worst Slack (WNS):     $slack ns"
puts $summary_file ""
puts $summary_file "MAXIMUM FREQUENCY CHARACTERIZATION:"
puts $summary_file "  Critical Path Delay:   $Tmin_formatted ns"
puts $summary_file "  Maximum Frequency:     $Fmax_formatted MHz"
puts $summary_file ""
puts $summary_file "RECOMMENDED OPERATING POINT (${MARGIN_PERCENT}% margin):"
puts $summary_file "  Clock Period:          $Tmin_margin_formatted ns"
puts $summary_file "  Operating Frequency:   $Fmax_margin_formatted MHz"
puts $summary_file ""
# Get critical path details
if {[llength $critical_paths] > 0} {
    set startpoint [get_attribute $critical_paths startpoint]
    set endpoint [get_attribute $critical_paths endpoint]
    puts $summary_file "CRITICAL PATH:"
    puts $summary_file "  Startpoint:            [get_object_name $startpoint]"
    puts $summary_file "  Endpoint:              [get_object_name $endpoint]"
    puts $summary_file ""
}
# Get area and power information
# set total_area [get_attribute [current_design] area]
# puts $summary_file "DESIGN METRICS:"
# puts $summary_file "  Total Area:            [format "%.2f" $total_area] um"
# Try to get power information if available
# if {[catch {get_attribute [current_design] total_power} total_power] == 0} {
#     puts $summary_file "  Total Power:           [format "%.4f" $total_power] mW"
# }
puts $summary_file ""
puts $summary_file "PROCESS CORNER:"
puts $summary_file "  Scenario:              $SCENARIO_NAME"
puts $summary_file "  Corner:                Cmax (Worst Case)"
puts $summary_file ""
puts $summary_file "================================================================================"
puts $summary_file "For detailed timing analysis, see:"
puts $summary_file "  - report_timing_critical_path.txt (Critical path breakdown)"
puts $summary_file "  - report_timing_top10_paths.txt (Top 10 critical paths)"
puts $summary_file "  - report_timing_detailed.txt (Full timing details with nets)"
puts $summary_file "================================================================================"
close $summary_file
# Also create a simple CSV for easy import
set csv_file [open "$TEMP_RESULTS_DIR/timing_metrics.csv" w]
file41
puts $csv_file "Metric,Value,Unit"
puts $csv_file "Critical_Path_Delay,$Tmin_formatted,ns"
puts $csv_file "Maximum_Frequency,$Fmax_formatted,MHz"
puts $csv_file "Recommended_Frequency,$Fmax_margin_formatted,MHz"
puts $csv_file "Worst_Slack,$slack,ns"
puts $csv_file "Current_Period,$current_period,ns"
# puts $csv_file "Total_Area,$total_area,um2"
close $csv_file
puts "All reports generated in $TEMP_RESULTS_DIR/ directory"
All reports generated in temp_results_20251206_230750/ directory
puts ""

puts "KEY RESULT: Maximum Operating Frequency = $Fmax_formatted MHz"
KEY RESULT: Maximum Operating Frequency = 20.63 MHz
puts "RECOMMENDED: Use $Fmax_margin_formatted MHz (with ${MARGIN_PERCENT}% margin)"
RECOMMENDED: Use 20.23 MHz (with 2.0% margin)
puts ""

puts "========== RTL Analysis and Synthesis Complete =========="
========== RTL Analysis and Synthesis Complete ==========
exit
Maximum memory usage for this session: 6195.36 MB
CPU usage for this session:   3870 seconds (  1.08 hours)
Elapsed time for this session:   1019 seconds (  0.28 hours)
Thank you for using RTL Architect.

