{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 16:22:20 2012 " "Info: Processing started: Tue Jul 24 16:22:20 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcf8563 -c pcf8563 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcf8563 -c pcf8563" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pcf8563.v(69) " "Warning (10268): Verilog HDL information at pcf8563.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcf8563.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcf8563.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcf8563 " "Info: Found entity 1: pcf8563" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcf8563 " "Info: Elaborating entity \"pcf8563\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pcf8563.v(62) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(62): truncated value with size 32 to match size of target (14)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pcf8563.v(91) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(91): truncated value with size 32 to match size of target (2)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(100) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(100): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(112) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(112): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(119) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(119): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(132) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(132): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(144) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(144): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(151) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(151): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(164) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(164): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(176) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(176): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(183) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(183): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(196) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(196): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(208) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(208): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(215) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(215): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(228) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(228): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(240) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(240): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(247) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(247): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(260) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(260): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(271) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(271): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(284) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(284): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(291) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(291): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(304) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(304): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(316) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(316): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(323) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(323): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(336) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(336): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(347) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(347): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(360) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(360): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(367) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(367): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(380) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(380): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(391) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(391): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pcf8563.v(399) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(399): truncated value with size 32 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pcf8563.v(413) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(413): truncated value with size 32 to match size of target (6)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pcf8563.v(432) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(432): truncated value with size 32 to match size of target (14)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pcf8563.v(443) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(443): truncated value with size 32 to match size of target (2)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 pcf8563.v(445) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(445): truncated value with size 8 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 pcf8563.v(446) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(446): truncated value with size 8 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 pcf8563.v(447) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(447): truncated value with size 8 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 pcf8563.v(448) " "Warning (10230): Verilog HDL assignment warning at pcf8563.v(448): truncated value with size 8 to match size of target (4)" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scl " "Warning: Inserted always-enabled tri-state buffer between \"scl\" and its non-tri-state driver." {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 6 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scl " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"scl\" is moved to its source" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 6 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "scl~synth " "Warning: Node \"scl~synth\"" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Warning (13410): Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "pcf8563.v" "" { Text "E:/240CPLD/570/19_pcf8563/pcf8563.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~29 " "Info: Register \"current_state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~30 " "Info: Register \"current_state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~31 " "Info: Register \"current_state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~32 " "Info: Register \"current_state~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~33 " "Info: Register \"current_state~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~34 " "Info: Register \"current_state~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Info: Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Info: Implemented 223 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/240CPLD/570/19_pcf8563/pcf8563.map.smsg " "Info: Generated suppressed messages file E:/240CPLD/570/19_pcf8563/pcf8563.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 16:22:27 2012 " "Info: Processing ended: Tue Jul 24 16:22:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
