#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_02C12EF0 .scope module, "tb_risc_cpu" "tb_risc_cpu" 2 6;
 .timescale -9 -12;
v02C64BA0_0 .var "clk", 0 0;
v02C64AF0_0 .net "data_out", 7 0, L_02C1A220; 1 drivers
v02C64D58_0 .var "rst", 0 0;
S_02C132A8 .scope module, "uut" "risc_cpu" 2 16, 3 14, S_02C12EF0;
 .timescale -9 -12;
L_02C1A220 .functor BUFZ 8, v02C196D8_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_02C1A338 .functor BUFZ 8, L_02C647D8, C4<00000000>, C4<00000000>, C4<00000000>;
v02C63FB8_0 .net *"_s8", 7 0, C4<00000000>; 1 drivers
v02C63CA0_0 .net "addr", 4 0, L_02C64888; 1 drivers
v02C638D8_0 .net "alu_inB", 7 0, v02C63A90_0; 1 drivers
v02C63778_0 .net "alu_out", 7 0, v02C640C0_0; 1 drivers
v02C63988_0 .net "clk", 0 0, v02C64BA0_0; 1 drivers
v02C639E0_0 .net "data_e", 0 0, v02C19578_0; 1 drivers
v02C63B98_0 .net "data_in", 7 0, L_02C647D8; 1 drivers
v02C63A38_0 .net "data_in_out", 7 0, L_02C1A338; 1 drivers
v02C637D0_0 .alias "data_out", 7 0, v02C64AF0_0;
v02C63A90_0 .var "data_reg", 7 0;
v02C63AE8_0 .net "halt", 0 0, v02C195D0_0; 1 drivers
v02C63828_0 .net "inc_pc", 1 0, v02C19730_0; 1 drivers
v02C63F60_0 .var "ir", 7 0;
v02C63B40_0 .net "ld_ac", 0 0, v02C19368_0; 1 drivers
v02C64010_0 .net "ld_ir", 0 0, v02C194C8_0; 1 drivers
v02C635C0_0 .net "ld_pc", 0 0, v02C19628_0; 1 drivers
v02C63CF8_0 .net "mem_out", 7 0, v02C19520_0; 1 drivers
v02C63D50_0 .net "opcode", 2 0, L_02C64B48; 1 drivers
v02C63E00_0 .net "pc", 4 0, v02C63930_0; 1 drivers
v02C63E58_0 .var "prev_state", 2 0;
v02C63EB0_0 .net "rd", 0 0, v02C64170_0; 1 drivers
v02C63F08_0 .net "reg_out", 7 0, v02C196D8_0; 1 drivers
v02C64A98_0 .net "rst", 0 0, v02C64D58_0; 1 drivers
v02C64990_0 .net "sel", 0 0, v02C64278_0; 1 drivers
v02C649E8_0 .net "state", 2 0, v02C642D0_0; 1 drivers
v02C64CA8_0 .net "wr", 0 0, v02C64430_0; 1 drivers
v02C64BF8_0 .net "zero", 0 0, L_02C64A40; 1 drivers
E_02C13C70 .event edge, v02C64380_0;
L_02C64830 .part v02C63F60_0, 0, 5;
L_02C648E0 .part v02C63F60_0, 0, 5;
L_02C64B48 .part v02C63F60_0, 5, 3;
L_02C647D8 .functor MUXZ 8, C4<00000000>, v02C196D8_0, v02C19578_0, C4<>;
S_02C12CD0 .scope module, "pc0" "program_counter" 3 37, 4 5, S_02C132A8;
 .timescale -9 -12;
v02C63880_0 .alias "clk", 0 0, v02C63988_0;
v02C636C8_0 .alias "inc_pc", 1 0, v02C63828_0;
v02C63670_0 .alias "load", 0 0, v02C635C0_0;
v02C63568_0 .net "load_val", 4 0, L_02C64830; 1 drivers
v02C63930_0 .var "pc", 4 0;
v02C63BF0_0 .alias "rst", 0 0, v02C64A98_0;
S_02C12BC0 .scope module, "mux0" "address_mux" 3 54, 5 5, S_02C132A8;
 .timescale -9 -12;
P_02C14694 .param/l "WIDTH" 5 6, +C4<0101>;
v02C63DA8_0 .alias "addr", 4 0, v02C63CA0_0;
v02C63720_0 .alias "inst_addr", 4 0, v02C63E00_0;
v02C63618_0 .net "op_addr", 4 0, L_02C648E0; 1 drivers
v02C63C48_0 .alias "sel", 0 0, v02C64990_0;
L_02C64888 .functor MUXZ 5, L_02C648E0, v02C63930_0, v02C64278_0, C4<>;
S_02C13770 .scope module, "alu0" "alu" 3 61, 6 7, S_02C132A8;
 .timescale -9 -12;
v02C64328_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v02C64488_0 .alias "inA", 7 0, v02C63F08_0;
v02C644E0_0 .alias "inB", 7 0, v02C638D8_0;
v02C643D8_0 .alias "is_zero", 0 0, v02C64BF8_0;
v02C64068_0 .alias "opcode", 2 0, v02C63D50_0;
v02C640C0_0 .var "out", 7 0;
E_02C13F10 .event edge, v02C641C8_0, v02C196D8_0, v02C644E0_0;
L_02C64A40 .cmp/eq 8, v02C640C0_0, C4<00000000>;
S_02C13330 .scope module, "ctrl0" "controller" 3 70, 7 8, S_02C132A8;
 .timescale -9 -12;
v02C193C0_0 .alias "clk", 0 0, v02C63988_0;
v02C19578_0 .var "data_e", 0 0;
v02C195D0_0 .var "halt", 0 0;
v02C19730_0 .var "inc_pc", 1 0;
v02C19368_0 .var "ld_ac", 0 0;
v02C194C8_0 .var "ld_ir", 0 0;
v02C19628_0 .var "ld_pc", 0 0;
v02C641C8_0 .alias "opcode", 2 0, v02C63D50_0;
v02C64170_0 .var "rd", 0 0;
v02C64220_0 .alias "rst", 0 0, v02C64A98_0;
v02C64278_0 .var "sel", 0 0;
v02C64118_0 .var "skip_next", 0 0;
v02C642D0_0 .var "state", 2 0;
v02C64430_0 .var "wr", 0 0;
v02C64380_0 .alias "zero", 0 0, v02C64BF8_0;
E_02C13910 .event edge, v02C641C8_0, v02C642D0_0, v02C64118_0, v02C195D0_0;
S_02C136E8 .scope module, "reg0" "register" 3 87, 8 5, S_02C132A8;
 .timescale -9 -12;
v02C19260_0 .alias "clk", 0 0, v02C63988_0;
v02C197E0_0 .alias "in", 7 0, v02C63778_0;
v02C19310_0 .alias "load", 0 0, v02C63B40_0;
v02C196D8_0 .var "out", 7 0;
v02C19680_0 .alias "rst", 0 0, v02C64A98_0;
E_02C139F0 .event posedge, v02C19680_0, v02C19470_0;
S_02C13440 .scope module, "mem0" "memory" 3 101, 9 5, S_02C132A8;
 .timescale -9 -12;
v02C19418_0 .alias "addr", 4 0, v02C63CA0_0;
v02C19470_0 .alias "clk", 0 0, v02C63988_0;
v02C190A8_0 .alias "data_in", 7 0, v02C63B98_0;
v02C19520_0 .var "data_out", 7 0;
v02C192B8 .array "mem", 31 0, 7 0;
v02C19158_0 .alias "rd", 0 0, v02C63EB0_0;
v02C19208_0 .alias "wr", 0 0, v02C64CA8_0;
E_02C13BB0 .event posedge, v02C19470_0;
v02C192B8_0 .array/port v02C192B8, 0;
v02C192B8_1 .array/port v02C192B8, 1;
E_02C13B90/0 .event edge, v02C19158_0, v02C19418_0, v02C192B8_0, v02C192B8_1;
v02C192B8_2 .array/port v02C192B8, 2;
v02C192B8_3 .array/port v02C192B8, 3;
v02C192B8_4 .array/port v02C192B8, 4;
v02C192B8_5 .array/port v02C192B8, 5;
E_02C13B90/1 .event edge, v02C192B8_2, v02C192B8_3, v02C192B8_4, v02C192B8_5;
v02C192B8_6 .array/port v02C192B8, 6;
v02C192B8_7 .array/port v02C192B8, 7;
v02C192B8_8 .array/port v02C192B8, 8;
v02C192B8_9 .array/port v02C192B8, 9;
E_02C13B90/2 .event edge, v02C192B8_6, v02C192B8_7, v02C192B8_8, v02C192B8_9;
v02C192B8_10 .array/port v02C192B8, 10;
v02C192B8_11 .array/port v02C192B8, 11;
v02C192B8_12 .array/port v02C192B8, 12;
v02C192B8_13 .array/port v02C192B8, 13;
E_02C13B90/3 .event edge, v02C192B8_10, v02C192B8_11, v02C192B8_12, v02C192B8_13;
v02C192B8_14 .array/port v02C192B8, 14;
v02C192B8_15 .array/port v02C192B8, 15;
v02C192B8_16 .array/port v02C192B8, 16;
v02C192B8_17 .array/port v02C192B8, 17;
E_02C13B90/4 .event edge, v02C192B8_14, v02C192B8_15, v02C192B8_16, v02C192B8_17;
v02C192B8_18 .array/port v02C192B8, 18;
v02C192B8_19 .array/port v02C192B8, 19;
v02C192B8_20 .array/port v02C192B8, 20;
v02C192B8_21 .array/port v02C192B8, 21;
E_02C13B90/5 .event edge, v02C192B8_18, v02C192B8_19, v02C192B8_20, v02C192B8_21;
v02C192B8_22 .array/port v02C192B8, 22;
v02C192B8_23 .array/port v02C192B8, 23;
v02C192B8_24 .array/port v02C192B8, 24;
v02C192B8_25 .array/port v02C192B8, 25;
E_02C13B90/6 .event edge, v02C192B8_22, v02C192B8_23, v02C192B8_24, v02C192B8_25;
v02C192B8_26 .array/port v02C192B8, 26;
v02C192B8_27 .array/port v02C192B8, 27;
v02C192B8_28 .array/port v02C192B8, 28;
v02C192B8_29 .array/port v02C192B8, 29;
E_02C13B90/7 .event edge, v02C192B8_26, v02C192B8_27, v02C192B8_28, v02C192B8_29;
v02C192B8_30 .array/port v02C192B8, 30;
v02C192B8_31 .array/port v02C192B8, 31;
E_02C13B90/8 .event edge, v02C192B8_30, v02C192B8_31;
E_02C13B90 .event/or E_02C13B90/0, E_02C13B90/1, E_02C13B90/2, E_02C13B90/3, E_02C13B90/4, E_02C13B90/5, E_02C13B90/6, E_02C13B90/7, E_02C13B90/8;
    .scope S_02C12CD0;
T_0 ;
    %wait E_02C139F0;
    %load/v 8, v02C63BF0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v02C63930_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v02C63670_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v02C63568_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v02C63930_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v02C636C8_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_0.4, 4;
    %load/v 8, v02C63930_0, 5;
    %mov 13, 0, 27;
    %addi 8, 2, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v02C63930_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v02C636C8_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_0.6, 4;
    %load/v 8, v02C63930_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v02C63930_0, 0, 8;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_02C13770;
T_1 ;
    %wait E_02C13F10;
    %load/v 8, v02C64068_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.7, 6;
    %set/v v02C640C0_0, 0, 8;
    %jmp T_1.9;
T_1.0 ;
    %load/v 8, v02C64488_0, 8;
    %set/v v02C640C0_0, 8, 8;
    %jmp T_1.9;
T_1.1 ;
    %load/v 8, v02C64488_0, 8;
    %set/v v02C640C0_0, 8, 8;
    %jmp T_1.9;
T_1.2 ;
    %load/v 8, v02C64488_0, 8;
    %load/v 16, v02C644E0_0, 8;
    %add 8, 16, 8;
    %set/v v02C640C0_0, 8, 8;
    %jmp T_1.9;
T_1.3 ;
    %load/v 8, v02C64488_0, 8;
    %load/v 16, v02C644E0_0, 8;
    %and 8, 16, 8;
    %set/v v02C640C0_0, 8, 8;
    %jmp T_1.9;
T_1.4 ;
    %load/v 8, v02C64488_0, 8;
    %load/v 16, v02C644E0_0, 8;
    %xor 8, 16, 8;
    %set/v v02C640C0_0, 8, 8;
    %jmp T_1.9;
T_1.5 ;
    %load/v 8, v02C644E0_0, 8;
    %set/v v02C640C0_0, 8, 8;
    %jmp T_1.9;
T_1.6 ;
    %load/v 8, v02C64488_0, 8;
    %set/v v02C640C0_0, 8, 8;
    %jmp T_1.9;
T_1.7 ;
    %load/v 8, v02C64488_0, 8;
    %set/v v02C640C0_0, 8, 8;
    %jmp T_1.9;
T_1.9 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_02C13330;
T_2 ;
    %wait E_02C139F0;
    %load/v 8, v02C64220_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v02C642D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v02C19368_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v02C64118_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v02C195D0_0, 1;
    %load/v 9, v02C642D0_0, 3;
    %cmpi/u 9, 7, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v02C642D0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v02C642D0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v02C642D0_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %jmp/0  T_2.4, 8;
    %movi 9, 7, 32;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %load/v 41, v02C642D0_0, 3;
    %cmpi/u 41, 7, 3;
    %mov 41, 4, 1;
    %jmp/0  T_2.7, 41;
    %mov 42, 0, 32;
    %jmp/1  T_2.9, 41;
T_2.7 ; End of true expr.
    %load/v 74, v02C642D0_0, 3;
    %mov 77, 0, 29;
    %addi 74, 1, 32;
    %jmp/0  T_2.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_2.9;
T_2.8 ;
    %mov 42, 74, 32; Return false value
T_2.9 ;
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 42, 32; Return false value
T_2.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v02C642D0_0, 0, 9;
T_2.3 ;
    %load/v 8, v02C642D0_0, 3;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.11, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v02C19368_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v02C64118_0, 0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/v 8, v02C641C8_0, 3;
    %cmpi/u 8, 2, 3;
    %mov 8, 4, 1;
    %load/v 9, v02C641C8_0, 3;
    %cmpi/u 9, 3, 3;
    %or 8, 4, 1;
    %load/v 9, v02C641C8_0, 3;
    %cmpi/u 9, 4, 3;
    %or 8, 4, 1;
    %load/v 9, v02C641C8_0, 3;
    %cmpi/u 9, 5, 3;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v02C19368_0, 0, 8;
    %load/v 8, v02C641C8_0, 3;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v02C64380_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v02C64118_0, 0, 8;
    %load/v 8, v02C641C8_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.14, 4;
    %load/v 8, v02C641C8_0, 3;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v02C64380_0, 1;
    %and 8, 9, 1;
    %vpi_call 7 47 "$display", "SKZ: zero=%b, skip_next=%b at time %t", v02C64380_0, T<8,1,u>, $time;
T_2.14 ;
    %jmp T_2.13;
T_2.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v02C19368_0, 0, 0;
    %jmp T_2.13;
T_2.13 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_02C13330;
T_3 ;
    %wait E_02C13910;
    %set/v v02C64278_0, 0, 1;
    %set/v v02C64170_0, 0, 1;
    %set/v v02C194C8_0, 0, 1;
    %set/v v02C195D0_0, 0, 1;
    %set/v v02C19730_0, 0, 2;
    %set/v v02C19628_0, 0, 1;
    %set/v v02C64430_0, 0, 1;
    %set/v v02C19578_0, 0, 1;
    %load/v 8, v02C641C8_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %set/v v02C195D0_0, 8, 1;
    %load/v 8, v02C642D0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %set/v v02C64278_0, 1, 1;
    %jmp T_3.8;
T_3.1 ;
    %set/v v02C64278_0, 1, 1;
    %set/v v02C64170_0, 1, 1;
    %jmp T_3.8;
T_3.2 ;
    %set/v v02C64278_0, 1, 1;
    %set/v v02C64170_0, 1, 1;
    %set/v v02C194C8_0, 1, 1;
    %jmp T_3.8;
T_3.3 ;
    %set/v v02C64278_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %set/v v02C64278_0, 0, 1;
    %set/v v02C64170_0, 1, 1;
    %jmp T_3.8;
T_3.5 ;
    %load/v 8, v02C641C8_0, 3;
    %cmpi/u 8, 7, 3;
    %mov 8, 4, 1;
    %set/v v02C19628_0, 8, 1;
    %jmp T_3.8;
T_3.6 ;
    %load/v 8, v02C641C8_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %set/v v02C64430_0, 8, 1;
    %load/v 8, v02C641C8_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %set/v v02C19578_0, 8, 1;
    %set/v v02C64278_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %load/v 8, v02C64118_0, 1;
    %jmp/0xz  T_3.9, 8;
    %movi 8, 2, 2;
    %set/v v02C19730_0, 8, 2;
    %vpi_call 7 98 "$display", "SKZ: Skipping next instruction, inc_pc set to 2 at time %t", $time;
    %jmp T_3.10;
T_3.9 ;
    %load/v 8, v02C195D0_0, 1;
    %inv 8, 1;
    %jmp/0  T_3.11, 8;
    %movi 9, 1, 2;
    %jmp/1  T_3.13, 8;
T_3.11 ; End of true expr.
    %jmp/0  T_3.12, 8;
 ; End of false expr.
    %blend  9, 0, 2; Condition unknown.
    %jmp  T_3.13;
T_3.12 ;
    %mov 9, 0, 2; Return false value
T_3.13 ;
    %set/v v02C19730_0, 9, 2;
T_3.10 ;
    %jmp T_3.8;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_02C136E8;
T_4 ;
    %wait E_02C139F0;
    %load/v 8, v02C19680_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v02C196D8_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v02C19310_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v02C197E0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v02C196D8_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_02C13440;
T_5 ;
    %wait E_02C13B90;
    %load/v 8, v02C19158_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 3, v02C19418_0;
    %load/av 8, v02C192B8, 8;
    %set/v v02C19520_0, 8, 8;
    %jmp T_5.1;
T_5.0 ;
    %set/v v02C19520_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_02C13440;
T_6 ;
    %wait E_02C13BB0;
    %load/v 8, v02C19208_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v02C190A8_0, 8;
    %ix/getv 3, v02C19418_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v02C192B8, 0, 8;
t_0 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_02C132A8;
T_7 ;
    %wait E_02C139F0;
    %load/v 8, v02C64A98_0, 1;
    %jmp/0xz  T_7.0, 8;
    %movi 8, 160, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v02C63F60_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v02C64010_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v02C63CF8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v02C63F60_0, 0, 8;
    %vpi_call 3 50 "$display", "IR updated to %h (ir[4:0]=%b) at time %t", v02C63CF8_0, &PV<v02C63CF8_0, 0, 5>, $time;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_02C132A8;
T_8 ;
    %wait E_02C13C70;
    %vpi_call 3 68 "$display", "Zero signal updated to %b at time %t", v02C64BF8_0, $time;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_02C132A8;
T_9 ;
    %wait E_02C13BB0;
    %load/v 8, v02C63B40_0, 1;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 3 97 "$display", "Accumulator updated to %h at time %t", v02C63778_0, $time;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_02C132A8;
T_10 ;
    %wait E_02C139F0;
    %load/v 8, v02C64A98_0, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 160, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v02C63F60_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v02C64010_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v02C63CF8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v02C63F60_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_02C132A8;
T_11 ;
    %wait E_02C139F0;
    %load/v 8, v02C64A98_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v02C63A90_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v02C63E58_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v02C649E8_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v02C63E58_0, 0, 8;
    %load/v 8, v02C649E8_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_11.2, 4;
    %load/v 8, v02C63CF8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v02C63A90_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_02C132A8;
T_12 ;
    %wait E_02C13BB0;
    %load/v 8, v02C649E8_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 3 143 "$display", "STATE_OP_FETCH: mem_out=%h, Data_reg=%h at time %t", v02C63CF8_0, v02C63A90_0, $time;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_02C12EF0;
T_13 ;
    %set/v v02C64BA0_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/v 8, v02C64BA0_0, 1;
    %inv 8, 1;
    %set/v v02C64BA0_0, 8, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_02C12EF0;
T_14 ;
    %set/v v02C64D58_0, 1, 1;
    %delay 20000, 0;
    %set/v v02C64D58_0, 0, 1;
    %vpi_call 2 38 "$readmemb", "tb/test_programs/test2.mem", v02C192B8;
    %delay 1000000, 0;
    %vpi_call 2 44 "$display", "Final Accumulator value: %h", v02C64AF0_0;
    %vpi_call 2 45 "$display", "Memory at address 7: %h", &A<v02C192B8, 7>;
    %vpi_call 2 46 "$finish";
    %end;
    .thread T_14;
    .scope S_02C12EF0;
T_15 ;
    %vpi_call 2 51 "$monitor", "Time=%0t rst=%b clk=%b PC=%d State=%d IR=%h Opcode=%b Wr=%b Data_e=%b Sel=%b Addr=%h Data_in=%h Data_reg=%h Accumulator=%h Mem[7]=%h Ld_ac=%b Alu_out=%h", $time, v02C64D58_0, v02C64BA0_0, v02C63E00_0, v02C642D0_0, v02C63F60_0, v02C63D50_0, v02C64CA8_0, v02C639E0_0, v02C64990_0, v02C63CA0_0, v02C63A38_0, v02C63A90_0, v02C64AF0_0, &A<v02C192B8, 7>, v02C19368_0, v02C640C0_0;
    %end;
    .thread T_15;
    .scope S_02C12EF0;
T_16 ;
    %vpi_call 2 59 "$dumpfile", "sim/waveform.vcd";
    %vpi_call 2 60 "$dumpvars", 1'sb0, S_02C12EF0;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb/risc_cpu_tb.v";
    "./src/risc_cpu.v";
    "./src/program_counter.v";
    "./src/address_mux.v";
    "./src/alu.v";
    "./src/controller.v";
    "./src/register.v";
    "./src/memory.v";
