{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645166478712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645166478715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 01:41:18 2022 " "Processing started: Fri Feb 18 01:41:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645166478715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645166478715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645166478715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645166479050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645166479050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "another_my_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file another_my_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 another_my_pll-SYN " "Found design unit 1: another_my_pll-SYN" {  } { { "another_My_PLL.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/another_My_PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645166488285 ""} { "Info" "ISGN_ENTITY_NAME" "1 another_My_PLL " "Found entity 1: another_My_PLL" {  } { { "another_My_PLL.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/another_My_PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645166488285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645166488285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-ppl_type " "Found design unit 1: ADC-ppl_type" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645166488288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645166488288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645166488288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC " "Elaborating entity \"ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645166488318 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "channel ADC.vhd(25) " "VHDL Signal Declaration warning at ADC.vhd(25): used implicit default value for signal \"channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645166488319 "|ADC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_signal ADC.vhd(28) " "VHDL Signal Declaration warning at ADC.vhd(28): used implicit default value for signal \"clk_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645166488319 "|ADC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cs_signal ADC.vhd(29) " "VHDL Signal Declaration warning at ADC.vhd(29): used implicit default value for signal \"cs_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645166488319 "|ADC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_out ADC.vhd(32) " "VHDL Signal Declaration warning at ADC.vhd(32): used implicit default value for signal \"LED_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645166488319 "|ADC"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "channel GND " "Pin \"channel\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|channel"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_signal GND " "Pin \"clk_signal\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|clk_signal"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs_signal GND " "Pin \"cs_signal\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|cs_signal"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[0\] GND " "Pin \"LED_out\[0\]\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|LED_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[1\] GND " "Pin \"LED_out\[1\]\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|LED_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[2\] GND " "Pin \"LED_out\[2\]\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|LED_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[3\] GND " "Pin \"LED_out\[3\]\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|LED_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[4\] GND " "Pin \"LED_out\[4\]\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|LED_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[5\] GND " "Pin \"LED_out\[5\]\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|LED_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[6\] GND " "Pin \"LED_out\[6\]\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|LED_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[7\] GND " "Pin \"LED_out\[7\]\" is stuck at GND" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645166488512 "|ADC|LED_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645166488512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645166488588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645166488588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "channel_val\[0\] " "No output dependent on input pin \"channel_val\[0\]\"" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645166488624 "|ADC|channel_val[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "channel_val\[1\] " "No output dependent on input pin \"channel_val\[1\]\"" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645166488624 "|ADC|channel_val[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "channel_val\[2\] " "No output dependent on input pin \"channel_val\[2\]\"" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645166488624 "|ADC|channel_val[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50mhz " "No output dependent on input pin \"clk_50mhz\"" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645166488624 "|ADC|clk_50mhz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in " "No output dependent on input pin \"data_in\"" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645166488624 "|ADC|data_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_mode " "No output dependent on input pin \"display_mode\"" {  } { { "ADC.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 9/Lab 9/ADC/ADC.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645166488624 "|ADC|display_mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645166488624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645166488625 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645166488625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645166488625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645166488631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 01:41:28 2022 " "Processing ended: Fri Feb 18 01:41:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645166488631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645166488631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645166488631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645166488631 ""}
