
application_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08004000  08004000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000168c  080042cc  080042cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08005958  08005958  00002958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005968  08005968  00002968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800596c  0800596c  0000296c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24008000  08005970  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  24008010  08005980  00003010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24008030  08005980  00003030  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000596a  00000000  00000000  0000303e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000fcc  00000000  00000000  000089a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000005d8  00000000  00000000  00009978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000448  00000000  00000000  00009f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003018e  00000000  00000000  0000a398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000064c6  00000000  00000000  0003a526  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00137d34  00000000  00000000  000409ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00178720  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001630  00000000  00000000  00178764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000070  00000000  00000000  00179d94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080042cc <__do_global_dtors_aux>:
 80042cc:	b510      	push	{r4, lr}
 80042ce:	4c05      	ldr	r4, [pc, #20]	@ (80042e4 <__do_global_dtors_aux+0x18>)
 80042d0:	7823      	ldrb	r3, [r4, #0]
 80042d2:	b933      	cbnz	r3, 80042e2 <__do_global_dtors_aux+0x16>
 80042d4:	4b04      	ldr	r3, [pc, #16]	@ (80042e8 <__do_global_dtors_aux+0x1c>)
 80042d6:	b113      	cbz	r3, 80042de <__do_global_dtors_aux+0x12>
 80042d8:	4804      	ldr	r0, [pc, #16]	@ (80042ec <__do_global_dtors_aux+0x20>)
 80042da:	f3af 8000 	nop.w
 80042de:	2301      	movs	r3, #1
 80042e0:	7023      	strb	r3, [r4, #0]
 80042e2:	bd10      	pop	{r4, pc}
 80042e4:	24008010 	.word	0x24008010
 80042e8:	00000000 	.word	0x00000000
 80042ec:	08005940 	.word	0x08005940

080042f0 <frame_dummy>:
 80042f0:	b508      	push	{r3, lr}
 80042f2:	4b03      	ldr	r3, [pc, #12]	@ (8004300 <frame_dummy+0x10>)
 80042f4:	b11b      	cbz	r3, 80042fe <frame_dummy+0xe>
 80042f6:	4903      	ldr	r1, [pc, #12]	@ (8004304 <frame_dummy+0x14>)
 80042f8:	4803      	ldr	r0, [pc, #12]	@ (8004308 <frame_dummy+0x18>)
 80042fa:	f3af 8000 	nop.w
 80042fe:	bd08      	pop	{r3, pc}
 8004300:	00000000 	.word	0x00000000
 8004304:	24008014 	.word	0x24008014
 8004308:	08005940 	.word	0x08005940

0800430c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8004310:	f000 f864 	bl	80043dc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004314:	f000 f9b6 	bl	8004684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004318:	f000 f802 	bl	8004320 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800431c:	bf00      	nop
 800431e:	e7fd      	b.n	800431c <main+0x10>

08004320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b09c      	sub	sp, #112	@ 0x70
 8004324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800432a:	224c      	movs	r2, #76	@ 0x4c
 800432c:	2100      	movs	r1, #0
 800432e:	4618      	mov	r0, r3
 8004330:	f001 fada 	bl	80058e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004334:	1d3b      	adds	r3, r7, #4
 8004336:	2220      	movs	r2, #32
 8004338:	2100      	movs	r1, #0
 800433a:	4618      	mov	r0, r3
 800433c:	f001 fad4 	bl	80058e8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004340:	2002      	movs	r0, #2
 8004342:	f000 fb8d 	bl	8004a60 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004346:	2300      	movs	r3, #0
 8004348:	603b      	str	r3, [r7, #0]
 800434a:	4b23      	ldr	r3, [pc, #140]	@ (80043d8 <SystemClock_Config+0xb8>)
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004352:	4a21      	ldr	r2, [pc, #132]	@ (80043d8 <SystemClock_Config+0xb8>)
 8004354:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004358:	6193      	str	r3, [r2, #24]
 800435a:	4b1f      	ldr	r3, [pc, #124]	@ (80043d8 <SystemClock_Config+0xb8>)
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004362:	603b      	str	r3, [r7, #0]
 8004364:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004366:	bf00      	nop
 8004368:	4b1b      	ldr	r3, [pc, #108]	@ (80043d8 <SystemClock_Config+0xb8>)
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004370:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004374:	d1f8      	bne.n	8004368 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004376:	2302      	movs	r3, #2
 8004378:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800437a:	2301      	movs	r3, #1
 800437c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800437e:	2340      	movs	r3, #64	@ 0x40
 8004380:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004382:	2300      	movs	r3, #0
 8004384:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004386:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800438a:	4618      	mov	r0, r3
 800438c:	f000 fba2 	bl	8004ad4 <HAL_RCC_OscConfig>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8004396:	f000 f84d 	bl	8004434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800439a:	233f      	movs	r3, #63	@ 0x3f
 800439c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800439e:	2300      	movs	r3, #0
 80043a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80043a2:	2300      	movs	r3, #0
 80043a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80043a6:	2300      	movs	r3, #0
 80043a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80043aa:	2300      	movs	r3, #0
 80043ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80043ae:	2300      	movs	r3, #0
 80043b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80043b2:	2300      	movs	r3, #0
 80043b4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80043b6:	2300      	movs	r3, #0
 80043b8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80043ba:	1d3b      	adds	r3, r7, #4
 80043bc:	2101      	movs	r1, #1
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 ff62 	bl	8005288 <HAL_RCC_ClockConfig>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <SystemClock_Config+0xae>
  {
    Error_Handler();
 80043ca:	f000 f833 	bl	8004434 <Error_Handler>
  }
}
 80043ce:	bf00      	nop
 80043d0:	3770      	adds	r7, #112	@ 0x70
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	58024800 	.word	0x58024800

080043dc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80043e2:	463b      	mov	r3, r7
 80043e4:	2200      	movs	r2, #0
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	605a      	str	r2, [r3, #4]
 80043ea:	609a      	str	r2, [r3, #8]
 80043ec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80043ee:	f000 fabf 	bl	8004970 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80043f2:	2301      	movs	r3, #1
 80043f4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80043f6:	2300      	movs	r3, #0
 80043f8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80043fa:	2300      	movs	r3, #0
 80043fc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80043fe:	231f      	movs	r3, #31
 8004400:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8004402:	2387      	movs	r3, #135	@ 0x87
 8004404:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8004406:	2300      	movs	r3, #0
 8004408:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800440a:	2300      	movs	r3, #0
 800440c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800440e:	2301      	movs	r3, #1
 8004410:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8004412:	2301      	movs	r3, #1
 8004414:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8004416:	2300      	movs	r3, #0
 8004418:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800441a:	2300      	movs	r3, #0
 800441c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800441e:	463b      	mov	r3, r7
 8004420:	4618      	mov	r0, r3
 8004422:	f000 fadd 	bl	80049e0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8004426:	2004      	movs	r0, #4
 8004428:	f000 faba 	bl	80049a0 <HAL_MPU_Enable>

}
 800442c:	bf00      	nop
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004438:	b672      	cpsid	i
}
 800443a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800443c:	bf00      	nop
 800443e:	e7fd      	b.n	800443c <Error_Handler+0x8>

08004440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004446:	4b0a      	ldr	r3, [pc, #40]	@ (8004470 <HAL_MspInit+0x30>)
 8004448:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800444c:	4a08      	ldr	r2, [pc, #32]	@ (8004470 <HAL_MspInit+0x30>)
 800444e:	f043 0302 	orr.w	r3, r3, #2
 8004452:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004456:	4b06      	ldr	r3, [pc, #24]	@ (8004470 <HAL_MspInit+0x30>)
 8004458:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	607b      	str	r3, [r7, #4]
 8004462:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	58024400 	.word	0x58024400

08004474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004478:	bf00      	nop
 800447a:	e7fd      	b.n	8004478 <NMI_Handler+0x4>

0800447c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800447c:	b480      	push	{r7}
 800447e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004480:	bf00      	nop
 8004482:	e7fd      	b.n	8004480 <HardFault_Handler+0x4>

08004484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004488:	bf00      	nop
 800448a:	e7fd      	b.n	8004488 <MemManage_Handler+0x4>

0800448c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004490:	bf00      	nop
 8004492:	e7fd      	b.n	8004490 <BusFault_Handler+0x4>

08004494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004498:	bf00      	nop
 800449a:	e7fd      	b.n	8004498 <UsageFault_Handler+0x4>

0800449c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800449c:	b480      	push	{r7}
 800449e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044a0:	bf00      	nop
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044aa:	b480      	push	{r7}
 80044ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044ae:	bf00      	nop
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044bc:	bf00      	nop
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr

080044c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044ca:	f000 f94d 	bl	8004768 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044ce:	bf00      	nop
 80044d0:	bd80      	pop	{r7, pc}
	...

080044d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
#if defined (DATA_IN_D2_SRAM)
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */
  /* Here I am adjusting the vector table offset register to point to the application starting address in memory */
  SCB->VTOR = APPLICATION_VTOR_ADDRESS;
 80044d8:	4b3f      	ldr	r3, [pc, #252]	@ (80045d8 <SystemInit+0x104>)
 80044da:	4a40      	ldr	r2, [pc, #256]	@ (80045dc <SystemInit+0x108>)
 80044dc:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80044de:	4b3e      	ldr	r3, [pc, #248]	@ (80045d8 <SystemInit+0x104>)
 80044e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e4:	4a3c      	ldr	r2, [pc, #240]	@ (80045d8 <SystemInit+0x104>)
 80044e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044ea:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80044ee:	4b3c      	ldr	r3, [pc, #240]	@ (80045e0 <SystemInit+0x10c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 030f 	and.w	r3, r3, #15
 80044f6:	2b06      	cmp	r3, #6
 80044f8:	d807      	bhi.n	800450a <SystemInit+0x36>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80044fa:	4b39      	ldr	r3, [pc, #228]	@ (80045e0 <SystemInit+0x10c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f023 030f 	bic.w	r3, r3, #15
 8004502:	4a37      	ldr	r2, [pc, #220]	@ (80045e0 <SystemInit+0x10c>)
 8004504:	f043 0307 	orr.w	r3, r3, #7
 8004508:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800450a:	4b36      	ldr	r3, [pc, #216]	@ (80045e4 <SystemInit+0x110>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a35      	ldr	r2, [pc, #212]	@ (80045e4 <SystemInit+0x110>)
 8004510:	f043 0301 	orr.w	r3, r3, #1
 8004514:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004516:	4b33      	ldr	r3, [pc, #204]	@ (80045e4 <SystemInit+0x110>)
 8004518:	2200      	movs	r2, #0
 800451a:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800451c:	4b31      	ldr	r3, [pc, #196]	@ (80045e4 <SystemInit+0x110>)
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	4930      	ldr	r1, [pc, #192]	@ (80045e4 <SystemInit+0x110>)
 8004522:	4b31      	ldr	r3, [pc, #196]	@ (80045e8 <SystemInit+0x114>)
 8004524:	4013      	ands	r3, r2
 8004526:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004528:	4b2d      	ldr	r3, [pc, #180]	@ (80045e0 <SystemInit+0x10c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0308 	and.w	r3, r3, #8
 8004530:	2b00      	cmp	r3, #0
 8004532:	d007      	beq.n	8004544 <SystemInit+0x70>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004534:	4b2a      	ldr	r3, [pc, #168]	@ (80045e0 <SystemInit+0x10c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f023 030f 	bic.w	r3, r3, #15
 800453c:	4a28      	ldr	r2, [pc, #160]	@ (80045e0 <SystemInit+0x10c>)
 800453e:	f043 0307 	orr.w	r3, r3, #7
 8004542:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004544:	4b27      	ldr	r3, [pc, #156]	@ (80045e4 <SystemInit+0x110>)
 8004546:	2200      	movs	r2, #0
 8004548:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800454a:	4b26      	ldr	r3, [pc, #152]	@ (80045e4 <SystemInit+0x110>)
 800454c:	2200      	movs	r2, #0
 800454e:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004550:	4b24      	ldr	r3, [pc, #144]	@ (80045e4 <SystemInit+0x110>)
 8004552:	2200      	movs	r2, #0
 8004554:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004556:	4b23      	ldr	r3, [pc, #140]	@ (80045e4 <SystemInit+0x110>)
 8004558:	4a24      	ldr	r2, [pc, #144]	@ (80045ec <SystemInit+0x118>)
 800455a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800455c:	4b21      	ldr	r3, [pc, #132]	@ (80045e4 <SystemInit+0x110>)
 800455e:	4a24      	ldr	r2, [pc, #144]	@ (80045f0 <SystemInit+0x11c>)
 8004560:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004562:	4b20      	ldr	r3, [pc, #128]	@ (80045e4 <SystemInit+0x110>)
 8004564:	4a23      	ldr	r2, [pc, #140]	@ (80045f4 <SystemInit+0x120>)
 8004566:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004568:	4b1e      	ldr	r3, [pc, #120]	@ (80045e4 <SystemInit+0x110>)
 800456a:	2200      	movs	r2, #0
 800456c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800456e:	4b1d      	ldr	r3, [pc, #116]	@ (80045e4 <SystemInit+0x110>)
 8004570:	4a20      	ldr	r2, [pc, #128]	@ (80045f4 <SystemInit+0x120>)
 8004572:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004574:	4b1b      	ldr	r3, [pc, #108]	@ (80045e4 <SystemInit+0x110>)
 8004576:	2200      	movs	r2, #0
 8004578:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800457a:	4b1a      	ldr	r3, [pc, #104]	@ (80045e4 <SystemInit+0x110>)
 800457c:	4a1d      	ldr	r2, [pc, #116]	@ (80045f4 <SystemInit+0x120>)
 800457e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004580:	4b18      	ldr	r3, [pc, #96]	@ (80045e4 <SystemInit+0x110>)
 8004582:	2200      	movs	r2, #0
 8004584:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004586:	4b17      	ldr	r3, [pc, #92]	@ (80045e4 <SystemInit+0x110>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a16      	ldr	r2, [pc, #88]	@ (80045e4 <SystemInit+0x110>)
 800458c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004590:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004592:	4b14      	ldr	r3, [pc, #80]	@ (80045e4 <SystemInit+0x110>)
 8004594:	2200      	movs	r2, #0
 8004596:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS) && !defined(APPLICATION_VTOR_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004598:	4b12      	ldr	r3, [pc, #72]	@ (80045e4 <SystemInit+0x110>)
 800459a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800459e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d113      	bne.n	80045ce <SystemInit+0xfa>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80045a6:	4b0f      	ldr	r3, [pc, #60]	@ (80045e4 <SystemInit+0x110>)
 80045a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80045ac:	4a0d      	ldr	r2, [pc, #52]	@ (80045e4 <SystemInit+0x110>)
 80045ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80045b2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80045b6:	4b10      	ldr	r3, [pc, #64]	@ (80045f8 <SystemInit+0x124>)
 80045b8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80045bc:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80045be:	4b09      	ldr	r3, [pc, #36]	@ (80045e4 <SystemInit+0x110>)
 80045c0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80045c4:	4a07      	ldr	r2, [pc, #28]	@ (80045e4 <SystemInit+0x110>)
 80045c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045ca:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS) && !defined(APPLICATION_VTOR_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80045ce:	bf00      	nop
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr
 80045d8:	e000ed00 	.word	0xe000ed00
 80045dc:	08004000 	.word	0x08004000
 80045e0:	52002000 	.word	0x52002000
 80045e4:	58024400 	.word	0x58024400
 80045e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80045ec:	02020200 	.word	0x02020200
 80045f0:	01ff0000 	.word	0x01ff0000
 80045f4:	01010280 	.word	0x01010280
 80045f8:	52004000 	.word	0x52004000

080045fc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004600:	4b09      	ldr	r3, [pc, #36]	@ (8004628 <ExitRun0Mode+0x2c>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	4a08      	ldr	r2, [pc, #32]	@ (8004628 <ExitRun0Mode+0x2c>)
 8004606:	f043 0302 	orr.w	r3, r3, #2
 800460a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800460c:	bf00      	nop
 800460e:	4b06      	ldr	r3, [pc, #24]	@ (8004628 <ExitRun0Mode+0x2c>)
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0f9      	beq.n	800460e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800461a:	bf00      	nop
 800461c:	bf00      	nop
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	58024800 	.word	0x58024800

0800462c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800462c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004668 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004630:	f7ff ffe4 	bl	80045fc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004634:	f7ff ff4e 	bl	80044d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004638:	480c      	ldr	r0, [pc, #48]	@ (800466c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800463a:	490d      	ldr	r1, [pc, #52]	@ (8004670 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800463c:	4a0d      	ldr	r2, [pc, #52]	@ (8004674 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800463e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004640:	e002      	b.n	8004648 <LoopCopyDataInit>

08004642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004646:	3304      	adds	r3, #4

08004648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800464a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800464c:	d3f9      	bcc.n	8004642 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800464e:	4a0a      	ldr	r2, [pc, #40]	@ (8004678 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004650:	4c0a      	ldr	r4, [pc, #40]	@ (800467c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004654:	e001      	b.n	800465a <LoopFillZerobss>

08004656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004658:	3204      	adds	r2, #4

0800465a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800465a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800465c:	d3fb      	bcc.n	8004656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800465e:	f001 f94b 	bl	80058f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004662:	f7ff fe53 	bl	800430c <main>
  bx  lr
 8004666:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004668:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800466c:	24008000 	.word	0x24008000
  ldr r1, =_edata
 8004670:	24008010 	.word	0x24008010
  ldr r2, =_sidata
 8004674:	08005970 	.word	0x08005970
  ldr r2, =_sbss
 8004678:	24008010 	.word	0x24008010
  ldr r4, =_ebss
 800467c:	24008030 	.word	0x24008030

08004680 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004680:	e7fe      	b.n	8004680 <ADC3_IRQHandler>
	...

08004684 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800468a:	2003      	movs	r0, #3
 800468c:	f000 f93e 	bl	800490c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004690:	f000 ffb0 	bl	80055f4 <HAL_RCC_GetSysClockFreq>
 8004694:	4602      	mov	r2, r0
 8004696:	4b15      	ldr	r3, [pc, #84]	@ (80046ec <HAL_Init+0x68>)
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	0a1b      	lsrs	r3, r3, #8
 800469c:	f003 030f 	and.w	r3, r3, #15
 80046a0:	4913      	ldr	r1, [pc, #76]	@ (80046f0 <HAL_Init+0x6c>)
 80046a2:	5ccb      	ldrb	r3, [r1, r3]
 80046a4:	f003 031f 	and.w	r3, r3, #31
 80046a8:	fa22 f303 	lsr.w	r3, r2, r3
 80046ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80046ae:	4b0f      	ldr	r3, [pc, #60]	@ (80046ec <HAL_Init+0x68>)
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	f003 030f 	and.w	r3, r3, #15
 80046b6:	4a0e      	ldr	r2, [pc, #56]	@ (80046f0 <HAL_Init+0x6c>)
 80046b8:	5cd3      	ldrb	r3, [r2, r3]
 80046ba:	f003 031f 	and.w	r3, r3, #31
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	fa22 f303 	lsr.w	r3, r2, r3
 80046c4:	4a0b      	ldr	r2, [pc, #44]	@ (80046f4 <HAL_Init+0x70>)
 80046c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80046c8:	4a0b      	ldr	r2, [pc, #44]	@ (80046f8 <HAL_Init+0x74>)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046ce:	200f      	movs	r0, #15
 80046d0:	f000 f814 	bl	80046fc <HAL_InitTick>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d001      	beq.n	80046de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e002      	b.n	80046e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80046de:	f7ff feaf 	bl	8004440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	58024400 	.word	0x58024400
 80046f0:	08005958 	.word	0x08005958
 80046f4:	24008004 	.word	0x24008004
 80046f8:	24008000 	.word	0x24008000

080046fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004704:	4b15      	ldr	r3, [pc, #84]	@ (800475c <HAL_InitTick+0x60>)
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e021      	b.n	8004754 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004710:	4b13      	ldr	r3, [pc, #76]	@ (8004760 <HAL_InitTick+0x64>)
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	4b11      	ldr	r3, [pc, #68]	@ (800475c <HAL_InitTick+0x60>)
 8004716:	781b      	ldrb	r3, [r3, #0]
 8004718:	4619      	mov	r1, r3
 800471a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800471e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004722:	fbb2 f3f3 	udiv	r3, r2, r3
 8004726:	4618      	mov	r0, r3
 8004728:	f000 f915 	bl	8004956 <HAL_SYSTICK_Config>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e00e      	b.n	8004754 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2b0f      	cmp	r3, #15
 800473a:	d80a      	bhi.n	8004752 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800473c:	2200      	movs	r2, #0
 800473e:	6879      	ldr	r1, [r7, #4]
 8004740:	f04f 30ff 	mov.w	r0, #4294967295
 8004744:	f000 f8ed 	bl	8004922 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004748:	4a06      	ldr	r2, [pc, #24]	@ (8004764 <HAL_InitTick+0x68>)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	e000      	b.n	8004754 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
}
 8004754:	4618      	mov	r0, r3
 8004756:	3708      	adds	r7, #8
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	2400800c 	.word	0x2400800c
 8004760:	24008000 	.word	0x24008000
 8004764:	24008008 	.word	0x24008008

08004768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800476c:	4b06      	ldr	r3, [pc, #24]	@ (8004788 <HAL_IncTick+0x20>)
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	461a      	mov	r2, r3
 8004772:	4b06      	ldr	r3, [pc, #24]	@ (800478c <HAL_IncTick+0x24>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4413      	add	r3, r2
 8004778:	4a04      	ldr	r2, [pc, #16]	@ (800478c <HAL_IncTick+0x24>)
 800477a:	6013      	str	r3, [r2, #0]
}
 800477c:	bf00      	nop
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	2400800c 	.word	0x2400800c
 800478c:	2400802c 	.word	0x2400802c

08004790 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
  return uwTick;
 8004794:	4b03      	ldr	r3, [pc, #12]	@ (80047a4 <HAL_GetTick+0x14>)
 8004796:	681b      	ldr	r3, [r3, #0]
}
 8004798:	4618      	mov	r0, r3
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	2400802c 	.word	0x2400802c

080047a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f003 0307 	and.w	r3, r3, #7
 80047b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047b8:	4b0b      	ldr	r3, [pc, #44]	@ (80047e8 <__NVIC_SetPriorityGrouping+0x40>)
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047be:	68ba      	ldr	r2, [r7, #8]
 80047c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80047c4:	4013      	ands	r3, r2
 80047c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80047d0:	4b06      	ldr	r3, [pc, #24]	@ (80047ec <__NVIC_SetPriorityGrouping+0x44>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047d6:	4a04      	ldr	r2, [pc, #16]	@ (80047e8 <__NVIC_SetPriorityGrouping+0x40>)
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	60d3      	str	r3, [r2, #12]
}
 80047dc:	bf00      	nop
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	e000ed00 	.word	0xe000ed00
 80047ec:	05fa0000 	.word	0x05fa0000

080047f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047f0:	b480      	push	{r7}
 80047f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047f4:	4b04      	ldr	r3, [pc, #16]	@ (8004808 <__NVIC_GetPriorityGrouping+0x18>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	0a1b      	lsrs	r3, r3, #8
 80047fa:	f003 0307 	and.w	r3, r3, #7
}
 80047fe:	4618      	mov	r0, r3
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr
 8004808:	e000ed00 	.word	0xe000ed00

0800480c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	6039      	str	r1, [r7, #0]
 8004816:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004818:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800481c:	2b00      	cmp	r3, #0
 800481e:	db0a      	blt.n	8004836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	b2da      	uxtb	r2, r3
 8004824:	490c      	ldr	r1, [pc, #48]	@ (8004858 <__NVIC_SetPriority+0x4c>)
 8004826:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800482a:	0112      	lsls	r2, r2, #4
 800482c:	b2d2      	uxtb	r2, r2
 800482e:	440b      	add	r3, r1
 8004830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004834:	e00a      	b.n	800484c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	b2da      	uxtb	r2, r3
 800483a:	4908      	ldr	r1, [pc, #32]	@ (800485c <__NVIC_SetPriority+0x50>)
 800483c:	88fb      	ldrh	r3, [r7, #6]
 800483e:	f003 030f 	and.w	r3, r3, #15
 8004842:	3b04      	subs	r3, #4
 8004844:	0112      	lsls	r2, r2, #4
 8004846:	b2d2      	uxtb	r2, r2
 8004848:	440b      	add	r3, r1
 800484a:	761a      	strb	r2, [r3, #24]
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	e000e100 	.word	0xe000e100
 800485c:	e000ed00 	.word	0xe000ed00

08004860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004860:	b480      	push	{r7}
 8004862:	b089      	sub	sp, #36	@ 0x24
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f003 0307 	and.w	r3, r3, #7
 8004872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	f1c3 0307 	rsb	r3, r3, #7
 800487a:	2b04      	cmp	r3, #4
 800487c:	bf28      	it	cs
 800487e:	2304      	movcs	r3, #4
 8004880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	3304      	adds	r3, #4
 8004886:	2b06      	cmp	r3, #6
 8004888:	d902      	bls.n	8004890 <NVIC_EncodePriority+0x30>
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	3b03      	subs	r3, #3
 800488e:	e000      	b.n	8004892 <NVIC_EncodePriority+0x32>
 8004890:	2300      	movs	r3, #0
 8004892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004894:	f04f 32ff 	mov.w	r2, #4294967295
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	43da      	mvns	r2, r3
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	401a      	ands	r2, r3
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048a8:	f04f 31ff 	mov.w	r1, #4294967295
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	fa01 f303 	lsl.w	r3, r1, r3
 80048b2:	43d9      	mvns	r1, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048b8:	4313      	orrs	r3, r2
         );
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3724      	adds	r7, #36	@ 0x24
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
	...

080048c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	3b01      	subs	r3, #1
 80048d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048d8:	d301      	bcc.n	80048de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048da:	2301      	movs	r3, #1
 80048dc:	e00f      	b.n	80048fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048de:	4a0a      	ldr	r2, [pc, #40]	@ (8004908 <SysTick_Config+0x40>)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	3b01      	subs	r3, #1
 80048e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048e6:	210f      	movs	r1, #15
 80048e8:	f04f 30ff 	mov.w	r0, #4294967295
 80048ec:	f7ff ff8e 	bl	800480c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048f0:	4b05      	ldr	r3, [pc, #20]	@ (8004908 <SysTick_Config+0x40>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048f6:	4b04      	ldr	r3, [pc, #16]	@ (8004908 <SysTick_Config+0x40>)
 80048f8:	2207      	movs	r2, #7
 80048fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3708      	adds	r7, #8
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	e000e010 	.word	0xe000e010

0800490c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f7ff ff47 	bl	80047a8 <__NVIC_SetPriorityGrouping>
}
 800491a:	bf00      	nop
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}

08004922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b086      	sub	sp, #24
 8004926:	af00      	add	r7, sp, #0
 8004928:	4603      	mov	r3, r0
 800492a:	60b9      	str	r1, [r7, #8]
 800492c:	607a      	str	r2, [r7, #4]
 800492e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004930:	f7ff ff5e 	bl	80047f0 <__NVIC_GetPriorityGrouping>
 8004934:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	68b9      	ldr	r1, [r7, #8]
 800493a:	6978      	ldr	r0, [r7, #20]
 800493c:	f7ff ff90 	bl	8004860 <NVIC_EncodePriority>
 8004940:	4602      	mov	r2, r0
 8004942:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004946:	4611      	mov	r1, r2
 8004948:	4618      	mov	r0, r3
 800494a:	f7ff ff5f 	bl	800480c <__NVIC_SetPriority>
}
 800494e:	bf00      	nop
 8004950:	3718      	adds	r7, #24
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b082      	sub	sp, #8
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f7ff ffb2 	bl	80048c8 <SysTick_Config>
 8004964:	4603      	mov	r3, r0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004970:	b480      	push	{r7}
 8004972:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004974:	f3bf 8f5f 	dmb	sy
}
 8004978:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800497a:	4b07      	ldr	r3, [pc, #28]	@ (8004998 <HAL_MPU_Disable+0x28>)
 800497c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497e:	4a06      	ldr	r2, [pc, #24]	@ (8004998 <HAL_MPU_Disable+0x28>)
 8004980:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004984:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004986:	4b05      	ldr	r3, [pc, #20]	@ (800499c <HAL_MPU_Disable+0x2c>)
 8004988:	2200      	movs	r2, #0
 800498a:	605a      	str	r2, [r3, #4]
}
 800498c:	bf00      	nop
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	e000ed00 	.word	0xe000ed00
 800499c:	e000ed90 	.word	0xe000ed90

080049a0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80049a8:	4a0b      	ldr	r2, [pc, #44]	@ (80049d8 <HAL_MPU_Enable+0x38>)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80049b2:	4b0a      	ldr	r3, [pc, #40]	@ (80049dc <HAL_MPU_Enable+0x3c>)
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	4a09      	ldr	r2, [pc, #36]	@ (80049dc <HAL_MPU_Enable+0x3c>)
 80049b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049bc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80049be:	f3bf 8f4f 	dsb	sy
}
 80049c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80049c4:	f3bf 8f6f 	isb	sy
}
 80049c8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80049ca:	bf00      	nop
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	e000ed90 	.word	0xe000ed90
 80049dc:	e000ed00 	.word	0xe000ed00

080049e0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	785a      	ldrb	r2, [r3, #1]
 80049ec:	4b1b      	ldr	r3, [pc, #108]	@ (8004a5c <HAL_MPU_ConfigRegion+0x7c>)
 80049ee:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80049f0:	4b1a      	ldr	r3, [pc, #104]	@ (8004a5c <HAL_MPU_ConfigRegion+0x7c>)
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	4a19      	ldr	r2, [pc, #100]	@ (8004a5c <HAL_MPU_ConfigRegion+0x7c>)
 80049f6:	f023 0301 	bic.w	r3, r3, #1
 80049fa:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80049fc:	4a17      	ldr	r2, [pc, #92]	@ (8004a5c <HAL_MPU_ConfigRegion+0x7c>)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	7b1b      	ldrb	r3, [r3, #12]
 8004a08:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	7adb      	ldrb	r3, [r3, #11]
 8004a0e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004a10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	7a9b      	ldrb	r3, [r3, #10]
 8004a16:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004a18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	7b5b      	ldrb	r3, [r3, #13]
 8004a1e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004a20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	7b9b      	ldrb	r3, [r3, #14]
 8004a26:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004a28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	7bdb      	ldrb	r3, [r3, #15]
 8004a2e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004a30:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	7a5b      	ldrb	r3, [r3, #9]
 8004a36:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004a38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	7a1b      	ldrb	r3, [r3, #8]
 8004a3e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004a40:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	7812      	ldrb	r2, [r2, #0]
 8004a46:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004a48:	4a04      	ldr	r2, [pc, #16]	@ (8004a5c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004a4a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004a4c:	6113      	str	r3, [r2, #16]
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	e000ed90 	.word	0xe000ed90

08004a60 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004a68:	4b19      	ldr	r3, [pc, #100]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b04      	cmp	r3, #4
 8004a72:	d00a      	beq.n	8004a8a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004a74:	4b16      	ldr	r3, [pc, #88]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	f003 0307 	and.w	r3, r3, #7
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d001      	beq.n	8004a86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e01f      	b.n	8004ac6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004a86:	2300      	movs	r3, #0
 8004a88:	e01d      	b.n	8004ac6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004a8a:	4b11      	ldr	r3, [pc, #68]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	f023 0207 	bic.w	r2, r3, #7
 8004a92:	490f      	ldr	r1, [pc, #60]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004a9a:	f7ff fe79 	bl	8004790 <HAL_GetTick>
 8004a9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004aa0:	e009      	b.n	8004ab6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004aa2:	f7ff fe75 	bl	8004790 <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ab0:	d901      	bls.n	8004ab6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e007      	b.n	8004ac6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004ab6:	4b06      	ldr	r3, [pc, #24]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004abe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ac2:	d1ee      	bne.n	8004aa2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	58024800 	.word	0x58024800

08004ad4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08c      	sub	sp, #48	@ 0x30
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e3c8      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 8087 	beq.w	8004c02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004af4:	4b88      	ldr	r3, [pc, #544]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004afe:	4b86      	ldr	r3, [pc, #536]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b02:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b06:	2b10      	cmp	r3, #16
 8004b08:	d007      	beq.n	8004b1a <HAL_RCC_OscConfig+0x46>
 8004b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b0c:	2b18      	cmp	r3, #24
 8004b0e:	d110      	bne.n	8004b32 <HAL_RCC_OscConfig+0x5e>
 8004b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b12:	f003 0303 	and.w	r3, r3, #3
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d10b      	bne.n	8004b32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b1a:	4b7f      	ldr	r3, [pc, #508]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d06c      	beq.n	8004c00 <HAL_RCC_OscConfig+0x12c>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d168      	bne.n	8004c00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e3a2      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b3a:	d106      	bne.n	8004b4a <HAL_RCC_OscConfig+0x76>
 8004b3c:	4b76      	ldr	r3, [pc, #472]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a75      	ldr	r2, [pc, #468]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b46:	6013      	str	r3, [r2, #0]
 8004b48:	e02e      	b.n	8004ba8 <HAL_RCC_OscConfig+0xd4>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d10c      	bne.n	8004b6c <HAL_RCC_OscConfig+0x98>
 8004b52:	4b71      	ldr	r3, [pc, #452]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a70      	ldr	r2, [pc, #448]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	4b6e      	ldr	r3, [pc, #440]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a6d      	ldr	r2, [pc, #436]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	e01d      	b.n	8004ba8 <HAL_RCC_OscConfig+0xd4>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b74:	d10c      	bne.n	8004b90 <HAL_RCC_OscConfig+0xbc>
 8004b76:	4b68      	ldr	r3, [pc, #416]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a67      	ldr	r2, [pc, #412]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	4b65      	ldr	r3, [pc, #404]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a64      	ldr	r2, [pc, #400]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b8c:	6013      	str	r3, [r2, #0]
 8004b8e:	e00b      	b.n	8004ba8 <HAL_RCC_OscConfig+0xd4>
 8004b90:	4b61      	ldr	r3, [pc, #388]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a60      	ldr	r2, [pc, #384]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b9a:	6013      	str	r3, [r2, #0]
 8004b9c:	4b5e      	ldr	r3, [pc, #376]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a5d      	ldr	r2, [pc, #372]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004ba2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d013      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bb0:	f7ff fdee 	bl	8004790 <HAL_GetTick>
 8004bb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bb8:	f7ff fdea 	bl	8004790 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b64      	cmp	r3, #100	@ 0x64
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e356      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bca:	4b53      	ldr	r3, [pc, #332]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0f0      	beq.n	8004bb8 <HAL_RCC_OscConfig+0xe4>
 8004bd6:	e014      	b.n	8004c02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd8:	f7ff fdda 	bl	8004790 <HAL_GetTick>
 8004bdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004be0:	f7ff fdd6 	bl	8004790 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b64      	cmp	r3, #100	@ 0x64
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e342      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004bf2:	4b49      	ldr	r3, [pc, #292]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0x10c>
 8004bfe:	e000      	b.n	8004c02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f000 808c 	beq.w	8004d28 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c10:	4b41      	ldr	r3, [pc, #260]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c18:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004c1a:	4b3f      	ldr	r3, [pc, #252]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004c20:	6a3b      	ldr	r3, [r7, #32]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d007      	beq.n	8004c36 <HAL_RCC_OscConfig+0x162>
 8004c26:	6a3b      	ldr	r3, [r7, #32]
 8004c28:	2b18      	cmp	r3, #24
 8004c2a:	d137      	bne.n	8004c9c <HAL_RCC_OscConfig+0x1c8>
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d132      	bne.n	8004c9c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c36:	4b38      	ldr	r3, [pc, #224]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0304 	and.w	r3, r3, #4
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d005      	beq.n	8004c4e <HAL_RCC_OscConfig+0x17a>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e314      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004c4e:	4b32      	ldr	r3, [pc, #200]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f023 0219 	bic.w	r2, r3, #25
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	492f      	ldr	r1, [pc, #188]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c60:	f7ff fd96 	bl	8004790 <HAL_GetTick>
 8004c64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c68:	f7ff fd92 	bl	8004790 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e2fe      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c7a:	4b27      	ldr	r3, [pc, #156]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0304 	and.w	r3, r3, #4
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d0f0      	beq.n	8004c68 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c86:	4b24      	ldr	r3, [pc, #144]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	061b      	lsls	r3, r3, #24
 8004c94:	4920      	ldr	r1, [pc, #128]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c9a:	e045      	b.n	8004d28 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d026      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f023 0219 	bic.w	r2, r3, #25
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	4919      	ldr	r1, [pc, #100]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb6:	f7ff fd6b 	bl	8004790 <HAL_GetTick>
 8004cba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cbc:	e008      	b.n	8004cd0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cbe:	f7ff fd67 	bl	8004790 <HAL_GetTick>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d901      	bls.n	8004cd0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e2d3      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cd0:	4b11      	ldr	r3, [pc, #68]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0304 	and.w	r3, r3, #4
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d0f0      	beq.n	8004cbe <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	061b      	lsls	r3, r3, #24
 8004cea:	490b      	ldr	r1, [pc, #44]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	604b      	str	r3, [r1, #4]
 8004cf0:	e01a      	b.n	8004d28 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cf2:	4b09      	ldr	r3, [pc, #36]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a08      	ldr	r2, [pc, #32]	@ (8004d18 <HAL_RCC_OscConfig+0x244>)
 8004cf8:	f023 0301 	bic.w	r3, r3, #1
 8004cfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfe:	f7ff fd47 	bl	8004790 <HAL_GetTick>
 8004d02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d04:	e00a      	b.n	8004d1c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d06:	f7ff fd43 	bl	8004790 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d903      	bls.n	8004d1c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e2af      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
 8004d18:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d1c:	4b96      	ldr	r3, [pc, #600]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1ee      	bne.n	8004d06 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0310 	and.w	r3, r3, #16
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d06a      	beq.n	8004e0a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d34:	4b90      	ldr	r3, [pc, #576]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d3c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004d3e:	4b8e      	ldr	r3, [pc, #568]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d42:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	2b08      	cmp	r3, #8
 8004d48:	d007      	beq.n	8004d5a <HAL_RCC_OscConfig+0x286>
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	2b18      	cmp	r3, #24
 8004d4e:	d11b      	bne.n	8004d88 <HAL_RCC_OscConfig+0x2b4>
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	f003 0303 	and.w	r3, r3, #3
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d116      	bne.n	8004d88 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d5a:	4b87      	ldr	r3, [pc, #540]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d005      	beq.n	8004d72 <HAL_RCC_OscConfig+0x29e>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	2b80      	cmp	r3, #128	@ 0x80
 8004d6c:	d001      	beq.n	8004d72 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e282      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d72:	4b81      	ldr	r3, [pc, #516]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	061b      	lsls	r3, r3, #24
 8004d80:	497d      	ldr	r1, [pc, #500]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d86:	e040      	b.n	8004e0a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d023      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004d90:	4b79      	ldr	r3, [pc, #484]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a78      	ldr	r2, [pc, #480]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004d96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9c:	f7ff fcf8 	bl	8004790 <HAL_GetTick>
 8004da0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004da2:	e008      	b.n	8004db6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004da4:	f7ff fcf4 	bl	8004790 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e260      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004db6:	4b70      	ldr	r3, [pc, #448]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0f0      	beq.n	8004da4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004dc2:	4b6d      	ldr	r3, [pc, #436]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a1b      	ldr	r3, [r3, #32]
 8004dce:	061b      	lsls	r3, r3, #24
 8004dd0:	4969      	ldr	r1, [pc, #420]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	60cb      	str	r3, [r1, #12]
 8004dd6:	e018      	b.n	8004e0a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004dd8:	4b67      	ldr	r3, [pc, #412]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a66      	ldr	r2, [pc, #408]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004dde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004de2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de4:	f7ff fcd4 	bl	8004790 <HAL_GetTick>
 8004de8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004dec:	f7ff fcd0 	bl	8004790 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e23c      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004dfe:	4b5e      	ldr	r3, [pc, #376]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1f0      	bne.n	8004dec <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0308 	and.w	r3, r3, #8
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d036      	beq.n	8004e84 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d019      	beq.n	8004e52 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e1e:	4b56      	ldr	r3, [pc, #344]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e22:	4a55      	ldr	r2, [pc, #340]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e24:	f043 0301 	orr.w	r3, r3, #1
 8004e28:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e2a:	f7ff fcb1 	bl	8004790 <HAL_GetTick>
 8004e2e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e30:	e008      	b.n	8004e44 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e32:	f7ff fcad 	bl	8004790 <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d901      	bls.n	8004e44 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e219      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e44:	4b4c      	ldr	r3, [pc, #304]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0f0      	beq.n	8004e32 <HAL_RCC_OscConfig+0x35e>
 8004e50:	e018      	b.n	8004e84 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e52:	4b49      	ldr	r3, [pc, #292]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e56:	4a48      	ldr	r2, [pc, #288]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e58:	f023 0301 	bic.w	r3, r3, #1
 8004e5c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e5e:	f7ff fc97 	bl	8004790 <HAL_GetTick>
 8004e62:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004e64:	e008      	b.n	8004e78 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e66:	f7ff fc93 	bl	8004790 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d901      	bls.n	8004e78 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e1ff      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004e78:	4b3f      	ldr	r3, [pc, #252]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1f0      	bne.n	8004e66 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0320 	and.w	r3, r3, #32
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d036      	beq.n	8004efe <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d019      	beq.n	8004ecc <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e98:	4b37      	ldr	r3, [pc, #220]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a36      	ldr	r2, [pc, #216]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004e9e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ea2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004ea4:	f7ff fc74 	bl	8004790 <HAL_GetTick>
 8004ea8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004eaa:	e008      	b.n	8004ebe <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004eac:	f7ff fc70 	bl	8004790 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e1dc      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004ebe:	4b2e      	ldr	r3, [pc, #184]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d0f0      	beq.n	8004eac <HAL_RCC_OscConfig+0x3d8>
 8004eca:	e018      	b.n	8004efe <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a29      	ldr	r2, [pc, #164]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004ed2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ed6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004ed8:	f7ff fc5a 	bl	8004790 <HAL_GetTick>
 8004edc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004ede:	e008      	b.n	8004ef2 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ee0:	f7ff fc56 	bl	8004790 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d901      	bls.n	8004ef2 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e1c2      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004ef2:	4b21      	ldr	r3, [pc, #132]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1f0      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 0304 	and.w	r3, r3, #4
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 8086 	beq.w	8005018 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004f7c <HAL_RCC_OscConfig+0x4a8>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a1a      	ldr	r2, [pc, #104]	@ (8004f7c <HAL_RCC_OscConfig+0x4a8>)
 8004f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f18:	f7ff fc3a 	bl	8004790 <HAL_GetTick>
 8004f1c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f1e:	e008      	b.n	8004f32 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f20:	f7ff fc36 	bl	8004790 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	2b64      	cmp	r3, #100	@ 0x64
 8004f2c:	d901      	bls.n	8004f32 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e1a2      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f32:	4b12      	ldr	r3, [pc, #72]	@ (8004f7c <HAL_RCC_OscConfig+0x4a8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d0f0      	beq.n	8004f20 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d106      	bne.n	8004f54 <HAL_RCC_OscConfig+0x480>
 8004f46:	4b0c      	ldr	r3, [pc, #48]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f4a:	4a0b      	ldr	r2, [pc, #44]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004f4c:	f043 0301 	orr.w	r3, r3, #1
 8004f50:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f52:	e032      	b.n	8004fba <HAL_RCC_OscConfig+0x4e6>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d111      	bne.n	8004f80 <HAL_RCC_OscConfig+0x4ac>
 8004f5c:	4b06      	ldr	r3, [pc, #24]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f60:	4a05      	ldr	r2, [pc, #20]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004f62:	f023 0301 	bic.w	r3, r3, #1
 8004f66:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f68:	4b03      	ldr	r3, [pc, #12]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f6c:	4a02      	ldr	r2, [pc, #8]	@ (8004f78 <HAL_RCC_OscConfig+0x4a4>)
 8004f6e:	f023 0304 	bic.w	r3, r3, #4
 8004f72:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f74:	e021      	b.n	8004fba <HAL_RCC_OscConfig+0x4e6>
 8004f76:	bf00      	nop
 8004f78:	58024400 	.word	0x58024400
 8004f7c:	58024800 	.word	0x58024800
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	2b05      	cmp	r3, #5
 8004f86:	d10c      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x4ce>
 8004f88:	4b83      	ldr	r3, [pc, #524]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f8c:	4a82      	ldr	r2, [pc, #520]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004f8e:	f043 0304 	orr.w	r3, r3, #4
 8004f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f94:	4b80      	ldr	r3, [pc, #512]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f98:	4a7f      	ldr	r2, [pc, #508]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004f9a:	f043 0301 	orr.w	r3, r3, #1
 8004f9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fa0:	e00b      	b.n	8004fba <HAL_RCC_OscConfig+0x4e6>
 8004fa2:	4b7d      	ldr	r3, [pc, #500]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa6:	4a7c      	ldr	r2, [pc, #496]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004fa8:	f023 0301 	bic.w	r3, r3, #1
 8004fac:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fae:	4b7a      	ldr	r3, [pc, #488]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb2:	4a79      	ldr	r2, [pc, #484]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004fb4:	f023 0304 	bic.w	r3, r3, #4
 8004fb8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d015      	beq.n	8004fee <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc2:	f7ff fbe5 	bl	8004790 <HAL_GetTick>
 8004fc6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fc8:	e00a      	b.n	8004fe0 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fca:	f7ff fbe1 	bl	8004790 <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e14b      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fe0:	4b6d      	ldr	r3, [pc, #436]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8004fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d0ee      	beq.n	8004fca <HAL_RCC_OscConfig+0x4f6>
 8004fec:	e014      	b.n	8005018 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fee:	f7ff fbcf 	bl	8004790 <HAL_GetTick>
 8004ff2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ff4:	e00a      	b.n	800500c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff6:	f7ff fbcb 	bl	8004790 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005004:	4293      	cmp	r3, r2
 8005006:	d901      	bls.n	800500c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e135      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800500c:	4b62      	ldr	r3, [pc, #392]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800500e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1ee      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 812a 	beq.w	8005276 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005022:	4b5d      	ldr	r3, [pc, #372]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800502a:	2b18      	cmp	r3, #24
 800502c:	f000 80ba 	beq.w	80051a4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	2b02      	cmp	r3, #2
 8005036:	f040 8095 	bne.w	8005164 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800503a:	4b57      	ldr	r3, [pc, #348]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a56      	ldr	r2, [pc, #344]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005040:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005044:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005046:	f7ff fba3 	bl	8004790 <HAL_GetTick>
 800504a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800504c:	e008      	b.n	8005060 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800504e:	f7ff fb9f 	bl	8004790 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b02      	cmp	r3, #2
 800505a:	d901      	bls.n	8005060 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e10b      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005060:	4b4d      	ldr	r3, [pc, #308]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1f0      	bne.n	800504e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800506c:	4b4a      	ldr	r3, [pc, #296]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800506e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005070:	4b4a      	ldr	r3, [pc, #296]	@ (800519c <HAL_RCC_OscConfig+0x6c8>)
 8005072:	4013      	ands	r3, r2
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800507c:	0112      	lsls	r2, r2, #4
 800507e:	430a      	orrs	r2, r1
 8005080:	4945      	ldr	r1, [pc, #276]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005082:	4313      	orrs	r3, r2
 8005084:	628b      	str	r3, [r1, #40]	@ 0x28
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508a:	3b01      	subs	r3, #1
 800508c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005094:	3b01      	subs	r3, #1
 8005096:	025b      	lsls	r3, r3, #9
 8005098:	b29b      	uxth	r3, r3
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a0:	3b01      	subs	r3, #1
 80050a2:	041b      	lsls	r3, r3, #16
 80050a4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050a8:	431a      	orrs	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ae:	3b01      	subs	r3, #1
 80050b0:	061b      	lsls	r3, r3, #24
 80050b2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80050b6:	4938      	ldr	r1, [pc, #224]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80050bc:	4b36      	ldr	r3, [pc, #216]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c0:	4a35      	ldr	r2, [pc, #212]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050c2:	f023 0301 	bic.w	r3, r3, #1
 80050c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80050c8:	4b33      	ldr	r3, [pc, #204]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050cc:	4b34      	ldr	r3, [pc, #208]	@ (80051a0 <HAL_RCC_OscConfig+0x6cc>)
 80050ce:	4013      	ands	r3, r2
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80050d4:	00d2      	lsls	r2, r2, #3
 80050d6:	4930      	ldr	r1, [pc, #192]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80050dc:	4b2e      	ldr	r3, [pc, #184]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e0:	f023 020c 	bic.w	r2, r3, #12
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e8:	492b      	ldr	r1, [pc, #172]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80050ee:	4b2a      	ldr	r3, [pc, #168]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f2:	f023 0202 	bic.w	r2, r3, #2
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fa:	4927      	ldr	r1, [pc, #156]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005100:	4b25      	ldr	r3, [pc, #148]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005104:	4a24      	ldr	r2, [pc, #144]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005106:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800510a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800510c:	4b22      	ldr	r3, [pc, #136]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800510e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005110:	4a21      	ldr	r2, [pc, #132]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005112:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005116:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005118:	4b1f      	ldr	r3, [pc, #124]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800511a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511c:	4a1e      	ldr	r2, [pc, #120]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800511e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005122:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005124:	4b1c      	ldr	r3, [pc, #112]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005128:	4a1b      	ldr	r2, [pc, #108]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800512a:	f043 0301 	orr.w	r3, r3, #1
 800512e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005130:	4b19      	ldr	r3, [pc, #100]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a18      	ldr	r2, [pc, #96]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800513a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800513c:	f7ff fb28 	bl	8004790 <HAL_GetTick>
 8005140:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005142:	e008      	b.n	8005156 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005144:	f7ff fb24 	bl	8004790 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e090      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005156:	4b10      	ldr	r3, [pc, #64]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0f0      	beq.n	8005144 <HAL_RCC_OscConfig+0x670>
 8005162:	e088      	b.n	8005276 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005164:	4b0c      	ldr	r3, [pc, #48]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a0b      	ldr	r2, [pc, #44]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800516a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800516e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005170:	f7ff fb0e 	bl	8004790 <HAL_GetTick>
 8005174:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005176:	e008      	b.n	800518a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005178:	f7ff fb0a 	bl	8004790 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b02      	cmp	r3, #2
 8005184:	d901      	bls.n	800518a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e076      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800518a:	4b03      	ldr	r3, [pc, #12]	@ (8005198 <HAL_RCC_OscConfig+0x6c4>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1f0      	bne.n	8005178 <HAL_RCC_OscConfig+0x6a4>
 8005196:	e06e      	b.n	8005276 <HAL_RCC_OscConfig+0x7a2>
 8005198:	58024400 	.word	0x58024400
 800519c:	fffffc0c 	.word	0xfffffc0c
 80051a0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80051a4:	4b36      	ldr	r3, [pc, #216]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 80051a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80051aa:	4b35      	ldr	r3, [pc, #212]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 80051ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ae:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d031      	beq.n	800521c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	f003 0203 	and.w	r2, r3, #3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d12a      	bne.n	800521c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	091b      	lsrs	r3, r3, #4
 80051ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d122      	bne.n	800521c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d11a      	bne.n	800521c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	0a5b      	lsrs	r3, r3, #9
 80051ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d111      	bne.n	800521c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	0c1b      	lsrs	r3, r3, #16
 80051fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005204:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005206:	429a      	cmp	r2, r3
 8005208:	d108      	bne.n	800521c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	0e1b      	lsrs	r3, r3, #24
 800520e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005216:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005218:	429a      	cmp	r2, r3
 800521a:	d001      	beq.n	8005220 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e02b      	b.n	8005278 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005220:	4b17      	ldr	r3, [pc, #92]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 8005222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005224:	08db      	lsrs	r3, r3, #3
 8005226:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800522a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	429a      	cmp	r2, r3
 8005234:	d01f      	beq.n	8005276 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005236:	4b12      	ldr	r3, [pc, #72]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 8005238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523a:	4a11      	ldr	r2, [pc, #68]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 800523c:	f023 0301 	bic.w	r3, r3, #1
 8005240:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005242:	f7ff faa5 	bl	8004790 <HAL_GetTick>
 8005246:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005248:	bf00      	nop
 800524a:	f7ff faa1 	bl	8004790 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	4293      	cmp	r3, r2
 8005254:	d0f9      	beq.n	800524a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005256:	4b0a      	ldr	r3, [pc, #40]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 8005258:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800525a:	4b0a      	ldr	r3, [pc, #40]	@ (8005284 <HAL_RCC_OscConfig+0x7b0>)
 800525c:	4013      	ands	r3, r2
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005262:	00d2      	lsls	r2, r2, #3
 8005264:	4906      	ldr	r1, [pc, #24]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 8005266:	4313      	orrs	r3, r2
 8005268:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800526a:	4b05      	ldr	r3, [pc, #20]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 800526c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526e:	4a04      	ldr	r2, [pc, #16]	@ (8005280 <HAL_RCC_OscConfig+0x7ac>)
 8005270:	f043 0301 	orr.w	r3, r3, #1
 8005274:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3730      	adds	r7, #48	@ 0x30
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	58024400 	.word	0x58024400
 8005284:	ffff0007 	.word	0xffff0007

08005288 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e19c      	b.n	80055d6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800529c:	4b8a      	ldr	r3, [pc, #552]	@ (80054c8 <HAL_RCC_ClockConfig+0x240>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 030f 	and.w	r3, r3, #15
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d910      	bls.n	80052cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052aa:	4b87      	ldr	r3, [pc, #540]	@ (80054c8 <HAL_RCC_ClockConfig+0x240>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f023 020f 	bic.w	r2, r3, #15
 80052b2:	4985      	ldr	r1, [pc, #532]	@ (80054c8 <HAL_RCC_ClockConfig+0x240>)
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ba:	4b83      	ldr	r3, [pc, #524]	@ (80054c8 <HAL_RCC_ClockConfig+0x240>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 030f 	and.w	r3, r3, #15
 80052c2:	683a      	ldr	r2, [r7, #0]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d001      	beq.n	80052cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e184      	b.n	80055d6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0304 	and.w	r3, r3, #4
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d010      	beq.n	80052fa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	691a      	ldr	r2, [r3, #16]
 80052dc:	4b7b      	ldr	r3, [pc, #492]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d908      	bls.n	80052fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80052e8:	4b78      	ldr	r3, [pc, #480]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	4975      	ldr	r1, [pc, #468]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b00      	cmp	r3, #0
 8005304:	d010      	beq.n	8005328 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	695a      	ldr	r2, [r3, #20]
 800530a:	4b70      	ldr	r3, [pc, #448]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005312:	429a      	cmp	r2, r3
 8005314:	d908      	bls.n	8005328 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005316:	4b6d      	ldr	r3, [pc, #436]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	496a      	ldr	r1, [pc, #424]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005324:	4313      	orrs	r3, r2
 8005326:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0310 	and.w	r3, r3, #16
 8005330:	2b00      	cmp	r3, #0
 8005332:	d010      	beq.n	8005356 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	699a      	ldr	r2, [r3, #24]
 8005338:	4b64      	ldr	r3, [pc, #400]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005340:	429a      	cmp	r2, r3
 8005342:	d908      	bls.n	8005356 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005344:	4b61      	ldr	r3, [pc, #388]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	495e      	ldr	r1, [pc, #376]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005352:	4313      	orrs	r3, r2
 8005354:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0320 	and.w	r3, r3, #32
 800535e:	2b00      	cmp	r3, #0
 8005360:	d010      	beq.n	8005384 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	69da      	ldr	r2, [r3, #28]
 8005366:	4b59      	ldr	r3, [pc, #356]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800536e:	429a      	cmp	r2, r3
 8005370:	d908      	bls.n	8005384 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005372:	4b56      	ldr	r3, [pc, #344]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	4953      	ldr	r1, [pc, #332]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005380:	4313      	orrs	r3, r2
 8005382:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d010      	beq.n	80053b2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	68da      	ldr	r2, [r3, #12]
 8005394:	4b4d      	ldr	r3, [pc, #308]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005396:	699b      	ldr	r3, [r3, #24]
 8005398:	f003 030f 	and.w	r3, r3, #15
 800539c:	429a      	cmp	r2, r3
 800539e:	d908      	bls.n	80053b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053a0:	4b4a      	ldr	r3, [pc, #296]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	f023 020f 	bic.w	r2, r3, #15
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4947      	ldr	r1, [pc, #284]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d055      	beq.n	800546a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80053be:	4b43      	ldr	r3, [pc, #268]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	4940      	ldr	r1, [pc, #256]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d107      	bne.n	80053e8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053d8:	4b3c      	ldr	r3, [pc, #240]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d121      	bne.n	8005428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e0f6      	b.n	80055d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	2b03      	cmp	r3, #3
 80053ee:	d107      	bne.n	8005400 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80053f0:	4b36      	ldr	r3, [pc, #216]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d115      	bne.n	8005428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e0ea      	b.n	80055d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d107      	bne.n	8005418 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005408:	4b30      	ldr	r3, [pc, #192]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005410:	2b00      	cmp	r3, #0
 8005412:	d109      	bne.n	8005428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e0de      	b.n	80055d6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005418:	4b2c      	ldr	r3, [pc, #176]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0304 	and.w	r3, r3, #4
 8005420:	2b00      	cmp	r3, #0
 8005422:	d101      	bne.n	8005428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e0d6      	b.n	80055d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005428:	4b28      	ldr	r3, [pc, #160]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	f023 0207 	bic.w	r2, r3, #7
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	4925      	ldr	r1, [pc, #148]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005436:	4313      	orrs	r3, r2
 8005438:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800543a:	f7ff f9a9 	bl	8004790 <HAL_GetTick>
 800543e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005440:	e00a      	b.n	8005458 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005442:	f7ff f9a5 	bl	8004790 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005450:	4293      	cmp	r3, r2
 8005452:	d901      	bls.n	8005458 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e0be      	b.n	80055d6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005458:	4b1c      	ldr	r3, [pc, #112]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	00db      	lsls	r3, r3, #3
 8005466:	429a      	cmp	r2, r3
 8005468:	d1eb      	bne.n	8005442 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d010      	beq.n	8005498 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	4b14      	ldr	r3, [pc, #80]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	f003 030f 	and.w	r3, r3, #15
 8005482:	429a      	cmp	r2, r3
 8005484:	d208      	bcs.n	8005498 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005486:	4b11      	ldr	r3, [pc, #68]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f023 020f 	bic.w	r2, r3, #15
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	490e      	ldr	r1, [pc, #56]	@ (80054cc <HAL_RCC_ClockConfig+0x244>)
 8005494:	4313      	orrs	r3, r2
 8005496:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005498:	4b0b      	ldr	r3, [pc, #44]	@ (80054c8 <HAL_RCC_ClockConfig+0x240>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 030f 	and.w	r3, r3, #15
 80054a0:	683a      	ldr	r2, [r7, #0]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d214      	bcs.n	80054d0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054a6:	4b08      	ldr	r3, [pc, #32]	@ (80054c8 <HAL_RCC_ClockConfig+0x240>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f023 020f 	bic.w	r2, r3, #15
 80054ae:	4906      	ldr	r1, [pc, #24]	@ (80054c8 <HAL_RCC_ClockConfig+0x240>)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054b6:	4b04      	ldr	r3, [pc, #16]	@ (80054c8 <HAL_RCC_ClockConfig+0x240>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 030f 	and.w	r3, r3, #15
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d005      	beq.n	80054d0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e086      	b.n	80055d6 <HAL_RCC_ClockConfig+0x34e>
 80054c8:	52002000 	.word	0x52002000
 80054cc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0304 	and.w	r3, r3, #4
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d010      	beq.n	80054fe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	691a      	ldr	r2, [r3, #16]
 80054e0:	4b3f      	ldr	r3, [pc, #252]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d208      	bcs.n	80054fe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80054ec:	4b3c      	ldr	r3, [pc, #240]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	4939      	ldr	r1, [pc, #228]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0308 	and.w	r3, r3, #8
 8005506:	2b00      	cmp	r3, #0
 8005508:	d010      	beq.n	800552c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	695a      	ldr	r2, [r3, #20]
 800550e:	4b34      	ldr	r3, [pc, #208]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005516:	429a      	cmp	r2, r3
 8005518:	d208      	bcs.n	800552c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800551a:	4b31      	ldr	r3, [pc, #196]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	492e      	ldr	r1, [pc, #184]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 8005528:	4313      	orrs	r3, r2
 800552a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0310 	and.w	r3, r3, #16
 8005534:	2b00      	cmp	r3, #0
 8005536:	d010      	beq.n	800555a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	699a      	ldr	r2, [r3, #24]
 800553c:	4b28      	ldr	r3, [pc, #160]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 800553e:	69db      	ldr	r3, [r3, #28]
 8005540:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005544:	429a      	cmp	r2, r3
 8005546:	d208      	bcs.n	800555a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005548:	4b25      	ldr	r3, [pc, #148]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 800554a:	69db      	ldr	r3, [r3, #28]
 800554c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	4922      	ldr	r1, [pc, #136]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 8005556:	4313      	orrs	r3, r2
 8005558:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0320 	and.w	r3, r3, #32
 8005562:	2b00      	cmp	r3, #0
 8005564:	d010      	beq.n	8005588 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	69da      	ldr	r2, [r3, #28]
 800556a:	4b1d      	ldr	r3, [pc, #116]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005572:	429a      	cmp	r2, r3
 8005574:	d208      	bcs.n	8005588 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005576:	4b1a      	ldr	r3, [pc, #104]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	69db      	ldr	r3, [r3, #28]
 8005582:	4917      	ldr	r1, [pc, #92]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 8005584:	4313      	orrs	r3, r2
 8005586:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005588:	f000 f834 	bl	80055f4 <HAL_RCC_GetSysClockFreq>
 800558c:	4602      	mov	r2, r0
 800558e:	4b14      	ldr	r3, [pc, #80]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	0a1b      	lsrs	r3, r3, #8
 8005594:	f003 030f 	and.w	r3, r3, #15
 8005598:	4912      	ldr	r1, [pc, #72]	@ (80055e4 <HAL_RCC_ClockConfig+0x35c>)
 800559a:	5ccb      	ldrb	r3, [r1, r3]
 800559c:	f003 031f 	and.w	r3, r3, #31
 80055a0:	fa22 f303 	lsr.w	r3, r2, r3
 80055a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80055a6:	4b0e      	ldr	r3, [pc, #56]	@ (80055e0 <HAL_RCC_ClockConfig+0x358>)
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	f003 030f 	and.w	r3, r3, #15
 80055ae:	4a0d      	ldr	r2, [pc, #52]	@ (80055e4 <HAL_RCC_ClockConfig+0x35c>)
 80055b0:	5cd3      	ldrb	r3, [r2, r3]
 80055b2:	f003 031f 	and.w	r3, r3, #31
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	fa22 f303 	lsr.w	r3, r2, r3
 80055bc:	4a0a      	ldr	r2, [pc, #40]	@ (80055e8 <HAL_RCC_ClockConfig+0x360>)
 80055be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80055c0:	4a0a      	ldr	r2, [pc, #40]	@ (80055ec <HAL_RCC_ClockConfig+0x364>)
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80055c6:	4b0a      	ldr	r3, [pc, #40]	@ (80055f0 <HAL_RCC_ClockConfig+0x368>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff f896 	bl	80046fc <HAL_InitTick>
 80055d0:	4603      	mov	r3, r0
 80055d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3718      	adds	r7, #24
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	58024400 	.word	0x58024400
 80055e4:	08005958 	.word	0x08005958
 80055e8:	24008004 	.word	0x24008004
 80055ec:	24008000 	.word	0x24008000
 80055f0:	24008008 	.word	0x24008008

080055f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b089      	sub	sp, #36	@ 0x24
 80055f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80055fa:	4bb3      	ldr	r3, [pc, #716]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005602:	2b18      	cmp	r3, #24
 8005604:	f200 8155 	bhi.w	80058b2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005608:	a201      	add	r2, pc, #4	@ (adr r2, 8005610 <HAL_RCC_GetSysClockFreq+0x1c>)
 800560a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800560e:	bf00      	nop
 8005610:	08005675 	.word	0x08005675
 8005614:	080058b3 	.word	0x080058b3
 8005618:	080058b3 	.word	0x080058b3
 800561c:	080058b3 	.word	0x080058b3
 8005620:	080058b3 	.word	0x080058b3
 8005624:	080058b3 	.word	0x080058b3
 8005628:	080058b3 	.word	0x080058b3
 800562c:	080058b3 	.word	0x080058b3
 8005630:	0800569b 	.word	0x0800569b
 8005634:	080058b3 	.word	0x080058b3
 8005638:	080058b3 	.word	0x080058b3
 800563c:	080058b3 	.word	0x080058b3
 8005640:	080058b3 	.word	0x080058b3
 8005644:	080058b3 	.word	0x080058b3
 8005648:	080058b3 	.word	0x080058b3
 800564c:	080058b3 	.word	0x080058b3
 8005650:	080056a1 	.word	0x080056a1
 8005654:	080058b3 	.word	0x080058b3
 8005658:	080058b3 	.word	0x080058b3
 800565c:	080058b3 	.word	0x080058b3
 8005660:	080058b3 	.word	0x080058b3
 8005664:	080058b3 	.word	0x080058b3
 8005668:	080058b3 	.word	0x080058b3
 800566c:	080058b3 	.word	0x080058b3
 8005670:	080056a7 	.word	0x080056a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005674:	4b94      	ldr	r3, [pc, #592]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0320 	and.w	r3, r3, #32
 800567c:	2b00      	cmp	r3, #0
 800567e:	d009      	beq.n	8005694 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005680:	4b91      	ldr	r3, [pc, #580]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	08db      	lsrs	r3, r3, #3
 8005686:	f003 0303 	and.w	r3, r3, #3
 800568a:	4a90      	ldr	r2, [pc, #576]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800568c:	fa22 f303 	lsr.w	r3, r2, r3
 8005690:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005692:	e111      	b.n	80058b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005694:	4b8d      	ldr	r3, [pc, #564]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005696:	61bb      	str	r3, [r7, #24]
      break;
 8005698:	e10e      	b.n	80058b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800569a:	4b8d      	ldr	r3, [pc, #564]	@ (80058d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800569c:	61bb      	str	r3, [r7, #24]
      break;
 800569e:	e10b      	b.n	80058b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80056a0:	4b8c      	ldr	r3, [pc, #560]	@ (80058d4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80056a2:	61bb      	str	r3, [r7, #24]
      break;
 80056a4:	e108      	b.n	80058b8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80056a6:	4b88      	ldr	r3, [pc, #544]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80056b0:	4b85      	ldr	r3, [pc, #532]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b4:	091b      	lsrs	r3, r3, #4
 80056b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80056bc:	4b82      	ldr	r3, [pc, #520]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80056c6:	4b80      	ldr	r3, [pc, #512]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ca:	08db      	lsrs	r3, r3, #3
 80056cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	fb02 f303 	mul.w	r3, r2, r3
 80056d6:	ee07 3a90 	vmov	s15, r3
 80056da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 80e1 	beq.w	80058ac <HAL_RCC_GetSysClockFreq+0x2b8>
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	f000 8083 	beq.w	80057f8 <HAL_RCC_GetSysClockFreq+0x204>
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	f200 80a1 	bhi.w	800583c <HAL_RCC_GetSysClockFreq+0x248>
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <HAL_RCC_GetSysClockFreq+0x114>
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	2b01      	cmp	r3, #1
 8005704:	d056      	beq.n	80057b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005706:	e099      	b.n	800583c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005708:	4b6f      	ldr	r3, [pc, #444]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0320 	and.w	r3, r3, #32
 8005710:	2b00      	cmp	r3, #0
 8005712:	d02d      	beq.n	8005770 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005714:	4b6c      	ldr	r3, [pc, #432]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	08db      	lsrs	r3, r3, #3
 800571a:	f003 0303 	and.w	r3, r3, #3
 800571e:	4a6b      	ldr	r2, [pc, #428]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005720:	fa22 f303 	lsr.w	r3, r2, r3
 8005724:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	ee07 3a90 	vmov	s15, r3
 800572c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	ee07 3a90 	vmov	s15, r3
 8005736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800573a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800573e:	4b62      	ldr	r3, [pc, #392]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005746:	ee07 3a90 	vmov	s15, r3
 800574a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800574e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005752:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80058d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800575a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800575e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800576a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800576e:	e087      	b.n	8005880 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	ee07 3a90 	vmov	s15, r3
 8005776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800577a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80058dc <HAL_RCC_GetSysClockFreq+0x2e8>
 800577e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005782:	4b51      	ldr	r3, [pc, #324]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800578a:	ee07 3a90 	vmov	s15, r3
 800578e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005792:	ed97 6a02 	vldr	s12, [r7, #8]
 8005796:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80058d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800579a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800579e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80057b2:	e065      	b.n	8005880 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	ee07 3a90 	vmov	s15, r3
 80057ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80058e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80057c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057c6:	4b40      	ldr	r3, [pc, #256]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ce:	ee07 3a90 	vmov	s15, r3
 80057d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80057da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80058d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80057de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80057f6:	e043      	b.n	8005880 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	ee07 3a90 	vmov	s15, r3
 80057fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005802:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80058e4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800580a:	4b2f      	ldr	r3, [pc, #188]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800580c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005812:	ee07 3a90 	vmov	s15, r3
 8005816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800581a:	ed97 6a02 	vldr	s12, [r7, #8]
 800581e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80058d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800582a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800582e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005836:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800583a:	e021      	b.n	8005880 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	ee07 3a90 	vmov	s15, r3
 8005842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005846:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80058e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800584a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800584e:	4b1e      	ldr	r3, [pc, #120]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005856:	ee07 3a90 	vmov	s15, r3
 800585a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800585e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005862:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80058d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800586a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800586e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800587a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800587e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005880:	4b11      	ldr	r3, [pc, #68]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005884:	0a5b      	lsrs	r3, r3, #9
 8005886:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800588a:	3301      	adds	r3, #1
 800588c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	ee07 3a90 	vmov	s15, r3
 8005894:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005898:	edd7 6a07 	vldr	s13, [r7, #28]
 800589c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058a4:	ee17 3a90 	vmov	r3, s15
 80058a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80058aa:	e005      	b.n	80058b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80058ac:	2300      	movs	r3, #0
 80058ae:	61bb      	str	r3, [r7, #24]
      break;
 80058b0:	e002      	b.n	80058b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80058b2:	4b07      	ldr	r3, [pc, #28]	@ (80058d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80058b4:	61bb      	str	r3, [r7, #24]
      break;
 80058b6:	bf00      	nop
  }

  return sysclockfreq;
 80058b8:	69bb      	ldr	r3, [r7, #24]
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3724      	adds	r7, #36	@ 0x24
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	58024400 	.word	0x58024400
 80058cc:	03d09000 	.word	0x03d09000
 80058d0:	003d0900 	.word	0x003d0900
 80058d4:	017d7840 	.word	0x017d7840
 80058d8:	46000000 	.word	0x46000000
 80058dc:	4c742400 	.word	0x4c742400
 80058e0:	4a742400 	.word	0x4a742400
 80058e4:	4bbebc20 	.word	0x4bbebc20

080058e8 <memset>:
 80058e8:	4402      	add	r2, r0
 80058ea:	4603      	mov	r3, r0
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d100      	bne.n	80058f2 <memset+0xa>
 80058f0:	4770      	bx	lr
 80058f2:	f803 1b01 	strb.w	r1, [r3], #1
 80058f6:	e7f9      	b.n	80058ec <memset+0x4>

080058f8 <__libc_init_array>:
 80058f8:	b570      	push	{r4, r5, r6, lr}
 80058fa:	4d0d      	ldr	r5, [pc, #52]	@ (8005930 <__libc_init_array+0x38>)
 80058fc:	4c0d      	ldr	r4, [pc, #52]	@ (8005934 <__libc_init_array+0x3c>)
 80058fe:	1b64      	subs	r4, r4, r5
 8005900:	10a4      	asrs	r4, r4, #2
 8005902:	2600      	movs	r6, #0
 8005904:	42a6      	cmp	r6, r4
 8005906:	d109      	bne.n	800591c <__libc_init_array+0x24>
 8005908:	4d0b      	ldr	r5, [pc, #44]	@ (8005938 <__libc_init_array+0x40>)
 800590a:	4c0c      	ldr	r4, [pc, #48]	@ (800593c <__libc_init_array+0x44>)
 800590c:	f000 f818 	bl	8005940 <_init>
 8005910:	1b64      	subs	r4, r4, r5
 8005912:	10a4      	asrs	r4, r4, #2
 8005914:	2600      	movs	r6, #0
 8005916:	42a6      	cmp	r6, r4
 8005918:	d105      	bne.n	8005926 <__libc_init_array+0x2e>
 800591a:	bd70      	pop	{r4, r5, r6, pc}
 800591c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005920:	4798      	blx	r3
 8005922:	3601      	adds	r6, #1
 8005924:	e7ee      	b.n	8005904 <__libc_init_array+0xc>
 8005926:	f855 3b04 	ldr.w	r3, [r5], #4
 800592a:	4798      	blx	r3
 800592c:	3601      	adds	r6, #1
 800592e:	e7f2      	b.n	8005916 <__libc_init_array+0x1e>
 8005930:	08005968 	.word	0x08005968
 8005934:	08005968 	.word	0x08005968
 8005938:	08005968 	.word	0x08005968
 800593c:	0800596c 	.word	0x0800596c

08005940 <_init>:
 8005940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005942:	bf00      	nop
 8005944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005946:	bc08      	pop	{r3}
 8005948:	469e      	mov	lr, r3
 800594a:	4770      	bx	lr

0800594c <_fini>:
 800594c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594e:	bf00      	nop
 8005950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005952:	bc08      	pop	{r3}
 8005954:	469e      	mov	lr, r3
 8005956:	4770      	bx	lr
