// Seed: 2572365740
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    input wor id_8,
    output tri0 id_9,
    input supply0 id_10
    , id_12
);
  assign id_12 = id_4;
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_12 = id_6;
  assign id_9  = id_1 == 1;
endmodule
