// Seed: 2668258843
`define pp_6 0
`timescale 1 ps / 1 ps `default_nettype wire
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  always @(posedge id_4) id_1[1] <= 1;
  logic id_6;
  type_9(
      1'b0, id_7, ~id_2
  );
endmodule
