head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.20
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.18
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.16
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.14
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.12
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.8
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.6
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.4
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.2
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.6
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-2_17-branch:1.1.0.4
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.2
	binutils-csl-2_17-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2008.03.26.16.48.32;	author bernds;	state Exp;
branches;
next	1.1;

1.1
date	2005.09.30.15.10.16;	author clm;	state Exp;
branches;
next	;


desc
@@


1.2
log
@gas/testsuite/:
	From Robin Getz  <rgetz@@blackfin.uclinux.org>
	* gas/bfin/arithmetic.d: Update to reflect spaces/capitalization in
	recent changes in opcodes/bfin-dis.c.
	gas/bfin/arithmetic.s: Likewise.
	gas/bfin/bit.d: Likewise.
	gas/bfin/bit2.d: Likewise.
	gas/bfin/control_code.d: Likewise.
	gas/bfin/control_code2.d: Likewise.
	gas/bfin/event.d: Likewise.
	gas/bfin/event2.d: Likewise.
	gas/bfin/flow.d: Likewise.
	gas/bfin/flow2.d: Likewise.
	gas/bfin/load.d: Likewise.
	gas/bfin/logical.d: Likewise.
	gas/bfin/logical2.d: Likewise.
	gas/bfin/move.d: Likewise.
	gas/bfin/move2.d: Likewise.
	gas/bfin/parallel.d: Likewise.
	gas/bfin/parallel2.d: Likewise.
	gas/bfin/parallel3.d: Likewise.
	gas/bfin/parallel4.d: Likewise.
	gas/bfin/shift.d: Likewise.
	gas/bfin/shift2.d: Likewise.
	gas/bfin/stack.d: Likewise.
	gas/bfin/stack2.d: Likewise.
	gas/bfin/store.d: Likewise.
	gas/bfin/vector.d: Likewise.
	gas/bfin/vector2.d: Likewise.
	gas/bfin/video.d: Likewise.
	gas/bfin/video2.d: Likewise.

opcodes/:
	* bfin-dis.c: (c_uimm4s4d, c_imm5d, c_imm7d, c_imm16d, c_uimm16s4d,
	c_imm32, c_huimm32e): Define.
	(constant_formats): Add flags for printing decimal, leading spaces, and
	exact symbols.
	(comment, parallel): Add global flags in all disassembly.
	(fmtconst): Take advantage of new flags, and print default in hex.
	(fmtconst_val): Likewise.
	(decode_macfunc): Be consistant with spaces, tabs, comments,
	capitalization in disassembly, fix minor coding style issues.
	(reg_names, amod0, amod1, amod0amod2, aligndir, get_allreg): Likewise.
	(decode_ProgCtrl_0, decode_PushPopMultiple_0, decode_CCflag_0,
	decode_CC2dreg_0, decode_CC2stat_0, decode_BRCC_0, decode_UJUMP_0,
	decode_REGMV_0, decode_ALU2op_0, decode_PTR2op_0, decode_LOGI2op_0,
	decode_COMP3op_0, decode_COMPI2opD_0, decode_COMPI2opP_0,
	decode_LDSTpmod_0, decode_dagMODim_0, decode_dagMODik_0,
	decode_dspLDST_0, decode_LDST_0, decode_LDSTiiFP_0, decode_LDSTii_0,
	decode_LoopSetup_0, decode_LDIMMhalf_0, decode_CALLa_0,
	decode_LDSTidxI_0, decode_linkage_0, decode_dsp32alu_0,
	decode_dsp32shift_0, decode_dsp32shiftimm_0, decode_pseudodbg_assert_0,
	_print_insn_bfin, print_insn_bfin): Likewise.
@
text
@#objdump: -dr
#name: control_code
.*: +file format .*
Disassembly of section .text:

00000000 <compare_data_register>:
   0:	06 08       	CC = R6 == R0;
   2:	17 08       	CC = R7 == R2;
   4:	33 0c       	CC = R3 == -0x2;
   6:	88 08       	CC = R0 < R1;
   8:	a4 0c       	CC = R4 < -0x4;
   a:	2c 09       	CC = R4 <= R5;
   c:	1d 0d       	CC = R5 <= 0x3;
   e:	be 09       	CC = R6 < R7 \(IU\);
  10:	a7 0d       	CC = R7 < 0x4 \(IU\);
  12:	1d 0a       	CC = R5 <= R3 \(IU\);
  14:	2a 0e       	CC = R2 <= 0x5 \(IU\);

00000016 <compare_pointer>:
  16:	46 08       	CC = SP == P0;
  18:	47 0c       	CC = FP == 0x0;
  1a:	f7 08       	CC = FP < SP;
  1c:	a1 0c       	CC = R1 < -0x4;
  1e:	11 09       	CC = R1 <= R2;
  20:	1b 0d       	CC = R3 <= 0x3;
  22:	b5 09       	CC = R5 < R6 \(IU\);
  24:	bf 0d       	CC = R7 < 0x7 \(IU\);
  26:	08 0a       	CC = R0 <= R1 \(IU\);
  28:	02 0e       	CC = R2 <= 0x0 \(IU\);

0000002a <compare_accumulator>:
  2a:	80 0a       	CC = A0 == A1;
  2c:	00 0b       	CC = A0 < A1;
  2e:	80 0b       	CC = A0 <= A1;

00000030 <move_cc>:
  30:	00 02       	R0 = CC;
  32:	ac 03       	AC0 \|= CC;
  34:	80 03       	AZ = CC;
  36:	81 03       	AN = CC;
  38:	cd 03       	AC1 &= CC;
  3a:	f8 03       	V \^= CC;
  3c:	98 03       	V = CC;
  3e:	b9 03       	VS \|= CC;
  40:	90 03       	AV0 = CC;
  42:	d2 03       	AV1 &= CC;
  44:	93 03       	AV1S = CC;
  46:	a6 03       	AQ \|= CC;
  48:	0c 02       	CC = R4;
  4a:	00 03       	CC = AZ;
  4c:	21 03       	CC \|= AN;
  4e:	4c 03       	CC &= AC0;
  50:	6d 03       	CC \^= AC1;
  52:	18 03       	CC = V;
  54:	39 03       	CC \|= VS;
  56:	50 03       	CC &= AV0;
  58:	72 03       	CC \^= AV1;
  5a:	13 03       	CC = AV1S;
  5c:	26 03       	CC \|= AQ;

0000005e <negate_cc>:
  5e:	18 02       	CC = !CC;
@


1.1
log
@	* gas/bfin: New testsuite for bfin.
	* gas/all/gas.exp (bfin-*-*): Expected failure for alternate
	macro syntax.
@
text
@d7 11
a17 11
   0:	06 08       	CC=R6==R0;
   2:	17 08       	CC=R7==R2;
   4:	33 0c       	CC=R3==-2;
   6:	88 08       	CC=R0<R1;
   8:	a4 0c       	CC=R4<-4;
   a:	2c 09       	CC=R4<=R5;
   c:	1d 0d       	CC=R5<=0x3;
   e:	be 09       	CC=R6<R7\(IU\);
  10:	a7 0d       	CC=R7<0x4\(IU\);
  12:	1d 0a       	CC=R5<=R3\(IU\);
  14:	2a 0e       	CC=R2<=0x5\(IU\);
d20 10
a29 10
  16:	46 08       	CC=SP==P0;
  18:	47 0c       	CC=FP==0x0;
  1a:	f7 08       	CC=FP<SP;
  1c:	a1 0c       	CC=R1<-4;
  1e:	11 09       	CC=R1<=R2;
  20:	1b 0d       	CC=R3<=0x3;
  22:	b5 09       	CC=R5<R6\(IU\);
  24:	bf 0d       	CC=R7<0x7\(IU\);
  26:	08 0a       	CC=R0<=R1\(IU\);
  28:	02 0e       	CC=R2<=0x0\(IU\);
d32 3
a34 3
  2a:	80 0a       	CC=A0==A1;
  2c:	00 0b       	CC=A0<A1;
  2e:	80 0b       	CC=A0<=A1;
d37 13
a49 13
  30:	00 02       	R0=CC;
  32:	ac 03       	AC0\|=CC;
  34:	80 03       	AZ=CC;
  36:	81 03       	AN=CC;
  38:	cd 03       	AC1&=CC;
  3a:	f8 03       	V\^=CC;
  3c:	98 03       	V=CC;
  3e:	b9 03       	VS\|=CC;
  40:	90 03       	AV0=CC;
  42:	d2 03       	AV1&=CC;
  44:	93 03       	AV1S=CC;
  46:	a6 03       	AQ\|=CC;
  48:	0c 02       	CC=R4;
d51 3
a53 3
  4c:	21 03       	CC\|=AN;
  4e:	4c 03       	CC&=AC0;
  50:	6d 03       	CC\^=AC1;
d55 3
a57 3
  54:	39 03       	CC\|=VS;
  56:	50 03       	CC&=AV0;
  58:	72 03       	CC\^=AV1;
d59 1
a59 1
  5c:	26 03       	CC\|=AQ;
d62 1
a62 1
  5e:	18 02       	CC=!CC;
@

