<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,       850, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    79481, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    22098, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    22769, user inline pragmas are applied</column>
            <column name="">(4) simplification,    22629, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2251928 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    59978, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    59979, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    60101, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    52106, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    51152, loop and instruction simplification</column>
            <column name="">(2) parallelization,    51143, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    52103, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    52103, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    52134, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    52187, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:123" col2="850" col3="22629" col4="52106" col5="52103" col6="52187">
                    <row id="5" col0="load_C" col1="code_generated.cpp:12" col2="107" col3="39" col4="9073" col5="9072" col6="9082"/>
                    <row id="2" col0="load_B" col1="code_generated.cpp:50" col2="107" col3="39" col4="3479" col5="3478" col6="3488"/>
                    <row id="3" col0="task0" col1="code_generated.cpp:78" col2="57" col3="1999" col4="3851" col5="3851" col6="3858"/>
                    <row id="1" col0="task1" col1="code_generated.cpp:97" col2="428" col3="20484" col4="26129" col5="26128" col6="26174">
                        <row id="6" col0="load_A_S1" col1="code_generated.cpp:25" col2="337" col3="102" col4="2462" col5="2461" col6="2497"/>
                    </row>
                    <row id="4" col0="store_C" col1="code_generated.cpp:63" col2="107" col3="39" col4="2165" col5="2165" col6="2172"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

