Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Nov 14 23:57:53 2017
| Host             : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 85.846 (Junction temp exceeded!) |
| Dynamic (W)              | 85.361                           |
| Device Static (W)        | 0.485                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    13.304 |     2054 |       --- |             --- |
|   LUT as Logic           |    12.789 |     1190 |     20800 |            5.72 |
|   LUT as Distributed RAM |     0.188 |       32 |      9600 |            0.33 |
|   Register               |     0.162 |      774 |     41600 |            1.86 |
|   CARRY4                 |     0.159 |       26 |      8150 |            0.32 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       10 |       --- |             --- |
| Signals                  |    19.411 |     2013 |       --- |             --- |
| I/O                      |    52.646 |       67 |       106 |           63.21 |
| Static Power             |     0.485 |          |           |                 |
| Total                    |    85.846 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    33.060 |      32.719 |      0.341 |
| Vccaux    |       1.800 |     4.363 |       4.309 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    24.937 |      24.936 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top                    |    85.361 |
|   dmem                 |     1.038 |
|     RAM_reg_0_63_0_0   |     0.036 |
|     RAM_reg_0_63_10_10 |     0.030 |
|     RAM_reg_0_63_11_11 |     0.028 |
|     RAM_reg_0_63_12_12 |     0.028 |
|     RAM_reg_0_63_13_13 |     0.031 |
|     RAM_reg_0_63_14_14 |     0.028 |
|     RAM_reg_0_63_15_15 |     0.036 |
|     RAM_reg_0_63_16_16 |     0.028 |
|     RAM_reg_0_63_17_17 |     0.032 |
|     RAM_reg_0_63_18_18 |     0.027 |
|     RAM_reg_0_63_19_19 |     0.036 |
|     RAM_reg_0_63_1_1   |     0.036 |
|     RAM_reg_0_63_20_20 |     0.033 |
|     RAM_reg_0_63_21_21 |     0.035 |
|     RAM_reg_0_63_22_22 |     0.033 |
|     RAM_reg_0_63_23_23 |     0.035 |
|     RAM_reg_0_63_24_24 |     0.027 |
|     RAM_reg_0_63_25_25 |     0.033 |
|     RAM_reg_0_63_26_26 |     0.032 |
|     RAM_reg_0_63_27_27 |     0.032 |
|     RAM_reg_0_63_28_28 |     0.026 |
|     RAM_reg_0_63_29_29 |     0.033 |
|     RAM_reg_0_63_2_2   |     0.046 |
|     RAM_reg_0_63_30_30 |     0.034 |
|     RAM_reg_0_63_31_31 |     0.036 |
|     RAM_reg_0_63_3_3   |     0.033 |
|     RAM_reg_0_63_4_4   |     0.023 |
|     RAM_reg_0_63_5_5   |     0.030 |
|     RAM_reg_0_63_6_6   |     0.029 |
|     RAM_reg_0_63_7_7   |     0.041 |
|     RAM_reg_0_63_8_8   |     0.036 |
|     RAM_reg_0_63_9_9   |     0.033 |
|   mips                 |    31.586 |
|     dp                 |    31.586 |
|       alu              |     0.605 |
|       pcadd1           |     0.045 |
|       pcadd2           |     0.056 |
|       pcreg            |    26.458 |
|       rf               |     2.807 |
+------------------------+-----------+


