Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 89 dtrace files:

===========================================================================
..tick():::ENTER
trap == mem_instr
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_wordsize
trap == mem_do_rinst
trap == mem_do_rdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_lui
trap == instr_auipc
trap == instr_jalr
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_lb
trap == instr_lh
trap == instr_lw
trap == instr_lbu
trap == instr_lhu
trap == instr_sb
trap == instr_sh
trap == instr_sw
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_slli
trap == instr_srli
trap == instr_srai
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == instr_rdcycle
trap == instr_rdcycleh
trap == instr_rdinstr
trap == instr_rdinstrh
trap == instr_ecall_ebreak
trap == instr_getq
trap == instr_setq
trap == instr_retirq
trap == instr_maskirq
trap == instr_waitirq
trap == instr_timer
trap == decoder_trigger
trap == decoder_pseudo_trigger
trap == compressed_instr
trap == is_lb_lh_lw_lbu_lhu
trap == is_slli_srli_srai
trap == is_sb_sh_sw
trap == is_sll_srl_sra
trap == is_slti_blt_slt
trap == is_sltiu_bltu_sltu
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_lbu_lhu_lw
trap == is_alu_reg_reg
trap == is_compare
trap == q_insn_imm
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_store
trap == latched_stalu
trap == latched_branch
trap == latched_compr
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == cpuregs_write
mem_valid == mem_do_wdata
mem_valid == instr_jal
mem_valid == is_lui_auipc_jal
mem_valid == dbg_rs1val_valid
mem_valid == dbg_rs2val_valid
mem_addr == reg_op1
mem_la_wdata == reg_op2
mem_la_wdata == dbg_rs2val
pcpi_insn == trace_data
pcpi_insn == reg_out
pcpi_insn == reg_sh
pcpi_insn == irq_pending
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == next_irq_pending
pcpi_insn == alu_out
pcpi_insn == alu_out_q
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == cpuregs_wrdata
pcpi_insn == decoded_rs
reg_pc == dbg_insn_addr
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
dbg_insn_opcode == cached_insn_opcode
mem_state == q_insn_rs2
mem_do_prefetch == instr_addi
mem_do_prefetch == decoder_pseudo_trigger_q
mem_do_prefetch == is_jalr_addi_slti_sltiu_xori_ori_andi
mem_do_prefetch == is_lui_auipc_jal_jalr_addi_add_sub
mem_do_prefetch == is_alu_reg_imm
mem_do_prefetch == dbg_insn_imm
mem_do_prefetch == dbg_next
mem_do_prefetch == cached_insn_imm
decoded_rd == dbg_insn_rd
decoded_rd == q_insn_rd
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
decoder_trigger_q == q_insn_rs1
decoder_trigger_q == dbg_valid_insn
dbg_ascii_instr == cached_ascii_instr
dbg_insn_rs1 == cached_insn_rs1
dbg_insn_rs2 == cached_insn_rs2
alu_eq == alu_ltu
alu_eq == alu_lts
trap == 0
mem_valid one of { 0, 1 }
mem_addr == 1020
mem_wstrb one of { 0, 15 }
mem_la_wdata >= -1
mem_la_wstrb == 15
pcpi_insn == -1
reg_pc one of { 12, 16 }
reg_next_pc one of { 16, 20 }
dbg_insn_opcode one of { 1114387, 2138147 }
irq_mask == 4294967295L
mem_state one of { 0, 2 }
mem_do_prefetch one of { 0, 1 }
decoded_rd one of { 0, 2 }
decoded_rs1 one of { 2, 31 }
decoded_rs2 one of { 1, 21 }
decoded_imm one of { 1, 4294967284L }
decoded_imm_j one of { 67584, 4294967284L }
decoder_trigger_q == 1
new_ascii_instr one of { 6971756, 1633969257 }
dbg_ascii_instr one of { 29559, 1633969257 }
dbg_insn_rs1 one of { 1, 2 }
dbg_insn_rs2 one of { 1, 2 }
dbg_rs1val one of { -1, 1020 }
q_ascii_instr one of { 27767, 29559 }
q_insn_opcode one of { 41219, 2138147 }
cpu_state one of { 2, 32 }
dbg_ascii_state one of { 495874565485L, 119178353865521L }
alu_add_sub >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0 }
cpuregs_rs1 >= -1
cpuregs_rs2 one of { -1, 1020 }
trap <= mem_valid
trap <= mem_wdata
trap <= mem_wstrb
trap != mem_la_wdata
trap < count_cycle
trap < count_instr
trap < reg_pc
trap < reg_next_pc
trap <= next_insn_opcode
trap < dbg_insn_opcode
trap <= mem_state
trap <= mem_do_prefetch
trap <= decoded_rd
trap < decoded_rs1
trap < decoded_rs2
trap < decoded_imm
trap < decoded_imm_j
trap < new_ascii_instr
trap < dbg_ascii_instr
trap < dbg_insn_rs1
trap < dbg_insn_rs2
trap != dbg_rs1val
trap < q_ascii_instr
trap < q_insn_opcode
trap < cpu_state
trap < dbg_ascii_state
trap != alu_add_sub
trap >= alu_eq
trap != cpuregs_rs2
mem_valid < mem_addr
mem_valid <= mem_wdata
mem_valid <= mem_wstrb
mem_valid < mem_la_wstrb
mem_valid > pcpi_insn
mem_valid < count_cycle
mem_valid < count_instr
mem_valid < reg_pc
mem_valid < reg_next_pc
mem_valid <= next_insn_opcode
mem_valid < dbg_insn_opcode
mem_valid < irq_mask
mem_valid <= mem_state
mem_valid != mem_do_prefetch
mem_valid != decoded_rd
mem_valid < decoded_rs1
mem_valid < decoded_rs2
mem_valid < decoded_imm
mem_valid < decoded_imm_j
mem_valid <= decoder_trigger_q
mem_valid < new_ascii_instr
mem_valid < dbg_ascii_instr
mem_valid <= dbg_insn_rs1
mem_valid < dbg_insn_rs2
mem_valid != dbg_rs1val
mem_valid < q_ascii_instr
mem_valid < q_insn_opcode
mem_valid < cpu_state
mem_valid < dbg_ascii_state
mem_valid != alu_add_sub
mem_valid != alu_shl
mem_valid > alu_eq
mem_valid != cpuregs_rs2
mem_addr > mem_wdata
mem_addr > mem_wstrb
mem_addr > mem_la_wdata
mem_addr > count_cycle
mem_addr > count_instr
mem_addr > reg_pc
mem_addr > reg_next_pc
mem_addr != next_insn_opcode
mem_addr < dbg_insn_opcode
mem_addr > mem_state
mem_addr > mem_do_prefetch
mem_addr > decoded_rd
mem_addr > decoded_rs1
mem_addr > decoded_rs2
mem_addr != decoded_imm
mem_addr < decoded_imm_j
mem_addr < new_ascii_instr
mem_addr < dbg_ascii_instr
mem_addr > dbg_insn_rs1
mem_addr > dbg_insn_rs2
mem_addr >= dbg_rs1val
mem_addr < q_ascii_instr
mem_addr < q_insn_opcode
mem_addr > cpu_state
mem_addr < dbg_ascii_state
mem_addr != alu_add_sub
mem_addr >= alu_shr
mem_addr > alu_eq
mem_addr > cpuregs_rs1
mem_addr >= cpuregs_rs2
mem_wdata % mem_la_wdata == 0
mem_wdata >= mem_la_wdata
mem_wdata > pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= next_insn_opcode
mem_wdata < dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata < decoded_imm_j
mem_wdata < new_ascii_instr
mem_wdata < dbg_ascii_instr
mem_wdata != dbg_rs1val
mem_wdata < q_ascii_instr
mem_wdata < q_insn_opcode
mem_wdata < dbg_ascii_state
mem_wdata != alu_add_sub
mem_wdata != alu_shl
mem_wdata > alu_eq
mem_wdata >= cpuregs_rs1
mem_wdata != cpuregs_rs2
mem_wstrb <= mem_la_wstrb
mem_wstrb > pcpi_insn
mem_wstrb < count_cycle
mem_wstrb != count_instr
mem_wstrb < reg_pc
mem_wstrb < reg_next_pc
mem_wstrb <= next_insn_opcode
mem_wstrb < dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb >= mem_state
mem_wstrb != mem_do_prefetch
mem_wstrb != decoded_rd
mem_wstrb < decoded_rs1
mem_wstrb < decoded_rs2
mem_wstrb < decoded_imm
mem_wstrb < decoded_imm_j
mem_wstrb != decoder_trigger_q
mem_wstrb < new_ascii_instr
mem_wstrb < dbg_ascii_instr
mem_wstrb != dbg_insn_rs1
mem_wstrb != dbg_insn_rs2
mem_wstrb != dbg_rs1val
mem_wstrb < q_ascii_instr
mem_wstrb < q_insn_opcode
mem_wstrb != cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb != alu_add_sub
mem_wstrb != alu_shl
mem_wstrb > alu_eq
mem_wstrb != cpuregs_rs2
mem_la_wdata >= pcpi_insn
mem_la_wdata < count_cycle
mem_la_wdata < count_instr
mem_la_wdata < next_insn_opcode
mem_la_wdata < dbg_insn_opcode
mem_la_wdata < irq_mask
mem_do_prefetch % mem_la_wdata == 0
mem_la_wdata != mem_do_prefetch
decoded_rd % mem_la_wdata == 0
mem_la_wdata != decoded_rd
mem_la_wdata < decoded_imm
mem_la_wdata < decoded_imm_j
mem_la_wdata < new_ascii_instr
mem_la_wdata < dbg_ascii_instr
mem_la_wdata <= dbg_rs1val
mem_la_wdata < q_ascii_instr
mem_la_wdata < q_insn_opcode
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
alu_eq % mem_la_wdata == 0
mem_la_wdata >= alu_eq
mem_la_wdata != cpuregs_rs1
mem_la_wdata != cpuregs_rs2
mem_la_wstrb < count_cycle
mem_la_wstrb != count_instr
mem_la_wstrb != reg_pc
mem_la_wstrb < reg_next_pc
mem_la_wstrb < dbg_insn_opcode
mem_la_wstrb > mem_state
mem_la_wstrb > mem_do_prefetch
mem_la_wstrb > decoded_rd
mem_la_wstrb != decoded_rs1
mem_la_wstrb != decoded_rs2
mem_la_wstrb != decoded_imm
mem_la_wstrb < decoded_imm_j
mem_la_wstrb < new_ascii_instr
mem_la_wstrb < dbg_ascii_instr
mem_la_wstrb > dbg_insn_rs1
mem_la_wstrb > dbg_insn_rs2
mem_la_wstrb != dbg_rs1val
mem_la_wstrb < q_ascii_instr
mem_la_wstrb < q_insn_opcode
mem_la_wstrb != cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb != alu_add_sub
mem_la_wstrb != alu_shl
mem_la_wstrb > alu_eq
mem_la_wstrb != cpuregs_rs2
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn < next_insn_opcode
pcpi_insn < dbg_insn_opcode
pcpi_insn < mem_state
pcpi_insn < mem_do_prefetch
pcpi_insn < decoded_rd
pcpi_insn < decoded_rs1
pcpi_insn < decoded_rs2
pcpi_insn < decoded_imm
pcpi_insn < decoded_imm_j
pcpi_insn < new_ascii_instr
pcpi_insn < dbg_ascii_instr
pcpi_insn < dbg_insn_rs1
pcpi_insn < dbg_insn_rs2
pcpi_insn <= dbg_rs1val
pcpi_insn < q_ascii_instr
pcpi_insn < q_insn_opcode
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
count_cycle > count_instr
count_cycle > reg_pc
count_cycle > reg_next_pc
count_cycle != next_insn_opcode
count_cycle < dbg_insn_opcode
count_cycle < irq_mask
count_cycle > mem_state
count_cycle > mem_do_prefetch
count_cycle > decoded_rd
count_cycle >= decoded_rs1
count_cycle > decoded_rs2
count_cycle != decoded_imm
count_cycle < decoded_imm_j
count_cycle > decoder_trigger_q
count_cycle < new_ascii_instr
count_cycle < dbg_ascii_instr
count_cycle > dbg_insn_rs1
count_cycle > dbg_insn_rs2
count_cycle != dbg_rs1val
count_cycle < q_ascii_instr
count_cycle < q_insn_opcode
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > cpuregs_rs1
count_cycle != cpuregs_rs2
count_instr != next_insn_opcode
count_instr < dbg_insn_opcode
count_instr < irq_mask
count_instr > mem_state
count_instr > mem_do_prefetch
count_instr > decoded_rd
count_instr != decoded_rs1
count_instr != decoded_imm
count_instr < decoded_imm_j
count_instr > decoder_trigger_q
count_instr < new_ascii_instr
count_instr < dbg_ascii_instr
count_instr % dbg_insn_rs1 == 0
count_instr > dbg_insn_rs1
count_instr > dbg_insn_rs2
count_instr != dbg_rs1val
count_instr < q_ascii_instr
count_instr < q_insn_opcode
count_instr < dbg_ascii_state
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr > cpuregs_rs1
count_instr != cpuregs_rs2
reg_pc < reg_next_pc
reg_pc < dbg_insn_opcode
reg_pc < irq_mask
reg_pc > mem_state
reg_pc > mem_do_prefetch
reg_pc > decoded_rd
reg_pc != decoded_rs1
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc < decoded_imm_j
reg_pc > decoder_trigger_q
reg_pc < new_ascii_instr
reg_pc < dbg_ascii_instr
reg_pc > dbg_insn_rs1
reg_pc > dbg_insn_rs2
reg_pc != dbg_rs1val
reg_pc < q_ascii_instr
reg_pc < q_insn_opcode
reg_pc != cpu_state
reg_pc < dbg_ascii_state
reg_pc != alu_add_sub
reg_pc != alu_shl
reg_pc != alu_shr
reg_pc > alu_eq
reg_pc != cpuregs_rs2
reg_next_pc < dbg_insn_opcode
reg_next_pc < irq_mask
reg_next_pc > mem_state
reg_next_pc > mem_do_prefetch
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc != decoded_imm
reg_next_pc < decoded_imm_j
reg_next_pc > decoder_trigger_q
reg_next_pc < new_ascii_instr
reg_next_pc < dbg_ascii_instr
reg_next_pc > dbg_insn_rs1
reg_next_pc > dbg_insn_rs2
reg_next_pc != dbg_rs1val
reg_next_pc < q_ascii_instr
reg_next_pc < q_insn_opcode
reg_next_pc != cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc != alu_add_sub
reg_next_pc != alu_shl
reg_next_pc != alu_shr
reg_next_pc > alu_eq
reg_next_pc != cpuregs_rs2
next_insn_opcode != dbg_insn_opcode
next_insn_opcode < irq_mask
next_insn_opcode >= mem_state
next_insn_opcode < decoded_imm_j
next_insn_opcode != new_ascii_instr
next_insn_opcode != dbg_ascii_instr
next_insn_opcode > dbg_rs1val
next_insn_opcode != q_ascii_instr
next_insn_opcode != q_insn_opcode
next_insn_opcode < dbg_ascii_state
next_insn_opcode > alu_add_sub
next_insn_opcode > alu_shl
next_insn_opcode > alu_shr
next_insn_opcode > alu_eq
next_insn_opcode >= cpuregs_rs1
next_insn_opcode != cpuregs_rs2
dbg_insn_opcode < irq_mask
dbg_insn_opcode > mem_state
dbg_insn_opcode > mem_do_prefetch
dbg_insn_opcode > decoded_rd
dbg_insn_opcode > decoded_rs1
dbg_insn_opcode > decoded_rs2
dbg_insn_opcode != decoded_imm
dbg_insn_opcode != decoded_imm_j
dbg_insn_opcode > decoder_trigger_q
dbg_insn_opcode < new_ascii_instr
dbg_insn_opcode != dbg_ascii_instr
dbg_insn_opcode > dbg_insn_rs1
dbg_insn_opcode > dbg_insn_rs2
dbg_insn_opcode > dbg_rs1val
dbg_insn_opcode > q_ascii_instr
dbg_insn_opcode >= q_insn_opcode
dbg_insn_opcode > cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode > alu_add_sub
dbg_insn_opcode != alu_shl
dbg_insn_opcode > alu_shr
dbg_insn_opcode > alu_eq
dbg_insn_opcode > cpuregs_rs1
dbg_insn_opcode > cpuregs_rs2
irq_mask > mem_state
irq_mask > mem_do_prefetch
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_rs1
irq_mask > dbg_insn_rs2
irq_mask > dbg_rs1val
irq_mask > q_ascii_instr
irq_mask > q_insn_opcode
irq_mask > cpu_state
irq_mask < dbg_ascii_state
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
mem_state != mem_do_prefetch
mem_state != decoded_rd
mem_state < decoded_rs1
mem_state < decoded_rs2
mem_state < decoded_imm
mem_state < decoded_imm_j
mem_state != decoder_trigger_q
mem_state < new_ascii_instr
mem_state < dbg_ascii_instr
mem_state != dbg_insn_rs1
mem_state <= dbg_insn_rs2
mem_state != dbg_rs1val
mem_state < q_ascii_instr
mem_state < q_insn_opcode
mem_state <= cpu_state
mem_state < dbg_ascii_state
mem_state != alu_add_sub
mem_state != alu_shl
mem_state != alu_shr
mem_state > alu_eq
mem_state != cpuregs_rs2
mem_do_prefetch <= decoded_rd
mem_do_prefetch < decoded_rs1
mem_do_prefetch <= decoded_rs2
mem_do_prefetch <= decoded_imm
mem_do_prefetch < decoded_imm_j
mem_do_prefetch <= decoder_trigger_q
mem_do_prefetch < new_ascii_instr
mem_do_prefetch < dbg_ascii_instr
mem_do_prefetch < dbg_insn_rs1
mem_do_prefetch <= dbg_insn_rs2
mem_do_prefetch != dbg_rs1val
mem_do_prefetch < q_ascii_instr
mem_do_prefetch < q_insn_opcode
mem_do_prefetch < cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch != alu_add_sub
mem_do_prefetch % alu_add_sub == 0
mem_do_prefetch >= alu_eq
mem_do_prefetch != cpuregs_rs2
decoded_rd <= decoded_rs1
decoded_rd != decoded_rs2
decoded_rd != decoded_imm
decoded_rd < decoded_imm_j
decoded_rd != decoder_trigger_q
decoded_rd < new_ascii_instr
decoded_rd < dbg_ascii_instr
decoded_rd <= dbg_insn_rs1
decoded_rd != dbg_insn_rs2
decoded_rd != dbg_rs1val
decoded_rd < q_ascii_instr
decoded_rd < q_insn_opcode
decoded_rd < cpu_state
decoded_rd < dbg_ascii_state
decoded_rd != alu_add_sub
decoded_rd % alu_add_sub == 0
decoded_rd >= alu_eq
decoded_rd != cpuregs_rs2
decoded_rs1 > decoded_rs2
decoded_rs1 != decoded_imm
decoded_rs1 < decoded_imm_j
decoded_rs1 > decoder_trigger_q
decoded_rs1 < new_ascii_instr
decoded_rs1 < dbg_ascii_instr
decoded_rs1 >= dbg_insn_rs1
decoded_rs1 > dbg_insn_rs2
decoded_rs1 != dbg_rs1val
decoded_rs1 < q_ascii_instr
decoded_rs1 < q_insn_opcode
decoded_rs1 != cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 != alu_add_sub
decoded_rs1 != alu_shl
decoded_rs1 > alu_eq
decoded_rs1 != cpuregs_rs2
decoded_rs2 <= decoded_imm
decoded_rs2 < decoded_imm_j
decoded_rs2 >= decoder_trigger_q
decoded_rs2 < new_ascii_instr
decoded_rs2 < dbg_ascii_instr
decoded_rs2 != dbg_insn_rs1
decoded_rs2 >= dbg_insn_rs2
decoded_rs2 != dbg_rs1val
decoded_rs2 < q_ascii_instr
decoded_rs2 < q_insn_opcode
decoded_rs2 != cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 != alu_add_sub
decoded_rs2 != alu_shl
decoded_rs2 != alu_shr
decoded_rs2 > alu_eq
decoded_rs2 != cpuregs_rs2
decoded_imm <= decoded_imm_j
decoded_imm >= decoder_trigger_q
decoded_imm != new_ascii_instr
decoded_imm != dbg_ascii_instr
decoded_imm != dbg_insn_rs1
decoded_imm >= dbg_insn_rs2
decoded_imm > dbg_rs1val
decoded_imm != q_ascii_instr
decoded_imm != q_insn_opcode
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm > alu_add_sub
decoded_imm > alu_shl
decoded_imm > alu_shr
decoded_imm > alu_eq
decoded_imm != cpuregs_rs2
decoded_imm_j > decoder_trigger_q
decoded_imm_j != new_ascii_instr
decoded_imm_j != dbg_ascii_instr
decoded_imm_j > dbg_insn_rs1
decoded_imm_j > dbg_insn_rs2
decoded_imm_j > dbg_rs1val
decoded_imm_j > q_ascii_instr
decoded_imm_j > q_insn_opcode
decoded_imm_j > cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j > alu_add_sub
decoded_imm_j > alu_shl
decoded_imm_j > alu_shr
decoded_imm_j > alu_eq
decoded_imm_j > cpuregs_rs1
decoded_imm_j > cpuregs_rs2
decoder_trigger_q < new_ascii_instr
decoder_trigger_q < dbg_ascii_instr
decoder_trigger_q <= dbg_insn_rs1
decoder_trigger_q <= dbg_insn_rs2
decoder_trigger_q != dbg_rs1val
decoder_trigger_q < q_ascii_instr
decoder_trigger_q < q_insn_opcode
decoder_trigger_q < cpu_state
decoder_trigger_q < dbg_ascii_state
decoder_trigger_q != alu_add_sub
decoder_trigger_q != alu_shl
decoder_trigger_q > alu_eq
decoder_trigger_q != cpuregs_rs2
new_ascii_instr >= dbg_ascii_instr
new_ascii_instr > dbg_insn_rs1
new_ascii_instr > dbg_insn_rs2
new_ascii_instr > dbg_rs1val
new_ascii_instr > q_ascii_instr
new_ascii_instr > q_insn_opcode
new_ascii_instr > cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_add_sub
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > cpuregs_rs1
new_ascii_instr > cpuregs_rs2
dbg_ascii_instr > dbg_insn_rs1
dbg_ascii_instr > dbg_insn_rs2
dbg_ascii_instr > dbg_rs1val
dbg_ascii_instr >= q_ascii_instr
dbg_ascii_instr != q_insn_opcode
dbg_ascii_instr > cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr > alu_add_sub
dbg_ascii_instr != alu_shl
dbg_ascii_instr > alu_shr
dbg_ascii_instr > alu_eq
dbg_ascii_instr > cpuregs_rs1
dbg_ascii_instr > cpuregs_rs2
dbg_insn_rs1 != dbg_insn_rs2
dbg_insn_rs1 != dbg_rs1val
dbg_insn_rs1 < q_ascii_instr
dbg_insn_rs1 < q_insn_opcode
dbg_insn_rs1 < cpu_state
dbg_insn_rs1 < dbg_ascii_state
dbg_insn_rs1 != alu_add_sub
dbg_insn_rs1 != alu_shl
dbg_insn_rs1 > alu_eq
dbg_insn_rs1 != cpuregs_rs2
dbg_insn_rs2 != dbg_rs1val
dbg_insn_rs2 < q_ascii_instr
dbg_insn_rs2 < q_insn_opcode
dbg_insn_rs2 <= cpu_state
dbg_insn_rs2 < dbg_ascii_state
dbg_insn_rs2 != alu_add_sub
alu_shl % dbg_insn_rs2 == 0
dbg_insn_rs2 != alu_shl
dbg_insn_rs2 != alu_shr
dbg_insn_rs2 > alu_eq
dbg_insn_rs2 != cpuregs_rs2
dbg_rs1val < q_ascii_instr
dbg_rs1val < q_insn_opcode
dbg_rs1val != cpu_state
dbg_rs1val < dbg_ascii_state
dbg_rs1val <= alu_add_sub
dbg_rs1val >= alu_shr
dbg_rs1val >= alu_eq
dbg_rs1val != cpuregs_rs1
dbg_rs1val != cpuregs_rs2
q_ascii_instr < q_insn_opcode
q_ascii_instr > cpu_state
q_ascii_instr < dbg_ascii_state
q_ascii_instr > alu_add_sub
q_ascii_instr != alu_shl
q_ascii_instr > alu_shr
q_ascii_instr > alu_eq
q_ascii_instr > cpuregs_rs1
q_ascii_instr > cpuregs_rs2
q_insn_opcode > cpu_state
q_insn_opcode < dbg_ascii_state
q_insn_opcode > alu_add_sub
q_insn_opcode != alu_shl
q_insn_opcode > alu_shr
q_insn_opcode > alu_eq
q_insn_opcode > cpuregs_rs1
q_insn_opcode > cpuregs_rs2
cpu_state < dbg_ascii_state
cpu_state != alu_add_sub
cpu_state != alu_shl
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state != cpuregs_rs2
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_eq % alu_add_sub == 0
alu_add_sub != cpuregs_rs1
alu_add_sub != cpuregs_rs2
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl != cpuregs_rs1
alu_shl != cpuregs_rs2
alu_shr >= alu_eq
alu_shr != cpuregs_rs1
alu_shr != cpuregs_rs2
alu_eq != cpuregs_rs1
alu_eq != cpuregs_rs2
cpuregs_rs1 <= cpuregs_rs2
14 * mem_valid - 22 * mem_wdata + count_cycle - 23 == 0
3 * mem_valid - 4 * mem_wdata + count_instr - 4 == 0
1020 * mem_valid + mem_la_wdata - alu_add_sub == 0
5 * mem_valid - 2 * count_cycle + 11 * count_instr + 2 == 0
4.284477552E9 * mem_valid - next_insn_opcode + cpuregs_rs1 == 0
330 * mem_wdata - 14 * mem_wstrb - 15 * count_cycle + 345 == 0
20 * mem_wdata - mem_wstrb - 5 * count_instr + 20 == 0
mem_wdata - mem_la_wdata - cpuregs_rs1 - 1 == 0
10 * mem_wdata - 3 * count_cycle + 14 * count_instr + 13 == 0
44 * mem_wdata - 2 * count_cycle - 7 * reg_pc + 130 == 0
44 * mem_wdata - 2 * count_cycle - 7 * reg_next_pc + 158 == 0
4.7129253057E10 * mem_wdata - 2142238775 * count_cycle - 7 * next_insn_opcode + 4.9271491825E10 == 0
11261360 * mem_wdata - 511880 * count_cycle - 7 * dbg_insn_opcode + 19573949 == 0
22 * mem_wdata - count_cycle - 7 * mem_state + 23 == 0
22 * mem_wdata - count_cycle + 14 * mem_do_prefetch + 9 == 0
22 * mem_wdata - count_cycle + 7 * decoded_rd + 9 == 0
638 * mem_wdata - 29 * count_cycle - 14 * decoded_rs1 + 695 == 0
220 * mem_wdata - 10 * count_cycle - 7 * decoded_rs2 + 237 == 0
9.4489280226E10 * mem_wdata - 4.294967283E9 * count_cycle - 14 * decoded_imm + 9.8784247523E10 == 0
6.7491281E9 * mem_wdata - 306778550 * count_cycle - decoded_imm_j + 7.055974234E9 == 0
3.5793945022E10 * mem_wdata - 1626997501 * count_cycle + 14 * new_ascii_instr + 1.4545372925E10 == 0
1.7973336678E10 * mem_wdata - 816969849 * count_cycle + 7 * dbg_ascii_instr + 7.352521728E9 == 0
22 * mem_wdata - count_cycle + 14 * dbg_insn_rs1 - 5 == 0
22 * mem_wdata - count_cycle - 14 * dbg_insn_rs2 + 37 == 0
22462 * mem_wdata - 1021 * count_cycle - 14 * dbg_rs1val + 23469 == 0
2816 * mem_wdata - 128 * count_cycle - q_ascii_instr + 30711 == 0
23066208 * mem_wdata - 1048464 * count_cycle - 7 * q_insn_opcode + 24403205 == 0
330 * mem_wdata - 15 * count_cycle + 7 * cpu_state + 121 == 0
1.305507272300396E15 * mem_wdata - 5.9341239650018E13 * count_cycle + 7 * dbg_ascii_state + 5.30600034891767E14 == 0
22 * mem_wdata - count_cycle - 14 * alu_eq + 9 == 0
22462 * mem_wdata - 1021 * count_cycle + 14 * cpuregs_rs2 + 9203 == 0
16 * mem_wdata - 4 * count_instr - 3 * reg_pc + 52 == 0
16 * mem_wdata - 4 * count_instr - 3 * reg_next_pc + 64 == 0
1.7137910203E10 * mem_wdata - 4.28447755E9 * count_instr - 3 * next_insn_opcode + 1.71379102E10 == 0
4095040 * mem_wdata - 1023760 * count_instr - 3 * dbg_insn_opcode + 7438201 == 0
8 * mem_wdata - 2 * count_instr - 3 * mem_state + 8 == 0
4 * mem_wdata - count_instr + 3 * mem_do_prefetch + 1 == 0
8 * mem_wdata - 2 * count_instr + 3 * decoded_rd + 2 == 0
116 * mem_wdata - 29 * count_instr - 3 * decoded_rs1 + 122 == 0
80 * mem_wdata - 20 * count_instr - 3 * decoded_rs2 + 83 == 0
5.726623044E9 * mem_wdata - 1431655761 * count_instr - decoded_imm + 5.726623045E9 == 0
1.71795988E10 * mem_wdata - 4.2948997E9 * count_instr - 3 * decoded_imm_j + 1.7179801552E10 == 0
6.507990004E9 * mem_wdata - 1626997501 * count_instr + 3 * new_ascii_instr + 1606082233 == 0
2.178586264E9 * mem_wdata - 544646566 * count_instr + dbg_ascii_instr + 544617007 == 0
4 * mem_wdata - count_instr + 3 * dbg_insn_rs1 - 2 == 0
4 * mem_wdata - count_instr - 3 * dbg_insn_rs2 + 7 == 0
4084 * mem_wdata - 1021 * count_instr - 3 * dbg_rs1val + 4081 == 0
7168 * mem_wdata - 1792 * count_instr - 3 * q_ascii_instr + 90469 == 0
2795904 * mem_wdata - 698976 * count_instr - q_insn_opcode + 2837123 == 0
40 * mem_wdata - 10 * count_instr + cpu_state + 8 == 0
4.74729917200144E14 * mem_wdata - 1.18682479300036E14 * count_instr + 3 * dbg_ascii_state + 1.17194855603581E14 == 0
4 * mem_wdata - count_instr - 3 * alu_eq + 1 == 0
4084 * mem_wdata - 1021 * count_instr + 3 * cpuregs_rs2 + 1024 == 0
68 * mem_wstrb + mem_la_wdata - alu_add_sub == 0
mem_wstrb - 6 * count_cycle + 33 * count_instr + 6 == 0
1428159184 * mem_wstrb - 5 * next_insn_opcode + 5 * cpuregs_rs1 == 0
mem_la_wdata + 255 * reg_pc - alu_add_sub - 3060 == 0
mem_la_wdata + 255 * reg_next_pc - alu_add_sub - 4080 == 0
51188 * mem_la_wdata + 51 * dbg_insn_opcode - 51188 * alu_add_sub - 56833737 == 0
mem_la_wdata + 510 * mem_state - alu_add_sub == 0
mem_la_wdata - 1020 * mem_do_prefetch - alu_add_sub + 1020 == 0
mem_la_wdata - 510 * decoded_rd - alu_add_sub + 1020 == 0
29 * mem_la_wdata + 1020 * decoded_rs1 - 29 * alu_add_sub - 2040 == 0
mem_la_wdata + 51 * decoded_rs2 - alu_add_sub - 51 == 0
1431655761 * mem_la_wdata + 340 * decoded_imm - 1431655761 * alu_add_sub - 340 == 0
214744985 * mem_la_wdata + 51 * decoded_imm_j - 214744985 * alu_add_sub - 3446784 == 0
1626997501 * mem_la_wdata - 1020 * new_ascii_instr - 1626997501 * alu_add_sub + 1.66664864214E12 == 0
272323283 * mem_la_wdata - 170 * dbg_ascii_instr - 272323283 * alu_add_sub + 2.7777477369E11 == 0
mem_la_wdata - 1020 * dbg_insn_rs1 - alu_add_sub + 2040 == 0
mem_la_wdata + 1020 * dbg_insn_rs2 - alu_add_sub - 1020 == 0
1021 * mem_la_wdata + 1020 * dbg_rs1val - 1021 * alu_add_sub + 1020 == 0
448 * mem_la_wdata + 255 * q_ascii_instr - 448 * alu_add_sub - 7080585 == 0
174744 * mem_la_wdata + 85 * q_insn_opcode - 174744 * alu_add_sub - 3503615 == 0
mem_la_wdata - 34 * cpu_state - alu_add_sub + 1088 == 0
2.9670619825009E13 * mem_la_wdata - 255 * dbg_ascii_state - 2.9670619825009E13 * alu_add_sub + 3.0390480235707856E16 == 0
mem_la_wdata - alu_add_sub + 1020 * alu_eq + 1020 == 0
1021 * mem_la_wdata - 1021 * alu_add_sub - 1020 * cpuregs_rs2 + 1040400 == 0
8 * count_cycle - 44 * count_instr - 5 * reg_pc + 52 == 0
8 * count_cycle - 44 * count_instr - 5 * reg_next_pc + 72 == 0
1.7137910203E10 * count_cycle - 9.4258506114E10 * count_instr - 10 * next_insn_opcode - 1.7137910213E10 == 0
409504 * count_cycle - 2252272 * count_instr - dbg_insn_opcode + 704883 == 0
4 * count_cycle - 22 * count_instr - 5 * mem_state - 4 == 0
2 * count_cycle - 11 * count_instr + 5 * mem_do_prefetch - 7 == 0
4 * count_cycle - 22 * count_instr + 5 * decoded_rd - 14 == 0
58 * count_cycle - 319 * count_instr - 5 * decoded_rs1 - 48 == 0
8 * count_cycle - 44 * count_instr - decoded_rs2 - 7 == 0
8.589934566E9 * count_cycle - 4.7244640113E10 * count_instr - 5 * decoded_imm - 8.589934561E9 == 0
1717959880 * count_cycle - 9.44877934E9 * count_instr - decoded_imm_j - 1717892296 == 0
3.253995002E9 * count_cycle - 1.7896972511E10 * count_instr + 5 * new_ascii_instr - 1.1423841287E10 == 0
3.267879396E9 * count_cycle - 1.7973336678E10 * count_instr + 5 * dbg_ascii_instr - 1.1437725681E10 == 0
2 * count_cycle - 11 * count_instr + 5 * dbg_insn_rs1 - 12 == 0
2 * count_cycle - 11 * count_instr - 5 * dbg_insn_rs2 + 3 == 0
2042 * count_cycle - 11231 * count_instr - 5 * dbg_rs1val - 2047 == 0
3584 * count_cycle - 19712 * count_instr - 5 * q_ascii_instr + 135251 == 0
4193856 * count_cycle - 23066208 * count_instr - 5 * q_insn_opcode - 3987761 == 0
12 * count_cycle - 66 * count_instr + cpu_state - 44 == 0
2.37364958600072E14 * count_cycle - 1.305507272300396E15 * count_instr + 5 * dbg_ascii_state - 8.33256727927677E14 == 0
2 * count_cycle - 11 * count_instr - 5 * alu_eq - 7 == 0
2042 * count_cycle - 11231 * count_instr + 5 * cpuregs_rs2 - 7142 == 0
2 * count_cycle + 4.7129253057E10 * reg_pc - 44 * next_insn_opcode - 5.6555103673E11 == 0
2 * count_cycle + 4.7129253057E10 * reg_next_pc - 44 * next_insn_opcode - 7.54068048958E11 == 0
511880 * count_cycle - 11261360 * next_insn_opcode + 4.7129253057E10 * dbg_insn_opcode - 5.2520226938204296E16 == 0
count_cycle - 22 * next_insn_opcode - 9.4258506114E10 * mem_do_prefetch + 9.4258506091E10 == 0
count_cycle - 22 * next_insn_opcode - 4.7129253057E10 * decoded_rd + 9.4258506091E10 == 0
29 * count_cycle - 638 * next_insn_opcode + 9.4258506114E10 * decoded_rs1 - 1.88517012895E11 == 0
10 * count_cycle - 220 * next_insn_opcode + 4.7129253057E10 * decoded_rs2 - 4.7129253287E10 == 0
count_cycle - 22 * next_insn_opcode - 9.4258506114E10 * dbg_insn_rs1 + 1.88517012205E11 == 0
count_cycle - 22 * next_insn_opcode + 9.4258506114E10 * dbg_insn_rs2 - 9.4258506137E10 == 0
1021 * count_cycle - 22462 * next_insn_opcode + 9.4258506114E10 * dbg_rs1val + 9.4258482631E10 == 0
896 * count_cycle - 19712 * next_insn_opcode + 4.7129253057E10 * q_ascii_instr - 1.308637969654327E15 == 0
38832 * count_cycle - 854304 * next_insn_opcode + 1745527891 * q_insn_opcode - 7.1948915032265E13 == 0
5 * count_cycle - 110 * next_insn_opcode - 1.5709751019E10 * cpu_state + 5.02712032493E11 == 0
count_cycle - 22 * next_insn_opcode + 9.4258506114E10 * alu_eq + 9.4258506091E10 == 0
1021 * count_cycle - 22462 * next_insn_opcode - 9.4258506114E10 * cpuregs_rs2 + 9.6143676212797E13 == 0
4 * count_instr + 1.7137910203E10 * reg_pc - 16 * next_insn_opcode - 2.05654922452E11 == 0
4 * count_instr + 1.7137910203E10 * reg_next_pc - 16 * next_insn_opcode - 2.74206563264E11 == 0
1023760 * count_instr - 4095040 * next_insn_opcode + 1.7137910203E10 * dbg_insn_opcode - 1.90982643414856E16 == 0
count_instr - 4 * next_insn_opcode - 1.7137910203E10 * mem_do_prefetch + 1.7137910199E10 == 0
2 * count_instr - 8 * next_insn_opcode - 1.7137910203E10 * decoded_rd + 3.4275820398E10 == 0
29 * count_instr - 116 * next_insn_opcode + 1.7137910203E10 * decoded_rs1 - 3.4275820522E10 == 0
20 * count_instr - 80 * next_insn_opcode + 1.7137910203E10 * decoded_rs2 - 1.7137910283E10 == 0
count_instr - 4 * next_insn_opcode - 1.7137910203E10 * dbg_insn_rs1 + 3.4275820402E10 == 0
count_instr - 4 * next_insn_opcode + 1.7137910203E10 * dbg_insn_rs2 - 1.7137910207E10 == 0
1021 * count_instr - 4084 * next_insn_opcode + 1.7137910203E10 * dbg_rs1val + 1.7137906119E10 == 0
1792 * count_instr - 7168 * next_insn_opcode + 1.7137910203E10 * q_ascii_instr - 4.75868352613869E14 == 0
2592 * count_instr - 10368 * next_insn_opcode + 21184067 * q_insn_opcode - 8.73186068041E11 == 0
30 * count_instr - 120 * next_insn_opcode - 1.7137910203E10 * cpu_state + 5.48413126376E11 == 0
count_instr - 4 * next_insn_opcode + 1.7137910203E10 * alu_eq + 1.7137910199E10 == 0
1021 * count_instr - 4084 * next_insn_opcode - 1.7137910203E10 * cpuregs_rs2 + 1.7480668402976E13 == 0
1071119388 * reg_pc - next_insn_opcode + cpuregs_rs1 - 1.2853432656E10 == 0
1071119388 * reg_next_pc - next_insn_opcode + cpuregs_rs1 - 1.7137910208E10 == 0
63985 * next_insn_opcode - 267779847 * dbg_insn_opcode - 63985 * cpuregs_rs1 + 2.98410380358789E14 == 0
next_insn_opcode - 2142238776 * mem_state - cpuregs_rs1 == 0
next_insn_opcode + 4.284477552E9 * mem_do_prefetch - cpuregs_rs1 - 4.284477552E9 == 0
next_insn_opcode + 2142238776 * decoded_rd - cpuregs_rs1 - 4.284477552E9 == 0
29 * next_insn_opcode - 4.284477552E9 * decoded_rs1 - 29 * cpuregs_rs1 + 8.568955104E9 == 0
5 * next_insn_opcode - 1071119388 * decoded_rs2 - 5 * cpuregs_rs1 + 1071119388 == 0
1431655761 * next_insn_opcode - 1428159184 * decoded_imm - 1431655761 * cpuregs_rs1 + 1428159184 == 0
1073724925 * next_insn_opcode - 1071119388 * decoded_imm_j - 1073724925 * cpuregs_rs1 + 7.2390532718592E13 == 0
next_insn_opcode + 4.284477552E9 * dbg_insn_rs1 - cpuregs_rs1 - 8.568955104E9 == 0
next_insn_opcode - 4.284477552E9 * dbg_insn_rs2 - cpuregs_rs1 + 4.284477552E9 == 0
1021 * next_insn_opcode - 4.284477552E9 * dbg_rs1val - 1021 * cpuregs_rs1 - 4.284477552E9 == 0
112 * next_insn_opcode - 267779847 * q_ascii_instr - 112 * cpuregs_rs1 + 7.435443011649E12 == 0
43686 * next_insn_opcode - 89259949 * q_insn_opcode - 43686 * cpuregs_rs1 + 3.679205837831E12 == 0
5 * next_insn_opcode + 714079592 * cpu_state - 5 * cpuregs_rs1 - 2.2850546944E10 == 0
next_insn_opcode - 4.284477552E9 * alu_eq - cpuregs_rs1 - 4.284477552E9 == 0
1021 * next_insn_opcode - 1021 * cpuregs_rs1 + 4.284477552E9 * cpuregs_rs2 - 4.37016710304E12 == 0
===========================================================================
..tick():::EXIT
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_wordsize
trap == mem_do_rdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_lui
trap == instr_auipc
trap == instr_jalr
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_lb
trap == instr_lh
trap == instr_lw
trap == instr_lbu
trap == instr_lhu
trap == instr_sb
trap == instr_sh
trap == instr_sw
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_slli
trap == instr_srli
trap == instr_srai
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == instr_rdcycle
trap == instr_rdcycleh
trap == instr_rdinstr
trap == instr_rdinstrh
trap == instr_ecall_ebreak
trap == instr_getq
trap == instr_setq
trap == instr_retirq
trap == instr_maskirq
trap == instr_waitirq
trap == instr_timer
trap == decoder_trigger
trap == decoder_trigger_q
trap == decoder_pseudo_trigger
trap == decoder_pseudo_trigger_q
trap == compressed_instr
trap == is_lb_lh_lw_lbu_lhu
trap == is_slli_srli_srai
trap == is_sb_sh_sw
trap == is_sll_srl_sra
trap == is_slti_blt_slt
trap == is_sltiu_bltu_sltu
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_lbu_lhu_lw
trap == is_alu_reg_reg
trap == is_compare
trap == dbg_next
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_store
trap == latched_stalu
trap == latched_branch
trap == latched_compr
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == cpuregs_write
trap == orig(trap)
trap == orig(mem_instr)
trap == orig(pcpi_valid)
trap == orig(eoi)
trap == orig(trace_valid)
trap == orig(irq_delay)
trap == orig(irq_active)
trap == orig(timer)
trap == orig(pcpi_int_wr)
trap == orig(pcpi_int_wait)
trap == orig(pcpi_int_ready)
trap == orig(mem_wordsize)
trap == orig(mem_do_rinst)
trap == orig(mem_do_rdata)
trap == orig(mem_la_secondword)
trap == orig(mem_la_firstword_reg)
trap == orig(last_mem_valid)
trap == orig(prefetched_high_word)
trap == orig(clear_prefetched_high_word)
trap == orig(instr_lui)
trap == orig(instr_auipc)
trap == orig(instr_jalr)
trap == orig(instr_beq)
trap == orig(instr_bne)
trap == orig(instr_blt)
trap == orig(instr_bge)
trap == orig(instr_bltu)
trap == orig(instr_bgeu)
trap == orig(instr_lb)
trap == orig(instr_lh)
trap == orig(instr_lw)
trap == orig(instr_lbu)
trap == orig(instr_lhu)
trap == orig(instr_sb)
trap == orig(instr_sh)
trap == orig(instr_sw)
trap == orig(instr_slti)
trap == orig(instr_sltiu)
trap == orig(instr_xori)
trap == orig(instr_ori)
trap == orig(instr_andi)
trap == orig(instr_slli)
trap == orig(instr_srli)
trap == orig(instr_srai)
trap == orig(instr_add)
trap == orig(instr_sub)
trap == orig(instr_sll)
trap == orig(instr_slt)
trap == orig(instr_sltu)
trap == orig(instr_xor)
trap == orig(instr_srl)
trap == orig(instr_sra)
trap == orig(instr_or)
trap == orig(instr_and)
trap == orig(instr_rdcycle)
trap == orig(instr_rdcycleh)
trap == orig(instr_rdinstr)
trap == orig(instr_rdinstrh)
trap == orig(instr_ecall_ebreak)
trap == orig(instr_getq)
trap == orig(instr_setq)
trap == orig(instr_retirq)
trap == orig(instr_maskirq)
trap == orig(instr_waitirq)
trap == orig(instr_timer)
trap == orig(decoder_trigger)
trap == orig(decoder_pseudo_trigger)
trap == orig(compressed_instr)
trap == orig(is_lb_lh_lw_lbu_lhu)
trap == orig(is_slli_srli_srai)
trap == orig(is_sb_sh_sw)
trap == orig(is_sll_srl_sra)
trap == orig(is_slti_blt_slt)
trap == orig(is_sltiu_bltu_sltu)
trap == orig(is_beq_bne_blt_bge_bltu_bgeu)
trap == orig(is_lbu_lhu_lw)
trap == orig(is_alu_reg_reg)
trap == orig(is_compare)
trap == orig(q_insn_imm)
trap == orig(irq_state)
trap == orig(set_mem_do_rinst)
trap == orig(set_mem_do_rdata)
trap == orig(set_mem_do_wdata)
trap == orig(latched_store)
trap == orig(latched_stalu)
trap == orig(latched_branch)
trap == orig(latched_compr)
trap == orig(latched_trace)
trap == orig(latched_is_lu)
trap == orig(latched_is_lh)
trap == orig(latched_is_lb)
trap == orig(pcpi_timeout)
trap == orig(do_waitirq)
trap == orig(alu_wait)
trap == orig(alu_wait_2)
trap == orig(clear_prefetched_high_word_q)
trap == orig(cpuregs_write)
mem_valid == is_lui_auipc_jal_jalr_addi_add_sub
mem_valid == dbg_rs1val_valid
mem_valid == dbg_valid_insn
mem_valid == orig(decoder_trigger_q)
mem_valid == orig(q_insn_rs1)
mem_valid == orig(dbg_valid_insn)
mem_instr == mem_do_prefetch
mem_instr == mem_do_rinst
mem_instr == instr_addi
mem_instr == is_jalr_addi_slti_sltiu_xori_ori_andi
mem_instr == is_alu_reg_imm
mem_instr == dbg_insn_imm
mem_instr == q_insn_imm
mem_instr == orig(mem_do_prefetch)
mem_instr == orig(instr_addi)
mem_instr == orig(decoder_pseudo_trigger_q)
mem_instr == orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
mem_instr == orig(is_lui_auipc_jal_jalr_addi_add_sub)
mem_instr == orig(is_alu_reg_imm)
mem_instr == orig(dbg_insn_imm)
mem_instr == orig(dbg_next)
mem_instr == orig(cached_insn_imm)
mem_wdata == orig(mem_wdata)
mem_wstrb == orig(mem_wstrb)
mem_la_wdata == reg_op2
mem_la_wstrb == orig(mem_la_wstrb)
pcpi_insn == trace_data
pcpi_insn == reg_out
pcpi_insn == reg_sh
pcpi_insn == irq_pending
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == next_irq_pending
pcpi_insn == alu_out_q
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == cpuregs_wrdata
pcpi_insn == decoded_rs
pcpi_insn == orig(pcpi_insn)
pcpi_insn == orig(trace_data)
pcpi_insn == orig(reg_out)
pcpi_insn == orig(reg_sh)
pcpi_insn == orig(irq_pending)
pcpi_insn == orig(pcpi_int_rd)
pcpi_insn == orig(mem_16bit_buffer)
pcpi_insn == orig(current_pc)
pcpi_insn == orig(pcpi_timeout_counter)
pcpi_insn == orig(next_irq_pending)
pcpi_insn == orig(alu_out)
pcpi_insn == orig(alu_out_q)
pcpi_insn == orig(alu_out_0)
pcpi_insn == orig(alu_out_0_q)
pcpi_insn == orig(cpuregs_wrdata)
pcpi_insn == orig(decoded_rs)
count_instr == orig(count_instr)
reg_pc == dbg_insn_addr
reg_pc == orig(reg_pc)
reg_pc == orig(dbg_insn_addr)
reg_next_pc == orig(reg_next_pc)
reg_op1 == dbg_rs1val
next_insn_opcode == mem_rdata_q
next_insn_opcode == cached_insn_opcode
next_insn_opcode == orig(next_insn_opcode)
next_insn_opcode == orig(mem_rdata_word)
next_insn_opcode == orig(mem_rdata_q)
dbg_insn_opcode == q_insn_opcode
dbg_insn_opcode == orig(dbg_insn_opcode)
dbg_insn_opcode == orig(cached_insn_opcode)
irq_mask == orig(irq_mask)
mem_state == dbg_insn_rs2
mem_state == q_insn_rs2
mem_state == orig(dbg_insn_rs2)
mem_state == orig(cached_insn_rs2)
mem_do_wdata == last_mem_valid
mem_do_wdata == instr_jal
mem_do_wdata == is_lui_auipc_jal
mem_do_wdata == dbg_rs2val_valid
mem_do_wdata == orig(mem_valid)
mem_do_wdata == orig(mem_do_wdata)
mem_do_wdata == orig(instr_jal)
mem_do_wdata == orig(is_lui_auipc_jal)
mem_do_wdata == orig(dbg_rs1val_valid)
mem_do_wdata == orig(dbg_rs2val_valid)
decoded_rd == dbg_insn_rd
decoded_rd == q_insn_rd
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
decoded_rd == orig(decoded_rd)
decoded_rd == orig(dbg_insn_rd)
decoded_rd == orig(q_insn_rd)
decoded_rd == orig(cached_insn_rd)
decoded_rd == orig(latched_rd)
decoded_rs1 == cached_insn_rs1
decoded_rs1 == orig(decoded_rs1)
decoded_rs2 == cached_insn_rs2
decoded_rs2 == orig(decoded_rs2)
decoded_imm == cached_insn_imm
decoded_imm == orig(decoded_imm)
decoded_imm_j == orig(decoded_imm_j)
new_ascii_instr == cached_ascii_instr
new_ascii_instr == orig(new_ascii_instr)
dbg_ascii_instr == q_ascii_instr
dbg_ascii_instr == orig(dbg_ascii_instr)
dbg_ascii_instr == orig(cached_ascii_instr)
dbg_insn_rs1 == q_insn_rs1
dbg_insn_rs1 == orig(dbg_insn_rs1)
dbg_insn_rs1 == orig(cached_insn_rs1)
dbg_rs2val == orig(mem_la_wdata)
dbg_rs2val == orig(reg_op2)
dbg_rs2val == orig(dbg_rs2val)
alu_out == alu_add_sub
alu_ltu == alu_lts
cpuregs_rs1 == orig(cpuregs_rs1)
cpuregs_rs2 == orig(cpuregs_rs2)
trap == 0
mem_valid == 1
mem_instr one of { 0, 1 }
mem_addr one of { 16, 1020 }
mem_wstrb one of { 0, 15 }
mem_la_wdata >= 1
mem_la_wstrb == 15
pcpi_insn == -1
reg_pc one of { 12, 16 }
reg_next_pc one of { 16, 20 }
dbg_insn_opcode one of { 1114387, 2138147 }
irq_mask == 4294967295L
mem_state one of { 1, 2 }
mem_do_wdata one of { 0, 1 }
decoded_rd one of { 0, 2 }
decoded_rs1 one of { 2, 31 }
decoded_rs2 one of { 1, 21 }
decoded_imm one of { 1, 4294967284L }
decoded_imm_j one of { 67584, 4294967284L }
new_ascii_instr one of { 6971756, 1633969257 }
dbg_ascii_instr one of { 29559, 1633969257 }
dbg_insn_rs1 one of { 1, 2 }
dbg_rs2val >= -1
cpu_state one of { 2, 8 }
dbg_ascii_state one of { 1702389091, 495874565485L }
alu_shl >= 0
alu_shr >= 0
alu_eq one of { 0, 1 }
alu_ltu one of { 0, 1 }
cpuregs_rs1 >= -1
cpuregs_rs2 one of { -1, 1020 }
trap <= mem_instr
trap < mem_addr
trap <= mem_wdata
trap <= mem_wstrb
trap < mem_la_wdata
trap < count_cycle
trap < count_instr
trap < reg_pc
trap < reg_next_pc
trap <= reg_op1
trap <= next_insn_opcode
trap < dbg_insn_opcode
trap < mem_state
trap <= mem_rdata_word
trap <= mem_do_wdata
trap <= decoded_rd
trap < decoded_rs1
trap < decoded_rs2
trap < decoded_imm
trap < decoded_imm_j
trap < new_ascii_instr
trap < dbg_ascii_instr
trap < dbg_insn_rs1
trap != dbg_rs2val
trap < cpu_state
trap < dbg_ascii_state
trap < alu_out
trap <= alu_shl
trap <= alu_shr
trap <= alu_eq
trap <= alu_ltu
trap != cpuregs_rs2
trap < orig(count_cycle)
trap <= orig(mem_state)
trap != orig(dbg_rs1val)
trap < orig(q_ascii_instr)
trap < orig(q_insn_opcode)
trap < orig(cpu_state)
trap < orig(dbg_ascii_state)
trap != orig(alu_add_sub)
trap >= orig(alu_eq)
mem_valid >= mem_instr
mem_valid < mem_addr
mem_valid != mem_wstrb
mem_valid <= mem_la_wdata
mem_valid < count_cycle
mem_valid < count_instr
mem_valid < reg_pc
mem_valid < reg_next_pc
mem_valid < dbg_insn_opcode
mem_valid <= mem_state
mem_valid >= mem_do_wdata
mem_valid != decoded_rd
mem_valid < decoded_rs1
mem_valid <= decoded_rs2
mem_valid <= decoded_imm
mem_valid < decoded_imm_j
mem_valid < new_ascii_instr
mem_valid < dbg_ascii_instr
mem_valid <= dbg_insn_rs1
mem_valid < cpu_state
mem_valid < dbg_ascii_state
mem_valid <= alu_out
mem_valid != alu_shl
mem_valid >= alu_eq
mem_valid >= alu_ltu
mem_valid != cpuregs_rs2
mem_valid < orig(count_cycle)
mem_valid != orig(mem_state)
mem_valid != orig(dbg_rs1val)
mem_valid < orig(q_ascii_instr)
mem_valid < orig(q_insn_opcode)
mem_valid < orig(cpu_state)
mem_valid < orig(dbg_ascii_state)
mem_valid != orig(alu_add_sub)
mem_valid != orig(alu_shl)
mem_valid > orig(alu_eq)
mem_instr < mem_addr
mem_instr != mem_wstrb
mem_instr % mem_la_wdata == 0
mem_instr <= mem_la_wdata
mem_instr < mem_la_wstrb
mem_instr > pcpi_insn
mem_instr < count_cycle
mem_instr < count_instr
mem_instr < reg_pc
mem_instr < reg_next_pc
mem_instr < dbg_insn_opcode
mem_instr < irq_mask
mem_instr <= mem_state
mem_instr != mem_do_wdata
mem_instr <= decoded_rd
mem_instr < decoded_rs1
mem_instr <= decoded_rs2
mem_instr <= decoded_imm
mem_instr < decoded_imm_j
mem_instr < new_ascii_instr
mem_instr < dbg_ascii_instr
mem_instr < dbg_insn_rs1
mem_instr != dbg_rs2val
mem_instr % dbg_rs2val == 0
mem_instr < cpu_state
mem_instr < dbg_ascii_state
mem_instr <= alu_out
mem_instr >= alu_eq
mem_instr >= alu_ltu
mem_instr != cpuregs_rs2
mem_instr < orig(mem_addr)
mem_instr < orig(count_cycle)
mem_instr != orig(mem_state)
mem_instr != orig(dbg_rs1val)
mem_instr < orig(q_ascii_instr)
mem_instr < orig(q_insn_opcode)
mem_instr < orig(cpu_state)
mem_instr < orig(dbg_ascii_state)
mem_instr != orig(alu_add_sub)
mem_instr % orig(alu_add_sub) == 0
mem_instr >= orig(alu_eq)
mem_addr > mem_wstrb
mem_addr > mem_la_wdata
mem_addr > mem_la_wstrb
mem_addr > pcpi_insn
mem_addr != count_cycle
mem_addr > reg_pc
mem_addr >= reg_next_pc
mem_addr < dbg_insn_opcode
mem_addr < irq_mask
mem_addr > mem_state
mem_addr > mem_do_wdata
mem_addr > decoded_rd
mem_addr > decoded_rs1
mem_addr > decoded_rs2
mem_addr != decoded_imm
mem_addr < decoded_imm_j
mem_addr < new_ascii_instr
mem_addr < dbg_ascii_instr
mem_addr > dbg_insn_rs1
mem_addr > dbg_rs2val
mem_addr > cpu_state
mem_addr < dbg_ascii_state
mem_addr > alu_eq
mem_addr > alu_ltu
mem_addr != cpuregs_rs2
mem_addr <= orig(mem_addr)
mem_addr != orig(count_cycle)
mem_addr > orig(mem_state)
mem_addr >= orig(dbg_rs1val)
mem_addr < orig(q_ascii_instr)
mem_addr < orig(q_insn_opcode)
mem_addr != orig(cpu_state)
mem_addr < orig(dbg_ascii_state)
mem_addr != orig(alu_add_sub)
mem_addr >= orig(alu_shr)
mem_addr > orig(alu_eq)
mem_wdata % mem_la_wdata == 0
mem_wdata > pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= reg_op1
mem_wdata <= next_insn_opcode
mem_wdata < dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata >= mem_rdata_word
mem_wdata >= mem_do_wdata
mem_wdata < decoded_imm_j
mem_wdata < new_ascii_instr
mem_wdata < dbg_ascii_instr
mem_wdata % dbg_rs2val == 0
mem_wdata >= dbg_rs2val
mem_wdata < dbg_ascii_state
mem_wdata < alu_out
mem_wdata >= alu_eq
mem_wdata != alu_ltu
mem_wdata >= cpuregs_rs1
mem_wdata != cpuregs_rs2
mem_wdata < orig(mem_addr)
mem_wdata < orig(count_cycle)
mem_wdata != orig(dbg_rs1val)
mem_wdata < orig(q_ascii_instr)
mem_wdata < orig(q_insn_opcode)
mem_wdata < orig(dbg_ascii_state)
mem_wdata != orig(alu_add_sub)
mem_wdata != orig(alu_shl)
mem_wdata > orig(alu_eq)
mem_wstrb <= mem_la_wstrb
mem_wstrb > pcpi_insn
mem_wstrb < count_cycle
mem_wstrb != count_instr
mem_wstrb < reg_pc
mem_wstrb < reg_next_pc
mem_wstrb <= reg_op1
mem_wstrb <= next_insn_opcode
mem_wstrb < dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb != mem_state
mem_wstrb >= mem_do_wdata
mem_wstrb != decoded_rd
mem_wstrb < decoded_rs1
mem_wstrb < decoded_rs2
mem_wstrb < decoded_imm
mem_wstrb < decoded_imm_j
mem_wstrb < new_ascii_instr
mem_wstrb < dbg_ascii_instr
mem_wstrb != dbg_insn_rs1
mem_wstrb != cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb < alu_out
mem_wstrb != cpuregs_rs2
mem_wstrb < orig(mem_addr)
mem_wstrb < orig(count_cycle)
mem_wstrb >= orig(mem_state)
mem_wstrb != orig(dbg_rs1val)
mem_wstrb < orig(q_ascii_instr)
mem_wstrb < orig(q_insn_opcode)
mem_wstrb != orig(cpu_state)
mem_wstrb < orig(dbg_ascii_state)
mem_wstrb != orig(alu_add_sub)
mem_wstrb != orig(alu_shl)
mem_wstrb > orig(alu_eq)
mem_la_wdata > pcpi_insn
mem_la_wdata < count_cycle
mem_la_wdata < count_instr
mem_la_wdata < dbg_insn_opcode
mem_la_wdata < irq_mask
mem_la_wdata >= mem_do_wdata
decoded_rd % mem_la_wdata == 0
mem_la_wdata != decoded_rd
mem_la_wdata <= decoded_imm
mem_la_wdata < decoded_imm_j
mem_la_wdata < new_ascii_instr
mem_la_wdata < dbg_ascii_instr
dbg_rs2val % mem_la_wdata == 0
mem_la_wdata % dbg_rs2val == 0
mem_la_wdata >= dbg_rs2val
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_out
mem_la_wdata != alu_shl
alu_eq % mem_la_wdata == 0
mem_la_wdata >= alu_eq
alu_ltu % mem_la_wdata == 0
mem_la_wdata >= alu_ltu
mem_la_wdata != cpuregs_rs2
mem_la_wdata < orig(mem_addr)
mem_la_wdata < orig(count_cycle)
mem_la_wdata != orig(dbg_rs1val)
mem_la_wdata < orig(q_ascii_instr)
mem_la_wdata < orig(q_insn_opcode)
mem_la_wdata < orig(dbg_ascii_state)
mem_la_wdata != orig(alu_add_sub)
mem_la_wdata != orig(alu_shl)
mem_la_wdata > orig(alu_eq)
orig(alu_eq) % mem_la_wdata == 0
mem_la_wstrb < count_cycle
mem_la_wstrb != count_instr
mem_la_wstrb != reg_pc
mem_la_wstrb < reg_next_pc
mem_la_wstrb < dbg_insn_opcode
mem_la_wstrb > mem_state
mem_la_wstrb > mem_do_wdata
mem_la_wstrb > decoded_rd
mem_la_wstrb != decoded_rs1
mem_la_wstrb != decoded_rs2
mem_la_wstrb != decoded_imm
mem_la_wstrb < decoded_imm_j
mem_la_wstrb < new_ascii_instr
mem_la_wstrb < dbg_ascii_instr
mem_la_wstrb > dbg_insn_rs1
mem_la_wstrb > cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb != alu_shl
mem_la_wstrb > alu_eq
mem_la_wstrb > alu_ltu
mem_la_wstrb != cpuregs_rs2
mem_la_wstrb < orig(count_cycle)
mem_la_wstrb > orig(mem_state)
mem_la_wstrb != orig(dbg_rs1val)
mem_la_wstrb < orig(q_ascii_instr)
mem_la_wstrb < orig(q_insn_opcode)
mem_la_wstrb != orig(cpu_state)
mem_la_wstrb < orig(dbg_ascii_state)
mem_la_wstrb != orig(alu_add_sub)
mem_la_wstrb != orig(alu_shl)
mem_la_wstrb > orig(alu_eq)
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn < reg_op1
pcpi_insn < next_insn_opcode
pcpi_insn < dbg_insn_opcode
pcpi_insn < mem_state
pcpi_insn < mem_rdata_word
pcpi_insn < mem_do_wdata
pcpi_insn < decoded_rd
pcpi_insn < decoded_rs1
pcpi_insn < decoded_rs2
pcpi_insn < decoded_imm
pcpi_insn < decoded_imm_j
pcpi_insn < new_ascii_instr
pcpi_insn < dbg_ascii_instr
pcpi_insn < dbg_insn_rs1
pcpi_insn <= dbg_rs2val
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn < alu_out
pcpi_insn < alu_shl
pcpi_insn < alu_shr
pcpi_insn < alu_eq
pcpi_insn < alu_ltu
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
pcpi_insn < orig(count_cycle)
pcpi_insn < orig(mem_state)
pcpi_insn <= orig(dbg_rs1val)
pcpi_insn < orig(q_ascii_instr)
pcpi_insn < orig(q_insn_opcode)
pcpi_insn < orig(cpu_state)
pcpi_insn < orig(dbg_ascii_state)
pcpi_insn <= orig(alu_add_sub)
pcpi_insn <= orig(alu_shl)
pcpi_insn <= orig(alu_shr)
pcpi_insn <= orig(alu_eq)
count_cycle > count_instr
count_cycle > reg_pc
count_cycle > reg_next_pc
count_cycle != reg_op1
count_cycle != next_insn_opcode
count_cycle < dbg_insn_opcode
count_cycle < irq_mask
count_cycle % mem_state == 0
count_cycle > mem_state
count_cycle > mem_rdata_word
count_cycle > mem_do_wdata
count_cycle > decoded_rd
count_cycle > decoded_rs1
count_cycle > decoded_rs2
count_cycle != decoded_imm
count_cycle < decoded_imm_j
count_cycle < new_ascii_instr
count_cycle < dbg_ascii_instr
count_cycle % dbg_insn_rs1 == 0
count_cycle > dbg_insn_rs1
count_cycle > dbg_rs2val
count_cycle > cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_out
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > alu_ltu
count_cycle > cpuregs_rs1
count_cycle != cpuregs_rs2
count_cycle < orig(mem_addr)
count_cycle - orig(count_cycle) - 1 == 0
count_cycle > orig(mem_state)
count_cycle != orig(dbg_rs1val)
count_cycle < orig(q_ascii_instr)
count_cycle < orig(q_insn_opcode)
count_cycle != orig(cpu_state)
count_cycle < orig(dbg_ascii_state)
count_cycle != orig(alu_add_sub)
count_cycle != orig(alu_shl)
count_cycle != orig(alu_shr)
count_cycle > orig(alu_eq)
count_instr != reg_op1
count_instr != next_insn_opcode
count_instr < dbg_insn_opcode
count_instr < irq_mask
count_instr > mem_state
count_instr > mem_rdata_word
count_instr > mem_do_wdata
count_instr > decoded_rd
count_instr != decoded_rs1
count_instr != decoded_imm
count_instr < decoded_imm_j
count_instr < new_ascii_instr
count_instr < dbg_ascii_instr
count_instr % dbg_insn_rs1 == 0
count_instr > dbg_insn_rs1
count_instr > dbg_rs2val
count_instr < dbg_ascii_state
count_instr != alu_out
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr > alu_ltu
count_instr > cpuregs_rs1
count_instr != cpuregs_rs2
count_instr < orig(mem_addr)
count_instr < orig(count_cycle)
count_instr > orig(mem_state)
count_instr != orig(dbg_rs1val)
count_instr < orig(q_ascii_instr)
count_instr < orig(q_insn_opcode)
count_instr < orig(dbg_ascii_state)
count_instr != orig(alu_add_sub)
count_instr != orig(alu_shl)
count_instr != orig(alu_shr)
count_instr > orig(alu_eq)
reg_pc < reg_next_pc
reg_pc < dbg_insn_opcode
reg_pc < irq_mask
reg_pc > mem_state
reg_pc > mem_do_wdata
reg_pc > decoded_rd
reg_pc != decoded_rs1
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc < decoded_imm_j
reg_pc < new_ascii_instr
reg_pc < dbg_ascii_instr
reg_pc > dbg_insn_rs1
reg_pc > cpu_state
reg_pc < dbg_ascii_state
reg_pc > alu_eq
reg_pc > alu_ltu
reg_pc != cpuregs_rs2
reg_pc < orig(mem_addr)
reg_pc < orig(count_cycle)
reg_pc > orig(mem_state)
reg_pc != orig(dbg_rs1val)
reg_pc < orig(q_ascii_instr)
reg_pc < orig(q_insn_opcode)
reg_pc != orig(cpu_state)
reg_pc < orig(dbg_ascii_state)
reg_pc != orig(alu_add_sub)
reg_pc != orig(alu_shl)
reg_pc != orig(alu_shr)
reg_pc > orig(alu_eq)
reg_next_pc < dbg_insn_opcode
reg_next_pc < irq_mask
reg_next_pc > mem_state
reg_next_pc > mem_do_wdata
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc != decoded_imm
reg_next_pc < decoded_imm_j
reg_next_pc < new_ascii_instr
reg_next_pc < dbg_ascii_instr
reg_next_pc > dbg_insn_rs1
reg_next_pc > cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc > alu_eq
reg_next_pc > alu_ltu
reg_next_pc != cpuregs_rs2
reg_next_pc < orig(mem_addr)
reg_next_pc < orig(count_cycle)
reg_next_pc > orig(mem_state)
reg_next_pc != orig(dbg_rs1val)
reg_next_pc < orig(q_ascii_instr)
reg_next_pc < orig(q_insn_opcode)
reg_next_pc != orig(cpu_state)
reg_next_pc < orig(dbg_ascii_state)
reg_next_pc != orig(alu_add_sub)
reg_next_pc != orig(alu_shl)
reg_next_pc != orig(alu_shr)
reg_next_pc > orig(alu_eq)
reg_op1 <= next_insn_opcode
reg_op1 < dbg_insn_opcode
reg_op1 < irq_mask
reg_op1 % mem_state == 0
reg_op1 >= mem_rdata_word
reg_op1 >= mem_do_wdata
reg_op1 < decoded_imm_j
reg_op1 < new_ascii_instr
reg_op1 < dbg_ascii_instr
reg_op1 > dbg_rs2val
reg_op1 < dbg_ascii_state
reg_op1 < alu_out
reg_op1 >= alu_shr
reg_op1 >= alu_eq
reg_op1 != alu_ltu
reg_op1 >= cpuregs_rs1
reg_op1 != cpuregs_rs2
reg_op1 <= orig(mem_addr)
reg_op1 != orig(count_cycle)
reg_op1 >= orig(mem_state)
reg_op1 % orig(dbg_rs1val) == 0
reg_op1 >= orig(dbg_rs1val)
reg_op1 < orig(q_ascii_instr)
reg_op1 < orig(q_insn_opcode)
reg_op1 < orig(dbg_ascii_state)
reg_op1 != orig(alu_add_sub)
reg_op1 >= orig(alu_shr)
reg_op1 > orig(alu_eq)
next_insn_opcode != dbg_insn_opcode
next_insn_opcode < irq_mask
next_insn_opcode >= mem_rdata_word
next_insn_opcode >= mem_do_wdata
next_insn_opcode < decoded_imm_j
next_insn_opcode != new_ascii_instr
next_insn_opcode != dbg_ascii_instr
next_insn_opcode > dbg_rs2val
next_insn_opcode < dbg_ascii_state
next_insn_opcode != alu_out
next_insn_opcode >= alu_shr
next_insn_opcode >= alu_eq
next_insn_opcode != alu_ltu
next_insn_opcode >= cpuregs_rs1
next_insn_opcode != cpuregs_rs2
next_insn_opcode != orig(mem_addr)
next_insn_opcode != orig(count_cycle)
next_insn_opcode >= orig(mem_state)
next_insn_opcode > orig(dbg_rs1val)
next_insn_opcode != orig(q_ascii_instr)
next_insn_opcode != orig(q_insn_opcode)
next_insn_opcode < orig(dbg_ascii_state)
next_insn_opcode > orig(alu_add_sub)
next_insn_opcode > orig(alu_shl)
next_insn_opcode > orig(alu_shr)
next_insn_opcode > orig(alu_eq)
dbg_insn_opcode < irq_mask
dbg_insn_opcode > mem_state
dbg_insn_opcode > mem_rdata_word
dbg_insn_opcode > mem_do_wdata
dbg_insn_opcode > decoded_rd
dbg_insn_opcode > decoded_rs1
dbg_insn_opcode > decoded_rs2
dbg_insn_opcode != decoded_imm
dbg_insn_opcode != decoded_imm_j
dbg_insn_opcode < new_ascii_instr
dbg_insn_opcode != dbg_ascii_instr
dbg_insn_opcode > dbg_insn_rs1
dbg_insn_opcode > dbg_rs2val
dbg_insn_opcode > cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode > alu_out
dbg_insn_opcode != alu_shl
dbg_insn_opcode > alu_shr
dbg_insn_opcode > alu_eq
dbg_insn_opcode > alu_ltu
dbg_insn_opcode > cpuregs_rs1
dbg_insn_opcode > cpuregs_rs2
dbg_insn_opcode > orig(mem_addr)
dbg_insn_opcode > orig(count_cycle)
dbg_insn_opcode > orig(mem_state)
dbg_insn_opcode > orig(dbg_rs1val)
dbg_insn_opcode > orig(q_ascii_instr)
dbg_insn_opcode >= orig(q_insn_opcode)
dbg_insn_opcode > orig(cpu_state)
dbg_insn_opcode < orig(dbg_ascii_state)
dbg_insn_opcode > orig(alu_add_sub)
dbg_insn_opcode != orig(alu_shl)
dbg_insn_opcode > orig(alu_shr)
dbg_insn_opcode > orig(alu_eq)
irq_mask > mem_state
irq_mask > mem_rdata_word
irq_mask > mem_do_wdata
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_rs1
irq_mask > dbg_rs2val
irq_mask > cpu_state
irq_mask != dbg_ascii_state
irq_mask > alu_out
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > alu_ltu
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
irq_mask > orig(count_cycle)
irq_mask > orig(mem_state)
irq_mask > orig(dbg_rs1val)
irq_mask > orig(q_ascii_instr)
irq_mask > orig(q_insn_opcode)
irq_mask > orig(cpu_state)
irq_mask < orig(dbg_ascii_state)
irq_mask > orig(alu_add_sub)
irq_mask > orig(alu_shl)
irq_mask > orig(alu_shr)
irq_mask > orig(alu_eq)
mem_state > mem_do_wdata
mem_state != decoded_rd
mem_state < decoded_rs1
mem_state <= decoded_rs2
mem_state <= decoded_imm
mem_state < decoded_imm_j
mem_state < new_ascii_instr
mem_state < dbg_ascii_instr
mem_state != dbg_insn_rs1
mem_state <= cpu_state
mem_state < dbg_ascii_state
mem_state <= alu_out
alu_shl % mem_state == 0
mem_state != alu_shl
mem_state >= alu_eq
mem_state >= alu_ltu
mem_state != cpuregs_rs2
mem_state < orig(mem_addr)
mem_state < orig(count_cycle)
mem_state >= orig(mem_state)
mem_state != orig(dbg_rs1val)
mem_state < orig(q_ascii_instr)
mem_state < orig(q_insn_opcode)
mem_state <= orig(cpu_state)
mem_state < orig(dbg_ascii_state)
mem_state != orig(alu_add_sub)
mem_state != orig(alu_shl)
orig(alu_shl) % mem_state == 0
mem_state != orig(alu_shr)
mem_state > orig(alu_eq)
mem_rdata_word < decoded_imm_j
mem_rdata_word < new_ascii_instr
mem_rdata_word < dbg_ascii_instr
mem_rdata_word != dbg_rs2val
mem_rdata_word < dbg_ascii_state
mem_rdata_word < alu_out
mem_rdata_word >= alu_eq
mem_rdata_word >= cpuregs_rs1
mem_rdata_word != cpuregs_rs2
mem_rdata_word < orig(mem_addr)
mem_rdata_word < orig(count_cycle)
mem_rdata_word != orig(dbg_rs1val)
mem_rdata_word < orig(q_ascii_instr)
mem_rdata_word < orig(q_insn_opcode)
mem_rdata_word < orig(dbg_ascii_state)
mem_rdata_word != orig(alu_add_sub)
mem_rdata_word != orig(alu_shl)
mem_rdata_word != orig(alu_shr)
mem_rdata_word >= orig(alu_eq)
mem_do_wdata != decoded_rd
mem_do_wdata < decoded_rs1
mem_do_wdata < decoded_rs2
mem_do_wdata < decoded_imm
mem_do_wdata < decoded_imm_j
mem_do_wdata < new_ascii_instr
mem_do_wdata < dbg_ascii_instr
mem_do_wdata <= dbg_insn_rs1
mem_do_wdata < cpu_state
mem_do_wdata < dbg_ascii_state
mem_do_wdata < alu_out
mem_do_wdata != cpuregs_rs2
mem_do_wdata < orig(mem_addr)
mem_do_wdata < orig(count_cycle)
mem_do_wdata <= orig(mem_state)
mem_do_wdata != orig(dbg_rs1val)
mem_do_wdata < orig(q_ascii_instr)
mem_do_wdata < orig(q_insn_opcode)
mem_do_wdata < orig(cpu_state)
mem_do_wdata < orig(dbg_ascii_state)
mem_do_wdata != orig(alu_add_sub)
mem_do_wdata != orig(alu_shl)
mem_do_wdata > orig(alu_eq)
decoded_rd <= decoded_rs1
decoded_rd != decoded_rs2
decoded_rd != decoded_imm
decoded_rd < decoded_imm_j
decoded_rd < new_ascii_instr
decoded_rd < dbg_ascii_instr
decoded_rd <= dbg_insn_rs1
decoded_rd != dbg_rs2val
decoded_rd % dbg_rs2val == 0
decoded_rd < cpu_state
decoded_rd < dbg_ascii_state
decoded_rd >= alu_eq
decoded_rd >= alu_ltu
decoded_rd != cpuregs_rs2
decoded_rd < orig(mem_addr)
decoded_rd < orig(count_cycle)
decoded_rd != orig(mem_state)
decoded_rd != orig(dbg_rs1val)
decoded_rd < orig(q_ascii_instr)
decoded_rd < orig(q_insn_opcode)
decoded_rd < orig(cpu_state)
decoded_rd < orig(dbg_ascii_state)
decoded_rd != orig(alu_add_sub)
decoded_rd % orig(alu_add_sub) == 0
decoded_rd >= orig(alu_eq)
decoded_rs1 > decoded_rs2
decoded_rs1 != decoded_imm
decoded_rs1 < decoded_imm_j
decoded_rs1 < new_ascii_instr
decoded_rs1 < dbg_ascii_instr
decoded_rs1 >= dbg_insn_rs1
decoded_rs1 != cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 > alu_eq
decoded_rs1 > alu_ltu
decoded_rs1 != cpuregs_rs2
decoded_rs1 < orig(mem_addr)
decoded_rs1 <= orig(count_cycle)
decoded_rs1 > orig(mem_state)
decoded_rs1 != orig(dbg_rs1val)
decoded_rs1 < orig(q_ascii_instr)
decoded_rs1 < orig(q_insn_opcode)
decoded_rs1 != orig(cpu_state)
decoded_rs1 < orig(dbg_ascii_state)
decoded_rs1 != orig(alu_add_sub)
decoded_rs1 != orig(alu_shl)
decoded_rs1 > orig(alu_eq)
decoded_rs2 <= decoded_imm
decoded_rs2 < decoded_imm_j
decoded_rs2 < new_ascii_instr
decoded_rs2 < dbg_ascii_instr
decoded_rs2 != dbg_insn_rs1
decoded_rs2 != cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 <= alu_out
decoded_rs2 != alu_shl
decoded_rs2 >= alu_eq
decoded_rs2 >= alu_ltu
decoded_rs2 != cpuregs_rs2
decoded_rs2 < orig(mem_addr)
decoded_rs2 < orig(count_cycle)
decoded_rs2 > orig(mem_state)
decoded_rs2 != orig(dbg_rs1val)
decoded_rs2 < orig(q_ascii_instr)
decoded_rs2 < orig(q_insn_opcode)
decoded_rs2 != orig(cpu_state)
decoded_rs2 < orig(dbg_ascii_state)
decoded_rs2 != orig(alu_add_sub)
decoded_rs2 != orig(alu_shl)
decoded_rs2 != orig(alu_shr)
decoded_rs2 > orig(alu_eq)
decoded_imm <= decoded_imm_j
decoded_imm != new_ascii_instr
decoded_imm != dbg_ascii_instr
decoded_imm != dbg_insn_rs1
decoded_imm > dbg_rs2val
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm != alu_shl
decoded_imm >= alu_eq
decoded_imm >= alu_ltu
decoded_imm != cpuregs_rs2
decoded_imm != orig(mem_addr)
decoded_imm != orig(count_cycle)
decoded_imm > orig(mem_state)
decoded_imm > orig(dbg_rs1val)
decoded_imm != orig(q_ascii_instr)
decoded_imm != orig(q_insn_opcode)
decoded_imm != orig(cpu_state)
decoded_imm < orig(dbg_ascii_state)
decoded_imm > orig(alu_add_sub)
decoded_imm > orig(alu_shl)
decoded_imm > orig(alu_shr)
decoded_imm > orig(alu_eq)
decoded_imm_j != new_ascii_instr
decoded_imm_j != dbg_ascii_instr
decoded_imm_j > dbg_insn_rs1
decoded_imm_j > dbg_rs2val
decoded_imm_j > cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j > alu_out
decoded_imm_j > alu_shl
decoded_imm_j > alu_shr
decoded_imm_j > alu_eq
decoded_imm_j > alu_ltu
decoded_imm_j > cpuregs_rs1
decoded_imm_j > cpuregs_rs2
decoded_imm_j > orig(mem_addr)
decoded_imm_j > orig(count_cycle)
decoded_imm_j > orig(mem_state)
decoded_imm_j > orig(dbg_rs1val)
decoded_imm_j > orig(q_ascii_instr)
decoded_imm_j > orig(q_insn_opcode)
decoded_imm_j > orig(cpu_state)
decoded_imm_j < orig(dbg_ascii_state)
decoded_imm_j > orig(alu_add_sub)
decoded_imm_j > orig(alu_shl)
decoded_imm_j > orig(alu_shr)
decoded_imm_j > orig(alu_eq)
new_ascii_instr >= dbg_ascii_instr
new_ascii_instr > dbg_insn_rs1
new_ascii_instr > dbg_rs2val
new_ascii_instr > cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_out
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > alu_ltu
new_ascii_instr > cpuregs_rs1
new_ascii_instr > cpuregs_rs2
new_ascii_instr > orig(mem_addr)
new_ascii_instr > orig(count_cycle)
new_ascii_instr > orig(mem_state)
new_ascii_instr > orig(dbg_rs1val)
new_ascii_instr > orig(q_ascii_instr)
new_ascii_instr > orig(q_insn_opcode)
new_ascii_instr > orig(cpu_state)
new_ascii_instr < orig(dbg_ascii_state)
new_ascii_instr > orig(alu_add_sub)
new_ascii_instr != orig(alu_shl)
new_ascii_instr > orig(alu_shr)
new_ascii_instr > orig(alu_eq)
dbg_ascii_instr > dbg_insn_rs1
dbg_ascii_instr > dbg_rs2val
dbg_ascii_instr > cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr > alu_out
dbg_ascii_instr != alu_shl
dbg_ascii_instr > alu_shr
dbg_ascii_instr > alu_eq
dbg_ascii_instr > alu_ltu
dbg_ascii_instr > cpuregs_rs1
dbg_ascii_instr > cpuregs_rs2
dbg_ascii_instr > orig(mem_addr)
dbg_ascii_instr > orig(count_cycle)
dbg_ascii_instr > orig(mem_state)
dbg_ascii_instr > orig(dbg_rs1val)
dbg_ascii_instr >= orig(q_ascii_instr)
dbg_ascii_instr != orig(q_insn_opcode)
dbg_ascii_instr > orig(cpu_state)
dbg_ascii_instr < orig(dbg_ascii_state)
dbg_ascii_instr > orig(alu_add_sub)
dbg_ascii_instr != orig(alu_shl)
dbg_ascii_instr > orig(alu_shr)
dbg_ascii_instr > orig(alu_eq)
dbg_insn_rs1 < cpu_state
dbg_insn_rs1 < dbg_ascii_state
alu_shl % dbg_insn_rs1 == 0
dbg_insn_rs1 > alu_eq
dbg_insn_rs1 > alu_ltu
dbg_insn_rs1 != cpuregs_rs2
dbg_insn_rs1 < orig(mem_addr)
dbg_insn_rs1 < orig(count_cycle)
dbg_insn_rs1 != orig(mem_state)
dbg_insn_rs1 != orig(dbg_rs1val)
dbg_insn_rs1 < orig(q_ascii_instr)
dbg_insn_rs1 < orig(q_insn_opcode)
dbg_insn_rs1 < orig(cpu_state)
dbg_insn_rs1 < orig(dbg_ascii_state)
dbg_insn_rs1 != orig(alu_add_sub)
dbg_insn_rs1 != orig(alu_shl)
dbg_insn_rs1 > orig(alu_eq)
dbg_rs2val < dbg_ascii_state
dbg_rs2val < alu_out
dbg_rs2val != alu_shl
alu_eq % dbg_rs2val == 0
dbg_rs2val != alu_eq
alu_ltu % dbg_rs2val == 0
dbg_rs2val != alu_ltu
dbg_rs2val != cpuregs_rs1
dbg_rs2val != cpuregs_rs2
dbg_rs2val < orig(mem_addr)
dbg_rs2val < orig(count_cycle)
dbg_rs2val <= orig(dbg_rs1val)
dbg_rs2val < orig(q_ascii_instr)
dbg_rs2val < orig(q_insn_opcode)
dbg_rs2val < orig(dbg_ascii_state)
dbg_rs2val <= orig(alu_add_sub)
dbg_rs2val >= orig(alu_eq)
orig(alu_eq) % dbg_rs2val == 0
cpu_state < dbg_ascii_state
cpu_state > alu_eq
cpu_state > alu_ltu
cpu_state != cpuregs_rs2
cpu_state < orig(mem_addr)
cpu_state < orig(count_cycle)
cpu_state >= orig(mem_state)
cpu_state != orig(dbg_rs1val)
cpu_state < orig(q_ascii_instr)
cpu_state < orig(q_insn_opcode)
cpu_state <= orig(cpu_state)
cpu_state < orig(dbg_ascii_state)
cpu_state != orig(alu_add_sub)
cpu_state != orig(alu_shl)
cpu_state != orig(alu_shr)
cpu_state > orig(alu_eq)
dbg_ascii_state > alu_out
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > alu_ltu
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
dbg_ascii_state > orig(mem_addr)
dbg_ascii_state > orig(count_cycle)
dbg_ascii_state > orig(mem_state)
dbg_ascii_state > orig(dbg_rs1val)
dbg_ascii_state > orig(q_ascii_instr)
dbg_ascii_state > orig(q_insn_opcode)
dbg_ascii_state > orig(cpu_state)
dbg_ascii_state <= orig(dbg_ascii_state)
dbg_ascii_state > orig(alu_add_sub)
dbg_ascii_state > orig(alu_shl)
dbg_ascii_state > orig(alu_shr)
dbg_ascii_state > orig(alu_eq)
alu_out > alu_shr
alu_out > alu_eq
alu_ltu % alu_out == 0
alu_out >= alu_ltu
alu_out > cpuregs_rs1
alu_out != cpuregs_rs2
alu_out != orig(mem_addr)
alu_out != orig(count_cycle)
alu_out > orig(mem_state)
alu_out > orig(dbg_rs1val)
alu_out < orig(q_ascii_instr)
alu_out < orig(q_insn_opcode)
alu_out < orig(dbg_ascii_state)
alu_out % orig(alu_add_sub) == 0
alu_out >= orig(alu_add_sub)
alu_out != orig(alu_shl)
alu_out > orig(alu_shr)
alu_out > orig(alu_eq)
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl >= cpuregs_rs1
alu_shl != cpuregs_rs2
alu_shl != orig(count_cycle)
alu_shl != orig(q_ascii_instr)
alu_shl != orig(q_insn_opcode)
alu_shl < orig(dbg_ascii_state)
alu_shl != orig(alu_add_sub)
alu_shl >= orig(alu_shl)
alu_shl >= orig(alu_shr)
alu_shl >= orig(alu_eq)
alu_shr != cpuregs_rs2
alu_shr <= orig(mem_addr)
alu_shr != orig(count_cycle)
alu_shr < orig(q_ascii_instr)
alu_shr < orig(q_insn_opcode)
alu_shr != orig(cpu_state)
alu_shr < orig(dbg_ascii_state)
alu_shr != orig(alu_add_sub)
alu_shr >= orig(alu_shr)
alu_shr >= orig(alu_eq)
alu_eq != cpuregs_rs2
alu_eq < orig(mem_addr)
alu_eq < orig(count_cycle)
alu_eq != orig(dbg_rs1val)
alu_eq < orig(q_ascii_instr)
alu_eq < orig(q_insn_opcode)
alu_eq < orig(cpu_state)
alu_eq < orig(dbg_ascii_state)
alu_eq != orig(alu_add_sub)
alu_eq % orig(alu_add_sub) == 0
alu_eq >= orig(alu_eq)
alu_ltu != cpuregs_rs1
alu_ltu != cpuregs_rs2
alu_ltu < orig(mem_addr)
alu_ltu < orig(count_cycle)
alu_ltu != orig(dbg_rs1val)
alu_ltu < orig(q_ascii_instr)
alu_ltu < orig(q_insn_opcode)
alu_ltu < orig(cpu_state)
alu_ltu < orig(dbg_ascii_state)
alu_ltu != orig(alu_add_sub)
alu_ltu % orig(alu_add_sub) == 0
alu_ltu >= orig(alu_eq)
cpuregs_rs1 <= cpuregs_rs2
cpuregs_rs1 < orig(mem_addr)
cpuregs_rs1 < orig(count_cycle)
cpuregs_rs1 != orig(dbg_rs1val)
cpuregs_rs1 < orig(q_ascii_instr)
cpuregs_rs1 < orig(q_insn_opcode)
cpuregs_rs1 < orig(dbg_ascii_state)
cpuregs_rs1 != orig(alu_add_sub)
cpuregs_rs1 != orig(alu_shl)
cpuregs_rs1 != orig(alu_shr)
cpuregs_rs1 != orig(alu_eq)
cpuregs_rs2 <= orig(mem_addr)
cpuregs_rs2 != orig(count_cycle)
cpuregs_rs2 != orig(mem_state)
cpuregs_rs2 != orig(dbg_rs1val)
cpuregs_rs2 < orig(q_ascii_instr)
cpuregs_rs2 < orig(q_insn_opcode)
cpuregs_rs2 != orig(cpu_state)
cpuregs_rs2 < orig(dbg_ascii_state)
cpuregs_rs2 != orig(alu_add_sub)
cpuregs_rs2 != orig(alu_shl)
cpuregs_rs2 != orig(alu_shr)
cpuregs_rs2 != orig(alu_eq)
14 * mem_instr + 22 * mem_wdata - count_cycle + 10 == 0
3 * mem_instr + 4 * mem_wdata - count_instr + 1 == 0
mem_instr + mem_wdata - mem_rdata_word - 1 == 0
1019 * mem_instr - mem_wdata + alu_out - 1020 == 0
14 * mem_instr + 22 * mem_wdata - orig(count_cycle) + 9 == 0
2 * mem_instr - mem_la_wdata + dbg_rs2val == 0
1022 * mem_instr - mem_la_wdata + orig(alu_add_sub) - 1020 == 0
5 * mem_instr + 2 * count_cycle - 11 * count_instr - 9 == 0
9.4258506114E10 * mem_instr - count_cycle + 22 * next_insn_opcode - 9.425850609E10 == 0
8 * mem_instr + count_cycle - 22 * mem_rdata_word - 32 == 0
22432 * mem_instr - count_cycle + 22 * alu_out - 22430 == 0
1.7137910203E10 * mem_instr - count_instr + 4 * next_insn_opcode - 1.7137910199E10 == 0
mem_instr + count_instr - 4 * mem_rdata_word - 5 == 0
4079 * mem_instr - count_instr + 4 * alu_out - 4079 == 0
5 * mem_instr - 11 * count_instr + 2 * orig(count_cycle) - 7 == 0
4.284476531E9 * mem_instr - reg_op1 + next_insn_opcode - 4.284476531E9 == 0
1021 * mem_instr + reg_op1 - cpuregs_rs1 - 1021 == 0
4.284477551E9 * mem_instr + next_insn_opcode - alu_eq - 4.284477551E9 == 0
4.28447755E9 * mem_instr + next_insn_opcode + alu_ltu - 4.284477551E9 == 0
4.284477552E9 * mem_instr + next_insn_opcode - cpuregs_rs1 - 4.284477552E9 == 0
9.4258506114E10 * mem_instr + 22 * next_insn_opcode - orig(count_cycle) - 9.4258506091E10 == 0
1020 * mem_instr - mem_rdata_word + alu_out - 1021 == 0
8 * mem_instr - 22 * mem_rdata_word + orig(count_cycle) - 31 == 0
1020 * mem_instr - dbg_rs2val + orig(alu_add_sub) - 1020 == 0
22432 * mem_instr + 22 * alu_out - orig(count_cycle) - 22431 == 0
7 * mem_addr - 11044 * mem_wdata + 502 * count_cycle - 12160 == 0
3 * mem_addr - 4016 * mem_wdata + 1004 * count_instr - 4064 == 0
mem_addr - 1004 * mem_wdata + 1004 * mem_rdata_word - 16 == 0
1019 * mem_addr + 1004 * mem_wdata - 1004 * alu_out - 15300 == 0
7 * mem_addr - 11044 * mem_wdata + 502 * orig(count_cycle) - 11658 == 0
mem_addr + 502 * mem_la_wdata - 502 * dbg_rs2val - 1020 == 0
511 * mem_addr + 502 * mem_la_wdata - 502 * orig(alu_add_sub) - 9180 == 0
5 * mem_addr - 2008 * count_cycle + 11044 * count_instr + 3936 == 0
4.7129253057E10 * mem_addr + 502 * count_cycle - 11044 * next_insn_opcode - 7.5406806096E11 == 0
2 * mem_addr - 251 * count_cycle + 5522 * mem_rdata_word + 5992 == 0
5608 * mem_addr + 251 * count_cycle - 5522 * alu_out - 90230 == 0
1.7137910203E10 * mem_addr + 1004 * count_instr - 4016 * next_insn_opcode - 2.74206567264E11 == 0
mem_addr - 1004 * count_instr + 4016 * mem_rdata_word + 4000 == 0
4079 * mem_addr + 1004 * count_instr - 4016 * alu_out - 65264 == 0
5 * mem_addr + 11044 * count_instr - 2008 * orig(count_cycle) + 1928 == 0
4.284476531E9 * mem_addr + 1004 * reg_op1 - 1004 * next_insn_opcode - 6.8551624496E10 == 0
1021 * mem_addr - 1004 * reg_op1 + 1004 * cpuregs_rs1 - 16336 == 0
4.284477551E9 * mem_addr - 1004 * next_insn_opcode + 1004 * alu_eq - 6.8551640816E10 == 0
2142238775 * mem_addr - 502 * next_insn_opcode - 502 * alu_ltu - 3.4275819898E10 == 0
1071119388 * mem_addr - 251 * next_insn_opcode + 251 * cpuregs_rs1 - 1.7137910208E10 == 0
4.7129253057E10 * mem_addr - 11044 * next_insn_opcode + 502 * orig(count_cycle) - 7.54068060458E11 == 0
255 * mem_addr + 251 * mem_rdata_word - 251 * alu_out - 3829 == 0
2 * mem_addr + 5522 * mem_rdata_word - 251 * orig(count_cycle) + 5741 == 0
255 * mem_addr + 251 * dbg_rs2val - 251 * orig(alu_add_sub) - 4080 == 0
5608 * mem_addr - 5522 * alu_out + 251 * orig(count_cycle) - 89979 == 0
330 * mem_wdata - 14 * mem_wstrb - 15 * count_cycle + 360 == 0
20 * mem_wdata - mem_wstrb - 5 * count_instr + 20 == 0
15 * mem_wdata - mem_wstrb - 15 * mem_rdata_word == 0
15 * mem_wdata + 1019 * mem_wstrb - 15 * alu_out + 15 == 0
330 * mem_wdata - 14 * mem_wstrb - 15 * orig(count_cycle) + 345 == 0
10 * mem_wdata - 3 * count_cycle + 14 * count_instr + 16 == 0
44 * mem_wdata - 2 * count_cycle - 7 * reg_pc + 132 == 0
44 * mem_wdata - 2 * count_cycle - 7 * reg_next_pc + 160 == 0
4.7129253057E10 * mem_wdata - 2142238775 * count_cycle - 7 * next_insn_opcode + 5.14137306E10 == 0
11261360 * mem_wdata - 511880 * count_cycle - 7 * dbg_insn_opcode + 20085829 == 0
22 * mem_wdata - count_cycle - 14 * mem_state + 38 == 0
8 * mem_wdata - count_cycle + 14 * mem_rdata_word + 24 == 0
22 * mem_wdata - count_cycle - 14 * mem_do_wdata + 24 == 0
22 * mem_wdata - count_cycle + 7 * decoded_rd + 10 == 0
638 * mem_wdata - 29 * count_cycle - 14 * decoded_rs1 + 724 == 0
220 * mem_wdata - 10 * count_cycle - 7 * decoded_rs2 + 247 == 0
9.4489280226E10 * mem_wdata - 4.294967283E9 * count_cycle - 14 * decoded_imm + 1.03079214806E11 == 0
6.7491281E9 * mem_wdata - 306778550 * count_cycle - decoded_imm_j + 7.362752784E9 == 0
3.5793945022E10 * mem_wdata - 1626997501 * count_cycle + 14 * new_ascii_instr + 1.6172370426E10 == 0
1.7973336678E10 * mem_wdata - 816969849 * count_cycle + 7 * dbg_ascii_instr + 8.169491577E9 == 0
22 * mem_wdata - count_cycle + 14 * dbg_insn_rs1 - 4 == 0
66 * mem_wdata - 3 * count_cycle + 7 * cpu_state + 16 == 0
5.435893940334E12 * mem_wdata - 2.47086088197E11 * count_cycle - 7 * dbg_ascii_state + 5.941982840365E12 == 0
22432 * mem_wdata - 1019 * count_cycle - 14 * alu_out + 24470 == 0
22462 * mem_wdata - 1021 * count_cycle + 14 * cpuregs_rs2 + 10224 == 0
22 * mem_wdata - count_cycle - 7 * orig(mem_state) + 24 == 0
22462 * mem_wdata - 1021 * count_cycle - 14 * orig(dbg_rs1val) + 24490 == 0
2816 * mem_wdata - 128 * count_cycle - orig(q_ascii_instr) + 30839 == 0
23066208 * mem_wdata - 1048464 * count_cycle - 7 * orig(q_insn_opcode) + 25451669 == 0
330 * mem_wdata - 15 * count_cycle + 7 * orig(cpu_state) + 136 == 0
1.305507272300396E15 * mem_wdata - 5.9341239650018E13 * count_cycle + 7 * orig(dbg_ascii_state) + 5.89941274541785E14 == 0
22 * mem_wdata - count_cycle - 14 * orig(alu_eq) + 10 == 0
16 * mem_wdata - 4 * count_instr - 3 * reg_pc + 52 == 0
16 * mem_wdata - 4 * count_instr - 3 * reg_next_pc + 64 == 0
1.7137910203E10 * mem_wdata - 4.28447755E9 * count_instr - 3 * next_insn_opcode + 1.71379102E10 == 0
4095040 * mem_wdata - 1023760 * count_instr - 3 * dbg_insn_opcode + 7438201 == 0
4 * mem_wdata - count_instr - 3 * mem_state + 7 == 0
mem_wdata - count_instr + 3 * mem_rdata_word + 4 == 0
4 * mem_wdata - count_instr - 3 * mem_do_wdata + 4 == 0
8 * mem_wdata - 2 * count_instr + 3 * decoded_rd + 2 == 0
116 * mem_wdata - 29 * count_instr - 3 * decoded_rs1 + 122 == 0
80 * mem_wdata - 20 * count_instr - 3 * decoded_rs2 + 83 == 0
5.726623044E9 * mem_wdata - 1431655761 * count_instr - decoded_imm + 5.726623045E9 == 0
1.71795988E10 * mem_wdata - 4.2948997E9 * count_instr - 3 * decoded_imm_j + 1.7179801552E10 == 0
6.507990004E9 * mem_wdata - 1626997501 * count_instr + 3 * new_ascii_instr + 1606082233 == 0
2.178586264E9 * mem_wdata - 544646566 * count_instr + dbg_ascii_instr + 544617007 == 0
4 * mem_wdata - count_instr + 3 * dbg_insn_rs1 - 2 == 0
8 * mem_wdata - 2 * count_instr + cpu_state == 0
6.58896235192E11 * mem_wdata - 1.64724058798E11 * count_instr - dbg_ascii_state + 6.60598624283E11 == 0
4079 * mem_wdata - 1019 * count_instr - 3 * alu_out + 4079 == 0
4084 * mem_wdata - 1021 * count_instr + 3 * cpuregs_rs2 + 1024 == 0
10 * mem_wdata + 14 * count_instr - 3 * orig(count_cycle) + 13 == 0
8 * mem_wdata - 2 * count_instr - 3 * orig(mem_state) + 8 == 0
4084 * mem_wdata - 1021 * count_instr - 3 * orig(dbg_rs1val) + 4081 == 0
7168 * mem_wdata - 1792 * count_instr - 3 * orig(q_ascii_instr) + 90469 == 0
2795904 * mem_wdata - 698976 * count_instr - orig(q_insn_opcode) + 2837123 == 0
40 * mem_wdata - 10 * count_instr + orig(cpu_state) + 8 == 0
4.74729917200144E14 * mem_wdata - 1.18682479300036E14 * count_instr + 3 * orig(dbg_ascii_state) + 1.17194855603581E14 == 0
4 * mem_wdata - count_instr - 3 * orig(alu_eq) + 1 == 0
4 * mem_wdata - reg_pc - 4 * mem_rdata_word + 12 == 0
4 * mem_wdata + 1019 * reg_pc - 4 * alu_out - 12224 == 0
44 * mem_wdata - 7 * reg_pc - 2 * orig(count_cycle) + 130 == 0
4 * mem_wdata - reg_next_pc - 4 * mem_rdata_word + 16 == 0
4 * mem_wdata + 1019 * reg_next_pc - 4 * alu_out - 16300 == 0
44 * mem_wdata - 7 * reg_next_pc - 2 * orig(count_cycle) + 158 == 0
4.284476531E9 * mem_wdata + 1019 * next_insn_opcode - 4.28447755E9 * alu_out + 4.28447755E9 == 0
4.7129253057E10 * mem_wdata - 7 * next_insn_opcode - 2142238775 * orig(count_cycle) + 4.9271491825E10 == 0
1023760 * mem_wdata - dbg_insn_opcode - 1023760 * mem_rdata_word + 1114387 == 0
1023760 * mem_wdata + 1019 * dbg_insn_opcode - 1023760 * alu_out - 1134536593 == 0
11261360 * mem_wdata - 7 * dbg_insn_opcode - 511880 * orig(count_cycle) + 19573949 == 0
mem_wdata - mem_state - mem_rdata_word + 1 == 0
mem_wdata + 1019 * mem_state - alu_out - 1018 == 0
22 * mem_wdata - 14 * mem_state - orig(count_cycle) + 37 == 0
mem_wdata - mem_rdata_word - mem_do_wdata == 0
2 * mem_wdata - 2 * mem_rdata_word + decoded_rd - 2 == 0
29 * mem_wdata - 29 * mem_rdata_word - decoded_rs1 + 2 == 0
20 * mem_wdata - 20 * mem_rdata_word - decoded_rs2 + 1 == 0
4.294967283E9 * mem_wdata - 4.294967283E9 * mem_rdata_word - decoded_imm + 1 == 0
4.2948997E9 * mem_wdata - 4.2948997E9 * mem_rdata_word - decoded_imm_j + 67584 == 0
1626997501 * mem_wdata - 1626997501 * mem_rdata_word + new_ascii_instr - 1633969257 == 0
1633939698 * mem_wdata - 1633939698 * mem_rdata_word + dbg_ascii_instr - 1633969257 == 0
mem_wdata - mem_rdata_word + dbg_insn_rs1 - 2 == 0
6 * mem_wdata - 6 * mem_rdata_word + cpu_state - 8 == 0
4.94172176394E11 * mem_wdata - 4.94172176394E11 * mem_rdata_word - dbg_ascii_state + 1702389091 == 0
1020 * mem_wdata - 1019 * mem_rdata_word - alu_out + 1 == 0
1021 * mem_wdata - 1021 * mem_rdata_word + cpuregs_rs2 - 1020 == 0
8 * mem_wdata + 14 * mem_rdata_word - orig(count_cycle) + 23 == 0
2 * mem_wdata - 2 * mem_rdata_word - orig(mem_state) == 0
1021 * mem_wdata - 1021 * mem_rdata_word - orig(dbg_rs1val) - 1 == 0
1792 * mem_wdata - 1792 * mem_rdata_word - orig(q_ascii_instr) + 27767 == 0
2096928 * mem_wdata - 2096928 * mem_rdata_word - orig(q_insn_opcode) + 41219 == 0
30 * mem_wdata - 30 * mem_rdata_word + orig(cpu_state) - 32 == 0
1.18682479300036E14 * mem_wdata - 1.18682479300036E14 * mem_rdata_word + orig(dbg_ascii_state) - 1.19178353865521E14 == 0
mem_wdata - mem_rdata_word - orig(alu_eq) - 1 == 0
mem_wdata + 1019 * mem_do_wdata - alu_out + 1 == 0
22 * mem_wdata - 14 * mem_do_wdata - orig(count_cycle) + 23 == 0
2 * mem_wdata - 1019 * decoded_rd - 2 * alu_out + 2040 == 0
22 * mem_wdata + 7 * decoded_rd - orig(count_cycle) + 9 == 0
29 * mem_wdata + 1019 * decoded_rs1 - 29 * alu_out - 2009 == 0
638 * mem_wdata - 14 * decoded_rs1 - 29 * orig(count_cycle) + 695 == 0
20 * mem_wdata + 1019 * decoded_rs2 - 20 * alu_out - 999 == 0
220 * mem_wdata - 7 * decoded_rs2 - 10 * orig(count_cycle) + 237 == 0
4.294967283E9 * mem_wdata + 1019 * decoded_imm - 4.294967283E9 * alu_out + 4.294966264E9 == 0
9.4489280226E10 * mem_wdata - 14 * decoded_imm - 4.294967283E9 * orig(count_cycle) + 9.8784247523E10 == 0
4.2948997E9 * mem_wdata + 1019 * decoded_imm_j - 4.2948997E9 * alu_out + 4.226031604E9 == 0
6.7491281E9 * mem_wdata - decoded_imm_j - 306778550 * orig(count_cycle) + 7.055974234E9 == 0
1626997501 * mem_wdata - 1019 * new_ascii_instr - 1626997501 * alu_out + 1.666641670384E12 == 0
3.5793945022E10 * mem_wdata + 14 * new_ascii_instr - 1626997501 * orig(count_cycle) + 1.4545372925E10 == 0
1633939698 * mem_wdata - 1019 * dbg_ascii_instr - 1633939698 * alu_out + 1.666648612581E12 == 0
1.7973336678E10 * mem_wdata + 7 * dbg_ascii_instr - 816969849 * orig(count_cycle) + 7.352521728E9 == 0
mem_wdata - 1019 * dbg_insn_rs1 - alu_out + 2039 == 0
22 * mem_wdata + 14 * dbg_insn_rs1 - orig(count_cycle) - 5 == 0
mem_wdata - dbg_rs2val - cpuregs_rs1 - 1 == 0
6 * mem_wdata - 1019 * cpu_state - 6 * alu_out + 8158 == 0
66 * mem_wdata + 7 * cpu_state - 3 * orig(count_cycle) + 13 == 0
4.94172176394E11 * mem_wdata + 1019 * dbg_ascii_state - 4.94172176394E11 * alu_out - 1.240562307335E12 == 0
5.435893940334E12 * mem_wdata - 7 * dbg_ascii_state - 2.47086088197E11 * orig(count_cycle) + 5.694896752168E12 == 0
1021 * mem_wdata - 1021 * alu_out - 1019 * cpuregs_rs2 + 1040401 == 0
22432 * mem_wdata - 14 * alu_out - 1019 * orig(count_cycle) + 23451 == 0
2 * mem_wdata - 2 * alu_out + 1019 * orig(mem_state) + 2 == 0
1021 * mem_wdata - 1021 * alu_out + 1019 * orig(dbg_rs1val) + 2040 == 0
1792 * mem_wdata - 1792 * alu_out + 1019 * orig(q_ascii_instr) - 28292781 == 0
2096928 * mem_wdata - 2096928 * alu_out + 1019 * orig(q_insn_opcode) - 39905233 == 0
30 * mem_wdata - 30 * alu_out - 1019 * orig(cpu_state) + 32638 == 0
1.18682479300036E14 * mem_wdata - 1.18682479300036E14 * alu_out - 1019 * orig(dbg_ascii_state) + 1.21561425068265936E17 == 0
mem_wdata - alu_out + 1019 * orig(alu_eq) + 1020 == 0
22462 * mem_wdata + 14 * cpuregs_rs2 - 1021 * orig(count_cycle) + 9203 == 0
22 * mem_wdata - orig(count_cycle) - 7 * orig(mem_state) + 23 == 0
22462 * mem_wdata - 1021 * orig(count_cycle) - 14 * orig(dbg_rs1val) + 23469 == 0
2816 * mem_wdata - 128 * orig(count_cycle) - orig(q_ascii_instr) + 30711 == 0
23066208 * mem_wdata - 1048464 * orig(count_cycle) - 7 * orig(q_insn_opcode) + 24403205 == 0
330 * mem_wdata - 15 * orig(count_cycle) + 7 * orig(cpu_state) + 121 == 0
1.305507272300396E15 * mem_wdata - 5.9341239650018E13 * orig(count_cycle) + 7 * orig(dbg_ascii_state) + 5.30600034891767E14 == 0
22 * mem_wdata - orig(count_cycle) - 14 * orig(alu_eq) + 9 == 0
2 * mem_wstrb + 15 * mem_la_wdata - 15 * dbg_rs2val - 30 == 0
1022 * mem_wstrb + 15 * mem_la_wdata - 15 * orig(alu_add_sub) - 30 == 0
mem_wstrb - 6 * count_cycle + 33 * count_instr + 12 == 0
8 * mem_wstrb - 15 * count_cycle + 330 * mem_rdata_word + 360 == 0
22432 * mem_wstrb + 15 * count_cycle - 330 * alu_out - 30 == 0
mem_wstrb - 15 * count_instr + 60 * mem_rdata_word + 60 == 0
4079 * mem_wstrb + 15 * count_instr - 60 * alu_out == 0
mem_wstrb + 33 * count_instr - 6 * orig(count_cycle) + 6 == 0
4.284476531E9 * mem_wstrb + 15 * reg_op1 - 15 * next_insn_opcode == 0
1021 * mem_wstrb - 15 * reg_op1 + 15 * cpuregs_rs1 == 0
1428159184 * mem_wstrb - 5 * next_insn_opcode + 5 * cpuregs_rs1 == 0
68 * mem_wstrb + mem_rdata_word - alu_out + 1 == 0
8 * mem_wstrb + 330 * mem_rdata_word - 15 * orig(count_cycle) + 345 == 0
68 * mem_wstrb + dbg_rs2val - orig(alu_add_sub) == 0
22432 * mem_wstrb - 330 * alu_out + 15 * orig(count_cycle) - 15 == 0
2 * mem_la_wdata + reg_pc - 2 * dbg_rs2val - 16 == 0
2 * mem_la_wdata + 511 * reg_pc - 2 * orig(alu_add_sub) - 6136 == 0
2 * mem_la_wdata + reg_next_pc - 2 * dbg_rs2val - 20 == 0
2 * mem_la_wdata + 511 * reg_next_pc - 2 * orig(alu_add_sub) - 8180 == 0
mem_la_wdata + reg_op1 - alu_out == 0
4.284477551E9 * mem_la_wdata + 2 * next_insn_opcode - 4.284477551E9 * dbg_rs2val - 8.568955102E9 == 0
4.284477551E9 * mem_la_wdata + 1022 * next_insn_opcode - 4.284477551E9 * orig(alu_add_sub) - 8.568955102E9 == 0
511880 * mem_la_wdata + dbg_insn_opcode - 511880 * dbg_rs2val - 2138147 == 0
511880 * mem_la_wdata + 511 * dbg_insn_opcode - 511880 * orig(alu_add_sub) - 570475517 == 0
mem_la_wdata + 2 * mem_state - dbg_rs2val - 4 == 0
mem_la_wdata + 1022 * mem_state - orig(alu_add_sub) - 1024 == 0
mem_la_wdata + 2 * mem_do_wdata - dbg_rs2val - 2 == 0
mem_la_wdata + 1022 * mem_do_wdata - orig(alu_add_sub) - 2 == 0
mem_la_wdata - decoded_rd - dbg_rs2val == 0
mem_la_wdata - 511 * decoded_rd - orig(alu_add_sub) + 1020 == 0
29 * mem_la_wdata + 2 * decoded_rs1 - 29 * dbg_rs2val - 62 == 0
29 * mem_la_wdata + 1022 * decoded_rs1 - 29 * orig(alu_add_sub) - 2102 == 0
10 * mem_la_wdata + decoded_rs2 - 10 * dbg_rs2val - 21 == 0
10 * mem_la_wdata + 511 * decoded_rs2 - 10 * orig(alu_add_sub) - 531 == 0
4.294967283E9 * mem_la_wdata + 2 * decoded_imm - 4.294967283E9 * dbg_rs2val - 8.589934568E9 == 0
4.294967283E9 * mem_la_wdata + 1022 * decoded_imm - 4.294967283E9 * orig(alu_add_sub) - 8.589935588E9 == 0
2147449850 * mem_la_wdata + decoded_imm_j - 2147449850 * dbg_rs2val - 4.294967284E9 == 0
306778550 * mem_la_wdata + 73 * decoded_imm_j - 306778550 * orig(alu_add_sub) - 618490732 == 0
1626997501 * mem_la_wdata - 2 * new_ascii_instr - 1626997501 * dbg_rs2val + 13943512 == 0
22287637 * mem_la_wdata - 14 * new_ascii_instr - 22287637 * orig(alu_add_sub) + 2.2830994324E10 == 0
816969849 * mem_la_wdata - dbg_ascii_instr - 816969849 * dbg_rs2val + 29559 == 0
816969849 * mem_la_wdata - 511 * dbg_ascii_instr - 816969849 * orig(alu_add_sub) + 8.33324350629E11 == 0
mem_la_wdata - 2 * dbg_insn_rs1 - dbg_rs2val + 2 == 0
mem_la_wdata - 1022 * dbg_insn_rs1 - orig(alu_add_sub) + 2042 == 0
3 * mem_la_wdata - 3 * dbg_rs2val - cpu_state + 2 == 0
2.47086088197E11 * mem_la_wdata - 2.47086088197E11 * dbg_rs2val + dbg_ascii_state - 4.95874565485E11 == 0
1021 * mem_la_wdata - 1021 * dbg_rs2val - 2 * cpuregs_rs2 - 2 == 0
mem_la_wdata - dbg_rs2val + orig(mem_state) - 2 == 0
1021 * mem_la_wdata - 1021 * dbg_rs2val + 2 * orig(dbg_rs1val) - 2040 == 0
896 * mem_la_wdata - 896 * dbg_rs2val + orig(q_ascii_instr) - 29559 == 0
1048464 * mem_la_wdata - 1048464 * dbg_rs2val + orig(q_insn_opcode) - 2138147 == 0
15 * mem_la_wdata - 15 * dbg_rs2val - orig(cpu_state) + 2 == 0
5.9341239650018E13 * mem_la_wdata - 5.9341239650018E13 * dbg_rs2val - orig(dbg_ascii_state) + 4.95874565485E11 == 0
510 * mem_la_wdata - 511 * dbg_rs2val + orig(alu_add_sub) - 1020 == 0
mem_la_wdata - dbg_rs2val + 2 * orig(alu_eq) == 0
3 * mem_la_wdata - 511 * cpu_state - 3 * orig(alu_add_sub) + 4082 == 0
2.47086088197E11 * mem_la_wdata + 511 * dbg_ascii_state - 2.47086088197E11 * orig(alu_add_sub) - 1.364093001895E12 == 0
1021 * mem_la_wdata - 1022 * cpuregs_rs2 - 1021 * orig(alu_add_sub) + 1040398 == 0
mem_la_wdata + 511 * orig(mem_state) - orig(alu_add_sub) - 2 == 0
1021 * mem_la_wdata + 1022 * orig(dbg_rs1val) - 1021 * orig(alu_add_sub) - 1020 == 0
128 * mem_la_wdata + 73 * orig(q_ascii_instr) - 128 * orig(alu_add_sub) - 2027247 == 0
1048464 * mem_la_wdata + 511 * orig(q_insn_opcode) - 1048464 * orig(alu_add_sub) - 23159837 == 0
15 * mem_la_wdata - 511 * orig(cpu_state) - 15 * orig(alu_add_sub) + 16322 == 0
5.9341239650018E13 * mem_la_wdata - 511 * orig(dbg_ascii_state) - 5.9341239650018E13 * orig(alu_add_sub) + 6.0781456345981192E16 == 0
mem_la_wdata - orig(alu_add_sub) + 1022 * orig(alu_eq) + 1020 == 0
8 * count_cycle - 44 * count_instr - 5 * reg_pc + 44 == 0
8 * count_cycle - 44 * count_instr - 5 * reg_next_pc + 64 == 0
1.7137910203E10 * count_cycle - 9.4258506114E10 * count_instr - 10 * next_insn_opcode - 3.4275820416E10 == 0
409504 * count_cycle - 2252272 * count_instr - dbg_insn_opcode + 295379 == 0
2 * count_cycle - 11 * count_instr - 5 * mem_state + 1 == 0
count_cycle - 8 * count_instr + 10 * mem_rdata_word + 8 == 0
2 * count_cycle - 11 * count_instr - 5 * mem_do_wdata - 4 == 0
4 * count_cycle - 22 * count_instr + 5 * decoded_rd - 18 == 0
58 * count_cycle - 319 * count_instr - 5 * decoded_rs1 - 106 == 0
8 * count_cycle - 44 * count_instr - decoded_rs2 - 15 == 0
8.589934566E9 * count_cycle - 4.7244640113E10 * count_instr - 5 * decoded_imm - 1.7179869127E10 == 0
1717959880 * count_cycle - 9.44877934E9 * count_instr - decoded_imm_j - 3.435852176E9 == 0
3.253995002E9 * count_cycle - 1.7896972511E10 * count_instr + 5 * new_ascii_instr - 1.4677836289E10 == 0
3.267879396E9 * count_cycle - 1.7973336678E10 * count_instr + 5 * dbg_ascii_instr - 1.4705605077E10 == 0
2 * count_cycle - 11 * count_instr + 5 * dbg_insn_rs1 - 14 == 0
12 * count_cycle - 66 * count_instr + 5 * cpu_state - 64 == 0
9.88344352788E11 * count_cycle - 5.435893940334E12 * count_instr - 5 * dbg_ascii_state - 1.968176760121E12 == 0
4079 * count_cycle - 22432 * count_instr - 10 * alu_out - 8158 == 0
2042 * count_cycle - 11231 * count_instr + 5 * cpuregs_rs2 - 9184 == 0
4 * count_cycle - 22 * count_instr - 5 * orig(mem_state) - 8 == 0
2042 * count_cycle - 11231 * count_instr - 5 * orig(dbg_rs1val) - 4089 == 0
3584 * count_cycle - 19712 * count_instr - 5 * orig(q_ascii_instr) + 131667 == 0
4193856 * count_cycle - 23066208 * count_instr - 5 * orig(q_insn_opcode) - 8181617 == 0
12 * count_cycle - 66 * count_instr + orig(cpu_state) - 56 == 0
2.37364958600072E14 * count_cycle - 1.305507272300396E15 * count_instr + 5 * orig(dbg_ascii_state) - 1.070621686527749E15 == 0
2 * count_cycle - 11 * count_instr - 5 * orig(alu_eq) - 9 == 0
2 * count_cycle + 4.7129253057E10 * reg_pc - 44 * next_insn_opcode - 5.65551036732E11 == 0
count_cycle - 2 * reg_pc - 22 * mem_rdata_word == 0
count_cycle + 5608 * reg_pc - 22 * alu_out - 67298 == 0
2 * count_cycle + 4.7129253057E10 * reg_next_pc - 44 * next_insn_opcode - 7.5406804896E11 == 0
count_cycle - 2 * reg_next_pc - 22 * mem_rdata_word + 8 == 0
count_cycle + 5608 * reg_next_pc - 22 * alu_out - 89730 == 0
511880 * count_cycle - 11261360 * next_insn_opcode + 4.7129253057E10 * dbg_insn_opcode - 5.2520226938716176E16 == 0
count_cycle - 22 * next_insn_opcode + 9.4258506114E10 * mem_state - 9.4258506138E10 == 0
4.284477551E9 * count_cycle - 8 * next_insn_opcode - 9.4258506114E10 * mem_rdata_word - 1.02827461224E11 == 0
count_cycle - 22 * next_insn_opcode - 4.7129253057E10 * decoded_rd + 9.425850609E10 == 0
29 * count_cycle - 638 * next_insn_opcode + 9.4258506114E10 * decoded_rs1 - 1.88517012924E11 == 0
10 * count_cycle - 220 * next_insn_opcode + 4.7129253057E10 * decoded_rs2 - 4.7129253297E10 == 0
count_cycle - 22 * next_insn_opcode - 9.4258506114E10 * dbg_insn_rs1 + 1.88517012204E11 == 0
count_cycle - 22 * next_insn_opcode - 1.5709751019E10 * cpu_state + 1.25678008128E11 == 0
1021 * count_cycle - 22462 * next_insn_opcode - 9.4258506114E10 * cpuregs_rs2 + 9.6143676211776E13 == 0
1021 * count_cycle - 22462 * next_insn_opcode + 9.4258506114E10 * orig(dbg_rs1val) + 9.425848161E10 == 0
896 * count_cycle - 19712 * next_insn_opcode + 4.7129253057E10 * orig(q_ascii_instr) - 1.308637969655223E15 == 0
38832 * count_cycle - 854304 * next_insn_opcode + 1745527891 * orig(q_insn_opcode) - 7.1948915071097E13 == 0
5 * count_cycle - 110 * next_insn_opcode - 1.5709751019E10 * orig(cpu_state) + 5.02712032488E11 == 0
count_cycle - 22 * next_insn_opcode + 9.4258506114E10 * orig(alu_eq) + 9.425850609E10 == 0
127970 * count_cycle - dbg_insn_opcode - 2815340 * mem_rdata_word - 1956893 == 0
63985 * count_cycle + 1402 * dbg_insn_opcode - 1407670 * alu_out - 1562498544 == 0
count_cycle - 8 * mem_state - 22 * mem_rdata_word - 16 == 0
count_cycle + 22432 * mem_state - 22 * alu_out - 22434 == 0
count_cycle - 22 * mem_rdata_word - 8 * mem_do_wdata - 24 == 0
count_cycle - 22 * mem_rdata_word + 4 * decoded_rd - 32 == 0
29 * count_cycle - 638 * mem_rdata_word - 8 * decoded_rs1 - 680 == 0
5 * count_cycle - 110 * mem_rdata_word - 2 * decoded_rs2 - 118 == 0
4.294967283E9 * count_cycle - 9.4489280226E10 * mem_rdata_word - 8 * decoded_imm - 1.03079214784E11 == 0
1073724925 * count_cycle - 2.362194835E10 * mem_rdata_word - 2 * decoded_imm_j - 2.5769263032E10 == 0
1626997501 * count_cycle - 3.5793945022E10 * mem_rdata_word + 8 * new_ascii_instr - 5.211969408E10 == 0
816969849 * count_cycle - 1.7973336678E10 * mem_rdata_word + 4 * dbg_ascii_instr - 2.6143153404E10 == 0
count_cycle - 22 * mem_rdata_word + 8 * dbg_insn_rs1 - 40 == 0
3 * count_cycle - 66 * mem_rdata_word + 4 * cpu_state - 104 == 0
2.47086088197E11 * count_cycle - 5.435893940334E12 * mem_rdata_word - 4 * dbg_ascii_state - 5.923256560364E12 == 0
255 * count_cycle - 5608 * mem_rdata_word - 2 * alu_out - 6118 == 0
1021 * count_cycle - 22462 * mem_rdata_word + 8 * cpuregs_rs2 - 32664 == 0
count_cycle - 22 * mem_rdata_word - 4 * orig(mem_state) - 24 == 0
1021 * count_cycle - 22462 * mem_rdata_word - 8 * orig(dbg_rs1val) - 24512 == 0
224 * count_cycle - 4928 * mem_rdata_word - orig(q_ascii_instr) + 22391 == 0
262116 * count_cycle - 5766552 * mem_rdata_word - orig(q_insn_opcode) - 6249565 == 0
15 * count_cycle - 330 * mem_rdata_word + 4 * orig(cpu_state) - 488 == 0
2.9670619825009E13 * count_cycle - 6.52753636150198E14 * mem_rdata_word + 2 * orig(dbg_ascii_state) - 9.50451583531258E14 == 0
count_cycle - 22 * mem_rdata_word - 8 * orig(alu_eq) - 32 == 0
count_cycle + 22432 * mem_do_wdata - 22 * alu_out - 2 == 0
count_cycle - 11216 * decoded_rd - 22 * alu_out + 22430 == 0
29 * count_cycle + 22432 * decoded_rs1 - 638 * alu_out - 44922 == 0
5 * count_cycle + 5608 * decoded_rs2 - 110 * alu_out - 5618 == 0
4.294967283E9 * count_cycle + 22432 * decoded_imm - 9.4489280226E10 * alu_out - 8.589956998E9 == 0
1073724925 * count_cycle + 5608 * decoded_imm_j - 2.362194835E10 * alu_out - 2.526460922E9 == 0
1626997501 * count_cycle - 22432 * new_ascii_instr - 3.5793945022E10 * alu_out + 3.6649944378022E13 == 0
816969849 * count_cycle - 11216 * dbg_ascii_instr - 1.7973336678E10 * alu_out + 1.8324965246814E13 == 0
count_cycle - 22432 * dbg_insn_rs1 - 22 * alu_out + 44862 == 0
3 * count_cycle - 11216 * cpu_state - 66 * alu_out + 89722 == 0
2.47086088197E11 * count_cycle + 11216 * dbg_ascii_state - 5.435893940334E12 * alu_out - 1.958816822105E13 == 0
1021 * count_cycle - 22462 * alu_out - 22432 * cpuregs_rs2 + 22878598 == 0
count_cycle - 22 * alu_out + 11216 * orig(mem_state) - 2 == 0
1021 * count_cycle - 22462 * alu_out + 22432 * orig(dbg_rs1val) + 20390 == 0
56 * count_cycle - 1232 * alu_out + 701 * orig(q_ascii_instr) - 19464779 == 0
65529 * count_cycle - 1441638 * alu_out + 701 * orig(q_insn_opcode) - 29025577 == 0
15 * count_cycle - 330 * alu_out - 11216 * orig(cpu_state) + 358882 == 0
2.9670619825009E13 * count_cycle - 6.52753636150198E14 * alu_out - 5608 * orig(dbg_ascii_state) + 6.6829286723819174E17 == 0
count_cycle - 22 * alu_out + 22432 * orig(alu_eq) + 22430 == 0
4 * count_instr + 1.7137910203E10 * reg_pc - 16 * next_insn_opcode - 2.05654922452E11 == 0
4 * count_instr - reg_pc - 16 * mem_rdata_word - 4 == 0
4 * count_instr + 4079 * reg_pc - 16 * alu_out - 48948 == 0
44 * count_instr + 5 * reg_pc - 8 * orig(count_cycle) - 52 == 0
4 * count_instr + 1.7137910203E10 * reg_next_pc - 16 * next_insn_opcode - 2.74206563264E11 == 0
4 * count_instr - reg_next_pc - 16 * mem_rdata_word == 0
4 * count_instr + 4079 * reg_next_pc - 16 * alu_out - 65264 == 0
44 * count_instr + 5 * reg_next_pc - 8 * orig(count_cycle) - 72 == 0
1023760 * count_instr - 4095040 * next_insn_opcode + 1.7137910203E10 * dbg_insn_opcode - 1.90982643414856E16 == 0
count_instr - 4 * next_insn_opcode + 1.7137910203E10 * mem_state - 1.7137910207E10 == 0
4.284477551E9 * count_instr - next_insn_opcode - 1.7137910203E10 * mem_rdata_word - 1.7137910204E10 == 0
2 * count_instr - 8 * next_insn_opcode - 1.7137910203E10 * decoded_rd + 3.4275820398E10 == 0
29 * count_instr - 116 * next_insn_opcode + 1.7137910203E10 * decoded_rs1 - 3.4275820522E10 == 0
20 * count_instr - 80 * next_insn_opcode + 1.7137910203E10 * decoded_rs2 - 1.7137910283E10 == 0
count_instr - 4 * next_insn_opcode - 1.7137910203E10 * dbg_insn_rs1 + 3.4275820402E10 == 0
6 * count_instr - 24 * next_insn_opcode - 1.7137910203E10 * cpu_state + 1.371032816E11 == 0
1021 * count_instr - 4084 * next_insn_opcode - 1.7137910203E10 * cpuregs_rs2 + 1.7480668402976E13 == 0
9.4258506114E10 * count_instr + 10 * next_insn_opcode - 1.7137910203E10 * orig(count_cycle) + 1.7137910213E10 == 0
1021 * count_instr - 4084 * next_insn_opcode + 1.7137910203E10 * orig(dbg_rs1val) + 1.7137906119E10 == 0
1792 * count_instr - 7168 * next_insn_opcode + 1.7137910203E10 * orig(q_ascii_instr) - 4.75868352613869E14 == 0
2592 * count_instr - 10368 * next_insn_opcode + 21184067 * orig(q_insn_opcode) - 8.73186068041E11 == 0
30 * count_instr - 120 * next_insn_opcode - 1.7137910203E10 * orig(cpu_state) + 5.48413126376E11 == 0
count_instr - 4 * next_insn_opcode + 1.7137910203E10 * orig(alu_eq) + 1.7137910199E10 == 0
1023760 * count_instr - dbg_insn_opcode - 4095040 * mem_rdata_word - 2980653 == 0
1023760 * count_instr + 4079 * dbg_insn_opcode - 4095040 * alu_out - 4.545584573E9 == 0
2252272 * count_instr + dbg_insn_opcode - 409504 * orig(count_cycle) - 704883 == 0
count_instr - mem_state - 4 * mem_rdata_word - 3 == 0
count_instr + 4079 * mem_state - 4 * alu_out - 4079 == 0
11 * count_instr + 5 * mem_state - 2 * orig(count_cycle) - 3 == 0
count_instr - 4 * mem_rdata_word - mem_do_wdata - 4 == 0
2 * count_instr - 8 * mem_rdata_word + decoded_rd - 10 == 0
29 * count_instr - 116 * mem_rdata_word - decoded_rs1 - 114 == 0
20 * count_instr - 80 * mem_rdata_word - decoded_rs2 - 79 == 0
4.294967283E9 * count_instr - 1.7179869132E10 * mem_rdata_word - decoded_imm - 1.7179869131E10 == 0
4.2948997E9 * count_instr - 1.71795988E10 * mem_rdata_word - decoded_imm_j - 1.7179531216E10 == 0
1626997501 * count_instr - 6.507990004E9 * mem_rdata_word + new_ascii_instr - 8.141959261E9 == 0
1633939698 * count_instr - 6.535758792E9 * mem_rdata_word + dbg_ascii_instr - 8.169728049E9 == 0
count_instr - 4 * mem_rdata_word + dbg_insn_rs1 - 6 == 0
6 * count_instr - 24 * mem_rdata_word + cpu_state - 32 == 0
4.94172176394E11 * count_instr - 1.976688705576E12 * mem_rdata_word - dbg_ascii_state - 1.974986316485E12 == 0
1020 * count_instr - 4079 * mem_rdata_word - alu_out - 4079 == 0
1021 * count_instr - 4084 * mem_rdata_word + cpuregs_rs2 - 5104 == 0
8 * count_instr - 10 * mem_rdata_word - orig(count_cycle) - 9 == 0
2 * count_instr - 8 * mem_rdata_word - orig(mem_state) - 8 == 0
1021 * count_instr - 4084 * mem_rdata_word - orig(dbg_rs1val) - 4085 == 0
1792 * count_instr - 7168 * mem_rdata_word - orig(q_ascii_instr) + 20599 == 0
2096928 * count_instr - 8387712 * mem_rdata_word - orig(q_insn_opcode) - 8346493 == 0
30 * count_instr - 120 * mem_rdata_word + orig(cpu_state) - 152 == 0
1.18682479300036E14 * count_instr - 4.74729917200144E14 * mem_rdata_word + orig(dbg_ascii_state) - 5.93908271065665E14 == 0
count_instr - 4 * mem_rdata_word - orig(alu_eq) - 5 == 0
count_instr + 4079 * mem_do_wdata - 4 * alu_out == 0
11 * count_instr + 5 * mem_do_wdata - 2 * orig(count_cycle) + 2 == 0
2 * count_instr - 4079 * decoded_rd - 8 * alu_out + 8158 == 0
22 * count_instr - 5 * decoded_rd - 4 * orig(count_cycle) + 14 == 0
29 * count_instr + 4079 * decoded_rs1 - 116 * alu_out - 8158 == 0
319 * count_instr + 5 * decoded_rs1 - 58 * orig(count_cycle) + 48 == 0
20 * count_instr + 4079 * decoded_rs2 - 80 * alu_out - 4079 == 0
44 * count_instr + decoded_rs2 - 8 * orig(count_cycle) + 7 == 0
4.294967283E9 * count_instr + 4079 * decoded_imm - 1.7179869132E10 * alu_out - 4079 == 0
4.7244640113E10 * count_instr + 5 * decoded_imm - 8.589934566E9 * orig(count_cycle) + 8.589934561E9 == 0
4.2948997E9 * count_instr + 4079 * decoded_imm_j - 1.71795988E10 * alu_out - 275675136 == 0
9.44877934E9 * count_instr + decoded_imm_j - 1717959880 * orig(count_cycle) + 1717892296 == 0
1626997501 * count_instr - 4079 * new_ascii_instr - 6.507990004E9 * alu_out + 6.664960599303E12 == 0
1.7896972511E10 * count_instr - 5 * new_ascii_instr - 3.253995002E9 * orig(count_cycle) + 1.1423841287E10 == 0
1633939698 * count_instr - 4079 * dbg_ascii_instr - 6.535758792E9 * alu_out + 6.664960599303E12 == 0
1.7973336678E10 * count_instr - 5 * dbg_ascii_instr - 3.267879396E9 * orig(count_cycle) + 1.1437725681E10 == 0
count_instr - 4079 * dbg_insn_rs1 - 4 * alu_out + 8158 == 0
11 * count_instr - 5 * dbg_insn_rs1 - 2 * orig(count_cycle) + 12 == 0
6 * count_instr - 4079 * cpu_state - 24 * alu_out + 32632 == 0
66 * count_instr - 5 * cpu_state - 12 * orig(count_cycle) + 52 == 0
4.94172176394E11 * count_instr + 4079 * dbg_ascii_state - 1.976688705576E12 * alu_out - 6.944045102189E12 == 0
5.435893940334E12 * count_instr + 5 * dbg_ascii_state - 9.88344352788E11 * orig(count_cycle) + 9.79832407333E11 == 0
1021 * count_instr - 4084 * alu_out - 4079 * cpuregs_rs2 + 4160580 == 0
22432 * count_instr + 10 * alu_out - 4079 * orig(count_cycle) + 4079 == 0
2 * count_instr - 8 * alu_out + 4079 * orig(mem_state) == 0
1021 * count_instr - 4084 * alu_out + 4079 * orig(dbg_rs1val) + 4079 == 0
1792 * count_instr - 7168 * alu_out + 4079 * orig(q_ascii_instr) - 113261593 == 0
2096928 * count_instr - 8387712 * alu_out + 4079 * orig(q_insn_opcode) - 168132301 == 0
30 * count_instr - 120 * alu_out - 4079 * orig(cpu_state) + 130528 == 0
1.18682479300036E14 * count_instr - 4.74729917200144E14 * alu_out - 4079 * orig(dbg_ascii_state) + 4.8612850541746016E17 == 0
count_instr - 4 * alu_out + 4079 * orig(alu_eq) + 4079 == 0
11231 * count_instr - 5 * cpuregs_rs2 - 2042 * orig(count_cycle) + 7142 == 0
22 * count_instr - 4 * orig(count_cycle) + 5 * orig(mem_state) + 4 == 0
11231 * count_instr - 2042 * orig(count_cycle) + 5 * orig(dbg_rs1val) + 2047 == 0
19712 * count_instr - 3584 * orig(count_cycle) + 5 * orig(q_ascii_instr) - 135251 == 0
23066208 * count_instr - 4193856 * orig(count_cycle) + 5 * orig(q_insn_opcode) + 3987761 == 0
66 * count_instr - 12 * orig(count_cycle) - orig(cpu_state) + 44 == 0
1.305507272300396E15 * count_instr - 2.37364958600072E14 * orig(count_cycle) - 5 * orig(dbg_ascii_state) + 8.33256727927677E14 == 0
11 * count_instr - 2 * orig(count_cycle) + 5 * orig(alu_eq) + 7 == 0
4.284476531E9 * reg_pc + 4 * reg_op1 - 4 * next_insn_opcode - 5.1413718372E10 == 0
1021 * reg_pc - 4 * reg_op1 + 4 * cpuregs_rs1 - 12252 == 0
4.284477551E9 * reg_pc - 4 * next_insn_opcode + 4 * alu_eq - 5.1413730612E10 == 0
2142238775 * reg_pc - 2 * next_insn_opcode - 2 * alu_ltu - 2.5706865298E10 == 0
1071119388 * reg_pc - next_insn_opcode + cpuregs_rs1 - 1.2853432656E10 == 0
4.7129253057E10 * reg_pc - 44 * next_insn_opcode + 2 * orig(count_cycle) - 5.6555103673E11 == 0
255 * reg_pc + mem_rdata_word - alu_out - 3059 == 0
2 * reg_pc + 22 * mem_rdata_word - orig(count_cycle) - 1 == 0
255 * reg_pc + dbg_rs2val - orig(alu_add_sub) - 3060 == 0
5608 * reg_pc - 22 * alu_out + orig(count_cycle) - 67297 == 0
4.284476531E9 * reg_next_pc + 4 * reg_op1 - 4 * next_insn_opcode - 6.8551624496E10 == 0
1021 * reg_next_pc - 4 * reg_op1 + 4 * cpuregs_rs1 - 16336 == 0
4.284477551E9 * reg_next_pc - 4 * next_insn_opcode + 4 * alu_eq - 6.8551640816E10 == 0
2142238775 * reg_next_pc - 2 * next_insn_opcode - 2 * alu_ltu - 3.4275820398E10 == 0
1071119388 * reg_next_pc - next_insn_opcode + cpuregs_rs1 - 1.7137910208E10 == 0
4.7129253057E10 * reg_next_pc - 44 * next_insn_opcode + 2 * orig(count_cycle) - 7.54068048958E11 == 0
255 * reg_next_pc + mem_rdata_word - alu_out - 4079 == 0
2 * reg_next_pc + 22 * mem_rdata_word - orig(count_cycle) - 9 == 0
255 * reg_next_pc + dbg_rs2val - orig(alu_add_sub) - 4080 == 0
5608 * reg_next_pc - 22 * alu_out + orig(count_cycle) - 89729 == 0
1023760 * reg_op1 - 1023760 * next_insn_opcode + 4.284476531E9 * dbg_insn_opcode - 4.774564947951497E15 == 0
reg_op1 - next_insn_opcode + 4.284476531E9 * mem_state - 4.284476531E9 == 0
reg_op1 - next_insn_opcode + 4.284476531E9 * mem_do_wdata == 0
2 * reg_op1 - 2 * next_insn_opcode - 4.284476531E9 * decoded_rd + 8.568953062E9 == 0
29 * reg_op1 - 29 * next_insn_opcode + 4.284476531E9 * decoded_rs1 - 8.568953062E9 == 0
20 * reg_op1 - 20 * next_insn_opcode + 4.284476531E9 * decoded_rs2 - 4.284476531E9 == 0
4.294967283E9 * reg_op1 - 4.294967283E9 * next_insn_opcode + 4.284476531E9 * decoded_imm - 4.284476531E9 == 0
4.2948997E9 * reg_op1 - 4.2948997E9 * next_insn_opcode + 4.284476531E9 * decoded_imm_j - 2.89562061871104E14 == 0
reg_op1 - next_insn_opcode - 4.284476531E9 * dbg_insn_rs1 + 8.568953062E9 == 0
6 * reg_op1 - 6 * next_insn_opcode - 4.284476531E9 * cpu_state + 3.4275812248E10 == 0
4.284477552E9 * reg_op1 - 1021 * next_insn_opcode - 4.284476531E9 * cpuregs_rs1 == 0
1021 * reg_op1 - 1021 * next_insn_opcode - 4.284476531E9 * cpuregs_rs2 + 4.37016606162E12 == 0
2 * reg_op1 - 2 * next_insn_opcode + 4.284476531E9 * orig(mem_state) == 0
1021 * reg_op1 - 1021 * next_insn_opcode + 4.284476531E9 * orig(dbg_rs1val) + 4.284476531E9 == 0
1792 * reg_op1 - 1792 * next_insn_opcode + 4.284476531E9 * orig(q_ascii_instr) - 1.18967059836277E14 == 0
2096928 * reg_op1 - 2096928 * next_insn_opcode + 4.284476531E9 * orig(q_insn_opcode) - 1.76601838131289E14 == 0
30 * reg_op1 - 30 * next_insn_opcode - 4.284476531E9 * orig(cpu_state) + 1.37103248992E11 == 0
reg_op1 - next_insn_opcode + 4.284476531E9 * orig(alu_eq) + 4.284476531E9 == 0
1023760 * reg_op1 - 1021 * dbg_insn_opcode - 1023760 * cpuregs_rs1 + 1137789127 == 0
reg_op1 - 1021 * mem_state - cpuregs_rs1 + 1021 == 0
reg_op1 - 1021 * mem_do_wdata - cpuregs_rs1 == 0
2 * reg_op1 + 1021 * decoded_rd - 2 * cpuregs_rs1 - 2042 == 0
29 * reg_op1 - 1021 * decoded_rs1 - 29 * cpuregs_rs1 + 2042 == 0
20 * reg_op1 - 1021 * decoded_rs2 - 20 * cpuregs_rs1 + 1021 == 0
4.294967283E9 * reg_op1 - 1021 * decoded_imm - 4.294967283E9 * cpuregs_rs1 + 1021 == 0
4.2948997E9 * reg_op1 - 1021 * decoded_imm_j - 4.2948997E9 * cpuregs_rs1 + 69003264 == 0
1626997501 * reg_op1 + 1021 * new_ascii_instr - 1626997501 * cpuregs_rs1 - 1.668282611397E12 == 0
1633939698 * reg_op1 + 1021 * dbg_ascii_instr - 1633939698 * cpuregs_rs1 - 1.668282611397E12 == 0
reg_op1 + 1021 * dbg_insn_rs1 - cpuregs_rs1 - 2042 == 0
6 * reg_op1 + 1021 * cpu_state - 6 * cpuregs_rs1 - 8168 == 0
4.94172176394E11 * reg_op1 - 1021 * dbg_ascii_state - 4.94172176394E11 * cpuregs_rs1 + 1.738139261911E12 == 0
reg_op1 - cpuregs_rs1 + cpuregs_rs2 - 1020 == 0
2 * reg_op1 - 2 * cpuregs_rs1 - 1021 * orig(mem_state) == 0
reg_op1 - cpuregs_rs1 - orig(dbg_rs1val) - 1 == 0
1792 * reg_op1 - 1792 * cpuregs_rs1 - 1021 * orig(q_ascii_instr) + 28350107 == 0
2096928 * reg_op1 - 2096928 * cpuregs_rs1 - 1021 * orig(q_insn_opcode) + 42084599 == 0
30 * reg_op1 - 30 * cpuregs_rs1 + 1021 * orig(cpu_state) - 32672 == 0
1.18682479300036E14 * reg_op1 - 1.18682479300036E14 * cpuregs_rs1 + 1021 * orig(dbg_ascii_state) - 1.21681099296696944E17 == 0
reg_op1 - cpuregs_rs1 - 1021 * orig(alu_eq) - 1021 == 0
1023760 * next_insn_opcode - 4.284477551E9 * dbg_insn_opcode - 1023760 * alu_eq + 4.774566084626237E15 == 0
102376 * next_insn_opcode - 428447755 * dbg_insn_opcode + 102376 * alu_ltu + 4.77456608248809E14 == 0
63985 * next_insn_opcode - 267779847 * dbg_insn_opcode - 63985 * cpuregs_rs1 + 2.98410380358789E14 == 0
11261360 * next_insn_opcode - 4.7129253057E10 * dbg_insn_opcode - 511880 * orig(count_cycle) + 5.2520226938204296E16 == 0
next_insn_opcode - 4.284477551E9 * mem_state - alu_eq + 4.284477551E9 == 0
next_insn_opcode - 4.28447755E9 * mem_state + alu_ltu + 4.284477549E9 == 0
next_insn_opcode - 4.284477552E9 * mem_state - cpuregs_rs1 + 4.284477552E9 == 0
22 * next_insn_opcode - 9.4258506114E10 * mem_state - orig(count_cycle) + 9.4258506137E10 == 0
1020 * next_insn_opcode + 4.284476531E9 * mem_rdata_word - 4.284477551E9 * alu_out + 4.284477551E9 == 0
8 * next_insn_opcode + 9.4258506114E10 * mem_rdata_word - 4.284477551E9 * orig(count_cycle) + 9.8542983673E10 == 0
next_insn_opcode - 4.284477552E9 * mem_do_wdata - cpuregs_rs1 == 0
2 * next_insn_opcode + 4.284477551E9 * decoded_rd - 2 * alu_eq - 8.568955102E9 == 0
next_insn_opcode + 2142238775 * decoded_rd + alu_ltu - 4.284477551E9 == 0
next_insn_opcode + 2142238776 * decoded_rd - cpuregs_rs1 - 4.284477552E9 == 0
22 * next_insn_opcode + 4.7129253057E10 * decoded_rd - orig(count_cycle) - 9.4258506091E10 == 0
29 * next_insn_opcode - 4.284477551E9 * decoded_rs1 - 29 * alu_eq + 8.568955102E9 == 0
29 * next_insn_opcode - 4.28447755E9 * decoded_rs1 + 29 * alu_ltu + 8.568955071E9 == 0
29 * next_insn_opcode - 4.284477552E9 * decoded_rs1 - 29 * cpuregs_rs1 + 8.568955104E9 == 0
638 * next_insn_opcode - 9.4258506114E10 * decoded_rs1 - 29 * orig(count_cycle) + 1.88517012895E11 == 0
20 * next_insn_opcode - 4.284477551E9 * decoded_rs2 - 20 * alu_eq + 4.284477551E9 == 0
2 * next_insn_opcode - 428447755 * decoded_rs2 + 2 * alu_ltu + 428447753 == 0
5 * next_insn_opcode - 1071119388 * decoded_rs2 - 5 * cpuregs_rs1 + 1071119388 == 0
220 * next_insn_opcode - 4.7129253057E10 * decoded_rs2 - 10 * orig(count_cycle) + 4.7129253287E10 == 0
1431655761 * next_insn_opcode - 1428159184 * decoded_imm - 1431655761 * cpuregs_rs1 + 1428159184 == 0
1073724925 * next_insn_opcode - 1071119388 * decoded_imm_j - 1073724925 * cpuregs_rs1 + 7.2390532718592E13 == 0
1626997501 * next_insn_opcode + 4.284477551E9 * new_ascii_instr - 1626997501 * alu_eq - 7.0007046006406492E18 == 0
1626997501 * next_insn_opcode + 4.28447755E9 * new_ascii_instr + 1626997501 * alu_ltu - 7.0007046006336778E18 == 0
1633939698 * next_insn_opcode + 4.284477551E9 * dbg_ascii_instr - 1633939698 * alu_eq - 7.0007046006406492E18 == 0
816969849 * next_insn_opcode + 2142238775 * dbg_ascii_instr + 816969849 * alu_ltu - 3.5003523003203103E18 == 0
next_insn_opcode + 4.284477551E9 * dbg_insn_rs1 - alu_eq - 8.568955102E9 == 0
next_insn_opcode + 4.28447755E9 * dbg_insn_rs1 + alu_ltu - 8.568955101E9 == 0
next_insn_opcode + 4.284477552E9 * dbg_insn_rs1 - cpuregs_rs1 - 8.568955104E9 == 0
22 * next_insn_opcode + 9.4258506114E10 * dbg_insn_rs1 - orig(count_cycle) - 1.88517012205E11 == 0
6 * next_insn_opcode + 4.284477551E9 * cpu_state - 6 * alu_eq - 3.4275820408E10 == 0
3 * next_insn_opcode + 2142238775 * cpu_state + 3 * alu_ltu - 1.7137910203E10 == 0
next_insn_opcode + 714079592 * cpu_state - cpuregs_rs1 - 5.712636736E9 == 0
22 * next_insn_opcode + 1.5709751019E10 * cpu_state - orig(count_cycle) - 1.25678008129E11 == 0
1.9006622169E10 * next_insn_opcode - 164787598 * dbg_ascii_state + 5.7019866507E10 * alu_ltu + 2.8053255214742688E17 == 0
1021 * next_insn_opcode - 1021 * alu_eq + 4.284477551E9 * cpuregs_rs2 - 4.37016710202E12 == 0
1021 * next_insn_opcode - 1021 * alu_eq - 4.284477551E9 * orig(dbg_rs1val) - 4.284477551E9 == 0
1792 * next_insn_opcode - 1792 * alu_eq - 4.284477551E9 * orig(q_ascii_instr) + 1.18967088158617E14 == 0
2096928 * next_insn_opcode - 2096928 * alu_eq - 4.284477551E9 * orig(q_insn_opcode) + 1.76601880174669E14 == 0
30 * next_insn_opcode - 30 * alu_eq + 4.284477551E9 * orig(cpu_state) - 1.37103281632E11 == 0
next_insn_opcode - alu_eq - 4.284477551E9 * orig(alu_eq) - 4.284477551E9 == 0
1021 * next_insn_opcode + 1021 * alu_ltu + 4.28447755E9 * cpuregs_rs2 - 4.370167102021E12 == 0
1021 * next_insn_opcode + 1021 * alu_ltu - 4.28447755E9 * orig(dbg_rs1val) - 4.284478571E9 == 0
896 * next_insn_opcode + 896 * alu_ltu - 2142238775 * orig(q_ascii_instr) + 5.9483544064529E13 == 0
1048464 * next_insn_opcode + 1048464 * alu_ltu - 2142238775 * orig(q_insn_opcode) + 8.8300939018261E13 == 0
3 * next_insn_opcode + 3 * alu_ltu + 428447755 * orig(cpu_state) - 1.3710328163E10 == 0
next_insn_opcode + alu_ltu - 4.28447755E9 * orig(alu_eq) - 4.284477551E9 == 0
1021 * next_insn_opcode - 1021 * cpuregs_rs1 + 4.284477552E9 * cpuregs_rs2 - 4.37016710304E12 == 0
next_insn_opcode - cpuregs_rs1 - 2142238776 * orig(mem_state) == 0
1021 * next_insn_opcode - 1021 * cpuregs_rs1 - 4.284477552E9 * orig(dbg_rs1val) - 4.284477552E9 == 0
112 * next_insn_opcode - 112 * cpuregs_rs1 - 267779847 * orig(q_ascii_instr) + 7.435443011649E12 == 0
43686 * next_insn_opcode - 43686 * cpuregs_rs1 - 89259949 * orig(q_insn_opcode) + 3.679205837831E12 == 0
5 * next_insn_opcode - 5 * cpuregs_rs1 + 714079592 * orig(cpu_state) - 2.2850546944E10 == 0
next_insn_opcode - cpuregs_rs1 - 4.284477552E9 * orig(alu_eq) - 4.284477552E9 == 0
22462 * next_insn_opcode + 9.4258506114E10 * cpuregs_rs2 - 1021 * orig(count_cycle) - 9.6143676212797E13 == 0
22462 * next_insn_opcode - 1021 * orig(count_cycle) - 9.4258506114E10 * orig(dbg_rs1val) - 9.4258482631E10 == 0
19712 * next_insn_opcode - 896 * orig(count_cycle) - 4.7129253057E10 * orig(q_ascii_instr) + 1.308637969654327E15 == 0
854304 * next_insn_opcode - 38832 * orig(count_cycle) - 1745527891 * orig(q_insn_opcode) + 7.1948915032265E13 == 0
110 * next_insn_opcode - 5 * orig(count_cycle) + 1.5709751019E10 * orig(cpu_state) - 5.02712032493E11 == 0
22 * next_insn_opcode - orig(count_cycle) - 9.4258506114E10 * orig(alu_eq) - 9.4258506091E10 == 0
51 * dbg_insn_opcode + 51188 * mem_rdata_word - 51188 * alu_out - 56782549 == 0
dbg_insn_opcode + 2815340 * mem_rdata_word - 127970 * orig(count_cycle) + 1828923 == 0
51 * dbg_insn_opcode + 51188 * dbg_rs2val - 51188 * orig(alu_add_sub) - 56833737 == 0
1402 * dbg_insn_opcode - 1407670 * alu_out + 63985 * orig(count_cycle) - 1562434559 == 0
1020 * mem_state + mem_rdata_word - alu_out - 1019 == 0
8 * mem_state + 22 * mem_rdata_word - orig(count_cycle) + 15 == 0
1020 * mem_state + dbg_rs2val - orig(alu_add_sub) - 1020 == 0
22432 * mem_state - 22 * alu_out + orig(count_cycle) - 22433 == 0
mem_rdata_word + 1020 * mem_do_wdata - alu_out + 1 == 0
22 * mem_rdata_word + 8 * mem_do_wdata - orig(count_cycle) + 23 == 0
mem_rdata_word - 510 * decoded_rd - alu_out + 1021 == 0
22 * mem_rdata_word - 4 * decoded_rd - orig(count_cycle) + 31 == 0
29 * mem_rdata_word + 1020 * decoded_rs1 - 29 * alu_out - 2011 == 0
638 * mem_rdata_word + 8 * decoded_rs1 - 29 * orig(count_cycle) + 651 == 0
mem_rdata_word + 51 * decoded_rs2 - alu_out - 50 == 0
110 * mem_rdata_word + 2 * decoded_rs2 - 5 * orig(count_cycle) + 113 == 0
1431655761 * mem_rdata_word + 340 * decoded_imm - 1431655761 * alu_out + 1431655421 == 0
9.4489280226E10 * mem_rdata_word + 8 * decoded_imm - 4.294967283E9 * orig(count_cycle) + 9.8784247501E10 == 0
214744985 * mem_rdata_word + 51 * decoded_imm_j - 214744985 * alu_out + 211298201 == 0
2.362194835E10 * mem_rdata_word + 2 * decoded_imm_j - 1073724925 * orig(count_cycle) + 2.4695538107E10 == 0
1626997501 * mem_rdata_word - 1020 * new_ascii_instr - 1626997501 * alu_out + 1.668275639641E12 == 0
3.5793945022E10 * mem_rdata_word - 8 * new_ascii_instr - 1626997501 * orig(count_cycle) + 5.0492696579E10 == 0
272323283 * mem_rdata_word - 170 * dbg_ascii_instr - 272323283 * alu_out + 2.78047096973E11 == 0
1.7973336678E10 * mem_rdata_word - 4 * dbg_ascii_instr - 816969849 * orig(count_cycle) + 2.5326183555E10 == 0
mem_rdata_word - 1020 * dbg_insn_rs1 - alu_out + 2041 == 0
22 * mem_rdata_word - 8 * dbg_insn_rs1 - orig(count_cycle) + 39 == 0
mem_rdata_word - 170 * cpu_state - alu_out + 1361 == 0
66 * mem_rdata_word - 4 * cpu_state - 3 * orig(count_cycle) + 101 == 0
8.2362029399E10 * mem_rdata_word + 170 * dbg_ascii_state - 8.2362029399E10 * alu_out - 2.07044116071E11 == 0
5.435893940334E12 * mem_rdata_word + 4 * dbg_ascii_state - 2.47086088197E11 * orig(count_cycle) + 5.676170472167E12 == 0
1021 * mem_rdata_word - 1021 * alu_out - 1020 * cpuregs_rs2 + 1041421 == 0
5608 * mem_rdata_word + 2 * alu_out - 255 * orig(count_cycle) + 5863 == 0
mem_rdata_word - alu_out + 510 * orig(mem_state) + 1 == 0
1021 * mem_rdata_word - 1021 * alu_out + 1020 * orig(dbg_rs1val) + 2041 == 0
448 * mem_rdata_word - 448 * alu_out + 255 * orig(q_ascii_instr) - 7080137 == 0
174744 * mem_rdata_word - 174744 * alu_out + 85 * orig(q_insn_opcode) - 3328871 == 0
mem_rdata_word - alu_out - 34 * orig(cpu_state) + 1089 == 0
2.9670619825009E13 * mem_rdata_word - 2.9670619825009E13 * alu_out - 255 * orig(dbg_ascii_state) + 3.0420150855532864E16 == 0
mem_rdata_word - alu_out + 1020 * orig(alu_eq) + 1021 == 0
22462 * mem_rdata_word - 8 * cpuregs_rs2 - 1021 * orig(count_cycle) + 31643 == 0
22 * mem_rdata_word - orig(count_cycle) + 4 * orig(mem_state) + 23 == 0
22462 * mem_rdata_word - 1021 * orig(count_cycle) + 8 * orig(dbg_rs1val) + 23491 == 0
4928 * mem_rdata_word - 224 * orig(count_cycle) + orig(q_ascii_instr) - 22615 == 0
5766552 * mem_rdata_word - 262116 * orig(count_cycle) + orig(q_insn_opcode) + 5987449 == 0
330 * mem_rdata_word - 15 * orig(count_cycle) - 4 * orig(cpu_state) + 473 == 0
6.52753636150198E14 * mem_rdata_word - 2.9670619825009E13 * orig(count_cycle) - 2 * orig(dbg_ascii_state) + 9.20780963706249E14 == 0
22 * mem_rdata_word - orig(count_cycle) + 8 * orig(alu_eq) + 31 == 0
1020 * mem_do_wdata + dbg_rs2val - orig(alu_add_sub) == 0
22432 * mem_do_wdata - 22 * alu_out + orig(count_cycle) - 1 == 0
510 * decoded_rd - dbg_rs2val + orig(alu_add_sub) - 1020 == 0
11216 * decoded_rd + 22 * alu_out - orig(count_cycle) - 22431 == 0
1020 * decoded_rs1 + 29 * dbg_rs2val - 29 * orig(alu_add_sub) - 2040 == 0
22432 * decoded_rs1 - 638 * alu_out + 29 * orig(count_cycle) - 44893 == 0
51 * decoded_rs2 + dbg_rs2val - orig(alu_add_sub) - 51 == 0
5608 * decoded_rs2 - 110 * alu_out + 5 * orig(count_cycle) - 5613 == 0
340 * decoded_imm + 1431655761 * dbg_rs2val - 1431655761 * orig(alu_add_sub) - 340 == 0
22432 * decoded_imm - 9.4489280226E10 * alu_out + 4.294967283E9 * orig(count_cycle) - 4.294989715E9 == 0
51 * decoded_imm_j + 214744985 * dbg_rs2val - 214744985 * orig(alu_add_sub) - 3446784 == 0
5608 * decoded_imm_j - 2.362194835E10 * alu_out + 1073724925 * orig(count_cycle) - 1452735997 == 0
1020 * new_ascii_instr - 1626997501 * dbg_rs2val + 1626997501 * orig(alu_add_sub) - 1.66664864214E12 == 0
22432 * new_ascii_instr + 3.5793945022E10 * alu_out - 1626997501 * orig(count_cycle) - 3.6651571375523E13 == 0
170 * dbg_ascii_instr - 272323283 * dbg_rs2val + 272323283 * orig(alu_add_sub) - 2.7777477369E11 == 0
11216 * dbg_ascii_instr + 1.7973336678E10 * alu_out - 816969849 * orig(count_cycle) - 1.8325782216663E13 == 0
1020 * dbg_insn_rs1 - dbg_rs2val + orig(alu_add_sub) - 2040 == 0
22432 * dbg_insn_rs1 + 22 * alu_out - orig(count_cycle) - 44863 == 0
dbg_rs2val - 170 * cpu_state - orig(alu_add_sub) + 1360 == 0
8.2362029399E10 * dbg_rs2val + 170 * dbg_ascii_state - 8.2362029399E10 * orig(alu_add_sub) - 2.8940614547E11 == 0
1021 * dbg_rs2val - 1020 * cpuregs_rs2 - 1021 * orig(alu_add_sub) + 1040400 == 0
dbg_rs2val + 510 * orig(mem_state) - orig(alu_add_sub) == 0
1021 * dbg_rs2val + 1020 * orig(dbg_rs1val) - 1021 * orig(alu_add_sub) + 1020 == 0
448 * dbg_rs2val + 255 * orig(q_ascii_instr) - 448 * orig(alu_add_sub) - 7080585 == 0
174744 * dbg_rs2val + 85 * orig(q_insn_opcode) - 174744 * orig(alu_add_sub) - 3503615 == 0
dbg_rs2val - 34 * orig(cpu_state) - orig(alu_add_sub) + 1088 == 0
2.9670619825009E13 * dbg_rs2val - 255 * orig(dbg_ascii_state) - 2.9670619825009E13 * orig(alu_add_sub) + 3.0390480235707856E16 == 0
dbg_rs2val - orig(alu_add_sub) + 1020 * orig(alu_eq) + 1020 == 0
11216 * cpu_state + 66 * alu_out - 3 * orig(count_cycle) - 89725 == 0
11216 * dbg_ascii_state - 5.435893940334E12 * alu_out + 2.47086088197E11 * orig(count_cycle) - 1.9341082132853E13 == 0
22462 * alu_out + 22432 * cpuregs_rs2 - 1021 * orig(count_cycle) - 22879619 == 0
22 * alu_out - orig(count_cycle) - 11216 * orig(mem_state) + 1 == 0
22462 * alu_out - 1021 * orig(count_cycle) - 22432 * orig(dbg_rs1val) - 21411 == 0
1232 * alu_out - 56 * orig(count_cycle) - 701 * orig(q_ascii_instr) + 19464723 == 0
1441638 * alu_out - 65529 * orig(count_cycle) - 701 * orig(q_insn_opcode) + 28960048 == 0
330 * alu_out - 15 * orig(count_cycle) + 11216 * orig(cpu_state) - 358897 == 0
6.52753636150198E14 * alu_out - 2.9670619825009E13 * orig(count_cycle) + 5608 * orig(dbg_ascii_state) - 6.6832253785801677E17 == 0
22 * alu_out - orig(count_cycle) - 22432 * orig(alu_eq) - 22431 == 0
Exiting Daikon.
