Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.audioloop [audioloop_default]
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav
