<project>
<block name="ccu_blatch_4x_6">
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset_n"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="reset"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="d"/>
<input name="l1clk"/>
<input name="si"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="q"/>
<output name="so"/>
<output name="latout"/>
<output name="so"/>
<output name="latout"/>
<output name="so"/>
<param name="SIZE"/>
<instance name="cl_a1_msff_arst_4x"/>
<instance name="ccu_msff_arst_4x_8"/>
<instance name="ccu_msff_arst_4x_8"/>
<instance name="ccu_msff_arst_4x_8"/>
<instance name="ccu_msff_arst_4x_8"/>
<instance name="ccu_msff_arst_4x_8"/>
<instance name="ccu_msff_arst_4x_8"/>
<instance name="ccu_msff_arst_4x_8"/>
<instance name="ccu_msff_arst_4x_8"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="ccu_msff_syrst_1x_32"/>
<instance name="ccu_msff_syrst_1x_32"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="ccu_msff_syrst_1x_2"/>
<instance name="ccu_msff_syrst_1x_2"/>
<instance name="ccu_msff_syrst_1x_64"/>
<instance name="ccu_msff_syrst_1x_64"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_64"/>
<instance name="ccu_msff_syrst_1x_32"/>
<instance name="ccu_msff_syrst_1x_6"/>
<instance name="ccu_msff_syrst_1x_6"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="ccu_msff_syrst_1x_64"/>
<instance name="ccu_msff_syrst_1x_6"/>
<instance name="ccu_msff_syrst_1x_6"/>
<instance name="cl_a1_blatch_4x"/>
<instance name="cl_a1_blatch_4x"/>
<instance name="cl_a1_blatch_4x"/>
<instance name="cl_a1_blatch_4x"/>
<instance name="cl_a1_blatch_4x"/>
<instance name="cl_a1_blatch_4x"/>
<instance name="cl_a1_blatch_4x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2704" nStmts="0" nExprs="1169" nInputs="118" nOutputs="40" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="1494" />
</block>
<block name="ccu_cmp_dr_sync">
<input name="ccu_serdes_dtm"/>
<input name="align"/>
<input name="align_shift"/>
<input name="clk"/>
<input name="rst_n"/>
<input name="ratio"/>
<output name="pulse"/>
<complexity cyclo1="103" cyclo2="27" nCaseStmts="19" nCaseItems="95" nLoops="0" nIfStmts="7" />
<volume nNodes="327" nStmts="22" nExprs="98" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="6" nBAssign="78" nNBAssign="9" nWAssign="3" nOther="111" />
</block>
<block name="ccu_core">
<input name="l1clk"/>
<input name="rst_ccu_"/>
<input name="aligned"/>
<input name="pll_arst_l"/>
<input name="pll_div2"/>
<input name="pll_div3"/>
<input name="pll_div4"/>
<input name="io2x_phase_180"/>
<input name="io_phase_180"/>
<input name="io_phase_0"/>
<input name="serdes_dtm1"/>
<input name="serdes_dtm2"/>
<input name="ccu_pre_dr_sync_en"/>
<input name="tcu_atpg_mode"/>
<input name="scan_in"/>
<input name="aclk"/>
<input name="bclk"/>
<input name="rng_ctl1"/>
<input name="rng_ctl2"/>
<input name="rng_ctl3"/>
<output name="ccu_sys_cmp_sync_en"/>
<output name="io_div"/>
<output name="io2x_div"/>
<output name="ccu_cmp_sys_sync_en"/>
<output name="aligned_rst_n"/>
<output name="ratio"/>
<output name="pll_div3_lat"/>
<output name="pll_div4_lat"/>
<output name="csr_rst_n"/>
<output name="ccu_dbg1_serdes_dtm"/>
<output name="ccu_mio_serdes_dtm"/>
<output name="ccu_io2x_sync_en"/>
<output name="ccu_dr_sync_en"/>
<output name="scan_out"/>
<output name="rng_arst_l"/>
<output name="ccu_serdes_dtm_lat"/>
<output name="rng_ch_sel"/>
<output name="ccu_cmp_io_sync_en"/>
<output name="ccu_io_cmp_sync_en"/>
<output name="ccu_rst_sync_stable"/>
<output name="shift_amt"/>
<output name="pll_div4_msb"/>
<output name="dr_shift_amt"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="ccu_msff_arst_4x_6"/>
<instance name="ccu_blatch_4x_6"/>
<instance name="ccu_blatch_4x_6"/>
<instance name="ccu_blatch_4x_6"/>
<instance name="ccu_blatch_4x_1"/>
<instance name="ccu_blatch_4x_1"/>
<instance name="ccu_msff_arst_4x_5"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="ccu_msff_arst_4x_4"/>
<complexity cyclo1="28" cyclo2="13" nCaseStmts="1" nCaseItems="16" nLoops="0" nIfStmts="11" />
<volume nNodes="384" nStmts="2" nExprs="123" nInputs="20" nOutputs="23" nParams="0" nAlwaysClocks="2" nBAssign="16" nNBAssign="6" nWAssign="33" nOther="202" />
</block>
<block name="ccu_csr">
<input name="io_clk"/>
<input name="wr_req_vld"/>
<input name="addr_in"/>
<input name="data_in"/>
<input name="rd_req_vld"/>
<input name="thr_id_in"/>
<input name="buf_id_in"/>
<input name="rack_busy"/>
<input name="rst_n"/>
<input name="wmr_protect"/>
<input name="rng_data_in"/>
<output name="req_accepted"/>
<output name="data_out"/>
<output name="thr_id_out"/>
<output name="buf_id_out"/>
<output name="rd_ack_vld"/>
<output name="rd_nack_vld"/>
<output name="int_busy"/>
<output name="dev_id"/>
<output name="int_vld"/>
<output name="pll_div1"/>
<output name="pll_div2"/>
<output name="pll_div3"/>
<output name="pll_div4"/>
<output name="pll_char_in"/>
<output name="change"/>
<output name="align_shift"/>
<output name="serdes_dtm2"/>
<output name="serdes_dtm1"/>
<output name="st_delay_cmp"/>
<output name="st_delay_dr"/>
<output name="st_phase_hi"/>
<output name="pll_clamp_fltr"/>
<output name="rng_ctl1"/>
<output name="rng_ctl2"/>
<output name="rng_ctl3"/>
<output name="rng_bypass"/>
<output name="rng_vcoctrl_sel"/>
<output name="rng_anlg_sel"/>
<instance name="ccu_msff_arst_4x_64"/>
<instance name="ccu_msff_arst_4x_64"/>
<instance name="ccu_msff_arst_4x_3"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_l1hdr_8x"/>
<complexity cyclo1="33" cyclo2="23" nCaseStmts="2" nCaseItems="12" nLoops="0" nIfStmts="20" />
<volume nNodes="315" nStmts="15" nExprs="58" nInputs="11" nOutputs="28" nParams="0" nAlwaysClocks="12" nBAssign="29" nNBAssign="12" nWAssign="83" nOther="106" />
</block>
<block name="ccu_divider">
<input name="rst_n"/>
<input name="div"/>
<input name="clkin"/>
<output name="clkout"/>
<output name="phase_180"/>
<instance name="ccu_msff_arst_4x_5"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="ccu_msff_arst_4x_7"/>
<complexity cyclo1="7" cyclo2="5" nCaseStmts="1" nCaseItems="3" nLoops="0" nIfStmts="3" />
<volume nNodes="145" nStmts="3" nExprs="47" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="6" nBAssign="12" nNBAssign="0" nWAssign="10" nOther="67" />
</block>
<block name="ccu_hm_align_det">
<input name="ref_clk"/>
<input name="fast_clk"/>
<input name="rst_n"/>
<output name="aligned"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="88" nStmts="0" nExprs="34" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="49" />
</block>
<block name="ccu_hm_dr_reset_gen">
<input name="clk"/>
<input name="shift_amt"/>
<input name="aligned"/>
<input name="div_msb"/>
<input name="rst_n"/>
<output name="rst_out_n"/>
<instance name="my_msff_arst_4x"/>
<instance name="my_msff_arst_4x"/>
<instance name="ccu_hm_pulse_shift"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="64" nStmts="2" nExprs="21" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="3" nWAssign="4" nOther="33" />
</block>
<block name="ccu_hm_pulse_shift">
<input name="rst_n"/>
<input name="clk"/>
<input name="shift"/>
<input name="pulse_in"/>
<output name="pulse_out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="20" nStmts="2" nExprs="2" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="6" nWAssign="1" nOther="8" />
</block>
<block name="ccu_hm_top">
<input name="ref_clk"/>
<input name="cmp_pll_clk_l"/>
<input name="shift_amt"/>
<input name="dr_shift_amt"/>
<input name="rst_n"/>
<input name="div_msb"/>
<output name="rst_out_n"/>
<output name="pulse_out"/>
<instance name="ccu_hm_align_det"/>
<instance name="ccu_hm_pulse_shift"/>
<instance name="my_msff_arst_4x"/>
<instance name="ccu_hm_dr_reset_gen"/>
<instance name="cl_a1_inv_32x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="67" nStmts="0" nExprs="24" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="39" />
</block>
<block name="ccu_io_rstgen">
<input name="iol2clk"/>
<input name="csr_ucb_rst_n"/>
<input name="tcu_atpg_mode"/>
<output name="csr_rst_n"/>
<output name="ucb_rst_n"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_l1hdr_8x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="36" nStmts="0" nExprs="12" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="21" />
</block>
<block name="ccu_pulse_shift">
<input name="rst_n"/>
<input name="clk"/>
<input name="shift"/>
<input name="pulse_in"/>
<output name="pulse_out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="20" nStmts="2" nExprs="2" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="6" nWAssign="1" nOther="8" />
</block>
<block name="msff_width_128">
<input name="rst_n"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="ncu_ccu_vld"/>
<input name="ncu_ccu_data"/>
<input name="ncu_ccu_stall"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data_out"/>
<input name="rst_n"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<input name="reset"/>
<input name="din"/>
<input name="en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="din"/>
<input name="en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="l1clk"/>
<input name="reset"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="en"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="l2clk"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="se"/>
<input name="din"/>
<input name="reset"/>
<input name="en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="en"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="rst_n"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<input name="reset"/>
<input name="din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="reset"/>
<input name="din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="scan_out"/>
<output name="ccu_ncu_stall"/>
<output name="ccu_ncu_vld"/>
<output name="ccu_ncu_data"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="l1clk"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<instance name="ccu_ucbbusin4_ctl"/>
<instance name="msff_width_1"/>
<instance name="msff_width_1"/>
<instance name="msff_width_1"/>
<instance name="msff_width_1"/>
<instance name="msff_en_width_1"/>
<instance name="msff_en_width_1"/>
<instance name="msff_en_width_117"/>
<instance name="msff_en_width_117"/>
<instance name="msff_width_1"/>
<instance name="msff_en_width_1"/>
<instance name="msff_en_width_76"/>
<instance name="ccu_ucbbusout4_ctl"/>
<instance name="l1clkhdr_wrapper"/>
<instance name="msff_en_width_1"/>
<instance name="msff_en_width_4"/>
<instance name="msff_width_1"/>
<instance name="msff_width_1"/>
<instance name="msff_en_width_1"/>
<instance name="msff_en_width_4"/>
<instance name="msff_width_1"/>
<instance name="msff_en_width_1"/>
<instance name="msff_en_width_4"/>
<instance name="msff_width_1"/>
<instance name="msff_en_width_32"/>
<instance name="msff_en_width_128"/>
<instance name="msff_en_width_1"/>
<instance name="l1clkhdr_wrapper"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="ccu_msff_syrst_1x_4"/>
<instance name="cl_a1_msff_syrst_1x"/>
<instance name="ccu_msff_syrst_1x_32"/>
<instance name="ccu_msff_syrst_1x_128"/>
<instance name="cl_a1_l1hdr_8x"/>
<instance name="ccu_msff_syrst_1x_117"/>
<instance name="ccu_msff_syrst_1x_76"/>
<instance name="msff_width_1"/>
<instance name="msff_width_32"/>
<instance name="msff_width_128"/>
<instance name="l1clkhdr_wrapper"/>
<instance name="ccu_msff_syrst_1x_32"/>
<instance name="ccu_msff_syrst_1x_128"/>
<complexity cyclo1="17" cyclo2="17" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="16" />
<volume nNodes="1018" nStmts="0" nExprs="358" nInputs="105" nOutputs="38" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="104" nOther="556" />
</block>
<block name="ccu">
<input name="gclk"/>
<input name="gclk_aligned"/>
<input name="gl_ccu_io_out"/>
<input name="ncu_ccu_vld"/>
<input name="ncu_ccu_data"/>
<input name="ncu_ccu_stall"/>
<input name="pll_sys_clk_p"/>
<input name="pll_sys_clk_n"/>
<input name="pll_vdd"/>
<input name="rng_data"/>
<input name="tcu_atpg_mode"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="mio_pll_testmode"/>
<input name="mio_ccu_vreg_selbg_l"/>
<input name="mio_ccu_pll_clamp_fltr"/>
<input name="mio_ccu_pll_div2"/>
<input name="mio_ccu_pll_div4"/>
<input name="mio_ccu_pll_trst_l"/>
<input name="mio_ccu_pll_char_in"/>
<input name="gl_ccu_io_clk_stop"/>
<input name="gl_ccu_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_ccu_mux_sel"/>
<input name="tcu_ccu_ext_cmp_clk"/>
<input name="tcu_ccu_ext_dr_clk"/>
<input name="tcu_ccu_clk_stretch"/>
<input name="rst_ccu_pll_"/>
<input name="rst_ccu_"/>
<input name="rst_wmr_protect"/>
<input name="cluster_arst_l"/>
<output name="dr_pll_clk"/>
<output name="cmp_pll_clk"/>
<output name="ccu_vco_aligned"/>
<output name="ccu_ncu_stall"/>
<output name="ccu_ncu_vld"/>
<output name="ccu_ncu_data"/>
<output name="rng_arst_l"/>
<output name="rng_bypass"/>
<output name="rng_vcoctrl_sel"/>
<output name="rng_ch_sel"/>
<output name="rng_anlg_sel"/>
<output name="scan_out"/>
<output name="ccu_serdes_dtm"/>
<output name="ccu_cmp_io_sync_en"/>
<output name="ccu_io_cmp_sync_en"/>
<output name="ccu_io2x_sync_en"/>
<output name="ccu_dr_sync_en"/>
<output name="ccu_io2x_out"/>
<output name="ccu_io_out"/>
<output name="ccu_mio_pll_char_out"/>
<output name="ccu_mio_serdes_dtm"/>
<output name="ccu_dbg1_serdes_dtm"/>
<output name="ccu_rst_change"/>
<output name="ccu_rst_sys_clk"/>
<output name="ccu_sys_cmp_sync_en"/>
<output name="ccu_cmp_sys_sync_en"/>
<output name="ccu_rst_sync_stable"/>
<instance name="ccu_core"/>
<instance name="ccu_hm_top"/>
<instance name="ccu_cmp_dr_sync"/>
<instance name="ccu_divider"/>
<instance name="ccu_divider"/>
<instance name="ccu_pulse_shift"/>
<instance name="n2_core_pll_cust"/>
<instance name="clkgen_ccu_cmp"/>
<instance name="clkgen_ccu_io"/>
<instance name="ccu_io_rstgen"/>
<instance name="ccu_csr"/>
<instance name="ccu_ucbflow_ctl"/>
<instance name="cl_a1_l1hdr_8x"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="568" nStmts="0" nExprs="226" nInputs="33" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="320" />
</block>
<block name="ccx_arb">
<input name="src0_arb_atom_q"/>
<input name="src0_arb_req_q"/>
<input name="src1_arb_atom_q"/>
<input name="src1_arb_req_q"/>
<input name="src2_arb_atom_q"/>
<input name="src2_arb_req_q"/>
<input name="src3_arb_atom_q"/>
<input name="src3_arb_req_q"/>
<input name="src4_arb_atom_q"/>
<input name="src4_arb_req_q"/>
<input name="src5_arb_atom_q"/>
<input name="src5_arb_req_q"/>
<input name="src6_arb_atom_q"/>
<input name="src6_arb_req_q"/>
<input name="src7_arb_atom_q"/>
<input name="src7_arb_req_q"/>
<input name="src8_arb_atom_q"/>
<input name="src8_arb_req_q"/>
<input name="stall_q_d1"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="arb_grant_a"/>
<output name="arb_q0_holdbar_a"/>
<output name="arb_qsel0_a"/>
<output name="arb_qsel1_a"/>
<output name="arb_shift_a"/>
<output name="arb_src0_grant_a"/>
<output name="arb_src1_grant_a"/>
<output name="arb_src2_grant_a"/>
<output name="arb_src3_grant_a"/>
<output name="arb_src4_grant_a"/>
<output name="arb_src5_grant_a"/>
<output name="arb_src6_grant_a"/>
<output name="arb_src7_grant_a"/>
<output name="arb_src8_grant_a"/>
<output name="ccx_dest_atom_a"/>
<output name="ccx_dest_data_rdy_a"/>
<output name="scan_out"/>
<instance name="ccx_arc_ctl"/>
<instance name="ccx_ard_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="142" nStmts="0" nExprs="68" nInputs="25" nOutputs="17" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="71" />
</block>
<block name="ccx_arc_ctl">
<input name="grant_a"/>
<input name="req_pkt_empty_a"/>
<input name="atom_a"/>
<input name="req_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="direction"/>
<output name="write_fifo_a"/>
<output name="fifo_rptr_a"/>
<output name="fifo_read_select"/>
<output name="input_req_sel_a"/>
<output name="input_req_sel_a_"/>
<output name="fifo_req_sel_a"/>
<output name="qfullbar_a"/>
<output name="atom_x"/>
<output name="arb_qsel0_a"/>
<output name="arb_qsel1_a"/>
<output name="arb_shift_a"/>
<output name="arb_q0_holdbar_a"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="ccx_srq_ctl"/>
<instance name="ccx_srq_ctl"/>
<instance name="ccx_srq_ctl"/>
<instance name="ccx_srq_ctl"/>
<instance name="ccx_srq_ctl"/>
<instance name="ccx_srq_ctl"/>
<instance name="ccx_srq_ctl"/>
<instance name="ccx_srq_ctl"/>
<instance name="ccx_srq_ctl"/>
<instance name="spare_ctl_macro"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="369" nStmts="0" nExprs="148" nInputs="10" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="56" nOther="165" />
</block>
<block name="ccx_ard_dp">
<input name="src8_arb_atom_q"/>
<input name="src7_arb_atom_q"/>
<input name="src6_arb_atom_q"/>
<input name="src5_arb_atom_q"/>
<input name="src4_arb_atom_q"/>
<input name="src3_arb_atom_q"/>
<input name="src2_arb_atom_q"/>
<input name="src1_arb_atom_q"/>
<input name="src0_arb_atom_q"/>
<input name="src8_arb_req_q"/>
<input name="src7_arb_req_q"/>
<input name="src6_arb_req_q"/>
<input name="src5_arb_req_q"/>
<input name="src4_arb_req_q"/>
<input name="src3_arb_req_q"/>
<input name="src2_arb_req_q"/>
<input name="src1_arb_req_q"/>
<input name="src0_arb_req_q"/>
<input name="qfullbar_a"/>
<input name="direction"/>
<input name="fifo_req_sel_a"/>
<input name="input_req_sel_a"/>
<input name="input_req_sel_a_"/>
<input name="write_fifo_a"/>
<input name="fifo_rptr_a"/>
<input name="fifo_read_select"/>
<input name="atom_x"/>
<input name="stall_q_d1"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="arb_grant_a"/>
<output name="arb_src8_grant_a"/>
<output name="arb_src7_grant_a"/>
<output name="arb_src6_grant_a"/>
<output name="arb_src5_grant_a"/>
<output name="arb_src4_grant_a"/>
<output name="arb_src3_grant_a"/>
<output name="arb_src2_grant_a"/>
<output name="arb_src1_grant_a"/>
<output name="arb_src0_grant_a"/>
<output name="ccx_dest_data_rdy_a"/>
<output name="ccx_dest_atom_a"/>
<output name="req_pkt_empty_a"/>
<output name="grant_a"/>
<output name="req_a"/>
<output name="atom_a"/>
<output name="scan_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="nor_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="nor_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="nor_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<instance name="nand_macro"/>
<instance name="nor_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="773" nStmts="0" nExprs="328" nInputs="34" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="36" nOther="409" />
</block>
<block name="ccx_rep">
<input name="rep_in"/>
<output name="rep_out"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<instance name="cl_dp1_rep_m6_32x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="24" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="37" />
</block>
<block name="ccx_srq_ctl">
<input name="req_a"/>
<input name="atom_a"/>
<input name="grant_a"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="qfull_a"/>
<output name="qfullbar_a"/>
<output name="qsel0_a"/>
<output name="qsel1_a"/>
<output name="shift_a"/>
<output name="q0_holdbar_a"/>
<output name="atom_x"/>
<output name="scan_out"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="142" nStmts="0" nExprs="50" nInputs="7" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="31" nOther="61" />
</block>
<block name="ccx">
<input name="cmp_gclk_c2_ccx_left"/>
<input name="cmp_gclk_c2_ccx_right"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="gl_ccx_clk_stop_left"/>
<input name="gl_ccx_clk_stop_right"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="cluster_arst_l"/>
<input name="tcu_atpg_mode"/>
<input name="cpu_rep0_in"/>
<input name="cpu_rep1_in"/>
<input name="ccx_lstg_in"/>
<input name="ccx_rstg_in"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc0_pcx_req_pq"/>
<input name="spc0_pcx_atm_pq"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc1_pcx_req_pq"/>
<input name="spc1_pcx_atm_pq"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc2_pcx_req_pq"/>
<input name="spc2_pcx_atm_pq"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc3_pcx_req_pq"/>
<input name="spc3_pcx_atm_pq"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc4_pcx_req_pq"/>
<input name="spc4_pcx_atm_pq"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc5_pcx_req_pq"/>
<input name="spc5_pcx_atm_pq"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc6_pcx_req_pq"/>
<input name="spc6_pcx_atm_pq"/>
<input name="spc7_pcx_data_pa"/>
<input name="spc7_pcx_req_pq"/>
<input name="spc7_pcx_atm_pq"/>
<input name="io_pcx_stall_pq"/>
<input name="sctag0_pcx_stall_pq"/>
<input name="sctag1_pcx_stall_pq"/>
<input name="sctag2_pcx_stall_pq"/>
<input name="sctag3_pcx_stall_pq"/>
<input name="sctag4_pcx_stall_pq"/>
<input name="sctag5_pcx_stall_pq"/>
<input name="sctag6_pcx_stall_pq"/>
<input name="sctag7_pcx_stall_pq"/>
<input name="io_cpx_data_ca"/>
<input name="io_cpx_req_cq"/>
<input name="sctag0_cpx_atom_cq"/>
<input name="sctag0_cpx_data_ca"/>
<input name="sctag0_cpx_req_cq"/>
<input name="sctag1_cpx_atom_cq"/>
<input name="sctag1_cpx_data_ca"/>
<input name="sctag1_cpx_req_cq"/>
<input name="sctag2_cpx_atom_cq"/>
<input name="sctag2_cpx_data_ca"/>
<input name="sctag2_cpx_req_cq"/>
<input name="sctag3_cpx_atom_cq"/>
<input name="sctag3_cpx_data_ca"/>
<input name="sctag3_cpx_req_cq"/>
<input name="sctag4_cpx_atom_cq"/>
<input name="sctag4_cpx_data_ca"/>
<input name="sctag4_cpx_req_cq"/>
<input name="sctag5_cpx_atom_cq"/>
<input name="sctag5_cpx_data_ca"/>
<input name="sctag5_cpx_req_cq"/>
<input name="sctag6_cpx_atom_cq"/>
<input name="sctag6_cpx_data_ca"/>
<input name="sctag6_cpx_req_cq"/>
<input name="sctag7_cpx_atom_cq"/>
<input name="sctag7_cpx_data_ca"/>
<input name="sctag7_cpx_req_cq"/>
<output name="scan_out"/>
<output name="cpu_rep0_out"/>
<output name="cpu_rep1_out"/>
<output name="ccx_lstg_out"/>
<output name="ccx_rstg_out"/>
<output name="pcx_spc0_grant_px"/>
<output name="pcx_spc1_grant_px"/>
<output name="pcx_spc2_grant_px"/>
<output name="pcx_spc3_grant_px"/>
<output name="pcx_spc4_grant_px"/>
<output name="pcx_spc5_grant_px"/>
<output name="pcx_spc6_grant_px"/>
<output name="pcx_spc7_grant_px"/>
<output name="pcx_fpio_data_px2"/>
<output name="pcx_fpio_data_rdy_px1"/>
<output name="pcx_sctag0_atm_px1"/>
<output name="pcx_sctag0_data_px2"/>
<output name="pcx_sctag0_data_rdy_px1"/>
<output name="pcx_sctag1_atm_px1"/>
<output name="pcx_sctag1_data_px2"/>
<output name="pcx_sctag1_data_rdy_px1"/>
<output name="pcx_sctag2_atm_px1"/>
<output name="pcx_sctag2_data_px2"/>
<output name="pcx_sctag2_data_rdy_px1"/>
<output name="pcx_sctag3_atm_px1"/>
<output name="pcx_sctag3_data_px2"/>
<output name="pcx_sctag3_data_rdy_px1"/>
<output name="pcx_sctag4_atm_px1"/>
<output name="pcx_sctag4_data_px2"/>
<output name="pcx_sctag4_data_rdy_px1"/>
<output name="pcx_sctag5_atm_px1"/>
<output name="pcx_sctag5_data_px2"/>
<output name="pcx_sctag5_data_rdy_px1"/>
<output name="pcx_sctag6_atm_px1"/>
<output name="pcx_sctag6_data_px2"/>
<output name="pcx_sctag6_data_rdy_px1"/>
<output name="pcx_sctag7_atm_px1"/>
<output name="pcx_sctag7_data_px2"/>
<output name="pcx_sctag7_data_rdy_px1"/>
<output name="cpx_io_grant_cx"/>
<output name="cpx_sctag0_grant_cx"/>
<output name="cpx_sctag1_grant_cx"/>
<output name="cpx_sctag2_grant_cx"/>
<output name="cpx_sctag3_grant_cx"/>
<output name="cpx_sctag4_grant_cx"/>
<output name="cpx_sctag5_grant_cx"/>
<output name="cpx_sctag6_grant_cx"/>
<output name="cpx_sctag7_grant_cx"/>
<output name="cpx_spc0_data_cx2"/>
<output name="cpx_spc1_data_cx2"/>
<output name="cpx_spc2_data_cx2"/>
<output name="cpx_spc3_data_cx2"/>
<output name="cpx_spc4_data_cx2"/>
<output name="cpx_spc5_data_cx2"/>
<output name="cpx_spc6_data_cx2"/>
<output name="cpx_spc7_data_cx2"/>
<instance name="buff_macro"/>
<instance name="clkgen_ccx_cmp"/>
<instance name="cpx"/>
<instance name="pcx"/>
<instance name="ccx_trep"/>
<instance name="ccx_trep"/>
<instance name="ccx_tstg"/>
<instance name="ccx_tstg"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="386" nStmts="0" nExprs="188" nInputs="74" nOutputs="56" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="198" />
</block>
<block name="ccx_trep">
<input name="cpu_rep_in"/>
<output name="cpu_rep_out"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<instance name="ccx_rep"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="81" nStmts="0" nExprs="32" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="49" />
</block>
<block name="ccx_tstg">
<input name="din"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="local_stop"/>
<output name="dout"/>
<output name="scan_out"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<instance name="n2_flop_bank_cust"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="91" nStmts="0" nExprs="40" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="51" />
</block>
<block name="cpu">
<input name="L2T_VNW"/>
<input name="SPC_VNW"/>
<input name="L2D_VNW0"/>
<input name="L2D_VNW1"/>
<input name="FBDIMM0A_RX_P"/>
<input name="FBDIMM0A_RX_N"/>
<input name="FBDIMM0B_RX_P"/>
<input name="FBDIMM0B_RX_N"/>
<input name="FBDIMM1A_RX_P"/>
<input name="FBDIMM1A_RX_N"/>
<input name="FBDIMM1B_RX_P"/>
<input name="FBDIMM1B_RX_N"/>
<input name="FBDIMM2A_RX_P"/>
<input name="FBDIMM2A_RX_N"/>
<input name="FBDIMM2B_RX_P"/>
<input name="FBDIMM2B_RX_N"/>
<input name="FBDIMM3A_RX_P"/>
<input name="FBDIMM3A_RX_N"/>
<input name="FBDIMM3B_RX_P"/>
<input name="FBDIMM3B_RX_N"/>
<input name="FBDIMM1_REFCLK_P"/>
<input name="FBDIMM1_REFCLK_N"/>
<input name="FBDIMM2_REFCLK_P"/>
<input name="FBDIMM2_REFCLK_N"/>
<input name="FBDIMM3_REFCLK_P"/>
<input name="FBDIMM3_REFCLK_N"/>
<input name="VDDA_FSRL"/>
<input name="VDDD_FSRL"/>
<input name="VDDR_FSRL"/>
<input name="VDDT_FSRL"/>
<input name="VSSA_FSRL"/>
<input name="VDDA_FSRR"/>
<input name="VDDD_FSRR"/>
<input name="VDDR_FSRR"/>
<input name="VDDT_FSRR"/>
<input name="VSSA_FSRR"/>
<input name="VDDA_FSRB"/>
<input name="VDDD_FSRB"/>
<input name="VDDR_FSRB"/>
<input name="VDDT_FSRB"/>
<input name="VSSA_FSRB"/>
<input name="PEX_RX_P"/>
<input name="PEX_RX_N"/>
<input name="PEX_REFCLK_P"/>
<input name="PEX_REFCLK_N"/>
<input name="VDDT_PSR"/>
<input name="VDDD_PSR"/>
<input name="VDDC_PSR"/>
<input name="VDDA_PSR"/>
<input name="VDDR_PSR"/>
<input name="VSSA_PSR"/>
<input name="TESTCLKT"/>
<input name="TESTCLKR"/>
<input name="STCID"/>
<input name="PLL_CMP_BYPASS"/>
<input name="STCICFG"/>
<input name="STCICLK"/>
<input name="PGRM_EN"/>
<input name="VDDO_PCM"/>
<input name="XAUI0_REFCLK_N"/>
<input name="XAUI0_REFCLK_P"/>
<input name="XAUI0_RX_N"/>
<input name="XAUI0_RX_P"/>
<input name="XAUI1_RX_N"/>
<input name="XAUI1_RX_P"/>
<input name="XAUI_MDIO"/>
<input name="XAUI_MDINT1_L"/>
<input name="XAUI_MDINT0_L"/>
<input name="VDDT_ESR"/>
<input name="VDDA_ESR"/>
<input name="VDDD_ESR"/>
<input name="VDDR_ESR"/>
<input name="VSSA_ESR"/>
<input name="PLL_CMP_CLK_P"/>
<input name="PLL_CMP_CLK_N"/>
<input name="DIODE_TOP"/>
<input name="DIODE_BOT"/>
<input name="VDD_PLL_CMP_REG"/>
<input name="VDD_RNG_HV"/>
<input name="PWRON_RST_L"/>
<input name="BUTTON_XIR_L"/>
<input name="PB_RST_L"/>
<input name="VPP"/>
<input name="TMS"/>
<input name="TDI"/>
<input name="TRST_L"/>
<input name="TCK"/>
<input name="TESTMODE"/>
<input name="DIVIDER_BYPASS"/>
<input name="DBG_DQ"/>
<input name="TRIGIN"/>
<input name="SSI_MISO"/>
<input name="SSI_EXT_INT_L"/>
<input name="PMI"/>
<input name="VREG_SELBG_L"/>
<input name="PLL_TESTMODE"/>
<input name="PWR_THRTTL_0"/>
<input name="PWR_THRTTL_1"/>
<input name="BURNIN"/>
<output name="FBDIMM0A_TX_P"/>
<output name="FBDIMM0A_TX_N"/>
<output name="FBDIMM0A_AMUX"/>
<output name="FBDIMM0B_TX_P"/>
<output name="FBDIMM0B_TX_N"/>
<output name="FBDIMM0B_AMUX"/>
<output name="FBDIMM1A_TX_P"/>
<output name="FBDIMM1A_TX_N"/>
<output name="FBDIMM1A_AMUX"/>
<output name="FBDIMM1B_TX_P"/>
<output name="FBDIMM1B_TX_N"/>
<output name="FBDIMM1B_AMUX"/>
<output name="FBDIMM2A_TX_P"/>
<output name="FBDIMM2A_TX_N"/>
<output name="FBDIMM2A_AMUX"/>
<output name="FBDIMM2B_TX_P"/>
<output name="FBDIMM2B_TX_N"/>
<output name="FBDIMM2B_AMUX"/>
<output name="FBDIMM3A_TX_P"/>
<output name="FBDIMM3A_TX_N"/>
<output name="FBDIMM3A_AMUX"/>
<output name="FBDIMM3B_TX_P"/>
<output name="FBDIMM3B_TX_N"/>
<output name="FBDIMM3B_AMUX"/>
<output name="PEX_TX_P"/>
<output name="PEX_TX_N"/>
<output name="PEX_AMUX"/>
<output name="STCIQ"/>
<output name="XAUI0_AMUX"/>
<output name="XAUI0_TX_N"/>
<output name="XAUI0_TX_P"/>
<output name="XAUI1_AMUX"/>
<output name="XAUI1_TX_N"/>
<output name="XAUI1_TX_P"/>
<output name="XAUI0_LINK_LED"/>
<output name="XAUI1_LINK_LED"/>
<output name="XAUI0_ACT_LED"/>
<output name="XAUI1_ACT_LED"/>
<output name="XAUI_MDC"/>
<output name="XAUI_MDIO"/>
<output name="XAUI_MDINT1_L"/>
<output name="XAUI_MDINT0_L"/>
<output name="DIODE_TOP"/>
<output name="DIODE_BOT"/>
<output name="VDD_SENSE"/>
<output name="VSS_SENSE"/>
<output name="RNG_ANLG_CHAR_OUT"/>
<output name="PEX_RESET_L"/>
<output name="SSI_SYNC_L"/>
<output name="VPP"/>
<output name="TDO"/>
<output name="DBG_DQ"/>
<output name="DBG_CK0"/>
<output name="TRIGOUT"/>
<output name="SSI_SCK"/>
<output name="SSI_MOSI"/>
<output name="PLL_CHAR_OUT"/>
<output name="PMO"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="12152" nStmts="0" nExprs="6075" nInputs="99" nOutputs="58" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="6077" />
</block>
<block name="cpx_bfd_dp">
<input name="cpx_spc_data_x_"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_cx2"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="msffiz_macro"/>
<instance name="msffiz_macro"/>
<instance name="msffiz_macro"/>
<instance name="msffiz_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="80" nStmts="0" nExprs="28" nInputs="7" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="35" />
</block>
<block name="cpx_bfg_dp">
<input name="cpx_sctag_grant_ca"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_sctag_grant_cx"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="36" nStmts="0" nExprs="12" nInputs="7" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="17" />
</block>
<block name="cpx_dpa">
<input name="arb0_grant_l_a"/>
<input name="arb0_q0_holdbar_l_a"/>
<input name="arb0_qsel0_l_a"/>
<input name="arb0_qsel1_l_a"/>
<input name="arb0_shift_l_a"/>
<input name="arb1_grant_l_a"/>
<input name="arb1_q0_holdbar_l_a"/>
<input name="arb1_qsel0_l_a"/>
<input name="arb1_qsel1_l_a"/>
<input name="arb1_shift_l_a"/>
<input name="arb2_grant_l_a"/>
<input name="arb2_q0_holdbar_l_a"/>
<input name="arb2_qsel0_l_a"/>
<input name="arb2_qsel1_l_a"/>
<input name="arb2_shift_l_a"/>
<input name="arb3_grant_l_a"/>
<input name="arb3_q0_holdbar_l_a"/>
<input name="arb3_qsel0_l_a"/>
<input name="arb3_qsel1_l_a"/>
<input name="arb3_shift_l_a"/>
<input name="arb4_grant_l_a"/>
<input name="arb4_q0_holdbar_l_a"/>
<input name="arb4_qsel0_l_a"/>
<input name="arb4_qsel1_l_a"/>
<input name="arb4_shift_l_a"/>
<input name="arb5_grant_l_a"/>
<input name="arb5_q0_holdbar_l_a"/>
<input name="arb5_qsel0_l_a"/>
<input name="arb5_qsel1_l_a"/>
<input name="arb5_shift_l_a"/>
<input name="arb6_grant_l_a"/>
<input name="arb6_q0_holdbar_l_a"/>
<input name="arb6_qsel0_l_a"/>
<input name="arb6_qsel1_l_a"/>
<input name="arb6_shift_l_a"/>
<input name="arb7_grant_l_a"/>
<input name="arb7_q0_holdbar_l_a"/>
<input name="arb7_qsel0_l_a"/>
<input name="arb7_qsel1_l_a"/>
<input name="arb7_shift_l_a"/>
<input name="arb0_grant_r_a"/>
<input name="arb0_q0_holdbar_r_a"/>
<input name="arb0_qsel0_r_a"/>
<input name="arb0_qsel1_r_a"/>
<input name="arb0_shift_r_a"/>
<input name="arb1_grant_r_a"/>
<input name="arb1_q0_holdbar_r_a"/>
<input name="arb1_qsel0_r_a"/>
<input name="arb1_qsel1_r_a"/>
<input name="arb1_shift_r_a"/>
<input name="arb2_grant_r_a"/>
<input name="arb2_q0_holdbar_r_a"/>
<input name="arb2_qsel0_r_a"/>
<input name="arb2_qsel1_r_a"/>
<input name="arb2_shift_r_a"/>
<input name="arb3_grant_r_a"/>
<input name="arb3_q0_holdbar_r_a"/>
<input name="arb3_qsel0_r_a"/>
<input name="arb3_qsel1_r_a"/>
<input name="arb3_shift_r_a"/>
<input name="arb4_grant_r_a"/>
<input name="arb4_q0_holdbar_r_a"/>
<input name="arb4_qsel0_r_a"/>
<input name="arb4_qsel1_r_a"/>
<input name="arb4_shift_r_a"/>
<input name="arb5_grant_r_a"/>
<input name="arb5_q0_holdbar_r_a"/>
<input name="arb5_qsel0_r_a"/>
<input name="arb5_qsel1_r_a"/>
<input name="arb5_shift_r_a"/>
<input name="arb6_grant_r_a"/>
<input name="arb6_q0_holdbar_r_a"/>
<input name="arb6_qsel0_r_a"/>
<input name="arb6_qsel1_r_a"/>
<input name="arb6_shift_r_a"/>
<input name="arb7_grant_r_a"/>
<input name="arb7_q0_holdbar_r_a"/>
<input name="arb7_qsel0_r_a"/>
<input name="arb7_qsel1_r_a"/>
<input name="arb7_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov_t"/>
<input name="tcu_scan_en_t"/>
<input name="ccx_aclk_t"/>
<input name="ccx_bclk_t"/>
<input name="tcu_pce_ov_b"/>
<input name="tcu_scan_en_b"/>
<input name="ccx_aclk_b"/>
<input name="ccx_bclk_b"/>
<output name="cpx_spc0_data_x_"/>
<output name="cpx_spc1_data_x_"/>
<output name="cpx_spc2_data_x_"/>
<output name="cpx_spc3_data_x_"/>
<output name="cpx_spc4_data_x_"/>
<output name="cpx_spc5_data_x_"/>
<output name="cpx_spc6_data_x_"/>
<output name="cpx_spc7_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_dpsb"/>
<instance name="cpx_dpsd"/>
<instance name="cpx_dpsa"/>
<instance name="cpx_dpsc"/>
<instance name="cpx_dpsg"/>
<instance name="cpx_dpsf"/>
<instance name="cpx_dpsg"/>
<instance name="cpx_dpse"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="450" nStmts="0" nExprs="216" nInputs="99" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="225" />
</block>
<block name="cpx_dpsa">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_rep_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mcl_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="394" nStmts="0" nExprs="171" nInputs="25" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="182" />
</block>
<block name="cpx_dpsb">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_rep_dp"/>
<instance name="cpx_mal_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mcl_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="391" nStmts="0" nExprs="170" nInputs="25" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="181" />
</block>
<block name="cpx_dpsc">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_rep_dp"/>
<instance name="cpx_mal_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mcl_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="391" nStmts="0" nExprs="170" nInputs="25" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="181" />
</block>
<block name="cpx_dpsd">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_rep_dp"/>
<instance name="cpx_mal_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mcl_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="391" nStmts="0" nExprs="170" nInputs="25" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="181" />
</block>
<block name="cpx_dpse">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_rep_dp"/>
<instance name="cpx_mal_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mcr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="391" nStmts="0" nExprs="170" nInputs="25" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="181" />
</block>
<block name="cpx_dpsf">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_rep_dp"/>
<instance name="cpx_mal_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mcr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="391" nStmts="0" nExprs="170" nInputs="25" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="181" />
</block>
<block name="cpx_dpsg">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_rep_dp"/>
<instance name="cpx_mal_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mcr_dp"/>
<instance name="cpx_mbr_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="394" nStmts="0" nExprs="171" nInputs="25" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="182" />
</block>
<block name="cpx_dpsh">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_rep_dp"/>
<instance name="cpx_mal_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mcr_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="394" nStmts="0" nExprs="171" nInputs="25" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="182" />
</block>
<block name="cpx_dps">
<input name="arb_grant_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_shift_a"/>
<input name="io_cpx_data_a"/>
<input name="scache0_cpx_data_a"/>
<input name="scache1_cpx_data_a"/>
<input name="scache2_cpx_data_a"/>
<input name="scache3_cpx_data_a"/>
<input name="scache4_cpx_data_a"/>
<input name="scache5_cpx_data_a"/>
<input name="scache6_cpx_data_a"/>
<input name="scache7_cpx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<output name="cpx_spc_data_x_"/>
<output name="scan_out"/>
<instance name="cpx_mar_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mbr_dp"/>
<instance name="cpx_mcr_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mbl_dp"/>
<instance name="cpx_mal_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="288" nStmts="0" nExprs="134" nInputs="21" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="144" />
</block>
<block name="cpx_mal_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_cpx_data_a"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="507" nStmts="0" nExprs="233" nInputs="12" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="252" />
</block>
<block name="cpx_mar_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_cpx_data_a"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="507" nStmts="0" nExprs="233" nInputs="12" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="252" />
</block>
<block name="cpx_mbl_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_cpx_data_a"/>
<input name="data_prev_x_"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="537" nStmts="0" nExprs="248" nInputs="13" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="267" />
</block>
<block name="cpx_mbr_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_cpx_data_a"/>
<input name="data_prev_x_"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="537" nStmts="0" nExprs="248" nInputs="13" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="267" />
</block>
<block name="cpx_mcl_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_cpx_data_a"/>
<input name="data_crit_x_"/>
<input name="data_ncrit_x_"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="567" nStmts="0" nExprs="263" nInputs="14" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="282" />
</block>
<block name="cpx_mcr_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_cpx_data_a"/>
<input name="data_crit_x_"/>
<input name="data_ncrit_x_"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="567" nStmts="0" nExprs="263" nInputs="14" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="282" />
</block>
<block name="cpx_ob1_dp">
<input name="cpx_spc_data_cx2_prebuf"/>
<output name="cpx_spc_data_cx2"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="4" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="7" />
</block>
<block name="cpx_ob2_dp">
<input name="cpx_spc_data_cx2_prebuf"/>
<output name="cpx_spc_data_cx2"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="4" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="7" />
</block>
<block name="cpx_rep_dp">
<input name="mac0_rep_in"/>
<input name="mac1_rep_in"/>
<input name="mac2_rep_in"/>
<input name="mac3_rep_in"/>
<input name="mac4_rep_in"/>
<input name="mac5_rep_in"/>
<input name="mac6_rep_in"/>
<input name="scan_rep_in"/>
<output name="mac0_rep_out"/>
<output name="mac1_rep_out"/>
<output name="mac2_rep_out"/>
<output name="mac3_rep_out"/>
<output name="mac4_rep_out"/>
<output name="mac5_rep_out"/>
<output name="mac6_rep_out"/>
<output name="scan_rep_out"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="0" nExprs="30" nInputs="8" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="46" />
</block>
<block name="cpx">
<input name="io_cpx_data_ca"/>
<input name="io_cpx_req_cq"/>
<input name="sctag0_cpx_atom_cq"/>
<input name="sctag0_cpx_data_ca"/>
<input name="sctag0_cpx_req_cq"/>
<input name="sctag1_cpx_atom_cq"/>
<input name="sctag1_cpx_data_ca"/>
<input name="sctag1_cpx_req_cq"/>
<input name="sctag2_cpx_atom_cq"/>
<input name="sctag2_cpx_data_ca"/>
<input name="sctag2_cpx_req_cq"/>
<input name="sctag3_cpx_atom_cq"/>
<input name="sctag3_cpx_data_ca"/>
<input name="sctag3_cpx_req_cq"/>
<input name="sctag4_cpx_atom_cq"/>
<input name="sctag4_cpx_data_ca"/>
<input name="sctag4_cpx_req_cq"/>
<input name="sctag5_cpx_atom_cq"/>
<input name="sctag5_cpx_data_ca"/>
<input name="sctag5_cpx_req_cq"/>
<input name="sctag6_cpx_atom_cq"/>
<input name="sctag6_cpx_data_ca"/>
<input name="sctag6_cpx_req_cq"/>
<input name="sctag7_cpx_atom_cq"/>
<input name="sctag7_cpx_data_ca"/>
<input name="sctag7_cpx_req_cq"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="cpx_io_grant_cx"/>
<output name="cpx_sctag0_grant_cx"/>
<output name="cpx_sctag1_grant_cx"/>
<output name="cpx_sctag2_grant_cx"/>
<output name="cpx_sctag3_grant_cx"/>
<output name="cpx_sctag4_grant_cx"/>
<output name="cpx_sctag5_grant_cx"/>
<output name="cpx_sctag6_grant_cx"/>
<output name="cpx_sctag7_grant_cx"/>
<output name="cpx_spc0_data_cx2"/>
<output name="cpx_spc1_data_cx2"/>
<output name="cpx_spc2_data_cx2"/>
<output name="cpx_spc3_data_cx2"/>
<output name="cpx_spc4_data_cx2"/>
<output name="cpx_spc5_data_cx2"/>
<output name="cpx_spc6_data_cx2"/>
<output name="cpx_spc7_data_cx2"/>
<output name="scan_out"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_bfg_dp"/>
<instance name="cpx_ob1_dp"/>
<instance name="cpx_bfd_dp"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="cpx_bfg_dp"/>
<instance name="inv_diode_macro"/>
<instance name="inv_macro"/>
<instance name="inv_diode_macro"/>
<instance name="inv_macro"/>
<instance name="inv_diode_macro"/>
<instance name="inv_macro"/>
<instance name="inv_diode_macro"/>
<instance name="inv_macro"/>
<instance name="inv_diode_macro"/>
<instance name="inv_macro"/>
<instance name="inv_diode_macro"/>
<instance name="inv_macro"/>
<instance name="inv_diode_macro"/>
<instance name="inv_macro"/>
<instance name="inv_diode_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="cpx_dpa"/>
<instance name="cpx_bfd_dp"/>
<instance name="cpx_ob1_dp"/>
<instance name="cpx_bfd_dp"/>
<instance name="cpx_ob1_dp"/>
<instance name="cpx_bfd_dp"/>
<instance name="cpx_ob1_dp"/>
<instance name="cpx_bfd_dp"/>
<instance name="cpx_ob1_dp"/>
<instance name="cpx_bfd_dp"/>
<instance name="cpx_ob2_dp"/>
<instance name="cpx_bfd_dp"/>
<instance name="cpx_ob2_dp"/>
<instance name="cpx_bfd_dp"/>
<instance name="cpx_ob2_dp"/>
<instance name="cpx_bfd_dp"/>
<instance name="cpx_ob2_dp"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2536" nStmts="0" nExprs="1187" nInputs="32" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="45" nOther="1304" />
</block>
<block name="db0_red_dp">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="wr_en0"/>
<input name="wr_en1"/>
<input name="wr_en2"/>
<input name="wr_en3"/>
<input name="mux1_sel0"/>
<input name="mux1_sel1"/>
<input name="mux1_sel2"/>
<input name="mux2_sel0"/>
<input name="mux2_sel1"/>
<input name="mux2_sel2"/>
<input name="mux3_sel0"/>
<input name="mux3_sel1"/>
<input name="mux3_sel2"/>
<input name="mux4_sel0"/>
<input name="mux4_sel1"/>
<input name="mux4_sel2"/>
<input name="mux5_sel0"/>
<input name="mux5_sel1"/>
<input name="mux5_sel2"/>
<input name="mux5_sel3"/>
<input name="dmu_ncu_wrack_vld"/>
<input name="dmu_ncu_wrack_tag"/>
<input name="dmu_ncu_data"/>
<input name="dmu_ncu_vld"/>
<input name="dmu_ncu_stall"/>
<input name="dmu_sii_hdr_vld"/>
<input name="dmu_sii_reqbypass"/>
<input name="dmu_sii_datareq"/>
<input name="dmu_sii_datareq16"/>
<input name="dmu_sii_data"/>
<input name="dmu_sii_be"/>
<input name="dmu_dbg0_debug_bus_a"/>
<input name="dmu_dbg0_debug_bus_b"/>
<input name="niu_ncu_vld"/>
<input name="niu_ncu_data"/>
<input name="niu_ncu_stall"/>
<input name="niu_sii_hdr_vld"/>
<input name="niu_sii_reqbypass"/>
<input name="niu_sii_datareq"/>
<input name="niu_sii_data"/>
<input name="niu_sio_dq"/>
<output name="scan_out"/>
<output name="red_rtc_rep_bus"/>
<output name="dbg0_mio_debug_bus_a"/>
<output name="dbg0_mio_debug_bus_b"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="278" nStmts="0" nExprs="127" nInputs="48" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="128" />
</block>
<block name="db0_reduct_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="dmu_ncu_vld"/>
<output name="scan_out"/>
<output name="wr_en0"/>
<output name="wr_en1"/>
<output name="wr_en2"/>
<output name="wr_en3"/>
<output name="mux1_sel0"/>
<output name="mux1_sel1"/>
<output name="mux1_sel2"/>
<output name="mux2_sel0"/>
<output name="mux2_sel1"/>
<output name="mux2_sel2"/>
<output name="mux3_sel0"/>
<output name="mux3_sel1"/>
<output name="mux3_sel2"/>
<output name="mux4_sel0"/>
<output name="mux4_sel1"/>
<output name="mux4_sel2"/>
<output name="mux5_sel0"/>
<output name="mux5_sel1"/>
<output name="mux5_sel2"/>
<output name="mux5_sel3"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="214" nStmts="0" nExprs="83" nInputs="8" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="47" nOther="84" />
</block>
<block name="db0_rtc_dp">
<input name="l2clk"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="red_rtc_rep_bus"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l2t0_dbg0_sii_iq_dequeue"/>
<input name="l2t2_dbg0_sii_iq_dequeue"/>
<input name="l2t0_dbg0_sii_wib_dequeue"/>
<input name="l2t2_dbg0_sii_wib_dequeue"/>
<input name="l2t0_dbg0_err_event"/>
<input name="l2t2_dbg0_err_event"/>
<input name="l2t0_dbg0_pa_match"/>
<input name="l2t2_dbg0_pa_match"/>
<input name="l2t0_dbg0_xbar_vcid"/>
<input name="l2t2_dbg0_xbar_vcid"/>
<input name="l2b0_dbg0_sio_ctag_vld"/>
<input name="l2b1_dbg0_sio_ctag_vld"/>
<input name="l2b2_dbg0_sio_ctag_vld"/>
<input name="l2b3_dbg0_sio_ctag_vld"/>
<input name="l2b0_dbg0_sio_ack_type"/>
<input name="l2b1_dbg0_sio_ack_type"/>
<input name="l2b2_dbg0_sio_ack_type"/>
<input name="l2b3_dbg0_sio_ack_type"/>
<input name="l2b0_dbg0_sio_ack_dest"/>
<input name="l2b1_dbg0_sio_ack_dest"/>
<input name="l2b2_dbg0_sio_ack_dest"/>
<input name="l2b3_dbg0_sio_ack_dest"/>
<input name="spc0_dbg0_instr_cmt_grp0"/>
<input name="spc0_dbg0_instr_cmt_grp1"/>
<input name="spc2_dbg0_instr_cmt_grp0"/>
<input name="spc2_dbg0_instr_cmt_grp1"/>
<output name="scan_out"/>
<output name="dbg0_dbg1_debug_data"/>
<output name="dbg0_dbg1_l2t0_sii_iq_dequeue"/>
<output name="dbg0_dbg1_l2t2_sii_iq_dequeue"/>
<output name="dbg0_dbg1_l2t0_sii_wib_dequeue"/>
<output name="dbg0_dbg1_l2t2_sii_wib_dequeue"/>
<output name="dbg0_dbg1_l2t0_err_event"/>
<output name="dbg0_dbg1_l2t2_err_event"/>
<output name="dbg0_dbg1_l2t0_pa_match"/>
<output name="dbg0_dbg1_l2t2_pa_match"/>
<output name="dbg0_dbg1_l2t0_xbar_vcid"/>
<output name="dbg0_dbg1_l2t2_xbar_vcid"/>
<output name="dbg0_dbg1_spc0_instr_cmt_grp0"/>
<output name="dbg0_dbg1_spc0_instr_cmt_grp1"/>
<output name="dbg0_dbg1_spc2_instr_cmt_grp0"/>
<output name="dbg0_dbg1_spc2_instr_cmt_grp1"/>
<output name="dbg0_dbg1_l2b0_sio_ctag_vld"/>
<output name="dbg0_dbg1_l2b1_sio_ctag_vld"/>
<output name="dbg0_dbg1_l2b2_sio_ctag_vld"/>
<output name="dbg0_dbg1_l2b3_sio_ctag_vld"/>
<output name="dbg0_dbg1_l2b0_sio_ack_type"/>
<output name="dbg0_dbg1_l2b1_sio_ack_type"/>
<output name="dbg0_dbg1_l2b2_sio_ack_type"/>
<output name="dbg0_dbg1_l2b3_sio_ack_type"/>
<output name="dbg0_dbg1_l2b0_sio_ack_dest"/>
<output name="dbg0_dbg1_l2b1_sio_ack_dest"/>
<output name="dbg0_dbg1_l2b2_sio_ack_dest"/>
<output name="dbg0_dbg1_l2b3_sio_ack_dest"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="241" nStmts="0" nExprs="110" nInputs="36" nOutputs="28" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="111" />
</block>
<block name="db0">
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_atpg_mode"/>
<input name="cluster_arst_l"/>
<input name="ccu_io_out"/>
<input name="tcu_div_bypass"/>
<input name="scan_in"/>
<input name="dmu_ncu_wrack_vld"/>
<input name="dmu_ncu_wrack_tag"/>
<input name="dmu_ncu_data"/>
<input name="dmu_ncu_vld"/>
<input name="dmu_ncu_stall"/>
<input name="dmu_sii_hdr_vld"/>
<input name="dmu_sii_reqbypass"/>
<input name="dmu_sii_datareq"/>
<input name="dmu_sii_datareq16"/>
<input name="dmu_sii_data"/>
<input name="dmu_sii_be"/>
<input name="dmu_dbg0_debug_bus_a"/>
<input name="dmu_dbg0_debug_bus_b"/>
<input name="niu_ncu_vld"/>
<input name="niu_ncu_data"/>
<input name="niu_ncu_stall"/>
<input name="niu_sii_hdr_vld"/>
<input name="niu_sii_reqbypass"/>
<input name="niu_sii_datareq"/>
<input name="niu_sii_data"/>
<input name="niu_sio_dq"/>
<input name="l2t0_dbg0_sii_iq_dequeue"/>
<input name="l2t2_dbg0_sii_iq_dequeue"/>
<input name="l2t0_dbg0_sii_wib_dequeue"/>
<input name="l2t2_dbg0_sii_wib_dequeue"/>
<input name="l2t0_dbg0_err_event"/>
<input name="l2t2_dbg0_err_event"/>
<input name="l2t0_dbg0_pa_match"/>
<input name="l2t2_dbg0_pa_match"/>
<input name="l2t0_dbg0_xbar_vcid"/>
<input name="l2t2_dbg0_xbar_vcid"/>
<input name="l2b0_dbg0_sio_ctag_vld"/>
<input name="l2b1_dbg0_sio_ctag_vld"/>
<input name="l2b2_dbg0_sio_ctag_vld"/>
<input name="l2b3_dbg0_sio_ctag_vld"/>
<input name="l2b0_dbg0_sio_ack_type"/>
<input name="l2b1_dbg0_sio_ack_type"/>
<input name="l2b2_dbg0_sio_ack_type"/>
<input name="l2b3_dbg0_sio_ack_type"/>
<input name="l2b0_dbg0_sio_ack_dest"/>
<input name="l2b1_dbg0_sio_ack_dest"/>
<input name="l2b2_dbg0_sio_ack_dest"/>
<input name="l2b3_dbg0_sio_ack_dest"/>
<input name="spc0_dbg0_instr_cmt_grp0"/>
<input name="spc0_dbg0_instr_cmt_grp1"/>
<input name="spc2_dbg0_instr_cmt_grp0"/>
<input name="spc2_dbg0_instr_cmt_grp1"/>
<input name="gclk"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<output name="scan_out"/>
<output name="dbg0_dbg1_debug_data"/>
<output name="dbg0_dbg1_l2t0_sii_iq_dequeue"/>
<output name="dbg0_dbg1_l2t2_sii_iq_dequeue"/>
<output name="dbg0_dbg1_l2t0_sii_wib_dequeue"/>
<output name="dbg0_dbg1_l2t2_sii_wib_dequeue"/>
<output name="dbg0_dbg1_l2t0_err_event"/>
<output name="dbg0_dbg1_l2t2_err_event"/>
<output name="dbg0_dbg1_l2t0_pa_match"/>
<output name="dbg0_dbg1_l2t2_pa_match"/>
<output name="dbg0_dbg1_l2t0_xbar_vcid"/>
<output name="dbg0_dbg1_l2t2_xbar_vcid"/>
<output name="dbg0_dbg1_l2b0_sio_ctag_vld"/>
<output name="dbg0_dbg1_l2b1_sio_ctag_vld"/>
<output name="dbg0_dbg1_l2b2_sio_ctag_vld"/>
<output name="dbg0_dbg1_l2b3_sio_ctag_vld"/>
<output name="dbg0_dbg1_l2b0_sio_ack_type"/>
<output name="dbg0_dbg1_l2b1_sio_ack_type"/>
<output name="dbg0_dbg1_l2b2_sio_ack_type"/>
<output name="dbg0_dbg1_l2b3_sio_ack_type"/>
<output name="dbg0_dbg1_l2b0_sio_ack_dest"/>
<output name="dbg0_dbg1_l2b1_sio_ack_dest"/>
<output name="dbg0_dbg1_l2b2_sio_ack_dest"/>
<output name="dbg0_dbg1_l2b3_sio_ack_dest"/>
<output name="dbg0_dbg1_spc0_instr_cmt_grp0"/>
<output name="dbg0_dbg1_spc0_instr_cmt_grp1"/>
<output name="dbg0_dbg1_spc2_instr_cmt_grp0"/>
<output name="dbg0_dbg1_spc2_instr_cmt_grp1"/>
<output name="dbg0_mio_debug_bus_a"/>
<output name="dbg0_mio_debug_bus_b"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="172" nStmts="0" nExprs="74" nInputs="60" nOutputs="30" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="92" />
</block>
<block name="db1_csr_ctl">
<input name="mcu0_dbg1_crc21"/>
<input name="mcu0_dbg1_rd_req_in_0"/>
<input name="mcu0_dbg1_rd_req_in_1"/>
<input name="mcu0_dbg1_rd_req_out"/>
<input name="mcu0_dbg1_wr_req_in_0"/>
<input name="mcu0_dbg1_wr_req_in_1"/>
<input name="mcu0_dbg1_wr_req_out"/>
<input name="mcu0_dbg1_mecc_err"/>
<input name="mcu0_dbg1_secc_err"/>
<input name="mcu0_dbg1_fbd_err"/>
<input name="mcu0_dbg1_err_mode"/>
<input name="mcu0_dbg1_err_event"/>
<input name="mcu1_dbg1_crc21"/>
<input name="mcu1_dbg1_rd_req_in_0"/>
<input name="mcu1_dbg1_rd_req_in_1"/>
<input name="mcu1_dbg1_rd_req_out"/>
<input name="mcu1_dbg1_wr_req_in_0"/>
<input name="mcu1_dbg1_wr_req_in_1"/>
<input name="mcu1_dbg1_wr_req_out"/>
<input name="mcu1_dbg1_mecc_err"/>
<input name="mcu1_dbg1_secc_err"/>
<input name="mcu1_dbg1_fbd_err"/>
<input name="mcu1_dbg1_err_mode"/>
<input name="mcu1_dbg1_err_event"/>
<input name="mcu2_dbg1_crc21"/>
<input name="mcu2_dbg1_rd_req_in_0"/>
<input name="mcu2_dbg1_rd_req_in_1"/>
<input name="mcu2_dbg1_rd_req_out"/>
<input name="mcu2_dbg1_wr_req_in_0"/>
<input name="mcu2_dbg1_wr_req_in_1"/>
<input name="mcu2_dbg1_wr_req_out"/>
<input name="mcu2_dbg1_mecc_err"/>
<input name="mcu2_dbg1_secc_err"/>
<input name="mcu2_dbg1_fbd_err"/>
<input name="mcu2_dbg1_err_mode"/>
<input name="mcu2_dbg1_err_event"/>
<input name="mcu3_dbg1_crc21"/>
<input name="mcu3_dbg1_rd_req_in_0"/>
<input name="mcu3_dbg1_rd_req_in_1"/>
<input name="mcu3_dbg1_rd_req_out"/>
<input name="mcu3_dbg1_wr_req_in_0"/>
<input name="mcu3_dbg1_wr_req_in_1"/>
<input name="mcu3_dbg1_wr_req_out"/>
<input name="mcu3_dbg1_mecc_err"/>
<input name="mcu3_dbg1_secc_err"/>
<input name="mcu3_dbg1_fbd_err"/>
<input name="mcu3_dbg1_err_mode"/>
<input name="mcu3_dbg1_err_event"/>
<input name="niu_dbg1_stall_ack"/>
<input name="dmu_dbg1_stall_ack"/>
<input name="dmu_dbg1_err_event"/>
<input name="ncu_dbg1_error_event"/>
<input name="l2t0_pa_match_synced"/>
<input name="l2t1_pa_match_synced"/>
<input name="l2t2_pa_match_synced"/>
<input name="l2t3_pa_match_synced"/>
<input name="l2t4_pa_match_synced"/>
<input name="l2t5_pa_match_synced"/>
<input name="l2t6_pa_match_synced"/>
<input name="l2t7_pa_match_synced"/>
<input name="l2t_error_event_synced"/>
<input name="tcu_mio_jtag_membist_mode"/>
<input name="tcu_dbr_gateoff"/>
<input name="mio_dbg1_testmode"/>
<input name="mio_pll_testmode"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="aclk_wmr"/>
<input name="wmr_protect"/>
<input name="rd_req_vld"/>
<input name="wr_req_vld"/>
<input name="addr_in"/>
<input name="data_in"/>
<input name="thr_id_in"/>
<input name="buf_id_in"/>
<input name="ack_busy"/>
<output name="dbg1_niu_stall"/>
<output name="dbg1_niu_resume"/>
<output name="dbg1_dmu_stall"/>
<output name="dbg1_dmu_resume"/>
<output name="dbg1_niu_dbg_sel"/>
<output name="dbg1_tcu_soc_hard_stop"/>
<output name="dbg1_tcu_soc_asrt_trigout"/>
<output name="scan_out"/>
<output name="rd_ack_vld"/>
<output name="rd_nack_vld"/>
<output name="req_acpted"/>
<output name="data_out"/>
<output name="thr_id_out"/>
<output name="buf_id_out"/>
<output name="mcu_dbg_signals"/>
<output name="mcu_dtm_signals"/>
<output name="sel_soc_obs_mode"/>
<output name="sel_charac_mode"/>
<output name="sel_rep_mode"/>
<output name="sel_core_soc_debug_mode"/>
<output name="sel_train_mode"/>
<output name="dbg1_mio_sel_niu_debug_mode"/>
<output name="dbg1_mio_sel_pcix_debug_mode"/>
<output name="dbg1_mio_sel_soc_obs_mode"/>
<output name="dbg1_mio_drv_en_op_only"/>
<output name="dbg1_mio_drv_en_muxtest_op"/>
<output name="dbg1_mio_drv_en_muxbist_op"/>
<output name="dbg1_mio_drv_en_muxtest_inp"/>
<output name="dbg1_mio_drv_en_muxtestpll_inp"/>
<output name="dbg1_mio_drv_imped"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="291" nStmts="0" nExprs="110" nInputs="81" nOutputs="30" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="70" nOther="111" />
</block>
<block name="db1_dbgprt_dp">
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="dbg0_dbg1_l2t0_pa_match"/>
<input name="dbg0_dbg1_l2t2_pa_match"/>
<input name="l2t1_dbg1_pa_match"/>
<input name="l2t3_dbg1_pa_match"/>
<input name="l2t4_dbg1_pa_match"/>
<input name="l2t5_dbg1_pa_match"/>
<input name="l2t6_dbg1_pa_match"/>
<input name="l2t7_dbg1_pa_match"/>
<input name="dbg0_dbg1_l2t0_err_event"/>
<input name="dbg0_dbg1_l2t2_err_event"/>
<input name="l2t1_dbg1_err_event"/>
<input name="l2t3_dbg1_err_event"/>
<input name="l2t4_dbg1_err_event"/>
<input name="l2t5_dbg1_err_event"/>
<input name="l2t6_dbg1_err_event"/>
<input name="l2t7_dbg1_err_event"/>
<input name="dbg0_dbg1_debug_data"/>
<input name="mcu_dtm_signals"/>
<input name="ccu_dbg1_serdes_dtm"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="mcu_dbg_signals"/>
<input name="sii_dbg1_l2t0_req"/>
<input name="sii_dbg1_l2t1_req"/>
<input name="sii_dbg1_l2t2_req"/>
<input name="sii_dbg1_l2t3_req"/>
<input name="sii_dbg1_l2t4_req"/>
<input name="sii_dbg1_l2t5_req"/>
<input name="sii_dbg1_l2t6_req"/>
<input name="sii_dbg1_l2t7_req"/>
<input name="l2t1_dbg1_sii_iq_dequeue"/>
<input name="l2t3_dbg1_sii_iq_dequeue"/>
<input name="l2t4_dbg1_sii_iq_dequeue"/>
<input name="l2t5_dbg1_sii_iq_dequeue"/>
<input name="l2t6_dbg1_sii_iq_dequeue"/>
<input name="l2t7_dbg1_sii_iq_dequeue"/>
<input name="dbg0_dbg1_l2t0_sii_iq_dequeue"/>
<input name="dbg0_dbg1_l2t2_sii_iq_dequeue"/>
<input name="l2t1_dbg1_sii_wib_dequeue"/>
<input name="l2t3_dbg1_sii_wib_dequeue"/>
<input name="l2t4_dbg1_sii_wib_dequeue"/>
<input name="l2t5_dbg1_sii_wib_dequeue"/>
<input name="l2t6_dbg1_sii_wib_dequeue"/>
<input name="l2t7_dbg1_sii_wib_dequeue"/>
<input name="dbg0_dbg1_l2t0_sii_wib_dequeue"/>
<input name="dbg0_dbg1_l2t2_sii_wib_dequeue"/>
<input name="l2t1_dbg1_xbar_vcid"/>
<input name="l2t3_dbg1_xbar_vcid"/>
<input name="l2t4_dbg1_xbar_vcid"/>
<input name="l2t5_dbg1_xbar_vcid"/>
<input name="l2t6_dbg1_xbar_vcid"/>
<input name="l2t7_dbg1_xbar_vcid"/>
<input name="dbg0_dbg1_l2t0_xbar_vcid"/>
<input name="dbg0_dbg1_l2t2_xbar_vcid"/>
<input name="l2b4_dbg1_sio_ctag_vld"/>
<input name="l2b5_dbg1_sio_ctag_vld"/>
<input name="l2b6_dbg1_sio_ctag_vld"/>
<input name="l2b7_dbg1_sio_ctag_vld"/>
<input name="dbg0_dbg1_l2b0_sio_ctag_vld"/>
<input name="dbg0_dbg1_l2b1_sio_ctag_vld"/>
<input name="dbg0_dbg1_l2b2_sio_ctag_vld"/>
<input name="dbg0_dbg1_l2b3_sio_ctag_vld"/>
<input name="l2b4_dbg1_sio_ack_type"/>
<input name="l2b5_dbg1_sio_ack_type"/>
<input name="l2b6_dbg1_sio_ack_type"/>
<input name="l2b7_dbg1_sio_ack_type"/>
<input name="dbg0_dbg1_l2b0_sio_ack_type"/>
<input name="dbg0_dbg1_l2b1_sio_ack_type"/>
<input name="dbg0_dbg1_l2b2_sio_ack_type"/>
<input name="dbg0_dbg1_l2b3_sio_ack_type"/>
<input name="l2b4_dbg1_sio_ack_dest"/>
<input name="l2b5_dbg1_sio_ack_dest"/>
<input name="l2b6_dbg1_sio_ack_dest"/>
<input name="l2b7_dbg1_sio_ack_dest"/>
<input name="dbg0_dbg1_l2b0_sio_ack_dest"/>
<input name="dbg0_dbg1_l2b1_sio_ack_dest"/>
<input name="dbg0_dbg1_l2b2_sio_ack_dest"/>
<input name="dbg0_dbg1_l2b3_sio_ack_dest"/>
<input name="spc1_dbg1_instr_cmt_grp0"/>
<input name="spc1_dbg1_instr_cmt_grp1"/>
<input name="spc3_dbg1_instr_cmt_grp0"/>
<input name="spc3_dbg1_instr_cmt_grp1"/>
<input name="spc4_dbg1_instr_cmt_grp0"/>
<input name="spc4_dbg1_instr_cmt_grp1"/>
<input name="spc5_dbg1_instr_cmt_grp0"/>
<input name="spc5_dbg1_instr_cmt_grp1"/>
<input name="spc6_dbg1_instr_cmt_grp0"/>
<input name="spc6_dbg1_instr_cmt_grp1"/>
<input name="spc7_dbg1_instr_cmt_grp0"/>
<input name="spc7_dbg1_instr_cmt_grp1"/>
<input name="dbg0_dbg1_spc0_instr_cmt_grp0"/>
<input name="dbg0_dbg1_spc0_instr_cmt_grp1"/>
<input name="dbg0_dbg1_spc2_instr_cmt_grp0"/>
<input name="dbg0_dbg1_spc2_instr_cmt_grp1"/>
<input name="sel_soc_obs_mode"/>
<input name="sel_charac_mode"/>
<input name="sel_rep_mode"/>
<input name="sel_core_soc_debug_mode"/>
<input name="sel_train_mode"/>
<output name="scan_out"/>
<output name="l2t0_pa_match_synced"/>
<output name="l2t1_pa_match_synced"/>
<output name="l2t2_pa_match_synced"/>
<output name="l2t3_pa_match_synced"/>
<output name="l2t4_pa_match_synced"/>
<output name="l2t5_pa_match_synced"/>
<output name="l2t6_pa_match_synced"/>
<output name="l2t7_pa_match_synced"/>
<output name="l2t_error_event_synced"/>
<output name="dbg1_mio_dbg_dq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="702" nStmts="0" nExprs="330" nInputs="107" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="331" />
</block>
<block name="db1">
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_dbr_gateoff"/>
<input name="scan_in"/>
<input name="rst_wmr_protect"/>
<input name="cluster_arst_l"/>
<input name="ccu_io_out"/>
<input name="tcu_div_bypass"/>
<input name="ccu_dbg1_serdes_dtm"/>
<input name="l2t1_dbg1_sii_iq_dequeue"/>
<input name="l2t3_dbg1_sii_iq_dequeue"/>
<input name="l2t4_dbg1_sii_iq_dequeue"/>
<input name="l2t5_dbg1_sii_iq_dequeue"/>
<input name="l2t6_dbg1_sii_iq_dequeue"/>
<input name="l2t7_dbg1_sii_iq_dequeue"/>
<input name="l2t1_dbg1_sii_wib_dequeue"/>
<input name="l2t3_dbg1_sii_wib_dequeue"/>
<input name="l2t4_dbg1_sii_wib_dequeue"/>
<input name="l2t5_dbg1_sii_wib_dequeue"/>
<input name="l2t6_dbg1_sii_wib_dequeue"/>
<input name="l2t7_dbg1_sii_wib_dequeue"/>
<input name="l2t1_dbg1_err_event"/>
<input name="l2t3_dbg1_err_event"/>
<input name="l2t4_dbg1_err_event"/>
<input name="l2t5_dbg1_err_event"/>
<input name="l2t6_dbg1_err_event"/>
<input name="l2t7_dbg1_err_event"/>
<input name="l2t1_dbg1_pa_match"/>
<input name="l2t3_dbg1_pa_match"/>
<input name="l2t4_dbg1_pa_match"/>
<input name="l2t5_dbg1_pa_match"/>
<input name="l2t6_dbg1_pa_match"/>
<input name="l2t7_dbg1_pa_match"/>
<input name="l2t1_dbg1_xbar_vcid"/>
<input name="l2t3_dbg1_xbar_vcid"/>
<input name="l2t4_dbg1_xbar_vcid"/>
<input name="l2t5_dbg1_xbar_vcid"/>
<input name="l2t6_dbg1_xbar_vcid"/>
<input name="l2t7_dbg1_xbar_vcid"/>
<input name="l2b4_dbg1_sio_ctag_vld"/>
<input name="l2b5_dbg1_sio_ctag_vld"/>
<input name="l2b6_dbg1_sio_ctag_vld"/>
<input name="l2b7_dbg1_sio_ctag_vld"/>
<input name="l2b4_dbg1_sio_ack_type"/>
<input name="l2b5_dbg1_sio_ack_type"/>
<input name="l2b6_dbg1_sio_ack_type"/>
<input name="l2b7_dbg1_sio_ack_type"/>
<input name="l2b4_dbg1_sio_ack_dest"/>
<input name="l2b5_dbg1_sio_ack_dest"/>
<input name="l2b6_dbg1_sio_ack_dest"/>
<input name="l2b7_dbg1_sio_ack_dest"/>
<input name="spc1_dbg1_instr_cmt_grp0"/>
<input name="spc1_dbg1_instr_cmt_grp1"/>
<input name="spc3_dbg1_instr_cmt_grp0"/>
<input name="spc3_dbg1_instr_cmt_grp1"/>
<input name="spc4_dbg1_instr_cmt_grp0"/>
<input name="spc4_dbg1_instr_cmt_grp1"/>
<input name="spc5_dbg1_instr_cmt_grp0"/>
<input name="spc5_dbg1_instr_cmt_grp1"/>
<input name="spc6_dbg1_instr_cmt_grp0"/>
<input name="spc6_dbg1_instr_cmt_grp1"/>
<input name="spc7_dbg1_instr_cmt_grp0"/>
<input name="spc7_dbg1_instr_cmt_grp1"/>
<input name="mcu0_dbg1_crc21"/>
<input name="mcu0_dbg1_rd_req_in_0"/>
<input name="mcu0_dbg1_rd_req_in_1"/>
<input name="mcu0_dbg1_rd_req_out"/>
<input name="mcu0_dbg1_wr_req_in_0"/>
<input name="mcu0_dbg1_wr_req_in_1"/>
<input name="mcu0_dbg1_wr_req_out"/>
<input name="mcu0_dbg1_mecc_err"/>
<input name="mcu0_dbg1_secc_err"/>
<input name="mcu0_dbg1_fbd_err"/>
<input name="mcu0_dbg1_err_mode"/>
<input name="mcu0_dbg1_err_event"/>
<input name="mcu1_dbg1_crc21"/>
<input name="mcu1_dbg1_rd_req_in_0"/>
<input name="mcu1_dbg1_rd_req_in_1"/>
<input name="mcu1_dbg1_rd_req_out"/>
<input name="mcu1_dbg1_wr_req_in_0"/>
<input name="mcu1_dbg1_wr_req_in_1"/>
<input name="mcu1_dbg1_wr_req_out"/>
<input name="mcu1_dbg1_mecc_err"/>
<input name="mcu1_dbg1_secc_err"/>
<input name="mcu1_dbg1_fbd_err"/>
<input name="mcu1_dbg1_err_mode"/>
<input name="mcu1_dbg1_err_event"/>
<input name="mcu2_dbg1_crc21"/>
<input name="mcu2_dbg1_rd_req_in_0"/>
<input name="mcu2_dbg1_rd_req_in_1"/>
<input name="mcu2_dbg1_rd_req_out"/>
<input name="mcu2_dbg1_wr_req_in_0"/>
<input name="mcu2_dbg1_wr_req_in_1"/>
<input name="mcu2_dbg1_wr_req_out"/>
<input name="mcu2_dbg1_mecc_err"/>
<input name="mcu2_dbg1_secc_err"/>
<input name="mcu2_dbg1_fbd_err"/>
<input name="mcu2_dbg1_err_mode"/>
<input name="mcu2_dbg1_err_event"/>
<input name="mcu3_dbg1_crc21"/>
<input name="mcu3_dbg1_rd_req_in_0"/>
<input name="mcu3_dbg1_rd_req_in_1"/>
<input name="mcu3_dbg1_rd_req_out"/>
<input name="mcu3_dbg1_wr_req_in_0"/>
<input name="mcu3_dbg1_wr_req_in_1"/>
<input name="mcu3_dbg1_wr_req_out"/>
<input name="mcu3_dbg1_mecc_err"/>
<input name="mcu3_dbg1_secc_err"/>
<input name="mcu3_dbg1_fbd_err"/>
<input name="mcu3_dbg1_err_mode"/>
<input name="mcu3_dbg1_err_event"/>
<input name="niu_dbg1_stall_ack"/>
<input name="dmu_dbg1_stall_ack"/>
<input name="dmu_dbg1_err_event"/>
<input name="sii_dbg1_l2t0_req"/>
<input name="sii_dbg1_l2t1_req"/>
<input name="sii_dbg1_l2t2_req"/>
<input name="sii_dbg1_l2t3_req"/>
<input name="sii_dbg1_l2t4_req"/>
<input name="sii_dbg1_l2t5_req"/>
<input name="sii_dbg1_l2t6_req"/>
<input name="sii_dbg1_l2t7_req"/>
<input name="ncu_dbg1_error_event"/>
<input name="ncu_dbg1_stall"/>
<input name="ncu_dbg1_vld"/>
<input name="ncu_dbg1_data"/>
<input name="tcu_mio_jtag_membist_mode"/>
<input name="gclk"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="cmp_io_sync_en"/>
<input name="mio_dbg1_testmode"/>
<input name="mio_pll_testmode"/>
<input name="dbg0_dbg1_l2t0_sii_iq_dequeue"/>
<input name="dbg0_dbg1_l2t2_sii_iq_dequeue"/>
<input name="dbg0_dbg1_l2t0_sii_wib_dequeue"/>
<input name="dbg0_dbg1_l2t2_sii_wib_dequeue"/>
<input name="dbg0_dbg1_l2t0_err_event"/>
<input name="dbg0_dbg1_l2t2_err_event"/>
<input name="dbg0_dbg1_l2t0_pa_match"/>
<input name="dbg0_dbg1_l2t2_pa_match"/>
<input name="dbg0_dbg1_l2t0_xbar_vcid"/>
<input name="dbg0_dbg1_l2t2_xbar_vcid"/>
<input name="dbg0_dbg1_debug_data"/>
<input name="dbg0_dbg1_l2b0_sio_ctag_vld"/>
<input name="dbg0_dbg1_l2b1_sio_ctag_vld"/>
<input name="dbg0_dbg1_l2b2_sio_ctag_vld"/>
<input name="dbg0_dbg1_l2b3_sio_ctag_vld"/>
<input name="dbg0_dbg1_l2b0_sio_ack_type"/>
<input name="dbg0_dbg1_l2b1_sio_ack_type"/>
<input name="dbg0_dbg1_l2b2_sio_ack_type"/>
<input name="dbg0_dbg1_l2b3_sio_ack_type"/>
<input name="dbg0_dbg1_l2b0_sio_ack_dest"/>
<input name="dbg0_dbg1_l2b1_sio_ack_dest"/>
<input name="dbg0_dbg1_l2b2_sio_ack_dest"/>
<input name="dbg0_dbg1_l2b3_sio_ack_dest"/>
<input name="dbg0_dbg1_spc0_instr_cmt_grp0"/>
<input name="dbg0_dbg1_spc0_instr_cmt_grp1"/>
<input name="dbg0_dbg1_spc2_instr_cmt_grp0"/>
<input name="dbg0_dbg1_spc2_instr_cmt_grp1"/>
<output name="scan_out"/>
<output name="dbg1_niu_stall"/>
<output name="dbg1_niu_resume"/>
<output name="dbg1_dmu_stall"/>
<output name="dbg1_dmu_resume"/>
<output name="dbg1_ncu_stall"/>
<output name="dbg1_ncu_vld"/>
<output name="dbg1_ncu_data"/>
<output name="dbg1_tcu_soc_hard_stop"/>
<output name="dbg1_tcu_soc_asrt_trigout"/>
<output name="dbg1_niu_dbg_sel"/>
<output name="dbg1_mio_dbg_dq"/>
<output name="dbg1_mio_drv_en_op_only"/>
<output name="dbg1_mio_drv_en_muxtest_op"/>
<output name="dbg1_mio_drv_en_muxbist_op"/>
<output name="dbg1_mio_drv_en_muxtest_inp"/>
<output name="dbg1_mio_drv_en_muxtestpll_inp"/>
<output name="dbg1_mio_sel_niu_debug_mode"/>
<output name="dbg1_mio_sel_pcix_debug_mode"/>
<output name="dbg1_mio_sel_soc_obs_mode"/>
<output name="dbg1_mio_drv_imped"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="177" nStmts="0" nExprs="78" nInputs="164" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="93" />
</block>
<block name="db1_ucbbusin4_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="183" nStmts="0" nExprs="77" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="78" />
</block>
<block name="db1_ucbbusout4_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="53" nStmts="0" nExprs="18" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="19" />
</block>
<block name="db1_ucbflow_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="ncu_dbg1_vld"/>
<input name="ncu_dbg1_data"/>
<input name="ncu_dbg1_stall"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data_out"/>
<output name="scan_out"/>
<output name="dbg1_ncu_stall"/>
<output name="dbg1_ncu_vld"/>
<output name="dbg1_ncu_data"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="245" nStmts="0" nExprs="96" nInputs="16" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="52" nOther="97" />
</block>
<block name="dmo_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="spc_aclk"/>
<input name="spc_bclk"/>
<input name="ic_dmo_rd_data"/>
<input name="lsu_dc_data"/>
<input name="dmo_din"/>
<input name="dmo_coresel"/>
<input name="dmo_icmuxctl"/>
<input name="tcu_se_scancollar_out"/>
<output name="dmo_dout"/>
<output name="scan_out"/>
<output name="dmo_coresel_buff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="37" nStmts="0" nExprs="15" nInputs="11" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="16" />
</block>
<block name="dmu_cb0_msff_ctl_macro__library_a1__reset_1__width_2">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="rst_"/>
<input name="tcu_dmu_cb0_start"/>
<input name="dmu_cb0_bisi_mode"/>
<input name="dmu_cb0_user_mode"/>
<input name="mmu_vtb_read_data"/>
<input name="mmu_ptb_read_data"/>
<input name="mmu_vtb_hit"/>
<input name="mmu_ptb_hit"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="dmu_cb0_run"/>
<output name="dmu_cb0_addr"/>
<output name="dmu_cb0_wdata_key"/>
<output name="dmu_cb0_mmu_vtb_wr_en"/>
<output name="dmu_cb0_mmu_vtb_rd_en"/>
<output name="dmu_cb0_mmu_vtb_lkup_en"/>
<output name="dmu_cb0_mmu_ptb_wr_en"/>
<output name="dmu_cb0_mmu_ptb_rd_en"/>
<output name="dmu_cb0_mmu_ptb_lkup_en"/>
<output name="dmu_cb0_hld"/>
<output name="dmu_cb0_done"/>
<output name="dmu_cb0_fail"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<complexity cyclo1="163" cyclo2="100" nCaseStmts="1" nCaseItems="64" nLoops="0" nIfStmts="98" />
<volume nNodes="3735" nStmts="1" nExprs="1672" nInputs="66" nOutputs="31" nParams="0" nAlwaysClocks="1" nBAssign="64" nNBAssign="0" nWAssign="216" nOther="1781" />
</block>
<block name="dmu_clu_crm_arb">
<input name="clk"/>
<input name="rst_l"/>
<input name="req"/>
<input name="grnt_lck"/>
<output name="grant"/>
<param name="N"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="29" nStmts="3" nExprs="3" nInputs="4" nOutputs="1" nParams="1" nAlwaysClocks="1" nBAssign="0" nNBAssign="3" nWAssign="11" nOther="8" />
</block>
<block name="dmu_clu_crm_datactl">
<input name="clk"/>
<input name="rst_l"/>
<input name="dctag_typ"/>
<input name="dctag_dptr"/>
<input name="dctag_misc"/>
<input name="j2d_di_cmd"/>
<input name="j2d_di_cmd_vld"/>
<input name="j2d_d_data_err"/>
<input name="j2d_d_data_vld"/>
<input name="pctag_trnsnum"/>
<input name="j2d_p_cmd_vld"/>
<input name="j2d_p_data_vld"/>
<output name="tdr_mtag"/>
<output name="tdr_cerr"/>
<output name="cl2mm_tdr_vld"/>
<output name="cl2do_dma_addr"/>
<output name="cl2do_dma_wr"/>
<output name="cl2do_pio_addr"/>
<output name="cl2do_pio_wr"/>
<output name="k2y_dou_dptr"/>
<output name="k2y_dou_err"/>
<output name="k2y_dou_vld"/>
<param name="DCTAG_DPTR_WDTH"/>
<param name="DCTAG_MISC_WDTH"/>
<param name="PCTAG_TRNSNUM_WDTH"/>
<complexity cyclo1="20" cyclo2="18" nCaseStmts="1" nCaseItems="3" nLoops="0" nIfStmts="16" />
<volume nNodes="170" nStmts="17" nExprs="21" nInputs="12" nOutputs="10" nParams="3" nAlwaysClocks="12" nBAssign="3" nNBAssign="62" nWAssign="9" nOther="46" />
</block>
<block name="dmu_clu_crm_datapipe">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_d_data_vld"/>
<input name="j2d_d_data"/>
<input name="j2d_d_data_par"/>
<input name="j2d_d_data_err"/>
<input name="j2d_p_data"/>
<input name="j2d_p_data_par"/>
<output name="tdr_data"/>
<output name="tdr_dpar"/>
<output name="tdr_derr"/>
<output name="cl2do_dma_data"/>
<output name="cl2do_dma_dpar"/>
<output name="cl2do_pio_data"/>
<output name="cl2do_pio_dpar"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="43" nStmts="2" nExprs="2" nInputs="8" nOutputs="7" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="10" nWAssign="7" nOther="20" />
</block>
<block name="dmu_clu_crm_pktctlfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="dcr_fifo_empty"/>
<input name="pcr_fifo_empty"/>
<input name="urr_fifo_empty"/>
<input name="dcr_grnt"/>
<input name="pcr_grnt"/>
<input name="urr_grnt"/>
<input name="cm2cl_rcd_full"/>
<input name="done_psb_op"/>
<input name="pcr_typ"/>
<input name="mdo_vld"/>
<input name="drd_vld"/>
<input name="tdr_vld"/>
<input name="dcr_clsts"/>
<output name="dcr_req"/>
<output name="pcr_req"/>
<output name="urr_req"/>
<output name="dcr_deq"/>
<output name="pcr_deq"/>
<output name="urr_deq"/>
<output name="grnt_lck"/>
<output name="pkt_sel"/>
<output name="epr_ld"/>
<output name="cl2cm_rcd_enq"/>
<output name="crm2ctm_tag_enq"/>
<output name="crm2ctm_rcd_deq"/>
<output name="start_psb_op"/>
<output name="psb_op_typ"/>
<output name="psb_ld"/>
<output name="trn_sel"/>
<output name="pktctlfsm_state"/>
<output name="pktctlfsm_idle"/>
<param name="STATE_NUM"/>
<param name="IDLE"/>
<param name="DMA_RD"/>
<param name="DMA_RD_WAIT1"/>
<param name="MDO_CPL"/>
<param name="PIO_RD"/>
<param name="PIO_RD_WAIT1"/>
<param name="PIO_WR"/>
<param name="UNS_REQ"/>
<param name="UNS_REQ_WAIT1"/>
<param name="EPR_STALL"/>
<param name="MDO_ENQ_STALL"/>
<param name="PWR_ENQ_STALL"/>
<complexity cyclo1="73" cyclo2="20" nCaseStmts="8" nCaseItems="61" nLoops="0" nIfStmts="11" />
<volume nNodes="336" nStmts="19" nExprs="90" nInputs="15" nOutputs="18" nParams="13" nAlwaysClocks="17" nBAssign="67" nNBAssign="12" nWAssign="24" nOther="107" />
</block>
<block name="dmu_clu_crm_pktgen">
<input name="clk"/>
<input name="rst_l"/>
<input name="psb_rd_bcnt"/>
<input name="psb_rd_len"/>
<input name="psb_rd_pktseq"/>
<input name="psb_rd_cntxtnum"/>
<input name="psb_rd_sbdtag"/>
<input name="cr2cl_bus_num"/>
<input name="pkt_sel"/>
<input name="psb_ld"/>
<input name="trn_sel"/>
<input name="epr_ld"/>
<input name="done_psb_rd"/>
<input name="dcr_cmd"/>
<input name="dcr_ctag_typ"/>
<input name="dcr_ctag_trnsnum"/>
<input name="dcr_ctag_dptr"/>
<input name="dcr_pktag"/>
<input name="pcr_cmd"/>
<input name="pcr_addr"/>
<input name="pcr_bmsk"/>
<input name="pcr_ctag_trnsnum"/>
<input name="pcr_ctag_thrdid"/>
<input name="urr_typ"/>
<input name="urr_sbdtag"/>
<output name="cl2cm_rcd"/>
<output name="cl2ps_e_trn"/>
<output name="cl2ps_e_wr_data"/>
<output name="crm2ctm_tag"/>
<output name="mdo_vld"/>
<output name="drd_vld"/>
<output name="tdr_vld"/>
<output name="pcr_typ"/>
<param name="DCR_CMD_WDTH"/>
<param name="DCR_PKTAG_WDTH"/>
<param name="DCTAG_DPTR_WDTH"/>
<param name="DCTAG_TRNSNUM_WDTH"/>
<param name="PCR_CMD_WDTH"/>
<param name="PCR_ADDR_WDTH"/>
<param name="PCR_BMSK_WDTH"/>
<param name="PCTAG_TRNSNUM_WDTH"/>
<param name="PCTAG_THRDID_WDTH"/>
<param name="PWR_BLK_M64"/>
<param name="PWR_BLK_M32"/>
<param name="PWR_16B_M64"/>
<param name="PWR_16B_M32"/>
<param name="PWR_16B_IO"/>
<param name="PWR_16B_CFG"/>
<param name="PRD_BLK_M64"/>
<param name="PRD_BLK_M32"/>
<param name="PRD_16B_M64"/>
<param name="PRD_16B_M32"/>
<param name="PRD_16B_IO"/>
<param name="PRD_16B_CFG"/>
<param name="DMA_MRD_ERR"/>
<param name="DMA_MRD_LK"/>
<param name="UNS_REQ"/>
<param name="PIO_MRD_32BIT"/>
<param name="PIO_MRD_64BIT"/>
<param name="PIO_IORD"/>
<param name="PIO_CFGRD_TYP0"/>
<param name="PIO_CFGRD_TYP1"/>
<param name="PIO_MWR_32BIT"/>
<param name="PIO_MWR_64BIT"/>
<param name="PIO_IOWR"/>
<param name="PIO_CFGWR_TYP0"/>
<param name="PIO_CFGWR_TYP1"/>
<param name="MDO_RPLY"/>
<param name="DMA_CPL"/>
<param name="DMA_CPLLK"/>
<param name="DMA_CPLD"/>
<param name="ONE_DW"/>
<param name="TWO_DW"/>
<param name="FOUR_DW"/>
<param name="SIXTEEN_DW"/>
<complexity cyclo1="44" cyclo2="21" nCaseStmts="7" nCaseItems="30" nLoops="0" nIfStmts="13" />
<volume nNodes="331" nStmts="20" nExprs="58" nInputs="25" nOutputs="8" nParams="42" nAlwaysClocks="43" nBAssign="71" nNBAssign="24" nWAssign="21" nOther="94" />
</block>
<block name="dmu_clu_crm_psbctlfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="start_psb_op"/>
<input name="psb_op_typ"/>
<input name="ps2cl_e_gnt"/>
<output name="done_psb_op"/>
<output name="done_psb_rd"/>
<output name="cl2ps_e_req"/>
<output name="cl2ps_e_cmd_type"/>
<output name="psbctlfsm_state"/>
<output name="psbctlfsm_idle"/>
<param name="STATE_NUM"/>
<param name="IDLE"/>
<param name="DMA_PSBRDCLR"/>
<param name="DMA_PSBRDCLR_WAIT"/>
<param name="PIO_PSBWR"/>
<param name="PIO_PSBWR_WAIT"/>
<param name="PSB_PIO_WR"/>
<param name="PSB_DMA_RDCLR"/>
<complexity cyclo1="23" cyclo2="11" nCaseStmts="4" nCaseItems="16" nLoops="0" nIfStmts="6" />
<volume nNodes="106" nStmts="10" nExprs="26" nInputs="5" nOutputs="6" nParams="8" nAlwaysClocks="7" nBAssign="14" nNBAssign="9" nWAssign="4" nOther="36" />
</block>
<block name="dmu_clu_crm">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_di_cmd"/>
<input name="j2d_di_ctag"/>
<input name="j2d_di_cmd_vld"/>
<input name="j2d_d_data"/>
<input name="j2d_d_data_par"/>
<input name="j2d_d_data_err"/>
<input name="j2d_d_data_vld"/>
<input name="j2d_p_cmd"/>
<input name="j2d_p_addr"/>
<input name="j2d_p_bmsk"/>
<input name="j2d_p_ctag"/>
<input name="j2d_p_cmd_vld"/>
<input name="j2d_p_data"/>
<input name="j2d_p_data_par"/>
<input name="j2d_p_data_vld"/>
<input name="ps2cl_e_rd_data"/>
<input name="ps2cl_e_gnt"/>
<input name="cm2cl_rcd_full"/>
<input name="ctm2crm_rcd"/>
<input name="ctm2crm_rcd_enq"/>
<input name="p2d_npwr_stall_en"/>
<input name="rm2crm_npwr_wrack"/>
<input name="im2crm_bc_stall_en"/>
<input name="im2crm_ilu_stall_en"/>
<input name="il2cl_gr_16"/>
<input name="d2j_cmd_bit3"/>
<input name="d2j_cmd_vld"/>
<input name="cr2cl_dbg_sel_a"/>
<input name="cr2cl_dbg_sel_b"/>
<input name="cr2cl_bus_num"/>
<output name="k2y_dou_dptr"/>
<output name="k2y_dou_err"/>
<output name="k2y_dou_vld"/>
<output name="cl2ps_e_cmd_type"/>
<output name="cl2ps_e_trn"/>
<output name="cl2ps_e_wr_data"/>
<output name="cl2ps_e_req"/>
<output name="cl2cm_rcd"/>
<output name="cl2cm_rcd_enq"/>
<output name="cl2mm_tdr_rcd"/>
<output name="cl2mm_tdr_vld"/>
<output name="cl2do_dma_data"/>
<output name="cl2do_dma_dpar"/>
<output name="cl2do_dma_addr"/>
<output name="cl2do_dma_wr"/>
<output name="cl2do_pio_data"/>
<output name="cl2do_pio_dpar"/>
<output name="cl2do_pio_addr"/>
<output name="cl2do_pio_wr"/>
<output name="crm2ctm_rcd_deq"/>
<output name="crm2ctm_tag"/>
<output name="crm2ctm_tag_enq"/>
<output name="crm_dbg0_bus_a"/>
<output name="crm_dbg0_bus_b"/>
<output name="crm_dbg1_bus_a"/>
<output name="crm_dbg1_bus_b"/>
<param name="DCR_FDEPTH"/>
<param name="DCR_FDEPTH_MINONE"/>
<param name="DCR_FPTR_WDTH"/>
<param name="PCR_FDEPTH"/>
<param name="PCR_FDEPTH_MINONE"/>
<param name="PCR_FPTR_WDTH"/>
<param name="URR_FDEPTH"/>
<param name="URR_FDEPTH_MINONE"/>
<param name="URR_FPTR_WDTH"/>
<param name="DCR_CTAG_LSB"/>
<param name="DCR_CTAG_WDTH"/>
<param name="DCR_CTAG_MSB"/>
<param name="DCR_CMD_LSB"/>
<param name="DCR_CMD_WDTH"/>
<param name="DCR_CMD_MSB"/>
<param name="DCR_WDTH"/>
<param name="FREE_RUNNING"/>
<param name="NPWR_STALL"/>
<param name="POTENTIAL_STALL"/>
<param name="NPRD_STALL"/>
<param name="DCTAG_MISC_LSB"/>
<param name="DCTAG_MISC_WDTH"/>
<param name="DCTAG_MISC_MSB"/>
<param name="DCTAG_DPTR_LSB"/>
<param name="DCTAG_DPTR_WDTH"/>
<param name="DCTAG_DPTR_MSB"/>
<param name="DCTAG_TRNSNUM_LSB"/>
<param name="DCTAG_TRNSNUM_WDTH"/>
<param name="DCTAG_TRNSNUM_MSB"/>
<param name="DCTAG_TYP"/>
<param name="PCR_CTAG_LSB"/>
<param name="PCR_CTAG_WDTH"/>
<param name="PCR_CTAG_MSB"/>
<param name="PCR_BMSK_LSB"/>
<param name="PCR_BMSK_WDTH"/>
<param name="PCR_BMSK_MSB"/>
<param name="PCR_ADDR_LSB"/>
<param name="PCR_ADDR_WDTH"/>
<param name="PCR_ADDR_MSB"/>
<param name="PCR_CMD_LSB"/>
<param name="PCR_CMD_WDTH"/>
<param name="PCR_CMD_MSB"/>
<param name="PCR_WDTH"/>
<param name="PCTAG_THRDID_LSB"/>
<param name="PCTAG_THRDID_WDTH"/>
<param name="PCTAG_THRDID_MSB"/>
<param name="PCTAG_TRNSNUM_LSB"/>
<param name="PCTAG_TRNSNUM_WDTH"/>
<param name="PCTAG_TRNSNUM_MSB"/>
<instance name="dmu_common_simple_fifo"/>
<instance name="dmu_common_simple_fifo"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="50" cyclo2="33" nCaseStmts="3" nCaseItems="20" nLoops="6" nIfStmts="23" />
<volume nNodes="673" nStmts="32" nExprs="210" nInputs="32" nOutputs="26" nParams="49" nAlwaysClocks="36" nBAssign="48" nNBAssign="18" nWAssign="54" nOther="275" />
</block>
<block name="dmu_clu_ctm_bufmgr">
<input name="clk"/>
<input name="rst_l"/>
<input name="tm2cl_dma_wptr"/>
<input name="tm2cl_pio_wptr"/>
<input name="rm2cl_bufrel"/>
<input name="rm2cl_bufrel_enq"/>
<input name="dma_dptr_req"/>
<input name="dma_cltot"/>
<input name="diu_typ_sel"/>
<input name="inc_dma_blk_addr"/>
<input name="inc_pio_blk_addr"/>
<input name="inc_eqw_blk_addr"/>
<input name="inc_mdo_blk_addr"/>
<input name="ld_diu_addr"/>
<input name="inc_diu_row_ptr"/>
<output name="cl2tm_dma_rptr"/>
<output name="cl2tm_int_rptr"/>
<output name="cl2di_addr"/>
<output name="dma_dptr"/>
<output name="dou_space_avail"/>
<output name="diu_dma_empty"/>
<output name="diu_pio_empty"/>
<output name="dou_dptr_pool_full"/>
<param name="DOU_DADDR_WDTH"/>
<param name="DOU_DADDR_NUM"/>
<complexity cyclo1="21" cyclo2="18" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="16" />
<volume nNodes="145" nStmts="17" nExprs="21" nInputs="15" nOutputs="8" nParams="2" nAlwaysClocks="17" nBAssign="10" nNBAssign="19" nWAssign="11" nOther="50" />
</block>
<block name="dmu_clu_ctm_cmdctlfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="mm2cl_tcr_req"/>
<input name="icr_fifo_empty"/>
<input name="nxt_tag_avail"/>
<input name="mrd_vld"/>
<input name="mwr_vld"/>
<input name="eqwr_vld"/>
<input name="mdo_vld"/>
<input name="pio16_vld"/>
<input name="pio64_vld"/>
<input name="uns_vld"/>
<input name="null_vld"/>
<input name="mwr_err"/>
<input name="eqwr_err"/>
<input name="pio_err"/>
<input name="diu_dma_bufmgmt_bsy"/>
<input name="diu_eqw_bufmgmt_bsy"/>
<input name="diu_dma_empty"/>
<input name="diu_pio_empty"/>
<input name="icr_clsts"/>
<input name="dou_space_avail"/>
<input name="uns_req_crdt_avail"/>
<input name="ds2cl_stall"/>
<output name="d2j_cmd_vld"/>
<output name="d2j_data_vld"/>
<output name="cl2mm_tcr_ack"/>
<output name="ctm2crm_rcd_enq"/>
<output name="cmd_req_sel"/>
<output name="icr_fifo_rd"/>
<output name="nxt_tag_req"/>
<output name="dma_dptr_req"/>
<output name="proc_uns"/>
<output name="icr_grnt"/>
<output name="proc_pio_err"/>
<output name="cl2di_rd_en"/>
<output name="cmdctlfsm_state"/>
<output name="cmdctlfsm_idle"/>
<param name="STATE_NUM"/>
<param name="IDLE"/>
<param name="REQ_4DB_WAIT1"/>
<param name="REQ_4DB_WAIT2"/>
<param name="REQ_4DB_ENQ"/>
<param name="CPL_4DB_WAIT1"/>
<param name="CPL_4DB_WAIT2"/>
<param name="CPL_4DB_ENQ"/>
<param name="CPL_1DB_WAIT1"/>
<param name="CPL_1DB_WAIT2"/>
<param name="CPL_1DB_ENQ"/>
<param name="REQ_1DB_WAIT1"/>
<param name="REQ_1DB_WAIT2"/>
<param name="REQ_1DB_ENQ"/>
<param name="N"/>
<complexity cyclo1="34" cyclo2="16" nCaseStmts="4" nCaseItems="22" nLoops="0" nIfStmts="11" />
<volume nNodes="228" nStmts="15" nExprs="40" nInputs="24" nOutputs="14" nParams="15" nAlwaysClocks="15" nBAssign="26" nNBAssign="27" nWAssign="28" nOther="77" />
</block>
<block name="dmu_clu_ctm_cmdgen">
<input name="clk"/>
<input name="rst_l"/>
<input name="crm2ctm_rcd_deq"/>
<input name="proc_uns"/>
<input name="icr_typ"/>
<input name="icr_clsts"/>
<input name="icr_addr"/>
<input name="icr_cmdsts"/>
<input name="icr_sbdtag"/>
<input name="tcr_addr"/>
<input name="tcr_mtag"/>
<input name="nxt_tag"/>
<input name="dma_dptr"/>
<input name="cmd_req_sel"/>
<output name="d2j_cmd"/>
<output name="d2j_addr"/>
<output name="d2j_ctag"/>
<output name="ctm2crm_rcd"/>
<output name="uns_req_crdt_avail"/>
<output name="mrd_vld"/>
<output name="mwr_vld"/>
<output name="mwr_err"/>
<output name="eqwr_vld"/>
<output name="eqwr_err"/>
<output name="mdo_vld"/>
<output name="uns_vld"/>
<output name="null_vld"/>
<output name="pio16_vld"/>
<output name="pio64_vld"/>
<output name="pio_err"/>
<param name="TAG_WDTH"/>
<param name="DMA_MRD_32BIT"/>
<param name="DMA_MRD_64BIT"/>
<param name="DMA_MRDLK_32BIT"/>
<param name="DMA_MRDLK_64BIT"/>
<param name="UNS_REQ"/>
<param name="DMA_MWR_32BIT"/>
<param name="DMA_MWR_64BIT"/>
<param name="MSI_EQ_WR_32BIT"/>
<param name="MSI_EQ_WR_64BIT"/>
<param name="MSG_EQ_WR_32BIT"/>
<param name="MSG_EQ_WR_64BIT"/>
<param name="NULL"/>
<param name="MONDO_REQ"/>
<param name="PIO_CPL"/>
<param name="PIO_CPLD"/>
<param name="DMA_MRD_ERR"/>
<param name="DMA_MRD_LK"/>
<param name="UNSUPPORTED"/>
<param name="DMA_WRF"/>
<param name="DMA_WRP"/>
<param name="DMA_RD"/>
<param name="DMA_RDS"/>
<param name="INT"/>
<param name="PIO_RD16"/>
<param name="PIO_RD64"/>
<param name="PIO_RDERR_TO"/>
<param name="PIO_RDERR_BUS"/>
<param name="UR_CPLSTS"/>
<param name="TO_CPLSTS"/>
<param name="UNS_CRDTCNT"/>
<param name="UNS_CRDTCNT_WDTH"/>
<complexity cyclo1="26" cyclo2="17" nCaseStmts="2" nCaseItems="11" nLoops="0" nIfStmts="14" />
<volume nNodes="197" nStmts="16" nExprs="33" nInputs="14" nOutputs="16" nParams="32" nAlwaysClocks="23" nBAssign="53" nNBAssign="12" nWAssign="2" nOther="58" />
</block>
<block name="dmu_clu_ctm_datactlfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="icr_fifo_empty"/>
<input name="icr_grnt"/>
<input name="nxt_tag_avail"/>
<input name="mwr_vld"/>
<input name="eqwr_vld"/>
<input name="mdo_vld"/>
<input name="pio16_vld"/>
<input name="pio64_vld"/>
<input name="null_vld"/>
<input name="mwr_err"/>
<input name="eqwr_err"/>
<input name="diu_dma_empty"/>
<input name="diu_pio_empty"/>
<output name="diu_dma_bufmgmt_bsy"/>
<output name="diu_eqw_bufmgmt_bsy"/>
<output name="diu_typ_sel"/>
<output name="inc_dma_blk_addr"/>
<output name="inc_pio_blk_addr"/>
<output name="inc_eqw_blk_addr"/>
<output name="inc_mdo_blk_addr"/>
<output name="ld_diu_addr"/>
<output name="inc_diu_row_ptr"/>
<output name="dpath_sel"/>
<output name="ld_diu_data"/>
<output name="datactlfsm_state"/>
<output name="datactlfsm_idle"/>
<param name="STATE_NUM"/>
<param name="IDLE"/>
<param name="DMA_DATA1"/>
<param name="DMA_DATA2"/>
<param name="DMA_DATA3"/>
<param name="DMA_STALL"/>
<param name="EQW_DATA1"/>
<param name="EQW_DATA2"/>
<param name="EQW_DATA3"/>
<param name="EQW_STALL"/>
<param name="MDO_DATA1"/>
<param name="MDO_DATA2"/>
<param name="MDO_DATA3"/>
<param name="MDO_STALL"/>
<param name="P16_DATA1"/>
<param name="P16_WAIT1"/>
<param name="P16_WAIT2"/>
<param name="P16_STALL"/>
<param name="P64_DATA1"/>
<param name="P64_DATA2"/>
<param name="P64_DATA3"/>
<param name="P64_STALL"/>
<complexity cyclo1="51" cyclo2="20" nCaseStmts="8" nCaseItems="39" nLoops="0" nIfStmts="11" />
<volume nNodes="251" nStmts="19" nExprs="65" nInputs="15" nOutputs="13" nParams="22" nAlwaysClocks="13" nBAssign="47" nNBAssign="12" nWAssign="17" nOther="78" />
</block>
<block name="dmu_clu_ctm_datapipe">
<input name="clk"/>
<input name="rst_l"/>
<input name="di2cl_data"/>
<input name="di2cl_bmask"/>
<input name="di2cl_dpar"/>
<input name="dpath_sel"/>
<input name="ld_diu_data"/>
<input name="proc_pio_err"/>
<output name="d2j_data"/>
<output name="d2j_bmsk"/>
<output name="d2j_data_par"/>
<complexity cyclo1="5" cyclo2="4" nCaseStmts="1" nCaseItems="2" nLoops="0" nIfStmts="2" />
<volume nNodes="44" nStmts="3" nExprs="5" nInputs="8" nOutputs="3" nParams="0" nAlwaysClocks="6" nBAssign="6" nNBAssign="6" nWAssign="0" nOther="18" />
</block>
<block name="dmu_clu_ctm_tagmgr">
<input name="clk"/>
<input name="rst_l"/>
<input name="tag_ret_0"/>
<input name="tag_ret_0_vld"/>
<input name="tag_ret_1"/>
<input name="tag_ret_1_vld"/>
<input name="nxt_tag_req"/>
<output name="nxt_tag"/>
<output name="tag_pool_full"/>
<output name="nxt_tag_avail"/>
<param name="TAG_NUM"/>
<param name="TAG_WDTH"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="47" nStmts="1" nExprs="1" nInputs="7" nOutputs="3" nParams="2" nAlwaysClocks="6" nBAssign="10" nNBAssign="2" nWAssign="8" nOther="19" />
</block>
<block name="dmu_clu_ctm">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_d_wrack_tag"/>
<input name="j2d_d_wrack_vld"/>
<input name="pm2cl_rcd"/>
<input name="pm2cl_rcd_enq"/>
<input name="mm2cl_tcr_rcd"/>
<input name="mm2cl_tcr_req"/>
<input name="rm2cl_bufrel"/>
<input name="rm2cl_bufrel_enq"/>
<input name="tm2cl_dma_wptr"/>
<input name="tm2cl_pio_wptr"/>
<input name="di2cl_data"/>
<input name="di2cl_bmask"/>
<input name="di2cl_dpar"/>
<input name="crm2ctm_rcd_deq"/>
<input name="crm2ctm_tag"/>
<input name="crm2ctm_tag_enq"/>
<input name="cr2cl_dbg_sel_a"/>
<input name="cr2cl_dbg_sel_b"/>
<input name="ds2cl_stall"/>
<output name="d2j_cmd"/>
<output name="d2j_addr"/>
<output name="d2j_ctag"/>
<output name="d2j_cmd_vld"/>
<output name="d2j_data"/>
<output name="d2j_bmsk"/>
<output name="d2j_data_par"/>
<output name="d2j_data_vld"/>
<output name="cl2pm_rcd_full"/>
<output name="cl2mm_tcr_ack"/>
<output name="cl2tm_dma_rptr"/>
<output name="cl2tm_int_rptr"/>
<output name="cl2di_addr"/>
<output name="cl2di_rd_en"/>
<output name="ctm2crm_rcd"/>
<output name="ctm2crm_rcd_enq"/>
<output name="ctm_dbg0_bus_a"/>
<output name="ctm_dbg0_bus_b"/>
<output name="ctm_dbg1_bus_a"/>
<output name="ctm_dbg1_bus_b"/>
<param name="ICR_FDEPTH"/>
<param name="ICR_FDEPTH_MINONE"/>
<param name="ICR_FPTR_WDTH"/>
<param name="TAG_WDTH"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="25" cyclo2="11" nCaseStmts="2" nCaseItems="16" nLoops="6" nIfStmts="2" />
<volume nNodes="509" nStmts="10" nExprs="178" nInputs="21" nOutputs="20" nParams="4" nAlwaysClocks="26" nBAssign="32" nNBAssign="4" nWAssign="29" nOther="230" />
</block>
<block name="dmu_clu_debug">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2cl_dbg_sel_a"/>
<input name="cr2cl_dbg_sel_b"/>
<input name="ctm_dbg0_bus_a"/>
<input name="ctm_dbg0_bus_b"/>
<input name="ctm_dbg1_bus_a"/>
<input name="ctm_dbg1_bus_b"/>
<input name="crm_dbg0_bus_a"/>
<input name="crm_dbg0_bus_b"/>
<input name="crm_dbg1_bus_a"/>
<input name="crm_dbg1_bus_b"/>
<output name="cl2cr_dbg_a"/>
<output name="cl2cr_dbg_b"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="90" nStmts="3" nExprs="19" nInputs="12" nOutputs="2" nParams="0" nAlwaysClocks="11" nBAssign="16" nNBAssign="4" nWAssign="0" nOther="37" />
</block>
<block name="dmu_clu">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_d_wrack_tag"/>
<input name="j2d_d_wrack_vld"/>
<input name="j2d_di_cmd"/>
<input name="j2d_di_ctag"/>
<input name="j2d_di_cmd_vld"/>
<input name="j2d_p_cmd"/>
<input name="j2d_p_addr"/>
<input name="j2d_p_bmsk"/>
<input name="j2d_p_ctag"/>
<input name="j2d_p_cmd_vld"/>
<input name="j2d_d_data"/>
<input name="j2d_d_data_par"/>
<input name="j2d_d_data_err"/>
<input name="j2d_d_data_vld"/>
<input name="j2d_p_data"/>
<input name="j2d_p_data_par"/>
<input name="j2d_p_data_vld"/>
<input name="ps2cl_e_rd_data"/>
<input name="ps2cl_e_gnt"/>
<input name="pm2cl_rcd"/>
<input name="pm2cl_rcd_enq"/>
<input name="cm2cl_rcd_full"/>
<input name="mm2cl_tcr_rcd"/>
<input name="mm2cl_tcr_req"/>
<input name="rm2cl_bufrel"/>
<input name="rm2cl_bufrel_enq"/>
<input name="tm2cl_dma_wptr"/>
<input name="tm2cl_pio_wptr"/>
<input name="di2cl_data"/>
<input name="di2cl_bmask"/>
<input name="di2cl_dpar"/>
<input name="cr2cl_dbg_sel_a"/>
<input name="cr2cl_dbg_sel_b"/>
<input name="cr2cl_bus_num"/>
<input name="ds2cl_stall"/>
<input name="p2d_npwr_stall_en"/>
<input name="rm2crm_npwr_wrack"/>
<input name="im2crm_bc_stall_en"/>
<input name="im2crm_ilu_stall_en"/>
<input name="il2cl_gr_16"/>
<output name="d2j_cmd"/>
<output name="d2j_addr"/>
<output name="d2j_ctag"/>
<output name="d2j_cmd_vld"/>
<output name="d2j_data"/>
<output name="d2j_bmsk"/>
<output name="d2j_data_par"/>
<output name="d2j_data_vld"/>
<output name="k2y_dou_dptr"/>
<output name="k2y_dou_err"/>
<output name="k2y_dou_vld"/>
<output name="cl2ps_e_cmd_type"/>
<output name="cl2ps_e_trn"/>
<output name="cl2ps_e_wr_data"/>
<output name="cl2ps_e_req"/>
<output name="cl2pm_rcd_full"/>
<output name="cl2cm_rcd"/>
<output name="cl2cm_rcd_enq"/>
<output name="cl2mm_tcr_ack"/>
<output name="cl2mm_tdr_rcd"/>
<output name="cl2mm_tdr_vld"/>
<output name="cl2tm_dma_rptr"/>
<output name="cl2tm_int_rptr"/>
<output name="cl2di_addr"/>
<output name="cl2di_rd_en"/>
<output name="cl2do_dma_data"/>
<output name="cl2do_dma_dpar"/>
<output name="cl2do_dma_addr"/>
<output name="cl2do_dma_wr"/>
<output name="cl2do_pio_data"/>
<output name="cl2do_pio_dpar"/>
<output name="cl2do_pio_addr"/>
<output name="cl2do_pio_wr"/>
<output name="cl2cr_dbg_a"/>
<output name="cl2cr_dbg_b"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="304" nStmts="0" nExprs="113" nInputs="42" nOutputs="35" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="191" />
</block>
<block name="dmu_cmu_clst_aloc">
<input name="clk"/>
<input name="rst_l"/>
<input name="enq"/>
<input name="data_in"/>
<input name="deq"/>
<input name="sel"/>
<input name="nxdata"/>
<input name="nxsrdata"/>
<output name="data_out"/>
<output name="full"/>
<output name="empty"/>
<output name="overflow"/>
<output name="underflow"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<complexity cyclo1="33" cyclo2="17" nCaseStmts="4" nCaseItems="20" nLoops="2" nIfStmts="10" />
<volume nNodes="165" nStmts="11" nExprs="28" nInputs="8" nOutputs="5" nParams="2" nAlwaysClocks="12" nBAssign="17" nNBAssign="36" nWAssign="19" nOther="42" />
</block>
<block name="dmu_cmu_ctx_aloc">
<input name="clk"/>
<input name="rst_l"/>
<input name="enq"/>
<input name="data_in"/>
<input name="deq"/>
<output name="data_out"/>
<output name="valid"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<complexity cyclo1="11" cyclo2="7" nCaseStmts="2" nCaseItems="6" nLoops="2" nIfStmts="2" />
<volume nNodes="52" nStmts="6" nExprs="11" nInputs="5" nOutputs="2" nParams="2" nAlwaysClocks="2" nBAssign="4" nNBAssign="9" nWAssign="2" nOther="18" />
</block>
<block name="dmu_cmu_ctx_clstreg_array">
<input name="clk"/>
<input name="rst_l"/>
<input name="addr"/>
<input name="data_in"/>
<input name="rw"/>
<output name="data_out"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<param name="ADDR_WDTH"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="2" />
<volume nNodes="27" nStmts="4" nExprs="4" nInputs="5" nOutputs="1" nParams="3" nAlwaysClocks="1" nBAssign="4" nNBAssign="3" nWAssign="1" nOther="10" />
</block>
<block name="dmu_cmu_ctx_pkseqaloc">
<input name="clk"/>
<input name="rst_l"/>
<input name="enq"/>
<input name="data_in"/>
<input name="deq"/>
<output name="data_out"/>
<output name="valid"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<complexity cyclo1="11" cyclo2="7" nCaseStmts="2" nCaseItems="6" nLoops="2" nIfStmts="2" />
<volume nNodes="52" nStmts="6" nExprs="11" nInputs="5" nOutputs="2" nParams="2" nAlwaysClocks="2" nBAssign="4" nNBAssign="9" nWAssign="2" nOther="18" />
</block>
<block name="dmu_cmu_ctx_reg_array">
<input name="clk"/>
<input name="rst_l"/>
<input name="addr0"/>
<input name="data0_in"/>
<input name="rw0"/>
<input name="addr1"/>
<input name="data1_in"/>
<input name="rw1"/>
<output name="data0_out"/>
<output name="data1_out"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<param name="ADDR_WDTH"/>
<complexity cyclo1="8" cyclo2="5" nCaseStmts="1" nCaseItems="4" nLoops="2" nIfStmts="1" />
<volume nNodes="43" nStmts="4" nExprs="8" nInputs="8" nOutputs="2" nParams="3" nAlwaysClocks="1" nBAssign="4" nNBAssign="6" nWAssign="2" nOther="18" />
</block>
<block name="dmu_cmu_ctx">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcm2ctx_ctx_req"/>
<input name="rcm2ctx_ctx_addr"/>
<input name="rcm2ctx_ctx_rw"/>
<input name="rcm2ctx_ctx"/>
<input name="rcm2ctx_seq_req"/>
<input name="rcm2ctx_pkseq_addr"/>
<input name="rcm2ctx_pkseq_rw"/>
<input name="rcm2ctx_pkseq"/>
<input name="tcm2ctx_ctx_addr"/>
<input name="tcm2ctx_ctx_rw"/>
<input name="tcm2ctx_ctx"/>
<input name="tcm2ctx_pkseq_addr"/>
<input name="tcm2ctx_pkseq_rw"/>
<input name="tcm2ctx_pkseq"/>
<input name="tcm2ctx_lst_req"/>
<input name="tcm2ctx_ctxlst_addr"/>
<input name="tcm2ctx_clst_rw"/>
<input name="tcm2ctx_lst"/>
<input name="tcm2ctx_ret_req"/>
<input name="tcm2ctx_ret_addr"/>
<input name="dbg2ctx_dbg_sel_a"/>
<input name="dbg2ctx_dbg_sel_b"/>
<output name="ctx2rcm_ctx_gnt"/>
<output name="ctx2rcm_nxctx_addr"/>
<output name="ctx2rcm_cur_ctx"/>
<output name="ctx2rcm_seq_gnt"/>
<output name="ctx2rcm_nxseq_addr"/>
<output name="ctx2tcm_cur_ctx"/>
<output name="ctx2tcm_cur_pkseq"/>
<output name="ctx2tcm_lst_gnt"/>
<output name="ctx2tcm_nxlst_addr"/>
<output name="ctx2tcm_cur_lst"/>
<output name="ctx2dbg_dbg_a"/>
<output name="ctx2dbg_dbg_b"/>
<param name="CTXARRAY_WDTH"/>
<param name="CTXARRAYMSB"/>
<param name="CTXARRAY_DEPTH"/>
<param name="CTXARRAY_ADDR_WDTH"/>
<param name="CTXARRAYADDRMSB"/>
<param name="CTXADDRLSB"/>
<param name="CTXADDR_WDTH"/>
<param name="CTXADDRMSB"/>
<param name="CTXALOC_WDTH"/>
<param name="CTXALOC_DEPTH"/>
<param name="PSEQARRAY_WDTH"/>
<param name="PSEQARRAYMSB"/>
<param name="PSEQARRAY_DEPTH"/>
<param name="PSEQARRAY_ADDR_WDTH"/>
<param name="PSEQARRAYADDRMSB"/>
<param name="PSEQADDRLSB"/>
<param name="PSEQADDR_WDTH"/>
<param name="PSEQADDRMSB"/>
<param name="PSEQALOC_WDTH"/>
<param name="PSEQALOC_DEPTH"/>
<param name="CLSTARRAY_WDTH"/>
<param name="CLSTARRAYMSB"/>
<param name="CLSTARRAY_DEPTH"/>
<param name="CLSTARRAY_ADDR_WDTH"/>
<param name="CLSTARRAYADDRMSB"/>
<param name="CLSTADDRLSB"/>
<param name="CLSTADDR_WDTH"/>
<param name="CLSTADDRMSB"/>
<param name="CLSTALOC_WDTH"/>
<param name="CLSTALOC_DEPTH"/>
<param name="RETADDRARRAY_WDTH"/>
<param name="RETADDRMSB"/>
<param name="RETCLSTADDRLSB"/>
<param name="RETCLSTADDR_WDTH"/>
<param name="RETCLSTADDRMSB"/>
<param name="RETCLSTLSB"/>
<param name="RETCLST_WDTH"/>
<param name="RETCLSTMSB"/>
<param name="RETPSEQADDRLSB"/>
<param name="RETPSEQADDR_WDTH"/>
<param name="RETPSEQADDRMSB"/>
<param name="RETPSEQLSB"/>
<param name="RETPSEQ_WDTH"/>
<param name="RETPSEQMSB"/>
<param name="RETCTXADDRLSB"/>
<param name="RETCTXADDR_WDTH"/>
<param name="RETCTXADDRMSB"/>
<param name="RETCTXLSB"/>
<param name="RETCTX_WDTH"/>
<param name="RETCTXMSB"/>
<param name="CTXIDLE"/>
<param name="CTXDEQ"/>
<param name="SEQIDLE"/>
<param name="SEQDEQ"/>
<param name="CLSTIDLE"/>
<param name="CLSTDEQ"/>
<instance name="dmu_cmu_ctx_aloc"/>
<instance name="dmu_cmu_ctx_reg_array"/>
<instance name="dmu_cmu_ctx_pkseqaloc"/>
<instance name="dmu_cmu_ctx_reg_array"/>
<instance name="dmu_cmu_clst_aloc"/>
<instance name="dmu_cmu_ctx_clstreg_array"/>
<complexity cyclo1="37" cyclo2="24" nCaseStmts="4" nCaseItems="17" nLoops="3" nIfStmts="16" />
<volume nNodes="391" nStmts="22" nExprs="97" nInputs="24" nOutputs="12" nParams="56" nAlwaysClocks="38" nBAssign="58" nNBAssign="16" nWAssign="11" nOther="149" />
</block>
<block name="dmu_cmu_dbg">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2cm_dbg_sel_a"/>
<input name="cr2cm_dbg_sel_b"/>
<input name="rcm2dbg_dbg_a"/>
<input name="rcm2dbg_dbg_b"/>
<input name="tcm2dbg_dbg_a"/>
<input name="tcm2dbg_dbg_b"/>
<input name="ctx2dbg_dbg_a"/>
<input name="ctx2dbg_dbg_b"/>
<output name="cm2cr_dbg_a"/>
<output name="cm2cr_dbg_b"/>
<output name="dbg2rcm_dbg_sel_a"/>
<output name="dbg2rcm_dbg_sel_b"/>
<output name="dbg2tcm_dbg_sel_a"/>
<output name="dbg2tcm_dbg_sel_b"/>
<output name="dbg2ctx_dbg_sel_a"/>
<output name="dbg2ctx_dbg_sel_b"/>
<complexity cyclo1="20" cyclo2="6" nCaseStmts="2" nCaseItems="16" nLoops="2" nIfStmts="1" />
<volume nNodes="106" nStmts="5" nExprs="21" nInputs="10" nOutputs="8" nParams="0" nAlwaysClocks="9" nBAssign="20" nNBAssign="2" nWAssign="8" nOther="41" />
</block>
<block name="dmu_cmu_rcm_schrcd_q">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcd_in"/>
<input name="enq"/>
<input name="deq"/>
<output name="typ"/>
<output name="len"/>
<output name="dwbe"/>
<output name="addr"/>
<output name="addr_err"/>
<output name="dptr"/>
<output name="sbd_tag"/>
<output name="full"/>
<output name="overflow"/>
<output name="underflow"/>
<output name="empty"/>
<param name="DEPTH"/>
<param name="SRMSB"/>
<param name="SRTYP_WDTH"/>
<param name="SRLEN_WDTH"/>
<param name="SRDWBE_WDTH"/>
<param name="SRADDR_WDTH"/>
<param name="SRDPTR_WDTH"/>
<param name="SRSBDTAG_WDTH"/>
<param name="SRTYPMSB"/>
<param name="SRLENMSB"/>
<param name="SRDWBEMSB"/>
<param name="SRADDRMSB"/>
<param name="SRDPTRMSB"/>
<param name="SRSBDTAGMSB"/>
<param name="SBDTAGLSB"/>
<param name="SBDTAGMSB"/>
<param name="DPTRLSB"/>
<param name="DPTRMSB"/>
<param name="ADDRERRMSB"/>
<param name="ADDRLSB"/>
<param name="ADDRMSB"/>
<param name="DWBELSB"/>
<param name="DWBEMSB"/>
<param name="LENLSB"/>
<param name="LENMSB"/>
<param name="TYPLSB"/>
<param name="TYPMSB"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="173" nStmts="0" nExprs="67" nInputs="5" nOutputs="11" nParams="27" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="95" />
</block>
<block name="dmu_cmu_rcm">
<input name="clk"/>
<input name="rst_l"/>
<input name="mm2cm_rcd_enq"/>
<input name="mm2cm_rcd"/>
<input name="pm2cm_rcd_full"/>
<input name="ctx2rcm_ctx_gnt"/>
<input name="ctx2rcm_nxctx_addr"/>
<input name="ctx2rcm_cur_ctx"/>
<input name="ctx2rcm_seq_gnt"/>
<input name="ctx2rcm_nxseq_addr"/>
<input name="y2k_mps"/>
<input name="dbg2rcm_dbg_sel_a"/>
<input name="dbg2rcm_dbg_sel_b"/>
<input name="length"/>
<input name="payload"/>
<input name="length"/>
<input name="maxpayload"/>
<input name="length"/>
<input name="maxpayload"/>
<input name="length"/>
<input name="dwbe"/>
<output name="cm2mm_rcd_full"/>
<output name="cm2pm_rcd_enq"/>
<output name="cm2pm_rcd"/>
<output name="rcm2ctx_ctx_req"/>
<output name="rcm2ctx_ctx_addr"/>
<output name="rcm2ctx_ctx_rw"/>
<output name="rcm2ctx_ctx"/>
<output name="rcm2ctx_seq_req"/>
<output name="rcm2ctx_pkseq_addr"/>
<output name="rcm2ctx_pkseq_rw"/>
<output name="rcm2ctx_pkseq"/>
<output name="rcm2dbg_dbg_a"/>
<output name="rcm2dbg_dbg_b"/>
<param name="ISRMSB"/>
<param name="SRTYP_WDTH"/>
<param name="SRLEN_WDTH"/>
<param name="SRDWBE_WDTH"/>
<param name="SRADDR_WDTH"/>
<param name="SRDPTR_WDTH"/>
<param name="SRSBDTAG_WDTH"/>
<param name="SRTYPMSB"/>
<param name="SRLENMSB"/>
<param name="SRDWBEMSB"/>
<param name="SRADDRMSB"/>
<param name="SRDPTRMSB"/>
<param name="SRSBDTAGMSB"/>
<param name="EXPLENMSB"/>
<param name="IPRMSB"/>
<param name="PRTYP_WDTH"/>
<param name="PRLEN_WDTH"/>
<param name="PRBYTCNT_WDTH"/>
<param name="PRCNTXTNUM_WDTH"/>
<param name="PRSEQNUM_WDTH"/>
<param name="PRADDR_WDTH"/>
<param name="PRDPTR_WDTH"/>
<param name="PRSBDTAG_WDTH"/>
<param name="PRTYPMSB"/>
<param name="PRLENMSB"/>
<param name="PRBYTCNTMSB"/>
<param name="PRCNTXTNUMMSB"/>
<param name="PRSEQNUMMSB"/>
<param name="PRADDRMSB"/>
<param name="PRDPTRMSB"/>
<param name="PRSBDTAGMSB"/>
<param name="MPS_WDTH"/>
<param name="MPSMSB"/>
<param name="CTXARRAY_WDTH"/>
<param name="CTXARRAYMSB"/>
<param name="CTXADDRLSB"/>
<param name="CTXADDR_WDTH"/>
<param name="CTXADDRMSB"/>
<param name="PSEQARRAY_WDTH"/>
<param name="PSEQARRAYMSB"/>
<param name="PSEQADDRLSB"/>
<param name="PSEQADDR_WDTH"/>
<param name="PSEQADDRMSB"/>
<param name="CLSTADDRLSB"/>
<param name="CLSTADDR_WDTH"/>
<param name="CLSTADDRMSB"/>
<param name="CLTOT_WDTH"/>
<param name="CLTOTMSB"/>
<param name="ORDERBITLSB"/>
<param name="ORDERBIT_WDTH"/>
<param name="ORDERBITMSB"/>
<param name="DEQIDLE"/>
<param name="DEQPIPE"/>
<param name="DEQ"/>
<param name="CTXIDLE"/>
<param name="CTXGNT"/>
<param name="SEQIDLE"/>
<param name="SEQGNT"/>
<param name="SEQWAIT"/>
<param name="BLDIDLE"/>
<param name="BLDCNTX"/>
<param name="BLDBPAS"/>
<param name="CLASWR"/>
<param name="CLASRD"/>
<param name="CLASPIO"/>
<param name="CLASMSI"/>
<param name="CLASMSC"/>
<param name="CLASMDO"/>
<complexity cyclo1="320" cyclo2="185" nCaseStmts="48" nCaseItems="183" nLoops="4" nIfStmts="132" />
<volume nNodes="1392" nStmts="95" nExprs="299" nInputs="21" nOutputs="13" nParams="68" nAlwaysClocks="98" nBAssign="358" nNBAssign="241" nWAssign="17" nOther="284" />
</block>
<block name="dmu_cmu_tcm_pkrcd_q">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcd_in"/>
<input name="enq"/>
<input name="deq"/>
<output name="typ"/>
<output name="len"/>
<output name="dwbe"/>
<output name="addr"/>
<output name="sbd_tag"/>
<output name="dptr"/>
<output name="cntxt_num"/>
<output name="pkseq_num"/>
<output name="full"/>
<output name="overflow"/>
<output name="underflow"/>
<output name="empty"/>
<param name="DEPTH"/>
<param name="PRTYP_WDTH"/>
<param name="PRLEN_WDTH"/>
<param name="PRDWBE_WDTH"/>
<param name="PRADDR_WDTH"/>
<param name="PRSBDTAG_WDTH"/>
<param name="PRDPTR_WDTH"/>
<param name="PRSEQNUM_WDTH"/>
<param name="PRCNTXTNUM_WDTH"/>
<param name="PRCNTXTNUMLSB"/>
<param name="PRCNTXTNUMMSB"/>
<param name="PRSEQNUMLSB"/>
<param name="PRSEQNUMMSB"/>
<param name="PRDPTRLSB"/>
<param name="PRDPTRMSB"/>
<param name="PRSBDTAGLSB"/>
<param name="PRSBDTAGMSB"/>
<param name="PRADDRLSB"/>
<param name="PRADDRMSB"/>
<param name="PRDWBELSB"/>
<param name="PRDWBEMSB"/>
<param name="PRLENLSB"/>
<param name="PRLENMSB"/>
<param name="PRTYPLSB"/>
<param name="PRTYPMSB"/>
<param name="EPRMSB"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="223" nStmts="0" nExprs="89" nInputs="5" nOutputs="12" nParams="26" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="122" />
</block>
<block name="dmu_cmu_tcm">
<input name="clk"/>
<input name="rst_l"/>
<input name="cl2cm_rcd_enq"/>
<input name="cl2cm_rcd"/>
<input name="rm2cm_rcd_full"/>
<input name="ctx2tcm_cur_ctx"/>
<input name="ctx2tcm_cur_pkseq"/>
<input name="ctx2tcm_lst_gnt"/>
<input name="ctx2tcm_nxlst_addr"/>
<input name="ctx2tcm_cur_lst"/>
<input name="dbg2tcm_dbg_sel_a"/>
<input name="dbg2tcm_dbg_sel_b"/>
<output name="cm2cl_rcd_full"/>
<output name="cm2rm_rcd_enq"/>
<output name="cm2rm_rcd"/>
<output name="tcm2ctx_ctx_addr"/>
<output name="tcm2ctx_ctx_rw"/>
<output name="tcm2ctx_ctx"/>
<output name="tcm2ctx_pkseq_addr"/>
<output name="tcm2ctx_pkseq_rw"/>
<output name="tcm2ctx_pkseq"/>
<output name="tcm2ctx_lst_req"/>
<output name="tcm2ctx_ctxlst_addr"/>
<output name="tcm2ctx_clst_rw"/>
<output name="tcm2ctx_lst"/>
<output name="tcm2ctx_ret_req"/>
<output name="tcm2ctx_ret_addr"/>
<output name="tcm2dbg_dbg_a"/>
<output name="tcm2dbg_dbg_b"/>
<param name="EPRMSB"/>
<param name="PRTYP_WDTH"/>
<param name="PRLEN_WDTH"/>
<param name="PRDWBE_WDTH"/>
<param name="PRADDR_WDTH"/>
<param name="PRSBDTAG_WDTH"/>
<param name="PRDPTR_WDTH"/>
<param name="PRPKSEQNUM_WDTH"/>
<param name="PRCNTXTNUM_WDTH"/>
<param name="PRTYPMSB"/>
<param name="PRLENMSB"/>
<param name="PRDWBEMSB"/>
<param name="PRADDRMSB"/>
<param name="PRSBDTAGMSB"/>
<param name="PRDPTRMSB"/>
<param name="PRPKSEQNUMMSB"/>
<param name="PRCNTXTNUMMSB"/>
<param name="RRMSB"/>
<param name="RRTYP_WDTH"/>
<param name="RRLEN_WDTH"/>
<param name="RRFDWBE_WDTH"/>
<param name="RRLDWBE_WDTH"/>
<param name="RRADDR_WDTH"/>
<param name="RRSBDTAG_WDTH"/>
<param name="RRDPTR_WDTH"/>
<param name="RRTYPMSB"/>
<param name="RRLENMSB"/>
<param name="RRDWBEMSB"/>
<param name="RRADDRMSB"/>
<param name="RRSBDTAGMSB"/>
<param name="RRDPTRMSB"/>
<param name="CTXARRAY_WDTH"/>
<param name="CTXARRAYMSB"/>
<param name="CTXADDRLSB"/>
<param name="CTXADDR_WDTH"/>
<param name="CTXADDRMSB"/>
<param name="ORDERBITLSB"/>
<param name="ORDERBIT_WDTH"/>
<param name="ORDERBITMSB"/>
<param name="ERRLSB"/>
<param name="ERR_WDTH"/>
<param name="PSEQLSB"/>
<param name="PSEQ_WDTH"/>
<param name="PSEQMSB"/>
<param name="PKTOTLSB"/>
<param name="PKTOT_WDTH"/>
<param name="PKTOTMSB"/>
<param name="PSEQARRAY_WDTH"/>
<param name="PSEQARRAYMSB"/>
<param name="PSEQADDRLSB"/>
<param name="PSEQADDR_WDTH"/>
<param name="PSEQADDRMSB"/>
<param name="PTRCLSTLSB"/>
<param name="PTRCLST_WDTH"/>
<param name="PTRCLSTMSB"/>
<param name="CBITLSB"/>
<param name="CBIT_WDTH"/>
<param name="CBITMSB"/>
<param name="CLSTARRAY_WDTH"/>
<param name="CLSTARRAYMSB"/>
<param name="CLSTADDRLSB"/>
<param name="CLSTADDR_WDTH"/>
<param name="CLSTADDRMSB"/>
<param name="CPKSEQLSB"/>
<param name="CPKSEQ_WDTH"/>
<param name="CPKSEQMSB"/>
<param name="CDPTRLSB"/>
<param name="CDPTR_WDTH"/>
<param name="CDPTRMSB"/>
<param name="CSBDTAGLSB"/>
<param name="CSBDTAG_WDTH"/>
<param name="CSBDTAGMSB"/>
<param name="CADDRLSB"/>
<param name="CADDR_WDTH"/>
<param name="CADDRMSB"/>
<param name="CDWBELSB"/>
<param name="CDWBE_WDTH"/>
<param name="CDWBEMSB"/>
<param name="CLSTPKTLSB"/>
<param name="CLSTPKT_WDTH"/>
<param name="CLSTPKTMSB"/>
<param name="CLENLSB"/>
<param name="CLEN_WDTH"/>
<param name="CLENMSB"/>
<param name="CTYPLSB"/>
<param name="CTYP_WDTH"/>
<param name="CTYPMSB"/>
<param name="RETADDRARRAY_WDTH"/>
<param name="RETADDRMSB"/>
<param name="DEQIDLE"/>
<param name="DEQ"/>
<param name="CTXIDLE"/>
<param name="CTXSEQ"/>
<param name="CTXCHK"/>
<param name="CTXDIS"/>
<param name="CTXNXT"/>
<param name="LSTIDLE"/>
<param name="LSTGNT"/>
<param name="LSTUPD"/>
<param name="BLDIDLE"/>
<param name="BLDCNTX"/>
<param name="BLDBPAS"/>
<param name="CLASCP"/>
<param name="CLASCPD"/>
<param name="CLASPIO"/>
<param name="CLASMDO"/>
<param name="CLASUSP"/>
<complexity cyclo1="222" cyclo2="116" nCaseStmts="61" nCaseItems="167" nLoops="3" nIfStmts="51" />
<volume nNodes="1227" nStmts="81" nExprs="265" nInputs="12" nOutputs="17" nParams="107" nAlwaysClocks="115" nBAssign="328" nNBAssign="163" nWAssign="11" nOther="264" />
</block>
<block name="dmu_cmu">
<input name="clk"/>
<input name="rst_l"/>
<input name="mm2cm_rcd_enq"/>
<input name="mm2cm_rcd"/>
<input name="pm2cm_rcd_full"/>
<input name="cl2cm_rcd_enq"/>
<input name="cl2cm_rcd"/>
<input name="rm2cm_rcd_full"/>
<input name="y2k_mps"/>
<input name="cr2cm_dbg_sel_a"/>
<input name="cr2cm_dbg_sel_b"/>
<output name="cm2mm_rcd_full"/>
<output name="cm2pm_rcd_enq"/>
<output name="cm2pm_rcd"/>
<output name="cm2cl_rcd_full"/>
<output name="cm2rm_rcd_enq"/>
<output name="cm2rm_rcd"/>
<output name="cm2cr_dbg_a"/>
<output name="cm2cr_dbg_b"/>
<param name="SRMSB"/>
<param name="IPRMSB"/>
<param name="EPRMSB"/>
<param name="RRMSB"/>
<param name="MPS_WDTH"/>
<param name="MPSMSB"/>
<param name="CTXARRAY_WDTH"/>
<param name="CTXARRAYMSB"/>
<param name="CTXADDRLSB"/>
<param name="CTXADDR_WDTH"/>
<param name="CTXADDRMSB"/>
<param name="PSEQARRAY_WDTH"/>
<param name="PSEQARRAYMSB"/>
<param name="PSEQADDRLSB"/>
<param name="PSEQADDR_WDTH"/>
<param name="PSEQADDRMSB"/>
<param name="CLSTARRAY_WDTH"/>
<param name="CLSTARRAYMSB"/>
<param name="CLSTADDRLSB"/>
<param name="CLSTADDR_WDTH"/>
<param name="CLSTADDRMSB"/>
<param name="RETADDRARRAY_WDTH"/>
<param name="RETADDRMSB"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="238" nStmts="0" nExprs="109" nInputs="11" nOutputs="8" nParams="23" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="129" />
</block>
<block name="dmu_cru_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="dmc_dbg_sel_a_reg_select_pulse"/>
<output name="dmc_dbg_sel_b_reg_select_pulse"/>
<output name="dmc_pcie_cfg_select_pulse"/>
<complexity cyclo1="41" cyclo2="15" nCaseStmts="4" nCaseItems="30" nLoops="0" nIfStmts="10" />
<volume nNodes="200" nStmts="14" nExprs="40" nInputs="9" nOutputs="8" nParams="0" nAlwaysClocks="19" nBAssign="42" nNBAssign="18" nWAssign="3" nOther="64" />
</block>
<block name="dmu_cru_csr_dmc_dbg_sel_a_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_dbg_sel_a_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="386" nStmts="0" nExprs="160" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="58" nOther="168" />
</block>
<block name="dmu_cru_csr_dmc_dbg_sel_a_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dmc_dbg_sel_a_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_dbg_sel_a_reg_csrbus_read_data"/>
<output name="dmc_dbg_sel_a_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_signal_sel_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="7" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="3" nOther="17" />
</block>
<block name="dmu_cru_csr_dmc_dbg_sel_b_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_dbg_sel_b_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="386" nStmts="0" nExprs="160" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="58" nOther="168" />
</block>
<block name="dmu_cru_csr_dmc_dbg_sel_b_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dmc_dbg_sel_b_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_dbg_sel_b_reg_csrbus_read_data"/>
<output name="dmc_dbg_sel_b_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_signal_sel_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="7" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="3" nOther="17" />
</block>
<block name="dmu_cru_csr_dmc_pcie_cfg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_pcie_cfg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="819" nStmts="0" nExprs="384" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="43" nOther="392" />
</block>
<block name="dmu_cru_csr_dmc_pcie_cfg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dmc_pcie_cfg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_pcie_cfg_csrbus_read_data"/>
<output name="dmc_pcie_cfg_bus_num_hw_read"/>
<output name="dmc_pcie_cfg_req_id_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="16" />
</block>
<block name="dmu_cru_csrpipe_3">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<output name="out"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="30" nStmts="1" nExprs="1" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="8" nWAssign="5" nOther="14" />
</block>
<block name="dmu_cru_csrpipe_5">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<output name="out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="40" nStmts="1" nExprs="1" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="18" />
</block>
<block name="dmu_cru_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="dmc_dbg_sel_a_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_signal_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_signal_sel_hw_read"/>
<output name="dmc_pcie_cfg_bus_num_hw_read"/>
<output name="dmc_pcie_cfg_req_id_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="155" nStmts="0" nExprs="66" nInputs="8" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="88" />
</block>
<block name="dmu_cru_default_grp">
<input name="clk"/>
<input name="dmc_dbg_sel_a_reg_select_pulse"/>
<input name="dmc_dbg_sel_b_reg_select_pulse"/>
<input name="dmc_pcie_cfg_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="dmc_dbg_sel_a_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_signal_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_signal_sel_hw_read"/>
<output name="dmc_pcie_cfg_bus_num_hw_read"/>
<output name="dmc_pcie_cfg_req_id_hw_read"/>
<output name="read_data_0_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="90" nStmts="0" nExprs="34" nInputs="7" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="51" />
</block>
<block name="dmu_cru_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="dmc_dbg_sel_a_reg_select_pulse"/>
<input name="dmc_dbg_sel_b_reg_select_pulse"/>
<input name="dmc_pcie_cfg_select_pulse"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="dmc_dbg_sel_a_reg_select_pulse_out"/>
<output name="dmc_dbg_sel_b_reg_select_pulse_out"/>
<output name="dmc_pcie_cfg_select_pulse_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="52" nStmts="0" nExprs="15" nInputs="8" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="31" />
</block>
<block name="dmu_cru">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_instance_id"/>
<input name="j2d_csr_ring_out"/>
<input name="y2k_csr_ring_in"/>
<input name="im2cr_csrbus_done"/>
<input name="im2cr_csrbus_mapped"/>
<input name="im2cr_csrbus_read_data"/>
<input name="im2cr_csrbus_acc_vio"/>
<input name="mm2cr_csrbus_done"/>
<input name="mm2cr_csrbus_mapped"/>
<input name="mm2cr_csrbus_read_data"/>
<input name="mm2cr_csrbus_acc_vio"/>
<input name="ps2cr_csrbus_done"/>
<input name="ps2cr_csrbus_mapped"/>
<input name="ps2cr_csrbus_read_data"/>
<input name="ps2cr_csrbus_acc_vio"/>
<input name="ts2cr_csrbus_done"/>
<input name="ts2cr_csrbus_mapped"/>
<input name="ts2cr_csrbus_read_data"/>
<input name="ts2cr_csrbus_acc_vio"/>
<input name="im2cr_dbg_a"/>
<input name="im2cr_dbg_b"/>
<input name="cm2cr_dbg_a"/>
<input name="cm2cr_dbg_b"/>
<input name="cl2cr_dbg_a"/>
<input name="cl2cr_dbg_b"/>
<input name="ts2cr_dbg_a"/>
<input name="ts2cr_dbg_b"/>
<input name="tm2cr_dbg_a"/>
<input name="tm2cr_dbg_b"/>
<input name="rm2cr_dbg_a"/>
<input name="rm2cr_dbg_b"/>
<input name="ps2cr_dbg_a"/>
<input name="ps2cr_dbg_b"/>
<input name="pm2cr_dbg_a"/>
<input name="pm2cr_dbg_b"/>
<input name="mm2cr_dbg_a"/>
<input name="mm2cr_dbg_b"/>
<input name="y2k_dbg_a"/>
<input name="y2k_dbg_b"/>
<input name="ds2cr_dbg_a"/>
<input name="ds2cr_dbg_b"/>
<output name="d2j_csr_ring_in"/>
<output name="k2y_csr_ring_out"/>
<output name="cr2im_csrbus_valid"/>
<output name="cr2im_csrbus_wr_data"/>
<output name="cr2im_csrbus_wr"/>
<output name="cr2im_csrbus_addr"/>
<output name="cr2im_csrbus_src_bus"/>
<output name="cr2mm_csrbus_valid"/>
<output name="cr2mm_csrbus_wr_data"/>
<output name="cr2mm_csrbus_wr"/>
<output name="cr2mm_csrbus_addr"/>
<output name="cr2mm_csrbus_src_bus"/>
<output name="cr2ps_csrbus_valid"/>
<output name="cr2ps_csrbus_wr_data"/>
<output name="cr2ps_csrbus_wr"/>
<output name="cr2ps_csrbus_addr"/>
<output name="cr2ps_csrbus_src_bus"/>
<output name="cr2ts_csrbus_valid"/>
<output name="cr2ts_csrbus_wr_data"/>
<output name="cr2ts_csrbus_wr"/>
<output name="cr2ts_csrbus_addr"/>
<output name="cr2ts_csrbus_src_bus"/>
<output name="cr2cl_bus_num"/>
<output name="cr2rm_req_id"/>
<output name="d2p_req_id"/>
<output name="cr2im_dbg_sel_a"/>
<output name="cr2im_dbg_sel_b"/>
<output name="cr2cm_dbg_sel_a"/>
<output name="cr2cm_dbg_sel_b"/>
<output name="cr2cl_dbg_sel_a"/>
<output name="cr2cl_dbg_sel_b"/>
<output name="cr2ts_dbg_sel_a"/>
<output name="cr2ts_dbg_sel_b"/>
<output name="cr2tm_dbg_sel_a"/>
<output name="cr2tm_dbg_sel_b"/>
<output name="cr2rm_dbg_sel_a"/>
<output name="cr2rm_dbg_sel_b"/>
<output name="cr2ps_dbg_sel_a"/>
<output name="cr2ps_dbg_sel_b"/>
<output name="cr2pm_dbg_sel_a"/>
<output name="cr2pm_dbg_sel_b"/>
<output name="cr2mm_dbg_sel_a"/>
<output name="cr2mm_dbg_sel_b"/>
<output name="k2y_dbg_sel_a"/>
<output name="k2y_dbg_sel_b"/>
<output name="cr2ds_dbg_sel_a"/>
<output name="cr2ds_dbg_sel_b"/>
<output name="dmu_mio_debug_bus_a"/>
<output name="dmu_mio_debug_bus_b"/>
<complexity cyclo1="48" cyclo2="9" nCaseStmts="5" nCaseItems="44" nLoops="0" nIfStmts="3" />
<volume nNodes="509" nStmts="8" nExprs="142" nInputs="43" nOutputs="49" nParams="0" nAlwaysClocks="34" nBAssign="44" nNBAssign="10" nWAssign="26" nOther="245" />
</block>
<block name="dmu_diu_idm">
<input name="clk"/>
<input name="rst_l"/>
<input name="im2di_wr"/>
<input name="im2di_addr"/>
<input name="im2di_data"/>
<input name="im2di_bmask"/>
<input name="im2di_dpar"/>
<input name="cl2idm_addr"/>
<output name="n_idm2mux_int_data_out"/>
<param name="MEM_WIDTH"/>
<param name="INT_NUM"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="2" />
<volume nNodes="25" nStmts="3" nExprs="3" nInputs="8" nOutputs="1" nParams="2" nAlwaysClocks="1" nBAssign="2" nNBAssign="2" nWAssign="1" nOther="13" />
</block>
<block name="dmu_diu_idr">
<input name="l2clk"/>
<input name="clk"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tm2di_wr"/>
<input name="tm2di_addr"/>
<input name="tm2di_data"/>
<input name="tm2di_bmask"/>
<input name="tm2di_dpar"/>
<input name="cl2idr_addr"/>
<input name="cl2di_rd_en"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_diu_wr_en"/>
<input name="dmu_mb0_diu_rd_en"/>
<output name="scan_out"/>
<output name="idr2mux_dma_pio_data_out"/>
<param name="MEM_WIDTH"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="63" nStmts="0" nExprs="16" nInputs="22" nOutputs="2" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="41" />
</block>
<block name="dmu_diu">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tm2di_wr"/>
<input name="tm2di_addr"/>
<input name="tm2di_data"/>
<input name="tm2di_bmask"/>
<input name="tm2di_dpar"/>
<input name="im2di_wr"/>
<input name="im2di_addr"/>
<input name="im2di_data"/>
<input name="im2di_bmask"/>
<input name="im2di_dpar"/>
<input name="cl2di_addr"/>
<input name="cl2di_rd_en"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_diu_wr_en"/>
<input name="dmu_mb0_diu_rd_en"/>
<output name="scan_out"/>
<output name="di2cl_data"/>
<output name="di2cl_dpar"/>
<output name="di2cl_bmask"/>
<output name="dmu_diu_read_data"/>
<param name="MEM_WIDTH"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="127" nStmts="3" nExprs="36" nInputs="28" nOutputs="5" nParams="1" nAlwaysClocks="5" nBAssign="2" nNBAssign="4" nWAssign="4" nOther="73" />
</block>
<block name="dmu_dmc">
<input name="l2clk"/>
<input name="l1clk"/>
<input name="j2d_rst_l"/>
<input name="j2d_por_l"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_array_bypass"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="j2d_spare"/>
<input name="ds2cr_dbg_a"/>
<input name="ds2cr_dbg_b"/>
<input name="y2k_int_l"/>
<input name="j2d_jid"/>
<input name="j2d_instance_id"/>
<input name="j2d_csr_ring_out"/>
<input name="y2k_csr_ring_in"/>
<input name="y2k_rel_rcd"/>
<input name="y2k_rel_enq"/>
<input name="y2k_mps"/>
<input name="y2k_buf_addr_vld_monitor"/>
<input name="y2k_buf_addr"/>
<input name="j2d_d_wrack_tag"/>
<input name="j2d_d_wrack_vld"/>
<input name="j2d_di_cmd"/>
<input name="j2d_di_ctag"/>
<input name="j2d_di_cmd_vld"/>
<input name="j2d_p_cmd"/>
<input name="j2d_p_addr"/>
<input name="j2d_p_bmsk"/>
<input name="j2d_p_ctag"/>
<input name="j2d_p_cmd_vld"/>
<input name="j2d_d_data"/>
<input name="j2d_d_data_par"/>
<input name="j2d_d_data_err"/>
<input name="j2d_d_data_vld"/>
<input name="j2d_p_data"/>
<input name="j2d_p_data_par"/>
<input name="j2d_p_data_vld"/>
<input name="j2d_mmu_addr"/>
<input name="j2d_mmu_addr_vld"/>
<input name="y2k_buf_data"/>
<input name="y2k_buf_dpar"/>
<input name="y2k_rcd"/>
<input name="y2k_rcd_enq"/>
<input name="y2k_rcd_deq"/>
<input name="y2k_dbg_a"/>
<input name="y2k_dbg_b"/>
<input name="dsn_dmc_iei"/>
<input name="ds2cl_stall"/>
<input name="dmu_cb0_run"/>
<input name="dmu_cb0_addr"/>
<input name="dmu_cb0_wdata_key"/>
<input name="dmu_cb0_mmu_ptb_wr_en"/>
<input name="dmu_cb0_mmu_ptb_rd_en"/>
<input name="dmu_cb0_mmu_ptb_lkup_en"/>
<input name="dmu_cb0_mmu_vtb_wr_en"/>
<input name="dmu_cb0_mmu_vtb_rd_en"/>
<input name="dmu_cb0_mmu_vtb_lkup_en"/>
<input name="dmu_cb0_hld"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dev_wr_en"/>
<input name="dmu_mb0_dev_rd_en"/>
<input name="dmu_mb0_tsb_wr_en"/>
<input name="dmu_mb0_tsb_rd_en"/>
<input name="dmu_mb0_tdb_wr_en"/>
<input name="dmu_mb0_tdb_rd_en"/>
<input name="dmu_mb0_diu_wr_en"/>
<input name="dmu_mb0_diu_rd_en"/>
<input name="dmu_mb0_dou_pio_data_wr_en"/>
<input name="dmu_mb0_dou_pio_data_rd_en"/>
<input name="dmu_mb0_dou_dma_data_wr_en"/>
<input name="dmu_mb0_dou_dma_data_rd_en"/>
<input name="efu_dmu_data"/>
<input name="efu_dmu_xfer_en"/>
<input name="efu_dmu_clr"/>
<input name="p2d_npwr_stall_en"/>
<input name="il2cl_gr_16"/>
<output name="scan_out"/>
<output name="cr2ds_dbg_sel_a"/>
<output name="cr2ds_dbg_sel_b"/>
<output name="dmu_mio_debug_bus_a"/>
<output name="dmu_mio_debug_bus_b"/>
<output name="d2j_csr_ring_in"/>
<output name="k2y_csr_ring_out"/>
<output name="d2j_cmd"/>
<output name="d2j_addr"/>
<output name="d2j_ctag"/>
<output name="d2j_cmd_vld"/>
<output name="d2j_data"/>
<output name="d2j_bmsk"/>
<output name="d2j_data_par"/>
<output name="d2j_data_vld"/>
<output name="d2j_p_wrack_tag"/>
<output name="d2j_p_wrack_vld"/>
<output name="d2j_spare"/>
<output name="k2y_buf_data"/>
<output name="k2y_buf_dpar"/>
<output name="k2y_dou_dptr"/>
<output name="k2y_dou_err"/>
<output name="k2y_dou_vld"/>
<output name="k2y_buf_addr_vld_monitor"/>
<output name="k2y_buf_addr"/>
<output name="k2y_rcd_deq"/>
<output name="k2y_rcd"/>
<output name="k2y_rcd_enq"/>
<output name="k2y_rel_rcd"/>
<output name="k2y_rel_enq"/>
<output name="k2y_dbg_sel_a"/>
<output name="k2y_dbg_sel_b"/>
<output name="dmu_dbg_err_event"/>
<output name="mmu_ptb_hit"/>
<output name="mmu_vtb_hit"/>
<output name="vtb_dout_4msb"/>
<output name="mmu_ptb_read_data"/>
<output name="vtb2csr_rd"/>
<output name="dev_tsb_read_data"/>
<output name="tdb_dout_8msb"/>
<output name="tdb2csr_rd"/>
<output name="dmu_diu_read_data"/>
<output name="dmu_dou_pio_read_data"/>
<output name="dmu_dou_dma_read_data"/>
<output name="dmu_efu_data"/>
<output name="dmu_efu_xfer_en"/>
<output name="d2p_idb_rd"/>
<output name="d2p_req_id"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1198" nStmts="0" nExprs="530" nInputs="84" nOutputs="48" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="665" />
</block>
<block name="dmu_dou_edr">
<input name="l2clk"/>
<input name="clk"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="cl2do_dma_wr"/>
<input name="cl2do_dma_addr"/>
<input name="cl2do_dma_data"/>
<input name="cl2do_dma_dpar"/>
<input name="y2edr_addr"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dou_dma_data_wr_en"/>
<input name="dmu_mb0_dou_dma_data_rd_en"/>
<output name="scan_out"/>
<output name="edr2mux_dma_data_out"/>
<param name="MEM_WIDTH"/>
<param name="MEM_TIEHIGH"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="61" nStmts="0" nExprs="16" nInputs="20" nOutputs="2" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="39" />
</block>
<block name="dmu_dou_epr">
<input name="l2clk"/>
<input name="clk"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="cl2do_pio_wr"/>
<input name="cl2do_pio_addr"/>
<input name="cl2do_pio_data"/>
<input name="cl2do_pio_dpar"/>
<input name="y2epr_addr"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dou_pio_data_wr_en"/>
<input name="dmu_mb0_dou_pio_data_rd_en"/>
<output name="scan_out"/>
<output name="epr2mux_pio_data_out"/>
<param name="MEM_WIDTH"/>
<param name="MEM_TIEHIGH"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="65" nStmts="0" nExprs="18" nInputs="20" nOutputs="2" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="41" />
</block>
<block name="dmu_dou">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="cl2do_dma_wr"/>
<input name="cl2do_dma_addr"/>
<input name="cl2do_dma_data"/>
<input name="cl2do_dma_dpar"/>
<input name="cl2do_pio_wr"/>
<input name="cl2do_pio_addr"/>
<input name="cl2do_pio_data"/>
<input name="cl2do_pio_dpar"/>
<input name="y2k_buf_addr"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dou_pio_data_wr_en"/>
<input name="dmu_mb0_dou_pio_data_rd_en"/>
<input name="dmu_mb0_dou_dma_data_wr_en"/>
<input name="dmu_mb0_dou_dma_data_rd_en"/>
<output name="scan_out"/>
<output name="k2y_buf_data"/>
<output name="k2y_buf_dpar"/>
<output name="dmu_dou_pio_read_data"/>
<output name="dmu_dou_dma_read_data"/>
<param name="MEM_WIDTH"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="141" nStmts="2" nExprs="45" nInputs="28" nOutputs="5" nParams="1" nAlwaysClocks="4" nBAssign="2" nNBAssign="2" nWAssign="4" nOther="82" />
</block>
<block name="dmu_dsn_ccc_dep">
<input name="clk"/>
<input name="rst_l"/>
<input name="d2j_csr_ring_in"/>
<output name="dep2cdp_data"/>
<output name="dep2fsm_acc_vio"/>
<output name="dep2fsm_done"/>
<output name="dep2fsm_valid"/>
<param name="IDLE"/>
<param name="RDMS"/>
<param name="RDLS"/>
<complexity cyclo1="21" cyclo2="11" nCaseStmts="3" nCaseItems="13" nLoops="0" nIfStmts="7" />
<volume nNodes="113" nStmts="10" nExprs="22" nInputs="3" nOutputs="4" nParams="3" nAlwaysClocks="7" nBAssign="27" nNBAssign="14" nWAssign="2" nOther="31" />
</block>
<block name="dmu_dsn_ccc_fsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="rd_req_vld"/>
<input name="wr_req_vld"/>
<input name="dep2fsm_acc_vio"/>
<input name="dep2fsm_done"/>
<input name="dep2fsm_valid"/>
<input name="ack_busy"/>
<output name="fsm2arb_done"/>
<output name="rd_ack_vld"/>
<output name="rd_nack_vld"/>
<output name="fsm2pkt_valid"/>
<output name="fsm2ctl_dbg_grp_b_1"/>
<param name="IDLE"/>
<param name="RQST"/>
<param name="WAIT"/>
<param name="DONE"/>
<param name="AVIO"/>
<param name="MDTO"/>
<param name="SKIP"/>
<complexity cyclo1="25" cyclo2="11" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="8" />
<volume nNodes="129" nStmts="10" nExprs="24" nInputs="8" nOutputs="5" nParams="7" nAlwaysClocks="11" nBAssign="33" nNBAssign="4" nWAssign="9" nOther="38" />
</block>
<block name="dmu_dsn_ccc_pkt">
<input name="clk"/>
<input name="rst_l"/>
<input name="cdp2pkt_data"/>
<input name="buf_id_in"/>
<input name="cdp2pkt_addr"/>
<input name="wr_req_vld"/>
<input name="fsm2pkt_valid"/>
<output name="j2d_csr_ring_out"/>
<output name="pkt2ctl_dbg_grp_b_1"/>
<param name="IDLE"/>
<param name="RDMS"/>
<param name="RDLS"/>
<param name="BUSY"/>
<complexity cyclo1="18" cyclo2="9" nCaseStmts="3" nCaseItems="12" nLoops="0" nIfStmts="5" />
<volume nNodes="98" nStmts="7" nExprs="19" nInputs="7" nOutputs="2" nParams="4" nAlwaysClocks="9" nBAssign="18" nNBAssign="4" nWAssign="11" nOther="30" />
</block>
<block name="dmu_dsn_ctl">
<input name="l1clk"/>
<input name="rst_l"/>
<input name="sio_dmu_hdr_vld"/>
<input name="sii_dmu_wrack_tag"/>
<input name="sii_dmu_wrack_par"/>
<input name="sii_dmu_wrack_vld"/>
<input name="sio_dmu_data"/>
<input name="sio_dmu_parity"/>
<input name="ncu_dmu_pio_hdr_vld"/>
<input name="ncu_dmu_mmu_addr_vld"/>
<input name="ncu_dmu_pio_data"/>
<input name="ncu_dmu_d_pei"/>
<input name="ncu_dmu_siicr_pei"/>
<input name="ncu_dmu_ctag_uei"/>
<input name="ncu_dmu_ctag_cei"/>
<input name="ncu_dmu_ncucr_pei"/>
<input name="ncu_dmu_iei"/>
<input name="ncu_dmu_mondo_ack"/>
<input name="ncu_dmu_mondo_nack"/>
<input name="ncu_dmu_mondo_id"/>
<input name="ncu_dmu_mondo_id_par"/>
<input name="d2j_cmd"/>
<input name="d2j_addr"/>
<input name="d2j_ctag"/>
<input name="d2j_cmd_vld"/>
<input name="d2j_data"/>
<input name="d2j_bmsk"/>
<input name="d2j_data_par"/>
<input name="d2j_data_vld"/>
<input name="d2j_p_wrack_tag"/>
<input name="d2j_p_wrack_vld"/>
<input name="cr2ds_dbg_sel_a"/>
<input name="cr2ds_dbg_sel_b"/>
<input name="ucb2ctl_dbg_grp_a_1"/>
<input name="fsm2ctl_dbg_grp_b_1"/>
<input name="pkt2ctl_dbg_grp_b_1"/>
<input name="dbg1_dmu_stall"/>
<input name="dbg1_dmu_resume"/>
<input name="di"/>
<input name="di_tag"/>
<input name="di_ecc"/>
<output name="reset"/>
<output name="dmu_sii_hdr_vld"/>
<output name="dmu_sii_reqbypass"/>
<output name="dmu_sii_datareq"/>
<output name="dmu_sii_datareq16"/>
<output name="dmu_sii_data"/>
<output name="dmu_sii_parity"/>
<output name="dmu_sii_be_parity"/>
<output name="dmu_sii_be"/>
<output name="dmu_ncu_wrack_vld"/>
<output name="dmu_ncu_wrack_tag"/>
<output name="dmu_ncu_wrack_par"/>
<output name="dmu_ncu_d_pe"/>
<output name="dmu_ncu_siicr_pe"/>
<output name="dmu_ncu_ctag_ue"/>
<output name="dmu_ncu_ctag_ce"/>
<output name="dmu_ncu_ncucr_pe"/>
<output name="dmu_ncu_ie"/>
<output name="j2d_d_wrack_tag"/>
<output name="j2d_d_wrack_vld"/>
<output name="j2d_di_cmd"/>
<output name="j2d_di_ctag"/>
<output name="j2d_di_cmd_vld"/>
<output name="j2d_p_cmd"/>
<output name="j2d_p_addr"/>
<output name="j2d_p_bmsk"/>
<output name="j2d_p_ctag"/>
<output name="j2d_p_cmd_vld"/>
<output name="j2d_d_data"/>
<output name="j2d_d_data_par"/>
<output name="j2d_d_data_err"/>
<output name="j2d_d_data_vld"/>
<output name="j2d_p_data"/>
<output name="j2d_p_data_par"/>
<output name="j2d_p_data_vld"/>
<output name="j2d_mmu_addr_vld"/>
<output name="j2d_mmu_addr"/>
<output name="dsn_dmc_iei"/>
<output name="ds2cr_dbg_a"/>
<output name="ds2cr_dbg_b"/>
<output name="dmu_dbg1_stall_ack"/>
<output name="ds2cl_stall"/>
<complexity cyclo1="120" cyclo2="84" nCaseStmts="7" nCaseItems="43" nLoops="1" nIfStmts="75" />
<volume nNodes="713" nStmts="74" nExprs="122" nInputs="41" nOutputs="42" nParams="0" nAlwaysClocks="38" nBAssign="127" nNBAssign="80" nWAssign="106" nOther="166" />
</block>
<block name="dmu_dsn_mondo_fifo">
<input name="clk"/>
<input name="rst_l"/>
<input name="data_in"/>
<input name="write"/>
<input name="read"/>
<output name="data_out"/>
<output name="fifo_empty"/>
<param name="FIFO_WIDTH"/>
<param name="FIFO_DEPTH"/>
<param name="FIFO_PTR_WDTH"/>
<param name="FIFO_DEPTH_MINUS_ONE"/>
<complexity cyclo1="19" cyclo2="15" nCaseStmts="1" nCaseItems="5" nLoops="1" nIfStmts="12" />
<volume nNodes="82" nStmts="6" nExprs="10" nInputs="5" nOutputs="2" nParams="4" nAlwaysClocks="8" nBAssign="20" nNBAssign="12" nWAssign="4" nOther="22" />
</block>
<block name="dmu_dsn_ucb_flow">
<input name="enl2clk"/>
<input name="reset"/>
<input name="ncu_dmu_vld"/>
<input name="ncu_dmu_data"/>
<input name="ncu_dmu_stall"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data_out"/>
<output name="dmu_ncu_stall"/>
<output name="dmu_ncu_vld"/>
<output name="dmu_ncu_data"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<output name="ucb2ctl_dbg_grp_a_1"/>
<complexity cyclo1="23" cyclo2="23" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="22" />
<volume nNodes="150" nStmts="12" nExprs="29" nInputs="11" nOutputs="11" nParams="0" nAlwaysClocks="9" nBAssign="0" nNBAssign="15" nWAssign="27" nOther="58" />
</block>
<block name="dmu_dsn_ucb_in32">
<input name="reset"/>
<input name="enl2clk"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="21" cyclo2="21" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="20" />
<volume nNodes="96" nStmts="16" nExprs="16" nInputs="5" nOutputs="3" nParams="0" nAlwaysClocks="7" nBAssign="0" nNBAssign="26" nWAssign="8" nOther="23" />
</block>
<block name="dmu_dsn_ucb_out32">
<input name="enl2clk"/>
<input name="reset"/>
<input name="stall"/>
<input name="outdata_buf_wr"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="38" nStmts="3" nExprs="3" nInputs="6" nOutputs="3" nParams="0" nAlwaysClocks="3" nBAssign="0" nNBAssign="6" nWAssign="7" nOther="16" />
</block>
<block name="dmu_dsn">
<input name="l1clk"/>
<input name="rst_l"/>
<input name="sio_dmu_hdr_vld"/>
<input name="sii_dmu_wrack_tag"/>
<input name="sii_dmu_wrack_par"/>
<input name="sii_dmu_wrack_vld"/>
<input name="sio_dmu_data"/>
<input name="sio_dmu_parity"/>
<input name="ncu_dmu_vld"/>
<input name="ncu_dmu_data"/>
<input name="ncu_dmu_stall"/>
<input name="d2j_csr_ring_in"/>
<input name="ncu_dmu_pio_hdr_vld"/>
<input name="ncu_dmu_mmu_addr_vld"/>
<input name="ncu_dmu_pio_data"/>
<input name="ncu_dmu_d_pei"/>
<input name="ncu_dmu_siicr_pei"/>
<input name="ncu_dmu_ctag_uei"/>
<input name="ncu_dmu_ctag_cei"/>
<input name="ncu_dmu_ncucr_pei"/>
<input name="ncu_dmu_iei"/>
<input name="ncu_dmu_mondo_ack"/>
<input name="ncu_dmu_mondo_nack"/>
<input name="ncu_dmu_mondo_id"/>
<input name="ncu_dmu_mondo_id_par"/>
<input name="d2j_cmd"/>
<input name="d2j_addr"/>
<input name="d2j_ctag"/>
<input name="d2j_cmd_vld"/>
<input name="d2j_data"/>
<input name="d2j_bmsk"/>
<input name="d2j_data_par"/>
<input name="d2j_data_vld"/>
<input name="d2j_p_wrack_tag"/>
<input name="d2j_p_wrack_vld"/>
<input name="cr2ds_dbg_sel_a"/>
<input name="cr2ds_dbg_sel_b"/>
<input name="dbg1_dmu_stall"/>
<input name="dbg1_dmu_resume"/>
<output name="dmu_sii_hdr_vld"/>
<output name="dmu_sii_reqbypass"/>
<output name="dmu_sii_datareq"/>
<output name="dmu_sii_datareq16"/>
<output name="dmu_sii_data"/>
<output name="dmu_sii_parity"/>
<output name="dmu_sii_be_parity"/>
<output name="dmu_sii_be"/>
<output name="dmu_ncu_stall"/>
<output name="dmu_ncu_vld"/>
<output name="dmu_ncu_data"/>
<output name="j2d_csr_ring_out"/>
<output name="dmu_ncu_wrack_vld"/>
<output name="dmu_ncu_wrack_tag"/>
<output name="dmu_ncu_wrack_par"/>
<output name="dmu_ncu_d_pe"/>
<output name="dmu_ncu_siicr_pe"/>
<output name="dmu_ncu_ctag_ue"/>
<output name="dmu_ncu_ctag_ce"/>
<output name="dmu_ncu_ncucr_pe"/>
<output name="dmu_ncu_ie"/>
<output name="j2d_d_wrack_tag"/>
<output name="j2d_d_wrack_vld"/>
<output name="j2d_di_cmd"/>
<output name="j2d_di_ctag"/>
<output name="j2d_di_cmd_vld"/>
<output name="j2d_p_cmd"/>
<output name="j2d_p_addr"/>
<output name="j2d_p_bmsk"/>
<output name="j2d_p_ctag"/>
<output name="j2d_p_cmd_vld"/>
<output name="j2d_d_data"/>
<output name="j2d_d_data_par"/>
<output name="j2d_d_data_err"/>
<output name="j2d_d_data_vld"/>
<output name="j2d_p_data"/>
<output name="j2d_p_data_par"/>
<output name="j2d_p_data_vld"/>
<output name="j2d_mmu_addr_vld"/>
<output name="j2d_mmu_addr"/>
<output name="dsn_dmc_iei"/>
<output name="ds2cr_dbg_a"/>
<output name="ds2cr_dbg_b"/>
<output name="dmu_dbg1_stall_ack"/>
<output name="ds2cl_stall"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="347" nStmts="0" nExprs="131" nInputs="39" nOutputs="45" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="216" />
</block>
<block name="dmu_ilu_cib_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="ilu_log_en_select_pulse"/>
<output name="ilu_int_en_select_pulse"/>
<output name="ilu_en_err_select"/>
<output name="ilu_log_err_select_pulse"/>
<output name="ilu_log_err_rw1c_alias"/>
<output name="ilu_log_err_rw1s_alias"/>
<output name="pec_int_en_select_pulse"/>
<output name="pec_en_err_select"/>
<output name="ilu_diagnos_select_pulse"/>
<complexity cyclo1="81" cyclo2="23" nCaseStmts="8" nCaseItems="66" nLoops="0" nIfStmts="14" />
<volume nNodes="387" nStmts="22" nExprs="80" nInputs="9" nOutputs="14" nParams="0" nAlwaysClocks="36" nBAssign="102" nNBAssign="28" nWAssign="5" nOther="114" />
</block>
<block name="dmu_ilu_cib_cim">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_mps"/>
<input name="p2d_ue_int"/>
<input name="p2d_ce_int"/>
<input name="p2d_oe_int"/>
<input name="p2d_drain"/>
<input name="iil2cib_ihb_pe"/>
<input name="pec_int_en_pec_hw_read"/>
<input name="pec_int_en_pec_ilu_hw_read"/>
<input name="pec_int_en_pec_ue_hw_read"/>
<input name="pec_int_en_pec_ce_hw_read"/>
<input name="pec_int_en_pec_oe_hw_read"/>
<input name="ilu_int_en_spare3_s_hw_read"/>
<input name="ilu_int_en_spare2_s_hw_read"/>
<input name="ilu_int_en_spare1_s_hw_read"/>
<input name="ilu_int_en_ihb_pe_s_hw_read"/>
<input name="ilu_int_en_spare3_p_hw_read"/>
<input name="ilu_int_en_spare2_p_hw_read"/>
<input name="ilu_int_en_spare1_p_hw_read"/>
<input name="ilu_int_en_ihb_pe_p_hw_read"/>
<input name="ilu_log_en_spare3_hw_read"/>
<input name="ilu_log_en_spare2_hw_read"/>
<input name="ilu_log_en_spare1_hw_read"/>
<input name="ilu_log_en_ihb_pe_hw_read"/>
<input name="ilu_log_err_spare3_s_hw_read"/>
<input name="ilu_log_err_spare2_s_hw_read"/>
<input name="ilu_log_err_spare1_s_hw_read"/>
<input name="ilu_log_err_ihb_pe_s_hw_read"/>
<input name="ilu_log_err_spare3_p_hw_read"/>
<input name="ilu_log_err_spare2_p_hw_read"/>
<input name="ilu_log_err_spare1_p_hw_read"/>
<input name="ilu_log_err_ihb_pe_p_hw_read"/>
<output name="dbg_ue_int"/>
<output name="dbg_ce_int"/>
<output name="dbg_oe_int"/>
<output name="y2k_mps"/>
<output name="y2k_int_l"/>
<output name="cib2iil_ihb_pe_drain"/>
<output name="cib2iil_pec_drain"/>
<output name="cib2eil_ihb_pe_drain"/>
<output name="cib2eil_pec_drain"/>
<output name="pec_en_err_ilu_ext_read_data"/>
<output name="pec_en_err_ue_ext_read_data"/>
<output name="pec_en_err_ce_ext_read_data"/>
<output name="pec_en_err_oe_ext_read_data"/>
<output name="ilu_en_err_spare3_s_ext_read_data"/>
<output name="ilu_en_err_spare2_s_ext_read_data"/>
<output name="ilu_en_err_spare1_s_ext_read_data"/>
<output name="ilu_en_err_ihb_pe_s_ext_read_data"/>
<output name="ilu_en_err_spare3_p_ext_read_data"/>
<output name="ilu_en_err_spare2_p_ext_read_data"/>
<output name="ilu_en_err_spare1_p_ext_read_data"/>
<output name="ilu_en_err_ihb_pe_p_ext_read_data"/>
<output name="ilu_log_err_spare3_s_hw_set"/>
<output name="ilu_log_err_spare2_s_hw_set"/>
<output name="ilu_log_err_spare1_s_hw_set"/>
<output name="ilu_log_err_ihb_pe_s_hw_set"/>
<output name="ilu_log_err_spare3_p_hw_set"/>
<output name="ilu_log_err_spare2_p_hw_set"/>
<output name="ilu_log_err_spare1_p_hw_set"/>
<output name="ilu_log_err_ihb_pe_p_hw_set"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="220" nStmts="6" nExprs="48" nInputs="33" nOutputs="29" nParams="0" nAlwaysClocks="4" nBAssign="0" nNBAssign="13" nWAssign="29" nOther="120" />
</block>
<block name="dmu_ilu_cib_csr_ilu_diagnos_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<output name="ilu_diagnos_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1030" nStmts="0" nExprs="480" nInputs="9" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="491" />
</block>
<block name="dmu_ilu_cib_csr_ilu_diagnos">
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="ilu_diagnos_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<output name="ilu_diagnos_csrbus_read_data"/>
<output name="ilu_diagnos_enpll1_hw_read"/>
<output name="ilu_diagnos_enpll0_hw_read"/>
<output name="ilu_diagnos_entx7_hw_read"/>
<output name="ilu_diagnos_entx6_hw_read"/>
<output name="ilu_diagnos_entx5_hw_read"/>
<output name="ilu_diagnos_entx4_hw_read"/>
<output name="ilu_diagnos_entx3_hw_read"/>
<output name="ilu_diagnos_entx2_hw_read"/>
<output name="ilu_diagnos_entx1_hw_read"/>
<output name="ilu_diagnos_entx0_hw_read"/>
<output name="ilu_diagnos_enrx7_hw_read"/>
<output name="ilu_diagnos_enrx6_hw_read"/>
<output name="ilu_diagnos_enrx5_hw_read"/>
<output name="ilu_diagnos_enrx4_hw_read"/>
<output name="ilu_diagnos_enrx3_hw_read"/>
<output name="ilu_diagnos_enrx2_hw_read"/>
<output name="ilu_diagnos_enrx1_hw_read"/>
<output name="ilu_diagnos_enrx0_hw_read"/>
<output name="ilu_diagnos_edi_par_hw_read"/>
<output name="ilu_diagnos_ehi_par_hw_read"/>
<output name="ilu_diagnos_edi_trig_hw_read"/>
<output name="ilu_diagnos_ehi_trig_hw_read"/>
<output name="ilu_diagnos_rate_scale_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="78" nStmts="0" nExprs="10" nInputs="7" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="23" nOther="43" />
</block>
<block name="dmu_ilu_cib_csr_ilu_int_en_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="ilu_int_en_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="329" nStmts="0" nExprs="128" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="136" />
</block>
<block name="dmu_ilu_cib_csr_ilu_int_en">
<input name="clk"/>
<input name="rst_l"/>
<input name="ilu_int_en_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="ilu_int_en_csrbus_read_data"/>
<output name="ilu_int_en_spare3_s_hw_read"/>
<output name="ilu_int_en_spare2_s_hw_read"/>
<output name="ilu_int_en_spare1_s_hw_read"/>
<output name="ilu_int_en_ihb_pe_s_hw_read"/>
<output name="ilu_int_en_spare3_p_hw_read"/>
<output name="ilu_int_en_spare2_p_hw_read"/>
<output name="ilu_int_en_spare1_p_hw_read"/>
<output name="ilu_int_en_ihb_pe_p_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="39" nStmts="0" nExprs="7" nInputs="4" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="8" nOther="22" />
</block>
<block name="dmu_ilu_cib_csr_ilu_log_en_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="ilu_log_en_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="201" nStmts="0" nExprs="64" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="72" />
</block>
<block name="dmu_ilu_cib_csr_ilu_log_en">
<input name="clk"/>
<input name="por_l"/>
<input name="ilu_log_en_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="ilu_log_en_csrbus_read_data"/>
<output name="ilu_log_en_spare3_hw_read"/>
<output name="ilu_log_en_spare2_hw_read"/>
<output name="ilu_log_en_spare1_hw_read"/>
<output name="ilu_log_en_ihb_pe_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_ilu_cib_csr_ilu_log_err_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="omni_rw1c_alias"/>
<input name="omni_rw1s_alias"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="ilu_log_err_spare3_s_hw_set"/>
<input name="ilu_log_err_spare2_s_hw_set"/>
<input name="ilu_log_err_spare1_s_hw_set"/>
<input name="ilu_log_err_ihb_pe_s_hw_set"/>
<input name="ilu_log_err_spare3_p_hw_set"/>
<input name="ilu_log_err_spare2_p_hw_set"/>
<input name="ilu_log_err_spare1_p_hw_set"/>
<input name="ilu_log_err_ihb_pe_p_hw_set"/>
<output name="ilu_log_err_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="341" nStmts="0" nExprs="128" nInputs="18" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="148" />
</block>
<block name="dmu_ilu_cib_csr_ilu_log_err">
<input name="clk"/>
<input name="por_l"/>
<input name="ilu_log_err_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="ilu_log_err_spare3_s_hw_set"/>
<input name="ilu_log_err_spare2_s_hw_set"/>
<input name="ilu_log_err_spare1_s_hw_set"/>
<input name="ilu_log_err_ihb_pe_s_hw_set"/>
<input name="ilu_log_err_spare3_p_hw_set"/>
<input name="ilu_log_err_spare2_p_hw_set"/>
<input name="ilu_log_err_spare1_p_hw_set"/>
<input name="ilu_log_err_ihb_pe_p_hw_set"/>
<output name="ilu_log_err_csrbus_read_data"/>
<output name="ilu_log_err_spare3_s_hw_read"/>
<output name="ilu_log_err_spare2_s_hw_read"/>
<output name="ilu_log_err_spare1_s_hw_read"/>
<output name="ilu_log_err_ihb_pe_s_hw_read"/>
<output name="ilu_log_err_spare3_p_hw_read"/>
<output name="ilu_log_err_spare2_p_hw_read"/>
<output name="ilu_log_err_spare1_p_hw_read"/>
<output name="ilu_log_err_ihb_pe_p_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="75" nStmts="0" nExprs="19" nInputs="14" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="8" nOther="44" />
</block>
<block name="dmu_ilu_cib_csr_pec_int_en_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pec_int_en_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="233" nStmts="0" nExprs="80" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="88" />
</block>
<block name="dmu_ilu_cib_csr_pec_int_en">
<input name="clk"/>
<input name="rst_l"/>
<input name="pec_int_en_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pec_int_en_csrbus_read_data"/>
<output name="pec_int_en_pec_hw_read"/>
<output name="pec_int_en_pec_ilu_hw_read"/>
<output name="pec_int_en_pec_ue_hw_read"/>
<output name="pec_int_en_pec_ce_hw_read"/>
<output name="pec_int_en_pec_oe_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="33" nStmts="0" nExprs="7" nInputs="4" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="5" nOther="19" />
</block>
<block name="dmu_ilu_cib_csrpipe_5">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<output name="out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="40" nStmts="1" nExprs="1" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="18" />
</block>
<block name="dmu_ilu_cib_csrpipe_6">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="data5"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<input name="sel5"/>
<output name="out"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="45" nStmts="1" nExprs="1" nInputs="16" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="14" nWAssign="8" nOther="20" />
</block>
<block name="dmu_ilu_cib_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="ilu_en_err_spare3_s_ext_read_data"/>
<input name="ilu_en_err_spare2_s_ext_read_data"/>
<input name="ilu_en_err_spare1_s_ext_read_data"/>
<input name="ilu_en_err_ihb_pe_s_ext_read_data"/>
<input name="ilu_en_err_spare3_p_ext_read_data"/>
<input name="ilu_en_err_spare2_p_ext_read_data"/>
<input name="ilu_en_err_spare1_p_ext_read_data"/>
<input name="ilu_en_err_ihb_pe_p_ext_read_data"/>
<input name="ilu_log_err_spare3_s_hw_set"/>
<input name="ilu_log_err_spare2_s_hw_set"/>
<input name="ilu_log_err_spare1_s_hw_set"/>
<input name="ilu_log_err_ihb_pe_s_hw_set"/>
<input name="ilu_log_err_spare3_p_hw_set"/>
<input name="ilu_log_err_spare2_p_hw_set"/>
<input name="ilu_log_err_spare1_p_hw_set"/>
<input name="ilu_log_err_ihb_pe_p_hw_set"/>
<input name="pec_en_err_ilu_ext_read_data"/>
<input name="pec_en_err_ue_ext_read_data"/>
<input name="pec_en_err_ce_ext_read_data"/>
<input name="pec_en_err_oe_ext_read_data"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ilu_log_en_spare3_hw_read"/>
<output name="ilu_log_en_spare2_hw_read"/>
<output name="ilu_log_en_spare1_hw_read"/>
<output name="ilu_log_en_ihb_pe_hw_read"/>
<output name="ilu_int_en_spare3_s_hw_read"/>
<output name="ilu_int_en_spare2_s_hw_read"/>
<output name="ilu_int_en_spare1_s_hw_read"/>
<output name="ilu_int_en_ihb_pe_s_hw_read"/>
<output name="ilu_int_en_spare3_p_hw_read"/>
<output name="ilu_int_en_spare2_p_hw_read"/>
<output name="ilu_int_en_spare1_p_hw_read"/>
<output name="ilu_int_en_ihb_pe_p_hw_read"/>
<output name="ilu_log_err_spare3_s_hw_read"/>
<output name="ilu_log_err_spare2_s_hw_read"/>
<output name="ilu_log_err_spare1_s_hw_read"/>
<output name="ilu_log_err_ihb_pe_s_hw_read"/>
<output name="ilu_log_err_spare3_p_hw_read"/>
<output name="ilu_log_err_spare2_p_hw_read"/>
<output name="ilu_log_err_spare1_p_hw_read"/>
<output name="ilu_log_err_ihb_pe_p_hw_read"/>
<output name="pec_int_en_pec_hw_read"/>
<output name="pec_int_en_pec_ilu_hw_read"/>
<output name="pec_int_en_pec_ue_hw_read"/>
<output name="pec_int_en_pec_ce_hw_read"/>
<output name="pec_int_en_pec_oe_hw_read"/>
<output name="ilu_diagnos_enpll1_hw_read"/>
<output name="ilu_diagnos_enpll0_hw_read"/>
<output name="ilu_diagnos_entx7_hw_read"/>
<output name="ilu_diagnos_entx6_hw_read"/>
<output name="ilu_diagnos_entx5_hw_read"/>
<output name="ilu_diagnos_entx4_hw_read"/>
<output name="ilu_diagnos_entx3_hw_read"/>
<output name="ilu_diagnos_entx2_hw_read"/>
<output name="ilu_diagnos_entx1_hw_read"/>
<output name="ilu_diagnos_entx0_hw_read"/>
<output name="ilu_diagnos_enrx7_hw_read"/>
<output name="ilu_diagnos_enrx6_hw_read"/>
<output name="ilu_diagnos_enrx5_hw_read"/>
<output name="ilu_diagnos_enrx4_hw_read"/>
<output name="ilu_diagnos_enrx3_hw_read"/>
<output name="ilu_diagnos_enrx2_hw_read"/>
<output name="ilu_diagnos_enrx1_hw_read"/>
<output name="ilu_diagnos_enrx0_hw_read"/>
<output name="ilu_diagnos_edi_par_hw_read"/>
<output name="ilu_diagnos_ehi_par_hw_read"/>
<output name="ilu_diagnos_edi_trig_hw_read"/>
<output name="ilu_diagnos_ehi_trig_hw_read"/>
<output name="ilu_diagnos_rate_scale_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="380" nStmts="0" nExprs="147" nInputs="31" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="232" />
</block>
<block name="dmu_ilu_cib_default_grp">
<input name="clk"/>
<input name="ilu_log_en_select_pulse"/>
<input name="ilu_int_en_select_pulse"/>
<input name="ilu_en_err_select"/>
<input name="ilu_en_err_ext_read_data"/>
<input name="ilu_log_err_spare3_s_hw_set"/>
<input name="ilu_log_err_spare2_s_hw_set"/>
<input name="ilu_log_err_spare1_s_hw_set"/>
<input name="ilu_log_err_ihb_pe_s_hw_set"/>
<input name="ilu_log_err_spare3_p_hw_set"/>
<input name="ilu_log_err_spare2_p_hw_set"/>
<input name="ilu_log_err_spare1_p_hw_set"/>
<input name="ilu_log_err_ihb_pe_p_hw_set"/>
<input name="ilu_log_err_select_pulse"/>
<input name="pec_int_en_select_pulse"/>
<input name="pec_en_err_select"/>
<input name="pec_en_err_ext_read_data"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<input name="ilu_diagnos_select_pulse"/>
<input name="ilu_log_err_rw1c_alias"/>
<input name="ilu_log_err_rw1s_alias"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="ilu_log_en_spare3_hw_read"/>
<output name="ilu_log_en_spare2_hw_read"/>
<output name="ilu_log_en_spare1_hw_read"/>
<output name="ilu_log_en_ihb_pe_hw_read"/>
<output name="ilu_int_en_spare3_s_hw_read"/>
<output name="ilu_int_en_spare2_s_hw_read"/>
<output name="ilu_int_en_spare1_s_hw_read"/>
<output name="ilu_int_en_ihb_pe_s_hw_read"/>
<output name="ilu_int_en_spare3_p_hw_read"/>
<output name="ilu_int_en_spare2_p_hw_read"/>
<output name="ilu_int_en_spare1_p_hw_read"/>
<output name="ilu_int_en_ihb_pe_p_hw_read"/>
<output name="ilu_log_err_spare3_s_hw_read"/>
<output name="ilu_log_err_spare2_s_hw_read"/>
<output name="ilu_log_err_spare1_s_hw_read"/>
<output name="ilu_log_err_ihb_pe_s_hw_read"/>
<output name="ilu_log_err_spare3_p_hw_read"/>
<output name="ilu_log_err_spare2_p_hw_read"/>
<output name="ilu_log_err_spare1_p_hw_read"/>
<output name="ilu_log_err_ihb_pe_p_hw_read"/>
<output name="pec_int_en_pec_hw_read"/>
<output name="pec_int_en_pec_ilu_hw_read"/>
<output name="pec_int_en_pec_ue_hw_read"/>
<output name="pec_int_en_pec_ce_hw_read"/>
<output name="pec_int_en_pec_oe_hw_read"/>
<output name="ilu_diagnos_enpll1_hw_read"/>
<output name="ilu_diagnos_enpll0_hw_read"/>
<output name="ilu_diagnos_entx7_hw_read"/>
<output name="ilu_diagnos_entx6_hw_read"/>
<output name="ilu_diagnos_entx5_hw_read"/>
<output name="ilu_diagnos_entx4_hw_read"/>
<output name="ilu_diagnos_entx3_hw_read"/>
<output name="ilu_diagnos_entx2_hw_read"/>
<output name="ilu_diagnos_entx1_hw_read"/>
<output name="ilu_diagnos_entx0_hw_read"/>
<output name="ilu_diagnos_enrx7_hw_read"/>
<output name="ilu_diagnos_enrx6_hw_read"/>
<output name="ilu_diagnos_enrx5_hw_read"/>
<output name="ilu_diagnos_enrx4_hw_read"/>
<output name="ilu_diagnos_enrx3_hw_read"/>
<output name="ilu_diagnos_enrx2_hw_read"/>
<output name="ilu_diagnos_enrx1_hw_read"/>
<output name="ilu_diagnos_enrx0_hw_read"/>
<output name="ilu_diagnos_edi_par_hw_read"/>
<output name="ilu_diagnos_ehi_par_hw_read"/>
<output name="ilu_diagnos_edi_trig_hw_read"/>
<output name="ilu_diagnos_ehi_trig_hw_read"/>
<output name="ilu_diagnos_rate_scale_hw_read"/>
<output name="read_data_0_out"/>
<output name="read_data_1_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="324" nStmts="0" nExprs="120" nInputs="26" nOutputs="50" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="197" />
</block>
<block name="dmu_ilu_cib_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="read_data_1"/>
<input name="ilu_log_en_select_pulse"/>
<input name="ilu_int_en_select_pulse"/>
<input name="ilu_en_err_select"/>
<input name="ilu_log_err_select_pulse"/>
<input name="pec_int_en_select_pulse"/>
<input name="pec_en_err_select"/>
<input name="ilu_diagnos_select_pulse"/>
<input name="ilu_log_err_rw1c_alias"/>
<input name="ilu_log_err_rw1s_alias"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<input name="por_l"/>
<output name="ilu_log_en_select_pulse_out"/>
<output name="ilu_int_en_select_pulse_out"/>
<output name="ilu_en_err_select_out"/>
<output name="ilu_log_err_select_pulse_out"/>
<output name="pec_int_en_select_pulse_out"/>
<output name="pec_en_err_select_out"/>
<output name="ilu_diagnos_select_pulse_out"/>
<output name="ilu_log_err_rw1c_alias_out"/>
<output name="ilu_log_err_rw1s_alias_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<output name="por_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="74" nStmts="0" nExprs="15" nInputs="16" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="46" />
</block>
<block name="dmu_ilu_cib">
<input name="clk"/>
<input name="rst_wmr_"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="rst_dmu_async_por_"/>
<input name="j2d_instance_id"/>
<input name="p2d_mps"/>
<input name="p2d_ue_int"/>
<input name="p2d_ce_int"/>
<input name="p2d_oe_int"/>
<input name="p2d_drain"/>
<input name="k2y_csr_ring_out"/>
<input name="p2d_csr_ack"/>
<input name="p2d_csr_req"/>
<input name="p2d_csr_rcd"/>
<input name="iil2cib_ihb_pe"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<input name="tcu_test_protect"/>
<output name="y2k_mps"/>
<output name="y2k_int_l"/>
<output name="y2k_csr_ring_in"/>
<output name="d2p_csr_req"/>
<output name="d2p_csr_rcd"/>
<output name="d2p_csr_ack"/>
<output name="cib2iil_ihb_pe_drain"/>
<output name="cib2iil_pec_drain"/>
<output name="cib2eil_ihb_pe_drain"/>
<output name="cib2eil_pec_drain"/>
<output name="cib_dbg_a"/>
<output name="cib_dbg_b"/>
<output name="ilu_diagnos_edi_par_hw_read"/>
<output name="ilu_diagnos_ehi_par_hw_read"/>
<output name="ilu_diagnos_edi_trig_hw_read"/>
<output name="ilu_diagnos_ehi_trig_hw_read"/>
<output name="dmu_psr_pll_en_sds0"/>
<output name="dmu_psr_pll_en_sds1"/>
<output name="dmu_psr_rx_en_b0_sds0"/>
<output name="dmu_psr_rx_en_b1_sds0"/>
<output name="dmu_psr_rx_en_b2_sds0"/>
<output name="dmu_psr_rx_en_b3_sds0"/>
<output name="dmu_psr_rx_en_b0_sds1"/>
<output name="dmu_psr_rx_en_b1_sds1"/>
<output name="dmu_psr_rx_en_b2_sds1"/>
<output name="dmu_psr_rx_en_b3_sds1"/>
<output name="dmu_psr_tx_en_b0_sds0"/>
<output name="dmu_psr_tx_en_b1_sds0"/>
<output name="dmu_psr_tx_en_b2_sds0"/>
<output name="dmu_psr_tx_en_b3_sds0"/>
<output name="dmu_psr_tx_en_b0_sds1"/>
<output name="dmu_psr_tx_en_b1_sds1"/>
<output name="dmu_psr_tx_en_b2_sds1"/>
<output name="dmu_psr_tx_en_b3_sds1"/>
<output name="ilu_diagnos_rate_scale_hw_read"/>
<complexity cyclo1="35" cyclo2="28" nCaseStmts="1" nCaseItems="8" nLoops="3" nIfStmts="23" />
<volume nNodes="524" nStmts="7" nExprs="198" nInputs="21" nOutputs="35" nParams="0" nAlwaysClocks="13" nBAssign="16" nNBAssign="6" nWAssign="23" nOther="261" />
</block>
<block name="dmu_ilu_eil_bufmgr">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_ech_rptr"/>
<input name="p2d_erh_rptr"/>
<input name="p2d_ecd_rptr"/>
<input name="p2d_erd_rptr"/>
<input name="cib2eil_drain"/>
<input name="cib2eil_pec_drain"/>
<input name="n_d2p_ehb_we"/>
<input name="edb_wptr_inc"/>
<input name="rcd_is_cpl"/>
<input name="rcd_is_cpl_reg"/>
<input name="gray"/>
<input name="gray"/>
<output name="d2p_ehb_addr"/>
<output name="il2cl_gr_16"/>
<output name="d2p_ech_wptr"/>
<output name="d2p_erh_wptr"/>
<output name="edb_wptr"/>
<output name="ehb_full"/>
<output name="ecd_full"/>
<output name="erd_full"/>
<output name="edb_full_adv"/>
<output name="erh_full"/>
<output name="ech_full"/>
<output name="erd_full_adv"/>
<output name="ecd_full_adv"/>
<complexity cyclo1="25" cyclo2="22" nCaseStmts="1" nCaseItems="4" nLoops="2" nIfStmts="18" />
<volume nNodes="530" nStmts="17" nExprs="191" nInputs="14" nOutputs="13" nParams="0" nAlwaysClocks="10" nBAssign="19" nNBAssign="30" nWAssign="21" nOther="242" />
</block>
<block name="dmu_ilu_eil_datafsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="k2y_buf_data"/>
<input name="k2y_buf_dpar"/>
<input name="data_start"/>
<input name="ecd_full"/>
<input name="erd_full"/>
<input name="edb_full_adv"/>
<input name="edb_wptr"/>
<input name="align_addr"/>
<input name="payld_len"/>
<input name="d_ptr_in"/>
<input name="rcd_is_cpl"/>
<input name="rcd_is_cpl_reg"/>
<input name="dou_sbd_vld_datafsm"/>
<input name="cib2eil_drain"/>
<input name="ilu_diagnos_edi_trig_hw_read"/>
<input name="ilu_diagnos_edi_par_hw_read"/>
<output name="y2k_buf_addr"/>
<output name="d2p_edb_we"/>
<output name="d2p_edb_addr"/>
<output name="d2p_edb_data"/>
<output name="d2p_edb_dpar"/>
<output name="data_done"/>
<output name="only_one_rd_and_can_move"/>
<output name="edb_wptr_inc"/>
<output name="n_y2k_buf_addr_cl"/>
<output name="data_state"/>
<output name="set_residue"/>
<output name="clr_residue"/>
<output name="there_is_data_residue"/>
<output name="set_early_data_done"/>
<output name="clr_early_data_done"/>
<output name="early_data_done"/>
<output name="last_rd"/>
<output name="last_wr"/>
<output name="more_rds"/>
<output name="more_wrs"/>
<output name="dou_rptr_inc"/>
<output name="ilu_diagnos_edi_trig_hw_clr"/>
<output name="datafsm_is_idle"/>
<param name="IDLE"/>
<param name="FIRST"/>
<param name="MOVE"/>
<param name="WFEDB"/>
<param name="WFDOUEDB"/>
<param name="STATE_NUM"/>
<complexity cyclo1="64" cyclo2="52" nCaseStmts="4" nCaseItems="16" nLoops="0" nIfStmts="47" />
<volume nNodes="398" nStmts="42" nExprs="59" nInputs="18" nOutputs="23" nParams="6" nAlwaysClocks="41" nBAssign="89" nNBAssign="49" nWAssign="32" nOther="86" />
</block>
<block name="dmu_ilu_eil_rcdbldr">
<input name="clk"/>
<input name="rst_l"/>
<input name="k2y_rcd"/>
<input name="k2y_rcd_enq"/>
<input name="rcd_deq"/>
<input name="dou_sbd_vld_rcdbldr"/>
<input name="dou_sbd_err_rcdbldr"/>
<input name="xfrfsm_is_wfh"/>
<input name="data_start"/>
<input name="data_done"/>
<input name="data"/>
<output name="d2p_ehb_data"/>
<output name="d2p_ehb_dpar"/>
<output name="eil2isb_log"/>
<output name="eil2isb_tag"/>
<output name="eil2isb_low_addr"/>
<output name="rcd_empty"/>
<output name="has_payld"/>
<output name="rcd_is_cpl"/>
<output name="rcd_is_cpl_reg"/>
<output name="rcd_is_pio_mwr"/>
<output name="pio_tag"/>
<output name="align_addr"/>
<output name="payld_len"/>
<output name="d_ptr_in"/>
<output name="log_ep_history"/>
<output name="ep_history"/>
<output name="log_dou_sbd_err"/>
<output name="take_care_rcd_ep"/>
<output name="out_rcd_ep"/>
<param name="PIO_MRD32"/>
<param name="PIO_MRD64"/>
<param name="PIO_IORD"/>
<param name="PIO_CFGRD"/>
<param name="PIO_MWR32"/>
<param name="PIO_MWR64"/>
<param name="PIO_IOWR"/>
<param name="PIO_CFGWR"/>
<param name="DMA_CPL"/>
<param name="DMA_CPLLK"/>
<param name="DMA_CPLD"/>
<instance name="pcie_common_srq"/>
<complexity cyclo1="19" cyclo2="14" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="12" />
<volume nNodes="171" nStmts="10" nExprs="31" nInputs="11" nOutputs="19" nParams="11" nAlwaysClocks="7" nBAssign="16" nNBAssign="18" nWAssign="28" nOther="61" />
</block>
<block name="dmu_ilu_eil_relgen">
<input name="clk"/>
<input name="rst_l"/>
<input name="k2y_dou_dptr"/>
<input name="k2y_dou_err"/>
<input name="k2y_dou_vld"/>
<input name="rcd_is_pio_mwr"/>
<input name="rcd_is_cpl_reg"/>
<input name="pio_tag"/>
<input name="data_start"/>
<input name="data_done"/>
<input name="n_y2k_buf_addr_cl"/>
<input name="y2k_buf_addr"/>
<output name="y2k_rel_enq"/>
<output name="y2k_rel_rcd"/>
<output name="dou_sbd_vld_datafsm"/>
<output name="dou_sbd_vld_rcdbldr"/>
<output name="dou_sbd_err_rcdbldr"/>
<output name="cpl_cl_done"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="9" />
<volume nNodes="85" nStmts="6" nExprs="6" nInputs="12" nOutputs="6" nParams="0" nAlwaysClocks="9" nBAssign="4" nNBAssign="16" nWAssign="11" nOther="33" />
</block>
<block name="dmu_ilu_eil">
<input name="clk"/>
<input name="rst_l"/>
<input name="k2y_rcd"/>
<input name="k2y_rcd_enq"/>
<input name="k2y_dou_dptr"/>
<input name="k2y_dou_err"/>
<input name="k2y_dou_vld"/>
<input name="k2y_buf_addr_vld_monitor"/>
<input name="k2y_buf_data"/>
<input name="k2y_buf_dpar"/>
<input name="p2d_ech_rptr"/>
<input name="p2d_erh_rptr"/>
<input name="p2d_ecd_rptr"/>
<input name="p2d_erd_rptr"/>
<input name="cib2eil_ihb_pe_drain"/>
<input name="cib2eil_pec_drain"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<input name="ilu_diagnos_edi_trig_hw_read"/>
<input name="ilu_diagnos_edi_par_hw_read"/>
<input name="ilu_diagnos_ehi_trig_hw_read"/>
<input name="ilu_diagnos_ehi_par_hw_read"/>
<output name="y2k_rcd_deq"/>
<output name="y2k_rel_enq"/>
<output name="y2k_rel_rcd"/>
<output name="il2cl_gr_16"/>
<output name="y2k_buf_addr_vld_monitor"/>
<output name="y2k_buf_addr"/>
<output name="d2p_ech_wptr"/>
<output name="d2p_erh_wptr"/>
<output name="d2p_ehb_we"/>
<output name="d2p_ehb_addr"/>
<output name="d2p_ehb_data"/>
<output name="d2p_ehb_dpar"/>
<output name="d2p_edb_we"/>
<output name="d2p_edb_addr"/>
<output name="d2p_edb_data"/>
<output name="d2p_edb_dpar"/>
<output name="eil2isb_log"/>
<output name="eil2isb_tag"/>
<output name="eil2isb_low_addr"/>
<output name="eil_dbg_0_a"/>
<output name="eil_dbg_0_b"/>
<output name="eil_dbg_1_a"/>
<output name="eil_dbg_1_b"/>
<output name="eil_is_idle"/>
<output name="ilu_diagnos_edi_trig_hw_clr"/>
<output name="ilu_diagnos_ehi_trig_hw_clr"/>
<complexity cyclo1="26" cyclo2="12" nCaseStmts="2" nCaseItems="16" nLoops="6" nIfStmts="3" />
<volume nNodes="494" nStmts="11" nExprs="161" nInputs="22" nOutputs="26" nParams="0" nAlwaysClocks="63" nBAssign="30" nNBAssign="6" nWAssign="6" nOther="217" />
</block>
<block name="dmu_ilu_eil_xfrfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcd_empty"/>
<input name="data_done"/>
<input name="only_one_rd_and_can_move"/>
<input name="ehb_full"/>
<input name="has_payld"/>
<input name="cib2eil_drain"/>
<input name="ilu_diagnos_ehi_par_hw_read"/>
<input name="ilu_diagnos_ehi_trig_hw_read"/>
<input name="d2p_ehb_dpar_0"/>
<output name="rcd_deq"/>
<output name="y2k_rcd_deq"/>
<output name="d2p_ehb_we"/>
<output name="n_d2p_ehb_we"/>
<output name="data_start"/>
<output name="xfrfsm_is_wfh"/>
<output name="xfr_state"/>
<output name="xfrfsm_is_idle"/>
<output name="ilu_diagnos_ehi_trig_hw_clr"/>
<output name="d2p_ehb_dpar"/>
<param name="IDLE"/>
<param name="DATA"/>
<param name="DEQ"/>
<param name="WFH"/>
<param name="STATE_NUM"/>
<complexity cyclo1="16" cyclo2="7" nCaseStmts="3" nCaseItems="12" nLoops="0" nIfStmts="3" />
<volume nNodes="101" nStmts="6" nExprs="19" nInputs="11" nOutputs="10" nParams="5" nAlwaysClocks="8" nBAssign="16" nNBAssign="5" nWAssign="7" nOther="40" />
</block>
<block name="dmu_ilu_iil_bufmgr">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_ihb_wptr"/>
<input name="ihb_rptr_inc"/>
<input name="gray"/>
<output name="d2p_ihb_addr"/>
<output name="ihb_empty"/>
<output name="ihb_rptr"/>
<output name="ihb_wptr"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="2" />
<volume nNodes="121" nStmts="3" nExprs="46" nInputs="5" nOutputs="4" nParams="0" nAlwaysClocks="1" nBAssign="5" nNBAssign="2" nWAssign="3" nOther="61" />
</block>
<block name="dmu_ilu_iil_crdtcnt">
<input name="clk"/>
<input name="rst_l"/>
<input name="k2y_rel_rcd"/>
<input name="k2y_rel_enq"/>
<input name="p2d_ibc_ack"/>
<input name="cib2iil_pec_drain"/>
<input name="credit_type"/>
<input name="is_ihb_rcd"/>
<output name="d2p_ibc_req"/>
<output name="d2p_ibc_nhc"/>
<output name="d2p_ibc_phc"/>
<output name="d2p_ibc_pdc"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="74" nStmts="8" nExprs="14" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="4" nBAssign="0" nNBAssign="16" nWAssign="4" nOther="28" />
</block>
<block name="dmu_ilu_iil_parchk">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_ihb_dpar"/>
<input name="in_ihb_rcd"/>
<input name="is_ihb_rcd"/>
<input name="data"/>
<output name="iil2cib_ihb_pe"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="22" nStmts="1" nExprs="2" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="4" nNBAssign="2" nWAssign="2" nOther="10" />
</block>
<block name="dmu_ilu_iil_rcdbldr">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_ihb_data"/>
<input name="isb2iil_low_addr"/>
<input name="is_ihb_rcd"/>
<input name="is_cto_rcd"/>
<input name="pio_tag_gen"/>
<output name="y2k_rcd"/>
<output name="iil2isb_tag"/>
<output name="ihb_rcd_is_cpl"/>
<output name="credit_type"/>
<output name="in_ihb_rcd"/>
<param name="DMA_MRD"/>
<param name="DMA_MRDLK"/>
<param name="DMA_MWR"/>
<param name="DMA_IORD"/>
<param name="DMA_IOWR"/>
<param name="DMA_CFGRD"/>
<param name="DMA_CFGWR"/>
<param name="DMA_MSG"/>
<param name="PIO_CPL"/>
<param name="PIO_CPLD"/>
<complexity cyclo1="18" cyclo2="15" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="13" />
<volume nNodes="69" nStmts="2" nExprs="12" nInputs="7" nOutputs="5" nParams="10" nAlwaysClocks="2" nBAssign="8" nNBAssign="4" nWAssign="20" nOther="21" />
</block>
<block name="dmu_ilu_iil">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_ihb_wptr"/>
<input name="p2d_ihb_data"/>
<input name="p2d_ihb_dpar"/>
<input name="p2d_idb_data"/>
<input name="p2d_idb_dpar"/>
<input name="p2d_ibc_ack"/>
<input name="p2d_cto_req"/>
<input name="p2d_cto_tag"/>
<input name="k2y_buf_addr"/>
<input name="k2y_rcd_deq"/>
<input name="k2y_rel_rcd"/>
<input name="k2y_rel_enq"/>
<input name="cib2iil_ihb_pe_drain"/>
<input name="cib2iil_pec_drain"/>
<input name="isb2iil_vld"/>
<input name="isb2iil_low_addr"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<input name="ilu_is_idle"/>
<output name="d2p_ihb_addr"/>
<output name="d2p_ihb_rd"/>
<output name="d2p_idb_addr"/>
<output name="d2p_ibc_req"/>
<output name="d2p_ibc_nhc"/>
<output name="d2p_ibc_phc"/>
<output name="d2p_ibc_pdc"/>
<output name="d2p_cto_ack"/>
<output name="y2k_buf_data"/>
<output name="y2k_buf_dpar"/>
<output name="y2k_rcd"/>
<output name="y2k_rcd_enq"/>
<output name="iil2cib_ihb_pe"/>
<output name="iil2isb_clr"/>
<output name="iil2isb_tag"/>
<output name="iil_dbg_a"/>
<output name="iil_dbg_b"/>
<output name="iil_is_idle"/>
<complexity cyclo1="13" cyclo2="6" nCaseStmts="1" nCaseItems="8" nLoops="3" nIfStmts="1" />
<volume nNodes="251" nStmts="5" nExprs="74" nInputs="21" nOutputs="18" nParams="0" nAlwaysClocks="31" nBAssign="16" nNBAssign="2" nWAssign="6" nOther="117" />
</block>
<block name="dmu_ilu_iil_xfrfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_cto_req"/>
<input name="p2d_cto_tag"/>
<input name="cib2iil_ihb_pe_drain"/>
<input name="cib2iil_pec_drain"/>
<input name="k2y_rcd_deq"/>
<input name="isb2iil_vld"/>
<input name="iil2cib_ihb_pe"/>
<input name="ihb_rcd_is_cpl"/>
<input name="ihb_empty"/>
<output name="d2p_cto_ack"/>
<output name="n_cto_req_reg"/>
<output name="y2k_rcd_enq"/>
<output name="iil2isb_clr"/>
<output name="ihb_rptr_inc"/>
<output name="is_ihb_rcd"/>
<output name="is_cto_rcd"/>
<output name="pio_tag_gen"/>
<output name="state"/>
<output name="is_fifo_space"/>
<output name="drop_inserted_rcd"/>
<output name="iil_is_idle"/>
<param name="IDLE"/>
<param name="IHB"/>
<param name="CTO_WAIT"/>
<param name="CTO_SERV"/>
<param name="DRAIN"/>
<param name="STATE_NUM"/>
<complexity cyclo1="31" cyclo2="16" nCaseStmts="4" nCaseItems="19" nLoops="0" nIfStmts="11" />
<volume nNodes="207" nStmts="14" nExprs="47" nInputs="11" nOutputs="12" nParams="6" nAlwaysClocks="17" nBAssign="19" nNBAssign="25" nWAssign="17" nOther="68" />
</block>
<block name="dmu_ilu_isb">
<input name="clk"/>
<input name="rst_l"/>
<input name="eil2isb_log"/>
<input name="eil2isb_tag"/>
<input name="eil2isb_low_addr"/>
<input name="iil2isb_clr"/>
<input name="iil2isb_tag"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<output name="isb2iil_vld"/>
<output name="isb2iil_low_addr"/>
<output name="isb_is_idle"/>
<output name="isb_dbg_a"/>
<output name="isb_dbg_b"/>
<complexity cyclo1="17" cyclo2="10" nCaseStmts="1" nCaseItems="8" nLoops="4" nIfStmts="4" />
<volume nNodes="102" nStmts="9" nExprs="17" nInputs="9" nOutputs="5" nParams="0" nAlwaysClocks="12" nBAssign="18" nNBAssign="7" nWAssign="5" nOther="34" />
</block>
<block name="dmu_ilu">
<input name="l1clk"/>
<input name="rst_wmr_"/>
<input name="j2d_por_l"/>
<input name="j2d_rst_l"/>
<input name="rst_dmu_async_por_"/>
<input name="j2d_instance_id"/>
<input name="p2d_ihb_wptr"/>
<input name="p2d_ihb_data"/>
<input name="p2d_ihb_dpar"/>
<input name="p2d_idb_data"/>
<input name="p2d_idb_dpar"/>
<input name="p2d_ibc_ack"/>
<input name="p2d_cto_req"/>
<input name="p2d_cto_tag"/>
<input name="p2d_ech_rptr"/>
<input name="p2d_erh_rptr"/>
<input name="p2d_ecd_rptr"/>
<input name="p2d_erd_rptr"/>
<input name="p2d_drain"/>
<input name="p2d_mps"/>
<input name="p2d_ue_int"/>
<input name="p2d_ce_int"/>
<input name="p2d_oe_int"/>
<input name="k2y_buf_addr_vld_monitor"/>
<input name="k2y_buf_addr"/>
<input name="k2y_buf_data"/>
<input name="k2y_buf_dpar"/>
<input name="k2y_rcd_deq"/>
<input name="k2y_rcd"/>
<input name="k2y_rcd_enq"/>
<input name="k2y_rel_rcd"/>
<input name="k2y_rel_enq"/>
<input name="k2y_dou_dptr"/>
<input name="k2y_dou_err"/>
<input name="k2y_dou_vld"/>
<input name="k2y_csr_ring_out"/>
<input name="p2d_csr_ack"/>
<input name="p2d_csr_req"/>
<input name="p2d_csr_rcd"/>
<input name="k2y_dbg_sel_a"/>
<input name="k2y_dbg_sel_b"/>
<input name="p2d_spare"/>
<input name="tcu_test_protect"/>
<output name="d2p_ihb_addr"/>
<output name="d2p_ihb_rd"/>
<output name="d2p_idb_addr"/>
<output name="d2p_ibc_req"/>
<output name="d2p_ibc_nhc"/>
<output name="d2p_ibc_phc"/>
<output name="d2p_ibc_pdc"/>
<output name="d2p_cto_ack"/>
<output name="d2p_ech_wptr"/>
<output name="d2p_erh_wptr"/>
<output name="d2p_ehb_we"/>
<output name="d2p_ehb_addr"/>
<output name="d2p_ehb_data"/>
<output name="d2p_ehb_dpar"/>
<output name="d2p_edb_we"/>
<output name="d2p_edb_addr"/>
<output name="d2p_edb_data"/>
<output name="d2p_edb_dpar"/>
<output name="y2k_buf_data"/>
<output name="y2k_buf_dpar"/>
<output name="y2k_buf_addr_vld_monitor"/>
<output name="y2k_buf_addr"/>
<output name="y2k_rcd"/>
<output name="y2k_rcd_enq"/>
<output name="y2k_rcd_deq"/>
<output name="y2k_rel_rcd"/>
<output name="y2k_rel_enq"/>
<output name="y2k_mps"/>
<output name="y2k_int_l"/>
<output name="y2k_csr_ring_in"/>
<output name="d2p_csr_req"/>
<output name="d2p_csr_rcd"/>
<output name="d2p_csr_ack"/>
<output name="y2k_dbg_a"/>
<output name="y2k_dbg_b"/>
<output name="d2p_spare"/>
<output name="dmu_psr_pll_en_sds0"/>
<output name="dmu_psr_pll_en_sds1"/>
<output name="dmu_psr_rx_en_b0_sds0"/>
<output name="dmu_psr_rx_en_b1_sds0"/>
<output name="dmu_psr_rx_en_b2_sds0"/>
<output name="dmu_psr_rx_en_b3_sds0"/>
<output name="dmu_psr_rx_en_b0_sds1"/>
<output name="dmu_psr_rx_en_b1_sds1"/>
<output name="dmu_psr_rx_en_b2_sds1"/>
<output name="dmu_psr_rx_en_b3_sds1"/>
<output name="dmu_psr_tx_en_b0_sds0"/>
<output name="dmu_psr_tx_en_b1_sds0"/>
<output name="dmu_psr_tx_en_b2_sds0"/>
<output name="dmu_psr_tx_en_b3_sds0"/>
<output name="dmu_psr_tx_en_b0_sds1"/>
<output name="dmu_psr_tx_en_b1_sds1"/>
<output name="dmu_psr_tx_en_b2_sds1"/>
<output name="dmu_psr_tx_en_b3_sds1"/>
<output name="dmu_psr_rate_scale"/>
<output name="il2cl_gr_16"/>
<complexity cyclo1="19" cyclo2="5" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="2" />
<volume nNodes="503" nStmts="4" nExprs="177" nInputs="43" nOutputs="56" nParams="0" nAlwaysClocks="14" nBAssign="16" nNBAssign="6" nWAssign="5" nOther="281" />
</block>
<block name="dmu_imu_dbg">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2im_dbg_sel_a"/>
<input name="cr2im_dbg_sel_b"/>
<input name="eqs2dbg_dbg_a"/>
<input name="eqs2dbg_dbg_b"/>
<input name="gcs2dbg_dbg_a"/>
<input name="gcs2dbg_dbg_b"/>
<input name="irs2dbg_dbg_a"/>
<input name="irs2dbg_dbg_b"/>
<input name="iss2dbg_dbg_a"/>
<input name="iss2dbg_dbg_b"/>
<input name="ors2dbg_dbg_a"/>
<input name="ors2dbg_dbg_b"/>
<input name="rds2dbg_dbg_a"/>
<input name="rds2dbg_dbg_b"/>
<input name="rss2dbg_dbg_a"/>
<input name="rss2dbg_dbg_b"/>
<input name="scs2dbg_dbg_a"/>
<input name="scs2dbg_dbg_b"/>
<input name="rds2dbg_idle"/>
<input name="ors2dbg_idle"/>
<input name="gcs2dbg_idle"/>
<output name="im2cr_dbg_a"/>
<output name="im2cr_dbg_b"/>
<output name="dbg2eqs_dbg_sel_a"/>
<output name="dbg2eqs_dbg_sel_b"/>
<output name="dbg2gcs_dbg_sel_a"/>
<output name="dbg2gcs_dbg_sel_b"/>
<output name="dbg2irs_dbg_sel_a"/>
<output name="dbg2irs_dbg_sel_b"/>
<output name="dbg2iss_dbg_sel_a"/>
<output name="dbg2iss_dbg_sel_b"/>
<output name="dbg2ors_dbg_sel_a"/>
<output name="dbg2ors_dbg_sel_b"/>
<output name="dbg2rds_dbg_sel_a"/>
<output name="dbg2rds_dbg_sel_b"/>
<output name="dbg2scs_dbg_sel_a"/>
<output name="dbg2scs_dbg_sel_b"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="140" nStmts="3" nExprs="19" nInputs="23" nOutputs="16" nParams="0" nAlwaysClocks="21" nBAssign="16" nNBAssign="4" nWAssign="15" nOther="62" />
</block>
<block name="dmu_imu_dms">
<input name="clk"/>
<input name="rst_l"/>
<input name="rds2dms_data_sel"/>
<input name="rds2dms_data"/>
<input name="rds2dms_d_ptr"/>
<output name="im2di_wr"/>
<output name="im2di_addr"/>
<output name="im2di_data"/>
<output name="im2di_dpar"/>
<output name="im2di_bmask"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="42" nStmts="2" nExprs="2" nInputs="5" nOutputs="5" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="14" nWAssign="7" nOther="15" />
</block>
<block name="dmu_imu_eqs_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="eq_base_address_select_pulse"/>
<output name="eq_ctrl_set_select_0"/>
<output name="eq_ctrl_set_select_1"/>
<output name="eq_ctrl_set_select_2"/>
<output name="eq_ctrl_set_select_3"/>
<output name="eq_ctrl_set_select_4"/>
<output name="eq_ctrl_set_select_5"/>
<output name="eq_ctrl_set_select_6"/>
<output name="eq_ctrl_set_select_7"/>
<output name="eq_ctrl_set_select_8"/>
<output name="eq_ctrl_set_select_9"/>
<output name="eq_ctrl_set_select_10"/>
<output name="eq_ctrl_set_select_11"/>
<output name="eq_ctrl_set_select_12"/>
<output name="eq_ctrl_set_select_13"/>
<output name="eq_ctrl_set_select_14"/>
<output name="eq_ctrl_set_select_15"/>
<output name="eq_ctrl_set_select_16"/>
<output name="eq_ctrl_set_select_17"/>
<output name="eq_ctrl_set_select_18"/>
<output name="eq_ctrl_set_select_19"/>
<output name="eq_ctrl_set_select_20"/>
<output name="eq_ctrl_set_select_21"/>
<output name="eq_ctrl_set_select_22"/>
<output name="eq_ctrl_set_select_23"/>
<output name="eq_ctrl_set_select_24"/>
<output name="eq_ctrl_set_select_25"/>
<output name="eq_ctrl_set_select_26"/>
<output name="eq_ctrl_set_select_27"/>
<output name="eq_ctrl_set_select_28"/>
<output name="eq_ctrl_set_select_29"/>
<output name="eq_ctrl_set_select_30"/>
<output name="eq_ctrl_set_select_31"/>
<output name="eq_ctrl_set_select_32"/>
<output name="eq_ctrl_set_select_33"/>
<output name="eq_ctrl_set_select_34"/>
<output name="eq_ctrl_set_select_35"/>
<output name="eq_ctrl_clr_select_0"/>
<output name="eq_ctrl_clr_select_1"/>
<output name="eq_ctrl_clr_select_2"/>
<output name="eq_ctrl_clr_select_3"/>
<output name="eq_ctrl_clr_select_4"/>
<output name="eq_ctrl_clr_select_5"/>
<output name="eq_ctrl_clr_select_6"/>
<output name="eq_ctrl_clr_select_7"/>
<output name="eq_ctrl_clr_select_8"/>
<output name="eq_ctrl_clr_select_9"/>
<output name="eq_ctrl_clr_select_10"/>
<output name="eq_ctrl_clr_select_11"/>
<output name="eq_ctrl_clr_select_12"/>
<output name="eq_ctrl_clr_select_13"/>
<output name="eq_ctrl_clr_select_14"/>
<output name="eq_ctrl_clr_select_15"/>
<output name="eq_ctrl_clr_select_16"/>
<output name="eq_ctrl_clr_select_17"/>
<output name="eq_ctrl_clr_select_18"/>
<output name="eq_ctrl_clr_select_19"/>
<output name="eq_ctrl_clr_select_20"/>
<output name="eq_ctrl_clr_select_21"/>
<output name="eq_ctrl_clr_select_22"/>
<output name="eq_ctrl_clr_select_23"/>
<output name="eq_ctrl_clr_select_24"/>
<output name="eq_ctrl_clr_select_25"/>
<output name="eq_ctrl_clr_select_26"/>
<output name="eq_ctrl_clr_select_27"/>
<output name="eq_ctrl_clr_select_28"/>
<output name="eq_ctrl_clr_select_29"/>
<output name="eq_ctrl_clr_select_30"/>
<output name="eq_ctrl_clr_select_31"/>
<output name="eq_ctrl_clr_select_32"/>
<output name="eq_ctrl_clr_select_33"/>
<output name="eq_ctrl_clr_select_34"/>
<output name="eq_ctrl_clr_select_35"/>
<output name="eq_state_select_0"/>
<output name="eq_state_select_1"/>
<output name="eq_state_select_2"/>
<output name="eq_state_select_3"/>
<output name="eq_state_select_4"/>
<output name="eq_state_select_5"/>
<output name="eq_state_select_6"/>
<output name="eq_state_select_7"/>
<output name="eq_state_select_8"/>
<output name="eq_state_select_9"/>
<output name="eq_state_select_10"/>
<output name="eq_state_select_11"/>
<output name="eq_state_select_12"/>
<output name="eq_state_select_13"/>
<output name="eq_state_select_14"/>
<output name="eq_state_select_15"/>
<output name="eq_state_select_16"/>
<output name="eq_state_select_17"/>
<output name="eq_state_select_18"/>
<output name="eq_state_select_19"/>
<output name="eq_state_select_20"/>
<output name="eq_state_select_21"/>
<output name="eq_state_select_22"/>
<output name="eq_state_select_23"/>
<output name="eq_state_select_24"/>
<output name="eq_state_select_25"/>
<output name="eq_state_select_26"/>
<output name="eq_state_select_27"/>
<output name="eq_state_select_28"/>
<output name="eq_state_select_29"/>
<output name="eq_state_select_30"/>
<output name="eq_state_select_31"/>
<output name="eq_state_select_32"/>
<output name="eq_state_select_33"/>
<output name="eq_state_select_34"/>
<output name="eq_state_select_35"/>
<output name="eq_tail_select_pulse_0"/>
<output name="eq_tail_select_pulse_1"/>
<output name="eq_tail_select_pulse_2"/>
<output name="eq_tail_select_pulse_3"/>
<output name="eq_tail_select_pulse_4"/>
<output name="eq_tail_select_pulse_5"/>
<output name="eq_tail_select_pulse_6"/>
<output name="eq_tail_select_pulse_7"/>
<output name="eq_tail_select_pulse_8"/>
<output name="eq_tail_select_pulse_9"/>
<output name="eq_tail_select_pulse_10"/>
<output name="eq_tail_select_pulse_11"/>
<output name="eq_tail_select_pulse_12"/>
<output name="eq_tail_select_pulse_13"/>
<output name="eq_tail_select_pulse_14"/>
<output name="eq_tail_select_pulse_15"/>
<output name="eq_tail_select_pulse_16"/>
<output name="eq_tail_select_pulse_17"/>
<output name="eq_tail_select_pulse_18"/>
<output name="eq_tail_select_pulse_19"/>
<output name="eq_tail_select_pulse_20"/>
<output name="eq_tail_select_pulse_21"/>
<output name="eq_tail_select_pulse_22"/>
<output name="eq_tail_select_pulse_23"/>
<output name="eq_tail_select_pulse_24"/>
<output name="eq_tail_select_pulse_25"/>
<output name="eq_tail_select_pulse_26"/>
<output name="eq_tail_select_pulse_27"/>
<output name="eq_tail_select_pulse_28"/>
<output name="eq_tail_select_pulse_29"/>
<output name="eq_tail_select_pulse_30"/>
<output name="eq_tail_select_pulse_31"/>
<output name="eq_tail_select_pulse_32"/>
<output name="eq_tail_select_pulse_33"/>
<output name="eq_tail_select_pulse_34"/>
<output name="eq_tail_select_pulse_35"/>
<output name="eq_head_select_pulse_0"/>
<output name="eq_head_select_pulse_1"/>
<output name="eq_head_select_pulse_2"/>
<output name="eq_head_select_pulse_3"/>
<output name="eq_head_select_pulse_4"/>
<output name="eq_head_select_pulse_5"/>
<output name="eq_head_select_pulse_6"/>
<output name="eq_head_select_pulse_7"/>
<output name="eq_head_select_pulse_8"/>
<output name="eq_head_select_pulse_9"/>
<output name="eq_head_select_pulse_10"/>
<output name="eq_head_select_pulse_11"/>
<output name="eq_head_select_pulse_12"/>
<output name="eq_head_select_pulse_13"/>
<output name="eq_head_select_pulse_14"/>
<output name="eq_head_select_pulse_15"/>
<output name="eq_head_select_pulse_16"/>
<output name="eq_head_select_pulse_17"/>
<output name="eq_head_select_pulse_18"/>
<output name="eq_head_select_pulse_19"/>
<output name="eq_head_select_pulse_20"/>
<output name="eq_head_select_pulse_21"/>
<output name="eq_head_select_pulse_22"/>
<output name="eq_head_select_pulse_23"/>
<output name="eq_head_select_pulse_24"/>
<output name="eq_head_select_pulse_25"/>
<output name="eq_head_select_pulse_26"/>
<output name="eq_head_select_pulse_27"/>
<output name="eq_head_select_pulse_28"/>
<output name="eq_head_select_pulse_29"/>
<output name="eq_head_select_pulse_30"/>
<output name="eq_head_select_pulse_31"/>
<output name="eq_head_select_pulse_32"/>
<output name="eq_head_select_pulse_33"/>
<output name="eq_head_select_pulse_34"/>
<output name="eq_head_select_pulse_35"/>
<complexity cyclo1="71" cyclo2="21" nCaseStmts="7" nCaseItems="57" nLoops="0" nIfStmts="13" />
<volume nNodes="859" nStmts="20" nExprs="70" nInputs="9" nOutputs="186" nParams="0" nAlwaysClocks="31" nBAssign="84" nNBAssign="376" nWAssign="3" nOther="275" />
</block>
<block name="dmu_imu_eqs_csr_eq_base_address_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="eq_base_address_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1469" nStmts="0" nExprs="720" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="728" />
</block>
<block name="dmu_imu_eqs_csr_eq_base_address">
<input name="clk"/>
<input name="rst_l"/>
<input name="eq_base_address_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="eq_base_address_csrbus_read_data"/>
<output name="eq_base_address_address_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="dmu_imu_eqs_csr_eq_head_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="eq_head_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="291" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="120" />
</block>
<block name="dmu_imu_eqs_csr_eq_head">
<input name="clk"/>
<input name="rst_l"/>
<input name="eq_head_w_ld_0"/>
<input name="eq_head_w_ld_1"/>
<input name="eq_head_w_ld_2"/>
<input name="eq_head_w_ld_3"/>
<input name="eq_head_w_ld_4"/>
<input name="eq_head_w_ld_5"/>
<input name="eq_head_w_ld_6"/>
<input name="eq_head_w_ld_7"/>
<input name="eq_head_w_ld_8"/>
<input name="eq_head_w_ld_9"/>
<input name="eq_head_w_ld_10"/>
<input name="eq_head_w_ld_11"/>
<input name="eq_head_w_ld_12"/>
<input name="eq_head_w_ld_13"/>
<input name="eq_head_w_ld_14"/>
<input name="eq_head_w_ld_15"/>
<input name="eq_head_w_ld_16"/>
<input name="eq_head_w_ld_17"/>
<input name="eq_head_w_ld_18"/>
<input name="eq_head_w_ld_19"/>
<input name="eq_head_w_ld_20"/>
<input name="eq_head_w_ld_21"/>
<input name="eq_head_w_ld_22"/>
<input name="eq_head_w_ld_23"/>
<input name="eq_head_w_ld_24"/>
<input name="eq_head_w_ld_25"/>
<input name="eq_head_w_ld_26"/>
<input name="eq_head_w_ld_27"/>
<input name="eq_head_w_ld_28"/>
<input name="eq_head_w_ld_29"/>
<input name="eq_head_w_ld_30"/>
<input name="eq_head_w_ld_31"/>
<input name="eq_head_w_ld_32"/>
<input name="eq_head_w_ld_33"/>
<input name="eq_head_w_ld_34"/>
<input name="eq_head_w_ld_35"/>
<input name="csrbus_wr_data"/>
<output name="eq_head_csrbus_read_data_0"/>
<output name="eq_head_csrbus_read_data_1"/>
<output name="eq_head_csrbus_read_data_2"/>
<output name="eq_head_csrbus_read_data_3"/>
<output name="eq_head_csrbus_read_data_4"/>
<output name="eq_head_csrbus_read_data_5"/>
<output name="eq_head_csrbus_read_data_6"/>
<output name="eq_head_csrbus_read_data_7"/>
<output name="eq_head_csrbus_read_data_8"/>
<output name="eq_head_csrbus_read_data_9"/>
<output name="eq_head_csrbus_read_data_10"/>
<output name="eq_head_csrbus_read_data_11"/>
<output name="eq_head_csrbus_read_data_12"/>
<output name="eq_head_csrbus_read_data_13"/>
<output name="eq_head_csrbus_read_data_14"/>
<output name="eq_head_csrbus_read_data_15"/>
<output name="eq_head_csrbus_read_data_16"/>
<output name="eq_head_csrbus_read_data_17"/>
<output name="eq_head_csrbus_read_data_18"/>
<output name="eq_head_csrbus_read_data_19"/>
<output name="eq_head_csrbus_read_data_20"/>
<output name="eq_head_csrbus_read_data_21"/>
<output name="eq_head_csrbus_read_data_22"/>
<output name="eq_head_csrbus_read_data_23"/>
<output name="eq_head_csrbus_read_data_24"/>
<output name="eq_head_csrbus_read_data_25"/>
<output name="eq_head_csrbus_read_data_26"/>
<output name="eq_head_csrbus_read_data_27"/>
<output name="eq_head_csrbus_read_data_28"/>
<output name="eq_head_csrbus_read_data_29"/>
<output name="eq_head_csrbus_read_data_30"/>
<output name="eq_head_csrbus_read_data_31"/>
<output name="eq_head_csrbus_read_data_32"/>
<output name="eq_head_csrbus_read_data_33"/>
<output name="eq_head_csrbus_read_data_34"/>
<output name="eq_head_csrbus_read_data_35"/>
<output name="eq_head_head_hw_read_0"/>
<output name="eq_head_head_hw_read_1"/>
<output name="eq_head_head_hw_read_2"/>
<output name="eq_head_head_hw_read_3"/>
<output name="eq_head_head_hw_read_4"/>
<output name="eq_head_head_hw_read_5"/>
<output name="eq_head_head_hw_read_6"/>
<output name="eq_head_head_hw_read_7"/>
<output name="eq_head_head_hw_read_8"/>
<output name="eq_head_head_hw_read_9"/>
<output name="eq_head_head_hw_read_10"/>
<output name="eq_head_head_hw_read_11"/>
<output name="eq_head_head_hw_read_12"/>
<output name="eq_head_head_hw_read_13"/>
<output name="eq_head_head_hw_read_14"/>
<output name="eq_head_head_hw_read_15"/>
<output name="eq_head_head_hw_read_16"/>
<output name="eq_head_head_hw_read_17"/>
<output name="eq_head_head_hw_read_18"/>
<output name="eq_head_head_hw_read_19"/>
<output name="eq_head_head_hw_read_20"/>
<output name="eq_head_head_hw_read_21"/>
<output name="eq_head_head_hw_read_22"/>
<output name="eq_head_head_hw_read_23"/>
<output name="eq_head_head_hw_read_24"/>
<output name="eq_head_head_hw_read_25"/>
<output name="eq_head_head_hw_read_26"/>
<output name="eq_head_head_hw_read_27"/>
<output name="eq_head_head_hw_read_28"/>
<output name="eq_head_head_hw_read_29"/>
<output name="eq_head_head_hw_read_30"/>
<output name="eq_head_head_hw_read_31"/>
<output name="eq_head_head_hw_read_32"/>
<output name="eq_head_head_hw_read_33"/>
<output name="eq_head_head_hw_read_34"/>
<output name="eq_head_head_hw_read_35"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="760" nStmts="0" nExprs="252" nInputs="39" nOutputs="72" nParams="0" nAlwaysClocks="0" nBAssign="72" nNBAssign="0" nWAssign="36" nOther="400" />
</block>
<block name="dmu_imu_eqs_csr_eq_tail_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="eq_tail_overr_hw_ld"/>
<input name="eq_tail_overr_hw_write"/>
<input name="eq_tail_tail_hw_ld"/>
<input name="eq_tail_tail_hw_write"/>
<output name="eq_tail_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="327" nStmts="0" nExprs="128" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="140" />
</block>
<block name="dmu_imu_eqs_csr_eq_tail">
<input name="clk"/>
<input name="rst_l"/>
<input name="eq_tail_w_ld_0"/>
<input name="eq_tail_w_ld_1"/>
<input name="eq_tail_w_ld_2"/>
<input name="eq_tail_w_ld_3"/>
<input name="eq_tail_w_ld_4"/>
<input name="eq_tail_w_ld_5"/>
<input name="eq_tail_w_ld_6"/>
<input name="eq_tail_w_ld_7"/>
<input name="eq_tail_w_ld_8"/>
<input name="eq_tail_w_ld_9"/>
<input name="eq_tail_w_ld_10"/>
<input name="eq_tail_w_ld_11"/>
<input name="eq_tail_w_ld_12"/>
<input name="eq_tail_w_ld_13"/>
<input name="eq_tail_w_ld_14"/>
<input name="eq_tail_w_ld_15"/>
<input name="eq_tail_w_ld_16"/>
<input name="eq_tail_w_ld_17"/>
<input name="eq_tail_w_ld_18"/>
<input name="eq_tail_w_ld_19"/>
<input name="eq_tail_w_ld_20"/>
<input name="eq_tail_w_ld_21"/>
<input name="eq_tail_w_ld_22"/>
<input name="eq_tail_w_ld_23"/>
<input name="eq_tail_w_ld_24"/>
<input name="eq_tail_w_ld_25"/>
<input name="eq_tail_w_ld_26"/>
<input name="eq_tail_w_ld_27"/>
<input name="eq_tail_w_ld_28"/>
<input name="eq_tail_w_ld_29"/>
<input name="eq_tail_w_ld_30"/>
<input name="eq_tail_w_ld_31"/>
<input name="eq_tail_w_ld_32"/>
<input name="eq_tail_w_ld_33"/>
<input name="eq_tail_w_ld_34"/>
<input name="eq_tail_w_ld_35"/>
<input name="csrbus_wr_data"/>
<input name="eq_tail_overr_hw_ld_0"/>
<input name="eq_tail_overr_hw_ld_1"/>
<input name="eq_tail_overr_hw_ld_2"/>
<input name="eq_tail_overr_hw_ld_3"/>
<input name="eq_tail_overr_hw_ld_4"/>
<input name="eq_tail_overr_hw_ld_5"/>
<input name="eq_tail_overr_hw_ld_6"/>
<input name="eq_tail_overr_hw_ld_7"/>
<input name="eq_tail_overr_hw_ld_8"/>
<input name="eq_tail_overr_hw_ld_9"/>
<input name="eq_tail_overr_hw_ld_10"/>
<input name="eq_tail_overr_hw_ld_11"/>
<input name="eq_tail_overr_hw_ld_12"/>
<input name="eq_tail_overr_hw_ld_13"/>
<input name="eq_tail_overr_hw_ld_14"/>
<input name="eq_tail_overr_hw_ld_15"/>
<input name="eq_tail_overr_hw_ld_16"/>
<input name="eq_tail_overr_hw_ld_17"/>
<input name="eq_tail_overr_hw_ld_18"/>
<input name="eq_tail_overr_hw_ld_19"/>
<input name="eq_tail_overr_hw_ld_20"/>
<input name="eq_tail_overr_hw_ld_21"/>
<input name="eq_tail_overr_hw_ld_22"/>
<input name="eq_tail_overr_hw_ld_23"/>
<input name="eq_tail_overr_hw_ld_24"/>
<input name="eq_tail_overr_hw_ld_25"/>
<input name="eq_tail_overr_hw_ld_26"/>
<input name="eq_tail_overr_hw_ld_27"/>
<input name="eq_tail_overr_hw_ld_28"/>
<input name="eq_tail_overr_hw_ld_29"/>
<input name="eq_tail_overr_hw_ld_30"/>
<input name="eq_tail_overr_hw_ld_31"/>
<input name="eq_tail_overr_hw_ld_32"/>
<input name="eq_tail_overr_hw_ld_33"/>
<input name="eq_tail_overr_hw_ld_34"/>
<input name="eq_tail_overr_hw_ld_35"/>
<input name="eq_tail_overr_hw_write_0"/>
<input name="eq_tail_overr_hw_write_1"/>
<input name="eq_tail_overr_hw_write_2"/>
<input name="eq_tail_overr_hw_write_3"/>
<input name="eq_tail_overr_hw_write_4"/>
<input name="eq_tail_overr_hw_write_5"/>
<input name="eq_tail_overr_hw_write_6"/>
<input name="eq_tail_overr_hw_write_7"/>
<input name="eq_tail_overr_hw_write_8"/>
<input name="eq_tail_overr_hw_write_9"/>
<input name="eq_tail_overr_hw_write_10"/>
<input name="eq_tail_overr_hw_write_11"/>
<input name="eq_tail_overr_hw_write_12"/>
<input name="eq_tail_overr_hw_write_13"/>
<input name="eq_tail_overr_hw_write_14"/>
<input name="eq_tail_overr_hw_write_15"/>
<input name="eq_tail_overr_hw_write_16"/>
<input name="eq_tail_overr_hw_write_17"/>
<input name="eq_tail_overr_hw_write_18"/>
<input name="eq_tail_overr_hw_write_19"/>
<input name="eq_tail_overr_hw_write_20"/>
<input name="eq_tail_overr_hw_write_21"/>
<input name="eq_tail_overr_hw_write_22"/>
<input name="eq_tail_overr_hw_write_23"/>
<input name="eq_tail_overr_hw_write_24"/>
<input name="eq_tail_overr_hw_write_25"/>
<input name="eq_tail_overr_hw_write_26"/>
<input name="eq_tail_overr_hw_write_27"/>
<input name="eq_tail_overr_hw_write_28"/>
<input name="eq_tail_overr_hw_write_29"/>
<input name="eq_tail_overr_hw_write_30"/>
<input name="eq_tail_overr_hw_write_31"/>
<input name="eq_tail_overr_hw_write_32"/>
<input name="eq_tail_overr_hw_write_33"/>
<input name="eq_tail_overr_hw_write_34"/>
<input name="eq_tail_overr_hw_write_35"/>
<input name="eq_tail_tail_hw_ld_0"/>
<input name="eq_tail_tail_hw_ld_1"/>
<input name="eq_tail_tail_hw_ld_2"/>
<input name="eq_tail_tail_hw_ld_3"/>
<input name="eq_tail_tail_hw_ld_4"/>
<input name="eq_tail_tail_hw_ld_5"/>
<input name="eq_tail_tail_hw_ld_6"/>
<input name="eq_tail_tail_hw_ld_7"/>
<input name="eq_tail_tail_hw_ld_8"/>
<input name="eq_tail_tail_hw_ld_9"/>
<input name="eq_tail_tail_hw_ld_10"/>
<input name="eq_tail_tail_hw_ld_11"/>
<input name="eq_tail_tail_hw_ld_12"/>
<input name="eq_tail_tail_hw_ld_13"/>
<input name="eq_tail_tail_hw_ld_14"/>
<input name="eq_tail_tail_hw_ld_15"/>
<input name="eq_tail_tail_hw_ld_16"/>
<input name="eq_tail_tail_hw_ld_17"/>
<input name="eq_tail_tail_hw_ld_18"/>
<input name="eq_tail_tail_hw_ld_19"/>
<input name="eq_tail_tail_hw_ld_20"/>
<input name="eq_tail_tail_hw_ld_21"/>
<input name="eq_tail_tail_hw_ld_22"/>
<input name="eq_tail_tail_hw_ld_23"/>
<input name="eq_tail_tail_hw_ld_24"/>
<input name="eq_tail_tail_hw_ld_25"/>
<input name="eq_tail_tail_hw_ld_26"/>
<input name="eq_tail_tail_hw_ld_27"/>
<input name="eq_tail_tail_hw_ld_28"/>
<input name="eq_tail_tail_hw_ld_29"/>
<input name="eq_tail_tail_hw_ld_30"/>
<input name="eq_tail_tail_hw_ld_31"/>
<input name="eq_tail_tail_hw_ld_32"/>
<input name="eq_tail_tail_hw_ld_33"/>
<input name="eq_tail_tail_hw_ld_34"/>
<input name="eq_tail_tail_hw_ld_35"/>
<input name="eq_tail_tail_hw_write_0"/>
<input name="eq_tail_tail_hw_write_1"/>
<input name="eq_tail_tail_hw_write_2"/>
<input name="eq_tail_tail_hw_write_3"/>
<input name="eq_tail_tail_hw_write_4"/>
<input name="eq_tail_tail_hw_write_5"/>
<input name="eq_tail_tail_hw_write_6"/>
<input name="eq_tail_tail_hw_write_7"/>
<input name="eq_tail_tail_hw_write_8"/>
<input name="eq_tail_tail_hw_write_9"/>
<input name="eq_tail_tail_hw_write_10"/>
<input name="eq_tail_tail_hw_write_11"/>
<input name="eq_tail_tail_hw_write_12"/>
<input name="eq_tail_tail_hw_write_13"/>
<input name="eq_tail_tail_hw_write_14"/>
<input name="eq_tail_tail_hw_write_15"/>
<input name="eq_tail_tail_hw_write_16"/>
<input name="eq_tail_tail_hw_write_17"/>
<input name="eq_tail_tail_hw_write_18"/>
<input name="eq_tail_tail_hw_write_19"/>
<input name="eq_tail_tail_hw_write_20"/>
<input name="eq_tail_tail_hw_write_21"/>
<input name="eq_tail_tail_hw_write_22"/>
<input name="eq_tail_tail_hw_write_23"/>
<input name="eq_tail_tail_hw_write_24"/>
<input name="eq_tail_tail_hw_write_25"/>
<input name="eq_tail_tail_hw_write_26"/>
<input name="eq_tail_tail_hw_write_27"/>
<input name="eq_tail_tail_hw_write_28"/>
<input name="eq_tail_tail_hw_write_29"/>
<input name="eq_tail_tail_hw_write_30"/>
<input name="eq_tail_tail_hw_write_31"/>
<input name="eq_tail_tail_hw_write_32"/>
<input name="eq_tail_tail_hw_write_33"/>
<input name="eq_tail_tail_hw_write_34"/>
<input name="eq_tail_tail_hw_write_35"/>
<output name="eq_tail_csrbus_read_data_0"/>
<output name="eq_tail_csrbus_read_data_1"/>
<output name="eq_tail_csrbus_read_data_2"/>
<output name="eq_tail_csrbus_read_data_3"/>
<output name="eq_tail_csrbus_read_data_4"/>
<output name="eq_tail_csrbus_read_data_5"/>
<output name="eq_tail_csrbus_read_data_6"/>
<output name="eq_tail_csrbus_read_data_7"/>
<output name="eq_tail_csrbus_read_data_8"/>
<output name="eq_tail_csrbus_read_data_9"/>
<output name="eq_tail_csrbus_read_data_10"/>
<output name="eq_tail_csrbus_read_data_11"/>
<output name="eq_tail_csrbus_read_data_12"/>
<output name="eq_tail_csrbus_read_data_13"/>
<output name="eq_tail_csrbus_read_data_14"/>
<output name="eq_tail_csrbus_read_data_15"/>
<output name="eq_tail_csrbus_read_data_16"/>
<output name="eq_tail_csrbus_read_data_17"/>
<output name="eq_tail_csrbus_read_data_18"/>
<output name="eq_tail_csrbus_read_data_19"/>
<output name="eq_tail_csrbus_read_data_20"/>
<output name="eq_tail_csrbus_read_data_21"/>
<output name="eq_tail_csrbus_read_data_22"/>
<output name="eq_tail_csrbus_read_data_23"/>
<output name="eq_tail_csrbus_read_data_24"/>
<output name="eq_tail_csrbus_read_data_25"/>
<output name="eq_tail_csrbus_read_data_26"/>
<output name="eq_tail_csrbus_read_data_27"/>
<output name="eq_tail_csrbus_read_data_28"/>
<output name="eq_tail_csrbus_read_data_29"/>
<output name="eq_tail_csrbus_read_data_30"/>
<output name="eq_tail_csrbus_read_data_31"/>
<output name="eq_tail_csrbus_read_data_32"/>
<output name="eq_tail_csrbus_read_data_33"/>
<output name="eq_tail_csrbus_read_data_34"/>
<output name="eq_tail_csrbus_read_data_35"/>
<output name="eq_tail_tail_hw_read_0"/>
<output name="eq_tail_tail_hw_read_1"/>
<output name="eq_tail_tail_hw_read_2"/>
<output name="eq_tail_tail_hw_read_3"/>
<output name="eq_tail_tail_hw_read_4"/>
<output name="eq_tail_tail_hw_read_5"/>
<output name="eq_tail_tail_hw_read_6"/>
<output name="eq_tail_tail_hw_read_7"/>
<output name="eq_tail_tail_hw_read_8"/>
<output name="eq_tail_tail_hw_read_9"/>
<output name="eq_tail_tail_hw_read_10"/>
<output name="eq_tail_tail_hw_read_11"/>
<output name="eq_tail_tail_hw_read_12"/>
<output name="eq_tail_tail_hw_read_13"/>
<output name="eq_tail_tail_hw_read_14"/>
<output name="eq_tail_tail_hw_read_15"/>
<output name="eq_tail_tail_hw_read_16"/>
<output name="eq_tail_tail_hw_read_17"/>
<output name="eq_tail_tail_hw_read_18"/>
<output name="eq_tail_tail_hw_read_19"/>
<output name="eq_tail_tail_hw_read_20"/>
<output name="eq_tail_tail_hw_read_21"/>
<output name="eq_tail_tail_hw_read_22"/>
<output name="eq_tail_tail_hw_read_23"/>
<output name="eq_tail_tail_hw_read_24"/>
<output name="eq_tail_tail_hw_read_25"/>
<output name="eq_tail_tail_hw_read_26"/>
<output name="eq_tail_tail_hw_read_27"/>
<output name="eq_tail_tail_hw_read_28"/>
<output name="eq_tail_tail_hw_read_29"/>
<output name="eq_tail_tail_hw_read_30"/>
<output name="eq_tail_tail_hw_read_31"/>
<output name="eq_tail_tail_hw_read_32"/>
<output name="eq_tail_tail_hw_read_33"/>
<output name="eq_tail_tail_hw_read_34"/>
<output name="eq_tail_tail_hw_read_35"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1192" nStmts="0" nExprs="396" nInputs="183" nOutputs="72" nParams="0" nAlwaysClocks="0" nBAssign="72" nNBAssign="0" nWAssign="36" nOther="688" />
</block>
<block name="dmu_imu_eqs_csrpipe_109">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="data5"/>
<input name="data6"/>
<input name="data7"/>
<input name="data8"/>
<input name="data9"/>
<input name="data10"/>
<input name="data11"/>
<input name="data12"/>
<input name="data13"/>
<input name="data14"/>
<input name="data15"/>
<input name="data16"/>
<input name="data17"/>
<input name="data18"/>
<input name="data19"/>
<input name="data20"/>
<input name="data21"/>
<input name="data22"/>
<input name="data23"/>
<input name="data24"/>
<input name="data25"/>
<input name="data26"/>
<input name="data27"/>
<input name="data28"/>
<input name="data29"/>
<input name="data30"/>
<input name="data31"/>
<input name="data32"/>
<input name="data33"/>
<input name="data34"/>
<input name="data35"/>
<input name="data36"/>
<input name="data37"/>
<input name="data38"/>
<input name="data39"/>
<input name="data40"/>
<input name="data41"/>
<input name="data42"/>
<input name="data43"/>
<input name="data44"/>
<input name="data45"/>
<input name="data46"/>
<input name="data47"/>
<input name="data48"/>
<input name="data49"/>
<input name="data50"/>
<input name="data51"/>
<input name="data52"/>
<input name="data53"/>
<input name="data54"/>
<input name="data55"/>
<input name="data56"/>
<input name="data57"/>
<input name="data58"/>
<input name="data59"/>
<input name="data60"/>
<input name="data61"/>
<input name="data62"/>
<input name="data63"/>
<input name="data64"/>
<input name="data65"/>
<input name="data66"/>
<input name="data67"/>
<input name="data68"/>
<input name="data69"/>
<input name="data70"/>
<input name="data71"/>
<input name="data72"/>
<input name="data73"/>
<input name="data74"/>
<input name="data75"/>
<input name="data76"/>
<input name="data77"/>
<input name="data78"/>
<input name="data79"/>
<input name="data80"/>
<input name="data81"/>
<input name="data82"/>
<input name="data83"/>
<input name="data84"/>
<input name="data85"/>
<input name="data86"/>
<input name="data87"/>
<input name="data88"/>
<input name="data89"/>
<input name="data90"/>
<input name="data91"/>
<input name="data92"/>
<input name="data93"/>
<input name="data94"/>
<input name="data95"/>
<input name="data96"/>
<input name="data97"/>
<input name="data98"/>
<input name="data99"/>
<input name="data100"/>
<input name="data101"/>
<input name="data102"/>
<input name="data103"/>
<input name="data104"/>
<input name="data105"/>
<input name="data106"/>
<input name="data107"/>
<input name="data108"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<input name="sel5"/>
<input name="sel6"/>
<input name="sel7"/>
<input name="sel8"/>
<input name="sel9"/>
<input name="sel10"/>
<input name="sel11"/>
<input name="sel12"/>
<input name="sel13"/>
<input name="sel14"/>
<input name="sel15"/>
<input name="sel16"/>
<input name="sel17"/>
<input name="sel18"/>
<input name="sel19"/>
<input name="sel20"/>
<input name="sel21"/>
<input name="sel22"/>
<input name="sel23"/>
<input name="sel24"/>
<input name="sel25"/>
<input name="sel26"/>
<input name="sel27"/>
<input name="sel28"/>
<input name="sel29"/>
<input name="sel30"/>
<input name="sel31"/>
<input name="sel32"/>
<input name="sel33"/>
<input name="sel34"/>
<input name="sel35"/>
<input name="sel36"/>
<input name="sel37"/>
<input name="sel38"/>
<input name="sel39"/>
<input name="sel40"/>
<input name="sel41"/>
<input name="sel42"/>
<input name="sel43"/>
<input name="sel44"/>
<input name="sel45"/>
<input name="sel46"/>
<input name="sel47"/>
<input name="sel48"/>
<input name="sel49"/>
<input name="sel50"/>
<input name="sel51"/>
<input name="sel52"/>
<input name="sel53"/>
<input name="sel54"/>
<input name="sel55"/>
<input name="sel56"/>
<input name="sel57"/>
<input name="sel58"/>
<input name="sel59"/>
<input name="sel60"/>
<input name="sel61"/>
<input name="sel62"/>
<input name="sel63"/>
<input name="sel64"/>
<input name="sel65"/>
<input name="sel66"/>
<input name="sel67"/>
<input name="sel68"/>
<input name="sel69"/>
<input name="sel70"/>
<input name="sel71"/>
<input name="sel72"/>
<input name="sel73"/>
<input name="sel74"/>
<input name="sel75"/>
<input name="sel76"/>
<input name="sel77"/>
<input name="sel78"/>
<input name="sel79"/>
<input name="sel80"/>
<input name="sel81"/>
<input name="sel82"/>
<input name="sel83"/>
<input name="sel84"/>
<input name="sel85"/>
<input name="sel86"/>
<input name="sel87"/>
<input name="sel88"/>
<input name="sel89"/>
<input name="sel90"/>
<input name="sel91"/>
<input name="sel92"/>
<input name="sel93"/>
<input name="sel94"/>
<input name="sel95"/>
<input name="sel96"/>
<input name="sel97"/>
<input name="sel98"/>
<input name="sel99"/>
<input name="sel100"/>
<input name="sel101"/>
<input name="sel102"/>
<input name="sel103"/>
<input name="sel104"/>
<input name="sel105"/>
<input name="sel106"/>
<input name="sel107"/>
<input name="sel108"/>
<output name="out"/>
<complexity cyclo1="112" cyclo2="112" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="111" />
<volume nNodes="560" nStmts="1" nExprs="1" nInputs="222" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="220" nWAssign="111" nOther="226" />
</block>
<block name="dmu_imu_eqs_csrpipe_5">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<output name="out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="40" nStmts="1" nExprs="1" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="18" />
</block>
<block name="dmu_imu_eqs_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="eq_state_state_ext_read_data_0"/>
<input name="eq_state_state_ext_read_data_1"/>
<input name="eq_state_state_ext_read_data_2"/>
<input name="eq_state_state_ext_read_data_3"/>
<input name="eq_state_state_ext_read_data_4"/>
<input name="eq_state_state_ext_read_data_5"/>
<input name="eq_state_state_ext_read_data_6"/>
<input name="eq_state_state_ext_read_data_7"/>
<input name="eq_state_state_ext_read_data_8"/>
<input name="eq_state_state_ext_read_data_9"/>
<input name="eq_state_state_ext_read_data_10"/>
<input name="eq_state_state_ext_read_data_11"/>
<input name="eq_state_state_ext_read_data_12"/>
<input name="eq_state_state_ext_read_data_13"/>
<input name="eq_state_state_ext_read_data_14"/>
<input name="eq_state_state_ext_read_data_15"/>
<input name="eq_state_state_ext_read_data_16"/>
<input name="eq_state_state_ext_read_data_17"/>
<input name="eq_state_state_ext_read_data_18"/>
<input name="eq_state_state_ext_read_data_19"/>
<input name="eq_state_state_ext_read_data_20"/>
<input name="eq_state_state_ext_read_data_21"/>
<input name="eq_state_state_ext_read_data_22"/>
<input name="eq_state_state_ext_read_data_23"/>
<input name="eq_state_state_ext_read_data_24"/>
<input name="eq_state_state_ext_read_data_25"/>
<input name="eq_state_state_ext_read_data_26"/>
<input name="eq_state_state_ext_read_data_27"/>
<input name="eq_state_state_ext_read_data_28"/>
<input name="eq_state_state_ext_read_data_29"/>
<input name="eq_state_state_ext_read_data_30"/>
<input name="eq_state_state_ext_read_data_31"/>
<input name="eq_state_state_ext_read_data_32"/>
<input name="eq_state_state_ext_read_data_33"/>
<input name="eq_state_state_ext_read_data_34"/>
<input name="eq_state_state_ext_read_data_35"/>
<input name="eq_tail_overr_hw_ld_0"/>
<input name="eq_tail_overr_hw_ld_1"/>
<input name="eq_tail_overr_hw_ld_2"/>
<input name="eq_tail_overr_hw_ld_3"/>
<input name="eq_tail_overr_hw_ld_4"/>
<input name="eq_tail_overr_hw_ld_5"/>
<input name="eq_tail_overr_hw_ld_6"/>
<input name="eq_tail_overr_hw_ld_7"/>
<input name="eq_tail_overr_hw_ld_8"/>
<input name="eq_tail_overr_hw_ld_9"/>
<input name="eq_tail_overr_hw_ld_10"/>
<input name="eq_tail_overr_hw_ld_11"/>
<input name="eq_tail_overr_hw_ld_12"/>
<input name="eq_tail_overr_hw_ld_13"/>
<input name="eq_tail_overr_hw_ld_14"/>
<input name="eq_tail_overr_hw_ld_15"/>
<input name="eq_tail_overr_hw_ld_16"/>
<input name="eq_tail_overr_hw_ld_17"/>
<input name="eq_tail_overr_hw_ld_18"/>
<input name="eq_tail_overr_hw_ld_19"/>
<input name="eq_tail_overr_hw_ld_20"/>
<input name="eq_tail_overr_hw_ld_21"/>
<input name="eq_tail_overr_hw_ld_22"/>
<input name="eq_tail_overr_hw_ld_23"/>
<input name="eq_tail_overr_hw_ld_24"/>
<input name="eq_tail_overr_hw_ld_25"/>
<input name="eq_tail_overr_hw_ld_26"/>
<input name="eq_tail_overr_hw_ld_27"/>
<input name="eq_tail_overr_hw_ld_28"/>
<input name="eq_tail_overr_hw_ld_29"/>
<input name="eq_tail_overr_hw_ld_30"/>
<input name="eq_tail_overr_hw_ld_31"/>
<input name="eq_tail_overr_hw_ld_32"/>
<input name="eq_tail_overr_hw_ld_33"/>
<input name="eq_tail_overr_hw_ld_34"/>
<input name="eq_tail_overr_hw_ld_35"/>
<input name="eq_tail_overr_hw_write_0"/>
<input name="eq_tail_overr_hw_write_1"/>
<input name="eq_tail_overr_hw_write_2"/>
<input name="eq_tail_overr_hw_write_3"/>
<input name="eq_tail_overr_hw_write_4"/>
<input name="eq_tail_overr_hw_write_5"/>
<input name="eq_tail_overr_hw_write_6"/>
<input name="eq_tail_overr_hw_write_7"/>
<input name="eq_tail_overr_hw_write_8"/>
<input name="eq_tail_overr_hw_write_9"/>
<input name="eq_tail_overr_hw_write_10"/>
<input name="eq_tail_overr_hw_write_11"/>
<input name="eq_tail_overr_hw_write_12"/>
<input name="eq_tail_overr_hw_write_13"/>
<input name="eq_tail_overr_hw_write_14"/>
<input name="eq_tail_overr_hw_write_15"/>
<input name="eq_tail_overr_hw_write_16"/>
<input name="eq_tail_overr_hw_write_17"/>
<input name="eq_tail_overr_hw_write_18"/>
<input name="eq_tail_overr_hw_write_19"/>
<input name="eq_tail_overr_hw_write_20"/>
<input name="eq_tail_overr_hw_write_21"/>
<input name="eq_tail_overr_hw_write_22"/>
<input name="eq_tail_overr_hw_write_23"/>
<input name="eq_tail_overr_hw_write_24"/>
<input name="eq_tail_overr_hw_write_25"/>
<input name="eq_tail_overr_hw_write_26"/>
<input name="eq_tail_overr_hw_write_27"/>
<input name="eq_tail_overr_hw_write_28"/>
<input name="eq_tail_overr_hw_write_29"/>
<input name="eq_tail_overr_hw_write_30"/>
<input name="eq_tail_overr_hw_write_31"/>
<input name="eq_tail_overr_hw_write_32"/>
<input name="eq_tail_overr_hw_write_33"/>
<input name="eq_tail_overr_hw_write_34"/>
<input name="eq_tail_overr_hw_write_35"/>
<input name="eq_tail_tail_hw_ld_0"/>
<input name="eq_tail_tail_hw_ld_1"/>
<input name="eq_tail_tail_hw_ld_2"/>
<input name="eq_tail_tail_hw_ld_3"/>
<input name="eq_tail_tail_hw_ld_4"/>
<input name="eq_tail_tail_hw_ld_5"/>
<input name="eq_tail_tail_hw_ld_6"/>
<input name="eq_tail_tail_hw_ld_7"/>
<input name="eq_tail_tail_hw_ld_8"/>
<input name="eq_tail_tail_hw_ld_9"/>
<input name="eq_tail_tail_hw_ld_10"/>
<input name="eq_tail_tail_hw_ld_11"/>
<input name="eq_tail_tail_hw_ld_12"/>
<input name="eq_tail_tail_hw_ld_13"/>
<input name="eq_tail_tail_hw_ld_14"/>
<input name="eq_tail_tail_hw_ld_15"/>
<input name="eq_tail_tail_hw_ld_16"/>
<input name="eq_tail_tail_hw_ld_17"/>
<input name="eq_tail_tail_hw_ld_18"/>
<input name="eq_tail_tail_hw_ld_19"/>
<input name="eq_tail_tail_hw_ld_20"/>
<input name="eq_tail_tail_hw_ld_21"/>
<input name="eq_tail_tail_hw_ld_22"/>
<input name="eq_tail_tail_hw_ld_23"/>
<input name="eq_tail_tail_hw_ld_24"/>
<input name="eq_tail_tail_hw_ld_25"/>
<input name="eq_tail_tail_hw_ld_26"/>
<input name="eq_tail_tail_hw_ld_27"/>
<input name="eq_tail_tail_hw_ld_28"/>
<input name="eq_tail_tail_hw_ld_29"/>
<input name="eq_tail_tail_hw_ld_30"/>
<input name="eq_tail_tail_hw_ld_31"/>
<input name="eq_tail_tail_hw_ld_32"/>
<input name="eq_tail_tail_hw_ld_33"/>
<input name="eq_tail_tail_hw_ld_34"/>
<input name="eq_tail_tail_hw_ld_35"/>
<input name="eq_tail_tail_hw_write_0"/>
<input name="eq_tail_tail_hw_write_1"/>
<input name="eq_tail_tail_hw_write_2"/>
<input name="eq_tail_tail_hw_write_3"/>
<input name="eq_tail_tail_hw_write_4"/>
<input name="eq_tail_tail_hw_write_5"/>
<input name="eq_tail_tail_hw_write_6"/>
<input name="eq_tail_tail_hw_write_7"/>
<input name="eq_tail_tail_hw_write_8"/>
<input name="eq_tail_tail_hw_write_9"/>
<input name="eq_tail_tail_hw_write_10"/>
<input name="eq_tail_tail_hw_write_11"/>
<input name="eq_tail_tail_hw_write_12"/>
<input name="eq_tail_tail_hw_write_13"/>
<input name="eq_tail_tail_hw_write_14"/>
<input name="eq_tail_tail_hw_write_15"/>
<input name="eq_tail_tail_hw_write_16"/>
<input name="eq_tail_tail_hw_write_17"/>
<input name="eq_tail_tail_hw_write_18"/>
<input name="eq_tail_tail_hw_write_19"/>
<input name="eq_tail_tail_hw_write_20"/>
<input name="eq_tail_tail_hw_write_21"/>
<input name="eq_tail_tail_hw_write_22"/>
<input name="eq_tail_tail_hw_write_23"/>
<input name="eq_tail_tail_hw_write_24"/>
<input name="eq_tail_tail_hw_write_25"/>
<input name="eq_tail_tail_hw_write_26"/>
<input name="eq_tail_tail_hw_write_27"/>
<input name="eq_tail_tail_hw_write_28"/>
<input name="eq_tail_tail_hw_write_29"/>
<input name="eq_tail_tail_hw_write_30"/>
<input name="eq_tail_tail_hw_write_31"/>
<input name="eq_tail_tail_hw_write_32"/>
<input name="eq_tail_tail_hw_write_33"/>
<input name="eq_tail_tail_hw_write_34"/>
<input name="eq_tail_tail_hw_write_35"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_wr"/>
<output name="eq_base_address_address_hw_read"/>
<output name="eq_ctrl_set_enoverr_ext_wr_data"/>
<output name="eq_ctrl_set_en_ext_wr_data"/>
<output name="eq_ctrl_set_ext_select_0"/>
<output name="eq_ctrl_set_ext_select_1"/>
<output name="eq_ctrl_set_ext_select_2"/>
<output name="eq_ctrl_set_ext_select_3"/>
<output name="eq_ctrl_set_ext_select_4"/>
<output name="eq_ctrl_set_ext_select_5"/>
<output name="eq_ctrl_set_ext_select_6"/>
<output name="eq_ctrl_set_ext_select_7"/>
<output name="eq_ctrl_set_ext_select_8"/>
<output name="eq_ctrl_set_ext_select_9"/>
<output name="eq_ctrl_set_ext_select_10"/>
<output name="eq_ctrl_set_ext_select_11"/>
<output name="eq_ctrl_set_ext_select_12"/>
<output name="eq_ctrl_set_ext_select_13"/>
<output name="eq_ctrl_set_ext_select_14"/>
<output name="eq_ctrl_set_ext_select_15"/>
<output name="eq_ctrl_set_ext_select_16"/>
<output name="eq_ctrl_set_ext_select_17"/>
<output name="eq_ctrl_set_ext_select_18"/>
<output name="eq_ctrl_set_ext_select_19"/>
<output name="eq_ctrl_set_ext_select_20"/>
<output name="eq_ctrl_set_ext_select_21"/>
<output name="eq_ctrl_set_ext_select_22"/>
<output name="eq_ctrl_set_ext_select_23"/>
<output name="eq_ctrl_set_ext_select_24"/>
<output name="eq_ctrl_set_ext_select_25"/>
<output name="eq_ctrl_set_ext_select_26"/>
<output name="eq_ctrl_set_ext_select_27"/>
<output name="eq_ctrl_set_ext_select_28"/>
<output name="eq_ctrl_set_ext_select_29"/>
<output name="eq_ctrl_set_ext_select_30"/>
<output name="eq_ctrl_set_ext_select_31"/>
<output name="eq_ctrl_set_ext_select_32"/>
<output name="eq_ctrl_set_ext_select_33"/>
<output name="eq_ctrl_set_ext_select_34"/>
<output name="eq_ctrl_set_ext_select_35"/>
<output name="eq_ctrl_clr_coverr_ext_wr_data"/>
<output name="eq_ctrl_clr_e2i_ext_wr_data"/>
<output name="eq_ctrl_clr_dis_ext_wr_data"/>
<output name="eq_ctrl_clr_ext_select_0"/>
<output name="eq_ctrl_clr_ext_select_1"/>
<output name="eq_ctrl_clr_ext_select_2"/>
<output name="eq_ctrl_clr_ext_select_3"/>
<output name="eq_ctrl_clr_ext_select_4"/>
<output name="eq_ctrl_clr_ext_select_5"/>
<output name="eq_ctrl_clr_ext_select_6"/>
<output name="eq_ctrl_clr_ext_select_7"/>
<output name="eq_ctrl_clr_ext_select_8"/>
<output name="eq_ctrl_clr_ext_select_9"/>
<output name="eq_ctrl_clr_ext_select_10"/>
<output name="eq_ctrl_clr_ext_select_11"/>
<output name="eq_ctrl_clr_ext_select_12"/>
<output name="eq_ctrl_clr_ext_select_13"/>
<output name="eq_ctrl_clr_ext_select_14"/>
<output name="eq_ctrl_clr_ext_select_15"/>
<output name="eq_ctrl_clr_ext_select_16"/>
<output name="eq_ctrl_clr_ext_select_17"/>
<output name="eq_ctrl_clr_ext_select_18"/>
<output name="eq_ctrl_clr_ext_select_19"/>
<output name="eq_ctrl_clr_ext_select_20"/>
<output name="eq_ctrl_clr_ext_select_21"/>
<output name="eq_ctrl_clr_ext_select_22"/>
<output name="eq_ctrl_clr_ext_select_23"/>
<output name="eq_ctrl_clr_ext_select_24"/>
<output name="eq_ctrl_clr_ext_select_25"/>
<output name="eq_ctrl_clr_ext_select_26"/>
<output name="eq_ctrl_clr_ext_select_27"/>
<output name="eq_ctrl_clr_ext_select_28"/>
<output name="eq_ctrl_clr_ext_select_29"/>
<output name="eq_ctrl_clr_ext_select_30"/>
<output name="eq_ctrl_clr_ext_select_31"/>
<output name="eq_ctrl_clr_ext_select_32"/>
<output name="eq_ctrl_clr_ext_select_33"/>
<output name="eq_ctrl_clr_ext_select_34"/>
<output name="eq_ctrl_clr_ext_select_35"/>
<output name="eq_tail_tail_hw_read_0"/>
<output name="eq_tail_tail_hw_read_1"/>
<output name="eq_tail_tail_hw_read_2"/>
<output name="eq_tail_tail_hw_read_3"/>
<output name="eq_tail_tail_hw_read_4"/>
<output name="eq_tail_tail_hw_read_5"/>
<output name="eq_tail_tail_hw_read_6"/>
<output name="eq_tail_tail_hw_read_7"/>
<output name="eq_tail_tail_hw_read_8"/>
<output name="eq_tail_tail_hw_read_9"/>
<output name="eq_tail_tail_hw_read_10"/>
<output name="eq_tail_tail_hw_read_11"/>
<output name="eq_tail_tail_hw_read_12"/>
<output name="eq_tail_tail_hw_read_13"/>
<output name="eq_tail_tail_hw_read_14"/>
<output name="eq_tail_tail_hw_read_15"/>
<output name="eq_tail_tail_hw_read_16"/>
<output name="eq_tail_tail_hw_read_17"/>
<output name="eq_tail_tail_hw_read_18"/>
<output name="eq_tail_tail_hw_read_19"/>
<output name="eq_tail_tail_hw_read_20"/>
<output name="eq_tail_tail_hw_read_21"/>
<output name="eq_tail_tail_hw_read_22"/>
<output name="eq_tail_tail_hw_read_23"/>
<output name="eq_tail_tail_hw_read_24"/>
<output name="eq_tail_tail_hw_read_25"/>
<output name="eq_tail_tail_hw_read_26"/>
<output name="eq_tail_tail_hw_read_27"/>
<output name="eq_tail_tail_hw_read_28"/>
<output name="eq_tail_tail_hw_read_29"/>
<output name="eq_tail_tail_hw_read_30"/>
<output name="eq_tail_tail_hw_read_31"/>
<output name="eq_tail_tail_hw_read_32"/>
<output name="eq_tail_tail_hw_read_33"/>
<output name="eq_tail_tail_hw_read_34"/>
<output name="eq_tail_tail_hw_read_35"/>
<output name="eq_head_head_hw_read_0"/>
<output name="eq_head_head_hw_read_1"/>
<output name="eq_head_head_hw_read_2"/>
<output name="eq_head_head_hw_read_3"/>
<output name="eq_head_head_hw_read_4"/>
<output name="eq_head_head_hw_read_5"/>
<output name="eq_head_head_hw_read_6"/>
<output name="eq_head_head_hw_read_7"/>
<output name="eq_head_head_hw_read_8"/>
<output name="eq_head_head_hw_read_9"/>
<output name="eq_head_head_hw_read_10"/>
<output name="eq_head_head_hw_read_11"/>
<output name="eq_head_head_hw_read_12"/>
<output name="eq_head_head_hw_read_13"/>
<output name="eq_head_head_hw_read_14"/>
<output name="eq_head_head_hw_read_15"/>
<output name="eq_head_head_hw_read_16"/>
<output name="eq_head_head_hw_read_17"/>
<output name="eq_head_head_hw_read_18"/>
<output name="eq_head_head_hw_read_19"/>
<output name="eq_head_head_hw_read_20"/>
<output name="eq_head_head_hw_read_21"/>
<output name="eq_head_head_hw_read_22"/>
<output name="eq_head_head_hw_read_23"/>
<output name="eq_head_head_hw_read_24"/>
<output name="eq_head_head_hw_read_25"/>
<output name="eq_head_head_hw_read_26"/>
<output name="eq_head_head_hw_read_27"/>
<output name="eq_head_head_hw_read_28"/>
<output name="eq_head_head_hw_read_29"/>
<output name="eq_head_head_hw_read_30"/>
<output name="eq_head_head_hw_read_31"/>
<output name="eq_head_head_hw_read_32"/>
<output name="eq_head_head_hw_read_33"/>
<output name="eq_head_head_hw_read_34"/>
<output name="eq_head_head_hw_read_35"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2548" nStmts="0" nExprs="1101" nInputs="188" nOutputs="155" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="1446" />
</block>
<block name="dmu_imu_eqs_default_grp">
<input name="clk"/>
<input name="eq_base_address_select_pulse"/>
<input name="eq_ctrl_set_select_0"/>
<input name="eq_ctrl_set_select_1"/>
<input name="eq_ctrl_set_select_2"/>
<input name="eq_ctrl_set_select_3"/>
<input name="eq_ctrl_set_select_4"/>
<input name="eq_ctrl_set_select_5"/>
<input name="eq_ctrl_set_select_6"/>
<input name="eq_ctrl_set_select_7"/>
<input name="eq_ctrl_set_select_8"/>
<input name="eq_ctrl_set_select_9"/>
<input name="eq_ctrl_set_select_10"/>
<input name="eq_ctrl_set_select_11"/>
<input name="eq_ctrl_set_select_12"/>
<input name="eq_ctrl_set_select_13"/>
<input name="eq_ctrl_set_select_14"/>
<input name="eq_ctrl_set_select_15"/>
<input name="eq_ctrl_set_select_16"/>
<input name="eq_ctrl_set_select_17"/>
<input name="eq_ctrl_set_select_18"/>
<input name="eq_ctrl_set_select_19"/>
<input name="eq_ctrl_set_select_20"/>
<input name="eq_ctrl_set_select_21"/>
<input name="eq_ctrl_set_select_22"/>
<input name="eq_ctrl_set_select_23"/>
<input name="eq_ctrl_set_select_24"/>
<input name="eq_ctrl_set_select_25"/>
<input name="eq_ctrl_set_select_26"/>
<input name="eq_ctrl_set_select_27"/>
<input name="eq_ctrl_set_select_28"/>
<input name="eq_ctrl_set_select_29"/>
<input name="eq_ctrl_set_select_30"/>
<input name="eq_ctrl_set_select_31"/>
<input name="eq_ctrl_set_select_32"/>
<input name="eq_ctrl_set_select_33"/>
<input name="eq_ctrl_set_select_34"/>
<input name="eq_ctrl_set_select_35"/>
<input name="eq_ctrl_clr_select_0"/>
<input name="eq_ctrl_clr_select_1"/>
<input name="eq_ctrl_clr_select_2"/>
<input name="eq_ctrl_clr_select_3"/>
<input name="eq_ctrl_clr_select_4"/>
<input name="eq_ctrl_clr_select_5"/>
<input name="eq_ctrl_clr_select_6"/>
<input name="eq_ctrl_clr_select_7"/>
<input name="eq_ctrl_clr_select_8"/>
<input name="eq_ctrl_clr_select_9"/>
<input name="eq_ctrl_clr_select_10"/>
<input name="eq_ctrl_clr_select_11"/>
<input name="eq_ctrl_clr_select_12"/>
<input name="eq_ctrl_clr_select_13"/>
<input name="eq_ctrl_clr_select_14"/>
<input name="eq_ctrl_clr_select_15"/>
<input name="eq_ctrl_clr_select_16"/>
<input name="eq_ctrl_clr_select_17"/>
<input name="eq_ctrl_clr_select_18"/>
<input name="eq_ctrl_clr_select_19"/>
<input name="eq_ctrl_clr_select_20"/>
<input name="eq_ctrl_clr_select_21"/>
<input name="eq_ctrl_clr_select_22"/>
<input name="eq_ctrl_clr_select_23"/>
<input name="eq_ctrl_clr_select_24"/>
<input name="eq_ctrl_clr_select_25"/>
<input name="eq_ctrl_clr_select_26"/>
<input name="eq_ctrl_clr_select_27"/>
<input name="eq_ctrl_clr_select_28"/>
<input name="eq_ctrl_clr_select_29"/>
<input name="eq_ctrl_clr_select_30"/>
<input name="eq_ctrl_clr_select_31"/>
<input name="eq_ctrl_clr_select_32"/>
<input name="eq_ctrl_clr_select_33"/>
<input name="eq_ctrl_clr_select_34"/>
<input name="eq_ctrl_clr_select_35"/>
<input name="eq_state_select_0"/>
<input name="eq_state_select_1"/>
<input name="eq_state_select_2"/>
<input name="eq_state_select_3"/>
<input name="eq_state_select_4"/>
<input name="eq_state_select_5"/>
<input name="eq_state_select_6"/>
<input name="eq_state_select_7"/>
<input name="eq_state_select_8"/>
<input name="eq_state_select_9"/>
<input name="eq_state_select_10"/>
<input name="eq_state_select_11"/>
<input name="eq_state_select_12"/>
<input name="eq_state_select_13"/>
<input name="eq_state_select_14"/>
<input name="eq_state_select_15"/>
<input name="eq_state_select_16"/>
<input name="eq_state_select_17"/>
<input name="eq_state_select_18"/>
<input name="eq_state_select_19"/>
<input name="eq_state_select_20"/>
<input name="eq_state_select_21"/>
<input name="eq_state_select_22"/>
<input name="eq_state_select_23"/>
<input name="eq_state_select_24"/>
<input name="eq_state_select_25"/>
<input name="eq_state_select_26"/>
<input name="eq_state_select_27"/>
<input name="eq_state_select_28"/>
<input name="eq_state_select_29"/>
<input name="eq_state_select_30"/>
<input name="eq_state_select_31"/>
<input name="eq_state_select_32"/>
<input name="eq_state_select_33"/>
<input name="eq_state_select_34"/>
<input name="eq_state_select_35"/>
<input name="eq_state_ext_read_data_0"/>
<input name="eq_state_ext_read_data_1"/>
<input name="eq_state_ext_read_data_2"/>
<input name="eq_state_ext_read_data_3"/>
<input name="eq_state_ext_read_data_4"/>
<input name="eq_state_ext_read_data_5"/>
<input name="eq_state_ext_read_data_6"/>
<input name="eq_state_ext_read_data_7"/>
<input name="eq_state_ext_read_data_8"/>
<input name="eq_state_ext_read_data_9"/>
<input name="eq_state_ext_read_data_10"/>
<input name="eq_state_ext_read_data_11"/>
<input name="eq_state_ext_read_data_12"/>
<input name="eq_state_ext_read_data_13"/>
<input name="eq_state_ext_read_data_14"/>
<input name="eq_state_ext_read_data_15"/>
<input name="eq_state_ext_read_data_16"/>
<input name="eq_state_ext_read_data_17"/>
<input name="eq_state_ext_read_data_18"/>
<input name="eq_state_ext_read_data_19"/>
<input name="eq_state_ext_read_data_20"/>
<input name="eq_state_ext_read_data_21"/>
<input name="eq_state_ext_read_data_22"/>
<input name="eq_state_ext_read_data_23"/>
<input name="eq_state_ext_read_data_24"/>
<input name="eq_state_ext_read_data_25"/>
<input name="eq_state_ext_read_data_26"/>
<input name="eq_state_ext_read_data_27"/>
<input name="eq_state_ext_read_data_28"/>
<input name="eq_state_ext_read_data_29"/>
<input name="eq_state_ext_read_data_30"/>
<input name="eq_state_ext_read_data_31"/>
<input name="eq_state_ext_read_data_32"/>
<input name="eq_state_ext_read_data_33"/>
<input name="eq_state_ext_read_data_34"/>
<input name="eq_state_ext_read_data_35"/>
<input name="eq_tail_overr_hw_ld_0"/>
<input name="eq_tail_overr_hw_write_0"/>
<input name="eq_tail_tail_hw_ld_0"/>
<input name="eq_tail_tail_hw_write_0"/>
<input name="eq_tail_overr_hw_ld_1"/>
<input name="eq_tail_overr_hw_write_1"/>
<input name="eq_tail_tail_hw_ld_1"/>
<input name="eq_tail_tail_hw_write_1"/>
<input name="eq_tail_overr_hw_ld_2"/>
<input name="eq_tail_overr_hw_write_2"/>
<input name="eq_tail_tail_hw_ld_2"/>
<input name="eq_tail_tail_hw_write_2"/>
<input name="eq_tail_overr_hw_ld_3"/>
<input name="eq_tail_overr_hw_write_3"/>
<input name="eq_tail_tail_hw_ld_3"/>
<input name="eq_tail_tail_hw_write_3"/>
<input name="eq_tail_overr_hw_ld_4"/>
<input name="eq_tail_overr_hw_write_4"/>
<input name="eq_tail_tail_hw_ld_4"/>
<input name="eq_tail_tail_hw_write_4"/>
<input name="eq_tail_overr_hw_ld_5"/>
<input name="eq_tail_overr_hw_write_5"/>
<input name="eq_tail_tail_hw_ld_5"/>
<input name="eq_tail_tail_hw_write_5"/>
<input name="eq_tail_overr_hw_ld_6"/>
<input name="eq_tail_overr_hw_write_6"/>
<input name="eq_tail_tail_hw_ld_6"/>
<input name="eq_tail_tail_hw_write_6"/>
<input name="eq_tail_overr_hw_ld_7"/>
<input name="eq_tail_overr_hw_write_7"/>
<input name="eq_tail_tail_hw_ld_7"/>
<input name="eq_tail_tail_hw_write_7"/>
<input name="eq_tail_overr_hw_ld_8"/>
<input name="eq_tail_overr_hw_write_8"/>
<input name="eq_tail_tail_hw_ld_8"/>
<input name="eq_tail_tail_hw_write_8"/>
<input name="eq_tail_overr_hw_ld_9"/>
<input name="eq_tail_overr_hw_write_9"/>
<input name="eq_tail_tail_hw_ld_9"/>
<input name="eq_tail_tail_hw_write_9"/>
<input name="eq_tail_overr_hw_ld_10"/>
<input name="eq_tail_overr_hw_write_10"/>
<input name="eq_tail_tail_hw_ld_10"/>
<input name="eq_tail_tail_hw_write_10"/>
<input name="eq_tail_overr_hw_ld_11"/>
<input name="eq_tail_overr_hw_write_11"/>
<input name="eq_tail_tail_hw_ld_11"/>
<input name="eq_tail_tail_hw_write_11"/>
<input name="eq_tail_overr_hw_ld_12"/>
<input name="eq_tail_overr_hw_write_12"/>
<input name="eq_tail_tail_hw_ld_12"/>
<input name="eq_tail_tail_hw_write_12"/>
<input name="eq_tail_overr_hw_ld_13"/>
<input name="eq_tail_overr_hw_write_13"/>
<input name="eq_tail_tail_hw_ld_13"/>
<input name="eq_tail_tail_hw_write_13"/>
<input name="eq_tail_overr_hw_ld_14"/>
<input name="eq_tail_overr_hw_write_14"/>
<input name="eq_tail_tail_hw_ld_14"/>
<input name="eq_tail_tail_hw_write_14"/>
<input name="eq_tail_overr_hw_ld_15"/>
<input name="eq_tail_overr_hw_write_15"/>
<input name="eq_tail_tail_hw_ld_15"/>
<input name="eq_tail_tail_hw_write_15"/>
<input name="eq_tail_overr_hw_ld_16"/>
<input name="eq_tail_overr_hw_write_16"/>
<input name="eq_tail_tail_hw_ld_16"/>
<input name="eq_tail_tail_hw_write_16"/>
<input name="eq_tail_overr_hw_ld_17"/>
<input name="eq_tail_overr_hw_write_17"/>
<input name="eq_tail_tail_hw_ld_17"/>
<input name="eq_tail_tail_hw_write_17"/>
<input name="eq_tail_overr_hw_ld_18"/>
<input name="eq_tail_overr_hw_write_18"/>
<input name="eq_tail_tail_hw_ld_18"/>
<input name="eq_tail_tail_hw_write_18"/>
<input name="eq_tail_overr_hw_ld_19"/>
<input name="eq_tail_overr_hw_write_19"/>
<input name="eq_tail_tail_hw_ld_19"/>
<input name="eq_tail_tail_hw_write_19"/>
<input name="eq_tail_overr_hw_ld_20"/>
<input name="eq_tail_overr_hw_write_20"/>
<input name="eq_tail_tail_hw_ld_20"/>
<input name="eq_tail_tail_hw_write_20"/>
<input name="eq_tail_overr_hw_ld_21"/>
<input name="eq_tail_overr_hw_write_21"/>
<input name="eq_tail_tail_hw_ld_21"/>
<input name="eq_tail_tail_hw_write_21"/>
<input name="eq_tail_overr_hw_ld_22"/>
<input name="eq_tail_overr_hw_write_22"/>
<input name="eq_tail_tail_hw_ld_22"/>
<input name="eq_tail_tail_hw_write_22"/>
<input name="eq_tail_overr_hw_ld_23"/>
<input name="eq_tail_overr_hw_write_23"/>
<input name="eq_tail_tail_hw_ld_23"/>
<input name="eq_tail_tail_hw_write_23"/>
<input name="eq_tail_overr_hw_ld_24"/>
<input name="eq_tail_overr_hw_write_24"/>
<input name="eq_tail_tail_hw_ld_24"/>
<input name="eq_tail_tail_hw_write_24"/>
<input name="eq_tail_overr_hw_ld_25"/>
<input name="eq_tail_overr_hw_write_25"/>
<input name="eq_tail_tail_hw_ld_25"/>
<input name="eq_tail_tail_hw_write_25"/>
<input name="eq_tail_overr_hw_ld_26"/>
<input name="eq_tail_overr_hw_write_26"/>
<input name="eq_tail_tail_hw_ld_26"/>
<input name="eq_tail_tail_hw_write_26"/>
<input name="eq_tail_overr_hw_ld_27"/>
<input name="eq_tail_overr_hw_write_27"/>
<input name="eq_tail_tail_hw_ld_27"/>
<input name="eq_tail_tail_hw_write_27"/>
<input name="eq_tail_overr_hw_ld_28"/>
<input name="eq_tail_overr_hw_write_28"/>
<input name="eq_tail_tail_hw_ld_28"/>
<input name="eq_tail_tail_hw_write_28"/>
<input name="eq_tail_overr_hw_ld_29"/>
<input name="eq_tail_overr_hw_write_29"/>
<input name="eq_tail_tail_hw_ld_29"/>
<input name="eq_tail_tail_hw_write_29"/>
<input name="eq_tail_overr_hw_ld_30"/>
<input name="eq_tail_overr_hw_write_30"/>
<input name="eq_tail_tail_hw_ld_30"/>
<input name="eq_tail_tail_hw_write_30"/>
<input name="eq_tail_overr_hw_ld_31"/>
<input name="eq_tail_overr_hw_write_31"/>
<input name="eq_tail_tail_hw_ld_31"/>
<input name="eq_tail_tail_hw_write_31"/>
<input name="eq_tail_overr_hw_ld_32"/>
<input name="eq_tail_overr_hw_write_32"/>
<input name="eq_tail_tail_hw_ld_32"/>
<input name="eq_tail_tail_hw_write_32"/>
<input name="eq_tail_overr_hw_ld_33"/>
<input name="eq_tail_overr_hw_write_33"/>
<input name="eq_tail_tail_hw_ld_33"/>
<input name="eq_tail_tail_hw_write_33"/>
<input name="eq_tail_overr_hw_ld_34"/>
<input name="eq_tail_overr_hw_write_34"/>
<input name="eq_tail_tail_hw_ld_34"/>
<input name="eq_tail_tail_hw_write_34"/>
<input name="eq_tail_overr_hw_ld_35"/>
<input name="eq_tail_overr_hw_write_35"/>
<input name="eq_tail_tail_hw_ld_35"/>
<input name="eq_tail_tail_hw_write_35"/>
<input name="eq_tail_select_pulse_0"/>
<input name="eq_tail_select_pulse_1"/>
<input name="eq_tail_select_pulse_2"/>
<input name="eq_tail_select_pulse_3"/>
<input name="eq_tail_select_pulse_4"/>
<input name="eq_tail_select_pulse_5"/>
<input name="eq_tail_select_pulse_6"/>
<input name="eq_tail_select_pulse_7"/>
<input name="eq_tail_select_pulse_8"/>
<input name="eq_tail_select_pulse_9"/>
<input name="eq_tail_select_pulse_10"/>
<input name="eq_tail_select_pulse_11"/>
<input name="eq_tail_select_pulse_12"/>
<input name="eq_tail_select_pulse_13"/>
<input name="eq_tail_select_pulse_14"/>
<input name="eq_tail_select_pulse_15"/>
<input name="eq_tail_select_pulse_16"/>
<input name="eq_tail_select_pulse_17"/>
<input name="eq_tail_select_pulse_18"/>
<input name="eq_tail_select_pulse_19"/>
<input name="eq_tail_select_pulse_20"/>
<input name="eq_tail_select_pulse_21"/>
<input name="eq_tail_select_pulse_22"/>
<input name="eq_tail_select_pulse_23"/>
<input name="eq_tail_select_pulse_24"/>
<input name="eq_tail_select_pulse_25"/>
<input name="eq_tail_select_pulse_26"/>
<input name="eq_tail_select_pulse_27"/>
<input name="eq_tail_select_pulse_28"/>
<input name="eq_tail_select_pulse_29"/>
<input name="eq_tail_select_pulse_30"/>
<input name="eq_tail_select_pulse_31"/>
<input name="eq_tail_select_pulse_32"/>
<input name="eq_tail_select_pulse_33"/>
<input name="eq_tail_select_pulse_34"/>
<input name="eq_tail_select_pulse_35"/>
<input name="eq_head_select_pulse_0"/>
<input name="eq_head_select_pulse_1"/>
<input name="eq_head_select_pulse_2"/>
<input name="eq_head_select_pulse_3"/>
<input name="eq_head_select_pulse_4"/>
<input name="eq_head_select_pulse_5"/>
<input name="eq_head_select_pulse_6"/>
<input name="eq_head_select_pulse_7"/>
<input name="eq_head_select_pulse_8"/>
<input name="eq_head_select_pulse_9"/>
<input name="eq_head_select_pulse_10"/>
<input name="eq_head_select_pulse_11"/>
<input name="eq_head_select_pulse_12"/>
<input name="eq_head_select_pulse_13"/>
<input name="eq_head_select_pulse_14"/>
<input name="eq_head_select_pulse_15"/>
<input name="eq_head_select_pulse_16"/>
<input name="eq_head_select_pulse_17"/>
<input name="eq_head_select_pulse_18"/>
<input name="eq_head_select_pulse_19"/>
<input name="eq_head_select_pulse_20"/>
<input name="eq_head_select_pulse_21"/>
<input name="eq_head_select_pulse_22"/>
<input name="eq_head_select_pulse_23"/>
<input name="eq_head_select_pulse_24"/>
<input name="eq_head_select_pulse_25"/>
<input name="eq_head_select_pulse_26"/>
<input name="eq_head_select_pulse_27"/>
<input name="eq_head_select_pulse_28"/>
<input name="eq_head_select_pulse_29"/>
<input name="eq_head_select_pulse_30"/>
<input name="eq_head_select_pulse_31"/>
<input name="eq_head_select_pulse_32"/>
<input name="eq_head_select_pulse_33"/>
<input name="eq_head_select_pulse_34"/>
<input name="eq_head_select_pulse_35"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="eq_base_address_address_hw_read"/>
<output name="eq_ctrl_set_ext_select_0"/>
<output name="eq_ctrl_set_ext_select_1"/>
<output name="eq_ctrl_set_ext_select_2"/>
<output name="eq_ctrl_set_ext_select_3"/>
<output name="eq_ctrl_set_ext_select_4"/>
<output name="eq_ctrl_set_ext_select_5"/>
<output name="eq_ctrl_set_ext_select_6"/>
<output name="eq_ctrl_set_ext_select_7"/>
<output name="eq_ctrl_set_ext_select_8"/>
<output name="eq_ctrl_set_ext_select_9"/>
<output name="eq_ctrl_set_ext_select_10"/>
<output name="eq_ctrl_set_ext_select_11"/>
<output name="eq_ctrl_set_ext_select_12"/>
<output name="eq_ctrl_set_ext_select_13"/>
<output name="eq_ctrl_set_ext_select_14"/>
<output name="eq_ctrl_set_ext_select_15"/>
<output name="eq_ctrl_set_ext_select_16"/>
<output name="eq_ctrl_set_ext_select_17"/>
<output name="eq_ctrl_set_ext_select_18"/>
<output name="eq_ctrl_set_ext_select_19"/>
<output name="eq_ctrl_set_ext_select_20"/>
<output name="eq_ctrl_set_ext_select_21"/>
<output name="eq_ctrl_set_ext_select_22"/>
<output name="eq_ctrl_set_ext_select_23"/>
<output name="eq_ctrl_set_ext_select_24"/>
<output name="eq_ctrl_set_ext_select_25"/>
<output name="eq_ctrl_set_ext_select_26"/>
<output name="eq_ctrl_set_ext_select_27"/>
<output name="eq_ctrl_set_ext_select_28"/>
<output name="eq_ctrl_set_ext_select_29"/>
<output name="eq_ctrl_set_ext_select_30"/>
<output name="eq_ctrl_set_ext_select_31"/>
<output name="eq_ctrl_set_ext_select_32"/>
<output name="eq_ctrl_set_ext_select_33"/>
<output name="eq_ctrl_set_ext_select_34"/>
<output name="eq_ctrl_set_ext_select_35"/>
<output name="eq_ctrl_set_enoverr_ext_wr_data"/>
<output name="eq_ctrl_set_en_ext_wr_data"/>
<output name="eq_ctrl_clr_ext_select_0"/>
<output name="eq_ctrl_clr_ext_select_1"/>
<output name="eq_ctrl_clr_ext_select_2"/>
<output name="eq_ctrl_clr_ext_select_3"/>
<output name="eq_ctrl_clr_ext_select_4"/>
<output name="eq_ctrl_clr_ext_select_5"/>
<output name="eq_ctrl_clr_ext_select_6"/>
<output name="eq_ctrl_clr_ext_select_7"/>
<output name="eq_ctrl_clr_ext_select_8"/>
<output name="eq_ctrl_clr_ext_select_9"/>
<output name="eq_ctrl_clr_ext_select_10"/>
<output name="eq_ctrl_clr_ext_select_11"/>
<output name="eq_ctrl_clr_ext_select_12"/>
<output name="eq_ctrl_clr_ext_select_13"/>
<output name="eq_ctrl_clr_ext_select_14"/>
<output name="eq_ctrl_clr_ext_select_15"/>
<output name="eq_ctrl_clr_ext_select_16"/>
<output name="eq_ctrl_clr_ext_select_17"/>
<output name="eq_ctrl_clr_ext_select_18"/>
<output name="eq_ctrl_clr_ext_select_19"/>
<output name="eq_ctrl_clr_ext_select_20"/>
<output name="eq_ctrl_clr_ext_select_21"/>
<output name="eq_ctrl_clr_ext_select_22"/>
<output name="eq_ctrl_clr_ext_select_23"/>
<output name="eq_ctrl_clr_ext_select_24"/>
<output name="eq_ctrl_clr_ext_select_25"/>
<output name="eq_ctrl_clr_ext_select_26"/>
<output name="eq_ctrl_clr_ext_select_27"/>
<output name="eq_ctrl_clr_ext_select_28"/>
<output name="eq_ctrl_clr_ext_select_29"/>
<output name="eq_ctrl_clr_ext_select_30"/>
<output name="eq_ctrl_clr_ext_select_31"/>
<output name="eq_ctrl_clr_ext_select_32"/>
<output name="eq_ctrl_clr_ext_select_33"/>
<output name="eq_ctrl_clr_ext_select_34"/>
<output name="eq_ctrl_clr_ext_select_35"/>
<output name="eq_ctrl_clr_coverr_ext_wr_data"/>
<output name="eq_ctrl_clr_e2i_ext_wr_data"/>
<output name="eq_ctrl_clr_dis_ext_wr_data"/>
<output name="eq_tail_tail_hw_read_0"/>
<output name="eq_tail_tail_hw_read_1"/>
<output name="eq_tail_tail_hw_read_2"/>
<output name="eq_tail_tail_hw_read_3"/>
<output name="eq_tail_tail_hw_read_4"/>
<output name="eq_tail_tail_hw_read_5"/>
<output name="eq_tail_tail_hw_read_6"/>
<output name="eq_tail_tail_hw_read_7"/>
<output name="eq_tail_tail_hw_read_8"/>
<output name="eq_tail_tail_hw_read_9"/>
<output name="eq_tail_tail_hw_read_10"/>
<output name="eq_tail_tail_hw_read_11"/>
<output name="eq_tail_tail_hw_read_12"/>
<output name="eq_tail_tail_hw_read_13"/>
<output name="eq_tail_tail_hw_read_14"/>
<output name="eq_tail_tail_hw_read_15"/>
<output name="eq_tail_tail_hw_read_16"/>
<output name="eq_tail_tail_hw_read_17"/>
<output name="eq_tail_tail_hw_read_18"/>
<output name="eq_tail_tail_hw_read_19"/>
<output name="eq_tail_tail_hw_read_20"/>
<output name="eq_tail_tail_hw_read_21"/>
<output name="eq_tail_tail_hw_read_22"/>
<output name="eq_tail_tail_hw_read_23"/>
<output name="eq_tail_tail_hw_read_24"/>
<output name="eq_tail_tail_hw_read_25"/>
<output name="eq_tail_tail_hw_read_26"/>
<output name="eq_tail_tail_hw_read_27"/>
<output name="eq_tail_tail_hw_read_28"/>
<output name="eq_tail_tail_hw_read_29"/>
<output name="eq_tail_tail_hw_read_30"/>
<output name="eq_tail_tail_hw_read_31"/>
<output name="eq_tail_tail_hw_read_32"/>
<output name="eq_tail_tail_hw_read_33"/>
<output name="eq_tail_tail_hw_read_34"/>
<output name="eq_tail_tail_hw_read_35"/>
<output name="eq_head_head_hw_read_0"/>
<output name="eq_head_head_hw_read_1"/>
<output name="eq_head_head_hw_read_2"/>
<output name="eq_head_head_hw_read_3"/>
<output name="eq_head_head_hw_read_4"/>
<output name="eq_head_head_hw_read_5"/>
<output name="eq_head_head_hw_read_6"/>
<output name="eq_head_head_hw_read_7"/>
<output name="eq_head_head_hw_read_8"/>
<output name="eq_head_head_hw_read_9"/>
<output name="eq_head_head_hw_read_10"/>
<output name="eq_head_head_hw_read_11"/>
<output name="eq_head_head_hw_read_12"/>
<output name="eq_head_head_hw_read_13"/>
<output name="eq_head_head_hw_read_14"/>
<output name="eq_head_head_hw_read_15"/>
<output name="eq_head_head_hw_read_16"/>
<output name="eq_head_head_hw_read_17"/>
<output name="eq_head_head_hw_read_18"/>
<output name="eq_head_head_hw_read_19"/>
<output name="eq_head_head_hw_read_20"/>
<output name="eq_head_head_hw_read_21"/>
<output name="eq_head_head_hw_read_22"/>
<output name="eq_head_head_hw_read_23"/>
<output name="eq_head_head_hw_read_24"/>
<output name="eq_head_head_hw_read_25"/>
<output name="eq_head_head_hw_read_26"/>
<output name="eq_head_head_hw_read_27"/>
<output name="eq_head_head_hw_read_28"/>
<output name="eq_head_head_hw_read_29"/>
<output name="eq_head_head_hw_read_30"/>
<output name="eq_head_head_hw_read_31"/>
<output name="eq_head_head_hw_read_32"/>
<output name="eq_head_head_hw_read_33"/>
<output name="eq_head_head_hw_read_34"/>
<output name="eq_head_head_hw_read_35"/>
<output name="daemon_csrbus_wr_out"/>
<output name="read_data_0_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="2154" nStmts="1" nExprs="596" nInputs="365" nOutputs="152" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="288" nWAssign="153" nOther="1115" />
</block>
<block name="dmu_imu_eqs_fsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="set_over_err"/>
<input name="sw_wr"/>
<input name="sw_set_addr_sel"/>
<input name="sw_clr_addr_sel"/>
<input name="sw_wr_data"/>
<output name="eq_state"/>
<param name="IDLE"/>
<param name="ACTIVE"/>
<param name="ERROR"/>
<complexity cyclo1="10" cyclo2="7" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="5" />
<volume nNodes="52" nStmts="6" nExprs="9" nInputs="7" nOutputs="1" nParams="3" nAlwaysClocks="6" nBAssign="8" nNBAssign="2" nWAssign="4" nOther="17" />
</block>
<block name="dmu_imu_eqs_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="eq_base_address_select_pulse"/>
<input name="eq_ctrl_set_select_0"/>
<input name="eq_ctrl_set_select_1"/>
<input name="eq_ctrl_set_select_2"/>
<input name="eq_ctrl_set_select_3"/>
<input name="eq_ctrl_set_select_4"/>
<input name="eq_ctrl_set_select_5"/>
<input name="eq_ctrl_set_select_6"/>
<input name="eq_ctrl_set_select_7"/>
<input name="eq_ctrl_set_select_8"/>
<input name="eq_ctrl_set_select_9"/>
<input name="eq_ctrl_set_select_10"/>
<input name="eq_ctrl_set_select_11"/>
<input name="eq_ctrl_set_select_12"/>
<input name="eq_ctrl_set_select_13"/>
<input name="eq_ctrl_set_select_14"/>
<input name="eq_ctrl_set_select_15"/>
<input name="eq_ctrl_set_select_16"/>
<input name="eq_ctrl_set_select_17"/>
<input name="eq_ctrl_set_select_18"/>
<input name="eq_ctrl_set_select_19"/>
<input name="eq_ctrl_set_select_20"/>
<input name="eq_ctrl_set_select_21"/>
<input name="eq_ctrl_set_select_22"/>
<input name="eq_ctrl_set_select_23"/>
<input name="eq_ctrl_set_select_24"/>
<input name="eq_ctrl_set_select_25"/>
<input name="eq_ctrl_set_select_26"/>
<input name="eq_ctrl_set_select_27"/>
<input name="eq_ctrl_set_select_28"/>
<input name="eq_ctrl_set_select_29"/>
<input name="eq_ctrl_set_select_30"/>
<input name="eq_ctrl_set_select_31"/>
<input name="eq_ctrl_set_select_32"/>
<input name="eq_ctrl_set_select_33"/>
<input name="eq_ctrl_set_select_34"/>
<input name="eq_ctrl_set_select_35"/>
<input name="eq_ctrl_clr_select_0"/>
<input name="eq_ctrl_clr_select_1"/>
<input name="eq_ctrl_clr_select_2"/>
<input name="eq_ctrl_clr_select_3"/>
<input name="eq_ctrl_clr_select_4"/>
<input name="eq_ctrl_clr_select_5"/>
<input name="eq_ctrl_clr_select_6"/>
<input name="eq_ctrl_clr_select_7"/>
<input name="eq_ctrl_clr_select_8"/>
<input name="eq_ctrl_clr_select_9"/>
<input name="eq_ctrl_clr_select_10"/>
<input name="eq_ctrl_clr_select_11"/>
<input name="eq_ctrl_clr_select_12"/>
<input name="eq_ctrl_clr_select_13"/>
<input name="eq_ctrl_clr_select_14"/>
<input name="eq_ctrl_clr_select_15"/>
<input name="eq_ctrl_clr_select_16"/>
<input name="eq_ctrl_clr_select_17"/>
<input name="eq_ctrl_clr_select_18"/>
<input name="eq_ctrl_clr_select_19"/>
<input name="eq_ctrl_clr_select_20"/>
<input name="eq_ctrl_clr_select_21"/>
<input name="eq_ctrl_clr_select_22"/>
<input name="eq_ctrl_clr_select_23"/>
<input name="eq_ctrl_clr_select_24"/>
<input name="eq_ctrl_clr_select_25"/>
<input name="eq_ctrl_clr_select_26"/>
<input name="eq_ctrl_clr_select_27"/>
<input name="eq_ctrl_clr_select_28"/>
<input name="eq_ctrl_clr_select_29"/>
<input name="eq_ctrl_clr_select_30"/>
<input name="eq_ctrl_clr_select_31"/>
<input name="eq_ctrl_clr_select_32"/>
<input name="eq_ctrl_clr_select_33"/>
<input name="eq_ctrl_clr_select_34"/>
<input name="eq_ctrl_clr_select_35"/>
<input name="eq_state_select_0"/>
<input name="eq_state_select_1"/>
<input name="eq_state_select_2"/>
<input name="eq_state_select_3"/>
<input name="eq_state_select_4"/>
<input name="eq_state_select_5"/>
<input name="eq_state_select_6"/>
<input name="eq_state_select_7"/>
<input name="eq_state_select_8"/>
<input name="eq_state_select_9"/>
<input name="eq_state_select_10"/>
<input name="eq_state_select_11"/>
<input name="eq_state_select_12"/>
<input name="eq_state_select_13"/>
<input name="eq_state_select_14"/>
<input name="eq_state_select_15"/>
<input name="eq_state_select_16"/>
<input name="eq_state_select_17"/>
<input name="eq_state_select_18"/>
<input name="eq_state_select_19"/>
<input name="eq_state_select_20"/>
<input name="eq_state_select_21"/>
<input name="eq_state_select_22"/>
<input name="eq_state_select_23"/>
<input name="eq_state_select_24"/>
<input name="eq_state_select_25"/>
<input name="eq_state_select_26"/>
<input name="eq_state_select_27"/>
<input name="eq_state_select_28"/>
<input name="eq_state_select_29"/>
<input name="eq_state_select_30"/>
<input name="eq_state_select_31"/>
<input name="eq_state_select_32"/>
<input name="eq_state_select_33"/>
<input name="eq_state_select_34"/>
<input name="eq_state_select_35"/>
<input name="eq_tail_select_pulse_0"/>
<input name="eq_tail_select_pulse_1"/>
<input name="eq_tail_select_pulse_2"/>
<input name="eq_tail_select_pulse_3"/>
<input name="eq_tail_select_pulse_4"/>
<input name="eq_tail_select_pulse_5"/>
<input name="eq_tail_select_pulse_6"/>
<input name="eq_tail_select_pulse_7"/>
<input name="eq_tail_select_pulse_8"/>
<input name="eq_tail_select_pulse_9"/>
<input name="eq_tail_select_pulse_10"/>
<input name="eq_tail_select_pulse_11"/>
<input name="eq_tail_select_pulse_12"/>
<input name="eq_tail_select_pulse_13"/>
<input name="eq_tail_select_pulse_14"/>
<input name="eq_tail_select_pulse_15"/>
<input name="eq_tail_select_pulse_16"/>
<input name="eq_tail_select_pulse_17"/>
<input name="eq_tail_select_pulse_18"/>
<input name="eq_tail_select_pulse_19"/>
<input name="eq_tail_select_pulse_20"/>
<input name="eq_tail_select_pulse_21"/>
<input name="eq_tail_select_pulse_22"/>
<input name="eq_tail_select_pulse_23"/>
<input name="eq_tail_select_pulse_24"/>
<input name="eq_tail_select_pulse_25"/>
<input name="eq_tail_select_pulse_26"/>
<input name="eq_tail_select_pulse_27"/>
<input name="eq_tail_select_pulse_28"/>
<input name="eq_tail_select_pulse_29"/>
<input name="eq_tail_select_pulse_30"/>
<input name="eq_tail_select_pulse_31"/>
<input name="eq_tail_select_pulse_32"/>
<input name="eq_tail_select_pulse_33"/>
<input name="eq_tail_select_pulse_34"/>
<input name="eq_tail_select_pulse_35"/>
<input name="eq_head_select_pulse_0"/>
<input name="eq_head_select_pulse_1"/>
<input name="eq_head_select_pulse_2"/>
<input name="eq_head_select_pulse_3"/>
<input name="eq_head_select_pulse_4"/>
<input name="eq_head_select_pulse_5"/>
<input name="eq_head_select_pulse_6"/>
<input name="eq_head_select_pulse_7"/>
<input name="eq_head_select_pulse_8"/>
<input name="eq_head_select_pulse_9"/>
<input name="eq_head_select_pulse_10"/>
<input name="eq_head_select_pulse_11"/>
<input name="eq_head_select_pulse_12"/>
<input name="eq_head_select_pulse_13"/>
<input name="eq_head_select_pulse_14"/>
<input name="eq_head_select_pulse_15"/>
<input name="eq_head_select_pulse_16"/>
<input name="eq_head_select_pulse_17"/>
<input name="eq_head_select_pulse_18"/>
<input name="eq_head_select_pulse_19"/>
<input name="eq_head_select_pulse_20"/>
<input name="eq_head_select_pulse_21"/>
<input name="eq_head_select_pulse_22"/>
<input name="eq_head_select_pulse_23"/>
<input name="eq_head_select_pulse_24"/>
<input name="eq_head_select_pulse_25"/>
<input name="eq_head_select_pulse_26"/>
<input name="eq_head_select_pulse_27"/>
<input name="eq_head_select_pulse_28"/>
<input name="eq_head_select_pulse_29"/>
<input name="eq_head_select_pulse_30"/>
<input name="eq_head_select_pulse_31"/>
<input name="eq_head_select_pulse_32"/>
<input name="eq_head_select_pulse_33"/>
<input name="eq_head_select_pulse_34"/>
<input name="eq_head_select_pulse_35"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="eq_base_address_select_pulse_out"/>
<output name="eq_ctrl_set_select_0_out"/>
<output name="eq_ctrl_set_select_1_out"/>
<output name="eq_ctrl_set_select_2_out"/>
<output name="eq_ctrl_set_select_3_out"/>
<output name="eq_ctrl_set_select_4_out"/>
<output name="eq_ctrl_set_select_5_out"/>
<output name="eq_ctrl_set_select_6_out"/>
<output name="eq_ctrl_set_select_7_out"/>
<output name="eq_ctrl_set_select_8_out"/>
<output name="eq_ctrl_set_select_9_out"/>
<output name="eq_ctrl_set_select_10_out"/>
<output name="eq_ctrl_set_select_11_out"/>
<output name="eq_ctrl_set_select_12_out"/>
<output name="eq_ctrl_set_select_13_out"/>
<output name="eq_ctrl_set_select_14_out"/>
<output name="eq_ctrl_set_select_15_out"/>
<output name="eq_ctrl_set_select_16_out"/>
<output name="eq_ctrl_set_select_17_out"/>
<output name="eq_ctrl_set_select_18_out"/>
<output name="eq_ctrl_set_select_19_out"/>
<output name="eq_ctrl_set_select_20_out"/>
<output name="eq_ctrl_set_select_21_out"/>
<output name="eq_ctrl_set_select_22_out"/>
<output name="eq_ctrl_set_select_23_out"/>
<output name="eq_ctrl_set_select_24_out"/>
<output name="eq_ctrl_set_select_25_out"/>
<output name="eq_ctrl_set_select_26_out"/>
<output name="eq_ctrl_set_select_27_out"/>
<output name="eq_ctrl_set_select_28_out"/>
<output name="eq_ctrl_set_select_29_out"/>
<output name="eq_ctrl_set_select_30_out"/>
<output name="eq_ctrl_set_select_31_out"/>
<output name="eq_ctrl_set_select_32_out"/>
<output name="eq_ctrl_set_select_33_out"/>
<output name="eq_ctrl_set_select_34_out"/>
<output name="eq_ctrl_set_select_35_out"/>
<output name="eq_ctrl_clr_select_0_out"/>
<output name="eq_ctrl_clr_select_1_out"/>
<output name="eq_ctrl_clr_select_2_out"/>
<output name="eq_ctrl_clr_select_3_out"/>
<output name="eq_ctrl_clr_select_4_out"/>
<output name="eq_ctrl_clr_select_5_out"/>
<output name="eq_ctrl_clr_select_6_out"/>
<output name="eq_ctrl_clr_select_7_out"/>
<output name="eq_ctrl_clr_select_8_out"/>
<output name="eq_ctrl_clr_select_9_out"/>
<output name="eq_ctrl_clr_select_10_out"/>
<output name="eq_ctrl_clr_select_11_out"/>
<output name="eq_ctrl_clr_select_12_out"/>
<output name="eq_ctrl_clr_select_13_out"/>
<output name="eq_ctrl_clr_select_14_out"/>
<output name="eq_ctrl_clr_select_15_out"/>
<output name="eq_ctrl_clr_select_16_out"/>
<output name="eq_ctrl_clr_select_17_out"/>
<output name="eq_ctrl_clr_select_18_out"/>
<output name="eq_ctrl_clr_select_19_out"/>
<output name="eq_ctrl_clr_select_20_out"/>
<output name="eq_ctrl_clr_select_21_out"/>
<output name="eq_ctrl_clr_select_22_out"/>
<output name="eq_ctrl_clr_select_23_out"/>
<output name="eq_ctrl_clr_select_24_out"/>
<output name="eq_ctrl_clr_select_25_out"/>
<output name="eq_ctrl_clr_select_26_out"/>
<output name="eq_ctrl_clr_select_27_out"/>
<output name="eq_ctrl_clr_select_28_out"/>
<output name="eq_ctrl_clr_select_29_out"/>
<output name="eq_ctrl_clr_select_30_out"/>
<output name="eq_ctrl_clr_select_31_out"/>
<output name="eq_ctrl_clr_select_32_out"/>
<output name="eq_ctrl_clr_select_33_out"/>
<output name="eq_ctrl_clr_select_34_out"/>
<output name="eq_ctrl_clr_select_35_out"/>
<output name="eq_state_select_0_out"/>
<output name="eq_state_select_1_out"/>
<output name="eq_state_select_2_out"/>
<output name="eq_state_select_3_out"/>
<output name="eq_state_select_4_out"/>
<output name="eq_state_select_5_out"/>
<output name="eq_state_select_6_out"/>
<output name="eq_state_select_7_out"/>
<output name="eq_state_select_8_out"/>
<output name="eq_state_select_9_out"/>
<output name="eq_state_select_10_out"/>
<output name="eq_state_select_11_out"/>
<output name="eq_state_select_12_out"/>
<output name="eq_state_select_13_out"/>
<output name="eq_state_select_14_out"/>
<output name="eq_state_select_15_out"/>
<output name="eq_state_select_16_out"/>
<output name="eq_state_select_17_out"/>
<output name="eq_state_select_18_out"/>
<output name="eq_state_select_19_out"/>
<output name="eq_state_select_20_out"/>
<output name="eq_state_select_21_out"/>
<output name="eq_state_select_22_out"/>
<output name="eq_state_select_23_out"/>
<output name="eq_state_select_24_out"/>
<output name="eq_state_select_25_out"/>
<output name="eq_state_select_26_out"/>
<output name="eq_state_select_27_out"/>
<output name="eq_state_select_28_out"/>
<output name="eq_state_select_29_out"/>
<output name="eq_state_select_30_out"/>
<output name="eq_state_select_31_out"/>
<output name="eq_state_select_32_out"/>
<output name="eq_state_select_33_out"/>
<output name="eq_state_select_34_out"/>
<output name="eq_state_select_35_out"/>
<output name="eq_tail_select_pulse_0_out"/>
<output name="eq_tail_select_pulse_1_out"/>
<output name="eq_tail_select_pulse_2_out"/>
<output name="eq_tail_select_pulse_3_out"/>
<output name="eq_tail_select_pulse_4_out"/>
<output name="eq_tail_select_pulse_5_out"/>
<output name="eq_tail_select_pulse_6_out"/>
<output name="eq_tail_select_pulse_7_out"/>
<output name="eq_tail_select_pulse_8_out"/>
<output name="eq_tail_select_pulse_9_out"/>
<output name="eq_tail_select_pulse_10_out"/>
<output name="eq_tail_select_pulse_11_out"/>
<output name="eq_tail_select_pulse_12_out"/>
<output name="eq_tail_select_pulse_13_out"/>
<output name="eq_tail_select_pulse_14_out"/>
<output name="eq_tail_select_pulse_15_out"/>
<output name="eq_tail_select_pulse_16_out"/>
<output name="eq_tail_select_pulse_17_out"/>
<output name="eq_tail_select_pulse_18_out"/>
<output name="eq_tail_select_pulse_19_out"/>
<output name="eq_tail_select_pulse_20_out"/>
<output name="eq_tail_select_pulse_21_out"/>
<output name="eq_tail_select_pulse_22_out"/>
<output name="eq_tail_select_pulse_23_out"/>
<output name="eq_tail_select_pulse_24_out"/>
<output name="eq_tail_select_pulse_25_out"/>
<output name="eq_tail_select_pulse_26_out"/>
<output name="eq_tail_select_pulse_27_out"/>
<output name="eq_tail_select_pulse_28_out"/>
<output name="eq_tail_select_pulse_29_out"/>
<output name="eq_tail_select_pulse_30_out"/>
<output name="eq_tail_select_pulse_31_out"/>
<output name="eq_tail_select_pulse_32_out"/>
<output name="eq_tail_select_pulse_33_out"/>
<output name="eq_tail_select_pulse_34_out"/>
<output name="eq_tail_select_pulse_35_out"/>
<output name="eq_head_select_pulse_0_out"/>
<output name="eq_head_select_pulse_1_out"/>
<output name="eq_head_select_pulse_2_out"/>
<output name="eq_head_select_pulse_3_out"/>
<output name="eq_head_select_pulse_4_out"/>
<output name="eq_head_select_pulse_5_out"/>
<output name="eq_head_select_pulse_6_out"/>
<output name="eq_head_select_pulse_7_out"/>
<output name="eq_head_select_pulse_8_out"/>
<output name="eq_head_select_pulse_9_out"/>
<output name="eq_head_select_pulse_10_out"/>
<output name="eq_head_select_pulse_11_out"/>
<output name="eq_head_select_pulse_12_out"/>
<output name="eq_head_select_pulse_13_out"/>
<output name="eq_head_select_pulse_14_out"/>
<output name="eq_head_select_pulse_15_out"/>
<output name="eq_head_select_pulse_16_out"/>
<output name="eq_head_select_pulse_17_out"/>
<output name="eq_head_select_pulse_18_out"/>
<output name="eq_head_select_pulse_19_out"/>
<output name="eq_head_select_pulse_20_out"/>
<output name="eq_head_select_pulse_21_out"/>
<output name="eq_head_select_pulse_22_out"/>
<output name="eq_head_select_pulse_23_out"/>
<output name="eq_head_select_pulse_24_out"/>
<output name="eq_head_select_pulse_25_out"/>
<output name="eq_head_select_pulse_26_out"/>
<output name="eq_head_select_pulse_27_out"/>
<output name="eq_head_select_pulse_28_out"/>
<output name="eq_head_select_pulse_29_out"/>
<output name="eq_head_select_pulse_30_out"/>
<output name="eq_head_select_pulse_31_out"/>
<output name="eq_head_select_pulse_32_out"/>
<output name="eq_head_select_pulse_33_out"/>
<output name="eq_head_select_pulse_34_out"/>
<output name="eq_head_select_pulse_35_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="586" nStmts="0" nExprs="15" nInputs="186" nOutputs="185" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="184" nOther="387" />
</block>
<block name="dmu_imu_eqs">
<input name="clk"/>
<input name="rst_l"/>
<input name="rds2eqs_eq"/>
<input name="rds2eqs_eq_sel"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<input name="dbg2eqs_dbg_sel_a"/>
<input name="dbg2eqs_dbg_sel_b"/>
<output name="eqs2iss_eq_int_l"/>
<output name="eqs2scs_eq_ok"/>
<output name="eqs2scs_eq_not_en"/>
<output name="eqs2ors_eq_addr"/>
<output name="eqs2ors_sel"/>
<output name="eq_base_address_63"/>
<output name="eqs2ics_eq_over_error"/>
<output name="eqs2ics_error_data"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="eqs2dbg_dbg_a"/>
<output name="eqs2dbg_dbg_b"/>
<param name="IDLE"/>
<param name="ACTIVE"/>
<complexity cyclo1="129" cyclo2="10" nCaseStmts="5" nCaseItems="124" nLoops="0" nIfStmts="4" />
<volume nNodes="2281" nStmts="9" nExprs="763" nInputs="12" nOutputs="14" nParams="2" nAlwaysClocks="134" nBAssign="124" nNBAssign="12" nWAssign="441" nOther="798" />
</block>
<block name="dmu_imu_gcs_arb">
<input name="clk"/>
<input name="rst_l"/>
<input name="gc_0_req"/>
<input name="gc_0_ino"/>
<input name="gc_1_req"/>
<input name="gc_1_ino"/>
<input name="gc_2_req"/>
<input name="gc_2_ino"/>
<input name="gc_3_req"/>
<input name="gc_3_ino"/>
<input name="next_arb"/>
<output name="gc_0_gnt"/>
<output name="gc_1_gnt"/>
<output name="gc_2_gnt"/>
<output name="gc_3_gnt"/>
<output name="gc_arb_valid"/>
<output name="gc_arb_ino"/>
<output name="gc_arb_id"/>
<param name="IDLE"/>
<param name="ARB_GNT"/>
<param name="W_4_CSM"/>
<complexity cyclo1="18" cyclo2="9" nCaseStmts="3" nCaseItems="12" nLoops="0" nIfStmts="5" />
<volume nNodes="118" nStmts="8" nExprs="19" nInputs="11" nOutputs="7" nParams="3" nAlwaysClocks="17" nBAssign="22" nNBAssign="4" nWAssign="7" nOther="41" />
</block>
<block name="dmu_imu_gcs_csm">
<input name="clk"/>
<input name="rst_l"/>
<input name="iss2gcs_tid_ack"/>
<input name="iss2gcs_tid"/>
<input name="iss2gcs_mondo_mode"/>
<input name="gc_arb_valid"/>
<input name="gc_arb_ino"/>
<input name="gc_arb_id"/>
<input name="vec"/>
<output name="gcs2iss_tid_req"/>
<output name="gcs2iss_tid_sel"/>
<output name="gcs2iss_mdo_pending"/>
<output name="next_arb"/>
<output name="im2rm_mdo_enq"/>
<output name="im2rm_mdo"/>
<output name="fsm_dbg"/>
<param name="IDLE"/>
<param name="TID_REQ"/>
<param name="TID_ACK"/>
<param name="LRM_ENQ"/>
<complexity cyclo1="13" cyclo2="10" nCaseStmts="1" nCaseItems="4" nLoops="1" nIfStmts="7" />
<volume nNodes="84" nStmts="9" nExprs="14" nInputs="9" nOutputs="7" nParams="4" nAlwaysClocks="5" nBAssign="13" nNBAssign="8" nWAssign="8" nOther="27" />
</block>
<block name="dmu_imu_gcs_gc_cnt">
<input name="clk"/>
<input name="rst_l"/>
<input name="timer_start"/>
<input name="iss2gcs_counter_limit"/>
<output name="timer_done"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="30" nStmts="5" nExprs="5" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="7" nWAssign="1" nOther="10" />
</block>
<block name="dmu_imu_gcs_gc_fsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_req_vec"/>
<input name="int_winner_vec"/>
<input name="gcs_gnt"/>
<input name="rss2gcs_rply"/>
<input name="rss2gcs_id"/>
<input name="rss2gcs_valid"/>
<input name="timer_done"/>
<input name="static_gc_id"/>
<input name="vec"/>
<output name="update_winner"/>
<output name="gcs_req"/>
<output name="gcs_ino"/>
<output name="timer_start"/>
<output name="fsm_dbg"/>
<param name="IDLE"/>
<param name="ARB_REQ"/>
<param name="W_4_REPLY"/>
<param name="RETRY"/>
<complexity cyclo1="14" cyclo2="11" nCaseStmts="1" nCaseItems="4" nLoops="1" nIfStmts="8" />
<volume nNodes="82" nStmts="10" nExprs="15" nInputs="11" nOutputs="5" nParams="4" nAlwaysClocks="7" nBAssign="15" nNBAssign="2" nWAssign="8" nOther="25" />
</block>
<block name="dmu_imu_gcs_gc">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_req_vec"/>
<input name="gcs_gnt"/>
<input name="rss2gcs_rply"/>
<input name="rss2gcs_id"/>
<input name="rss2gcs_valid"/>
<input name="iss2gcs_counter_limit"/>
<input name="static_gc_id"/>
<output name="gcs_req"/>
<output name="gcs_ino"/>
<output name="fsm_dbg"/>
<instance name="pcie_common_frr_arbiter"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="66" nStmts="0" nExprs="26" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="40" />
</block>
<block name="dmu_imu_gcs">
<input name="clk"/>
<input name="rst_l"/>
<input name="iss2gcs_gc_0_mdo_needed"/>
<input name="iss2gcs_gc_1_mdo_needed"/>
<input name="iss2gcs_gc_2_mdo_needed"/>
<input name="iss2gcs_gc_3_mdo_needed"/>
<input name="iss2gcs_tid_ack"/>
<input name="iss2gcs_tid"/>
<input name="iss2gcs_mondo_mode"/>
<input name="iss2gcs_counter_limit"/>
<input name="rss2gcs_rply"/>
<input name="rss2gcs_id"/>
<input name="rss2gcs_valid"/>
<input name="dbg2gcs_dbg_sel_a"/>
<input name="dbg2gcs_dbg_sel_b"/>
<output name="gcs2iss_tid_req"/>
<output name="gcs2iss_tid_sel"/>
<output name="gcs2iss_mdo_pending"/>
<output name="im2rm_mdo_enq"/>
<output name="im2rm_mdo"/>
<output name="gcs2dbg_dbg_a"/>
<output name="gcs2dbg_dbg_b"/>
<output name="gcs2dbg_idle"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="272" nStmts="3" nExprs="100" nInputs="15" nOutputs="8" nParams="0" nAlwaysClocks="19" nBAssign="16" nNBAssign="4" nWAssign="3" nOther="127" />
</block>
<block name="dmu_imu_ics_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="imu_error_log_en_reg_select_pulse"/>
<output name="imu_int_en_reg_select_pulse"/>
<output name="imu_enabled_error_status_reg_select"/>
<output name="imu_logged_error_status_reg_select_pulse"/>
<output name="imu_logged_error_status_reg_rw1c_alias"/>
<output name="imu_logged_error_status_reg_rw1s_alias"/>
<output name="imu_rds_error_log_reg_select_pulse"/>
<output name="imu_scs_error_log_reg_select_pulse"/>
<output name="imu_eqs_error_log_reg_select_pulse"/>
<output name="dmc_interrupt_mask_reg_select_pulse"/>
<output name="dmc_interrupt_status_reg_select"/>
<output name="imu_perf_cntrl_select_pulse"/>
<output name="imu_perf_cnt0_select_pulse"/>
<output name="imu_perf_cnt1_select_pulse"/>
<output name="msi_32_addr_reg_select_pulse"/>
<output name="msi_64_addr_reg_select_pulse"/>
<output name="mem_64_pcie_offset_reg_select_pulse"/>
<complexity cyclo1="161" cyclo2="39" nCaseStmts="16" nCaseItems="138" nLoops="0" nIfStmts="22" />
<volume nNodes="737" nStmts="38" nExprs="160" nInputs="9" nOutputs="22" nParams="0" nAlwaysClocks="68" nBAssign="214" nNBAssign="42" nWAssign="5" nOther="210" />
</block>
<block name="dmu_imu_ics_csr_dmc_interrupt_mask_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_interrupt_mask_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="201" nStmts="0" nExprs="64" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="72" />
</block>
<block name="dmu_imu_ics_csr_dmc_interrupt_mask_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dmc_interrupt_mask_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_interrupt_mask_reg_csrbus_read_data"/>
<output name="dmc_interrupt_mask_reg_dmc_hw_read"/>
<output name="dmc_interrupt_mask_reg_debug_trig_en_hw_read"/>
<output name="dmc_interrupt_mask_reg_mmu_hw_read"/>
<output name="dmc_interrupt_mask_reg_imu_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_ics_csr_imu_eqs_error_log_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_eqs_error_log_reg_hw_ld"/>
<input name="imu_eqs_error_log_reg_hw_write"/>
<output name="imu_eqs_error_log_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="262" nStmts="0" nExprs="96" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="106" />
</block>
<block name="dmu_imu_ics_csr_imu_eqs_error_log_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_eqs_error_log_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_eqs_error_log_reg_hw_ld"/>
<input name="imu_eqs_error_log_reg_hw_write"/>
<output name="imu_eqs_error_log_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="18" />
</block>
<block name="dmu_imu_ics_csr_imu_error_log_en_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_error_log_en_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="549" nStmts="0" nExprs="240" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="61" nOther="248" />
</block>
<block name="dmu_imu_ics_csr_imu_error_log_en_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_error_log_en_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_error_log_en_reg_csrbus_read_data"/>
<output name="imu_error_log_en_reg_spare_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_over_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_mal_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_par_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmeack_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmpme_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_fatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_nonfatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_cor_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_not_en_log_en_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="45" nStmts="0" nExprs="7" nInputs="4" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="11" nOther="25" />
</block>
<block name="dmu_imu_ics_csr_imu_int_en_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_int_en_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1025" nStmts="0" nExprs="480" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="488" />
</block>
<block name="dmu_imu_ics_csr_imu_int_en_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="imu_int_en_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_int_en_reg_csrbus_read_data"/>
<output name="imu_int_en_reg_spare_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_spare_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_p_int_en_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="67" nStmts="0" nExprs="7" nInputs="4" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="22" nOther="36" />
</block>
<block name="dmu_imu_ics_csr_imu_logged_error_status_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="omni_rw1c_alias"/>
<input name="omni_rw1s_alias"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="imu_logged_error_status_reg_spare_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_spare_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_p_hw_set"/>
<output name="imu_logged_error_status_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1051" nStmts="0" nExprs="480" nInputs="32" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="514" />
</block>
<block name="dmu_imu_ics_csr_imu_logged_error_status_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_logged_error_status_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="imu_logged_error_status_reg_spare_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_spare_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_p_hw_set"/>
<output name="imu_logged_error_status_reg_csrbus_read_data"/>
<output name="imu_logged_error_status_reg_spare_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_spare_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_p_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="145" nStmts="0" nExprs="33" nInputs="28" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="22" nOther="86" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cnt0_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_perf_cnt0_cnt_hw_write"/>
<output name="imu_perf_cnt0_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2059" nStmts="0" nExprs="1024" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1033" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cnt0">
<input name="clk"/>
<input name="rst_l"/>
<input name="imu_perf_cnt0_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_perf_cnt0_cnt_hw_write"/>
<output name="imu_perf_cnt0_csrbus_read_data"/>
<output name="imu_perf_cnt0_cnt_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="8" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="17" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cnt1_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_perf_cnt1_cnt_hw_write"/>
<output name="imu_perf_cnt1_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2059" nStmts="0" nExprs="1024" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1033" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cnt1">
<input name="clk"/>
<input name="rst_l"/>
<input name="imu_perf_cnt1_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_perf_cnt1_cnt_hw_write"/>
<output name="imu_perf_cnt1_csrbus_read_data"/>
<output name="imu_perf_cnt1_cnt_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="8" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="17" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cntrl_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_perf_cntrl_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="571" nStmts="0" nExprs="256" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="51" nOther="264" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cntrl">
<input name="clk"/>
<input name="rst_l"/>
<input name="imu_perf_cntrl_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_perf_cntrl_csrbus_read_data"/>
<output name="imu_perf_cntrl_sel1_hw_read"/>
<output name="imu_perf_cntrl_sel0_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="16" />
</block>
<block name="dmu_imu_ics_csr_imu_rds_error_log_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_rds_error_log_reg_hw_ld"/>
<input name="imu_rds_error_log_reg_hw_write"/>
<output name="imu_rds_error_log_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2065" nStmts="0" nExprs="1024" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="1034" />
</block>
<block name="dmu_imu_ics_csr_imu_rds_error_log_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_rds_error_log_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_rds_error_log_reg_hw_ld"/>
<input name="imu_rds_error_log_reg_hw_write"/>
<output name="imu_rds_error_log_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="18" />
</block>
<block name="dmu_imu_ics_csr_imu_scs_error_log_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_scs_error_log_reg_hw_ld"/>
<input name="imu_scs_error_log_reg_hw_write"/>
<output name="imu_scs_error_log_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1755" nStmts="0" nExprs="864" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="874" />
</block>
<block name="dmu_imu_ics_csr_imu_scs_error_log_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_scs_error_log_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_scs_error_log_reg_hw_ld"/>
<input name="imu_scs_error_log_reg_hw_write"/>
<output name="imu_scs_error_log_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="18" />
</block>
<block name="dmu_imu_ics_csr_mem_64_pcie_offset_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_hw_write"/>
<output name="mem_64_pcie_offset_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2085" nStmts="0" nExprs="1024" nInputs="23" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="1049" />
</block>
<block name="dmu_imu_ics_csr_mem_64_pcie_offset_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="mem_64_pcie_offset_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_hw_write"/>
<output name="mem_64_pcie_offset_reg_csrbus_read_data"/>
<output name="mem_64_pcie_offset_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_7_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_6_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_5_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_4_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_3_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_2_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_1_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_0_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_status_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="96" nStmts="0" nExprs="24" nInputs="21" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="11" nOther="59" />
</block>
<block name="dmu_imu_ics_csr_msi_32_addr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="msi_32_addr_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="570" nStmts="0" nExprs="256" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="50" nOther="264" />
</block>
<block name="dmu_imu_ics_csr_msi_32_addr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="msi_32_addr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="msi_32_addr_reg_csrbus_read_data"/>
<output name="msi_32_addr_reg_addr_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="dmu_imu_ics_csr_msi_64_addr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="msi_64_addr_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1562" nStmts="0" nExprs="768" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="776" />
</block>
<block name="dmu_imu_ics_csr_msi_64_addr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="msi_64_addr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="msi_64_addr_reg_csrbus_read_data"/>
<output name="msi_64_addr_reg_addr_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="dmu_imu_ics_csrpipe_15">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="data5"/>
<input name="data6"/>
<input name="data7"/>
<input name="data8"/>
<input name="data9"/>
<input name="data10"/>
<input name="data11"/>
<input name="data12"/>
<input name="data13"/>
<input name="data14"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<input name="sel5"/>
<input name="sel6"/>
<input name="sel7"/>
<input name="sel8"/>
<input name="sel9"/>
<input name="sel10"/>
<input name="sel11"/>
<input name="sel12"/>
<input name="sel13"/>
<input name="sel14"/>
<output name="out"/>
<complexity cyclo1="18" cyclo2="18" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="17" />
<volume nNodes="90" nStmts="1" nExprs="1" nInputs="34" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="32" nWAssign="17" nOther="38" />
</block>
<block name="dmu_imu_ics_csrpipe_5">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<output name="out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="40" nStmts="1" nExprs="1" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="18" />
</block>
<block name="dmu_imu_ics_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="imu_enabled_error_status_reg_spare_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_eq_over_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_eq_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_mal_err_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_par_err_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_pmeack_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_pmpme_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_fatal_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_nonfatal_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_cor_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_spare_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_eq_over_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_eq_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_mal_err_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_par_err_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_pmeack_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_pmpme_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_fatal_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_nonfatal_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_cor_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_not_en_p_ext_read_data"/>
<input name="imu_logged_error_status_reg_spare_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_spare_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_p_hw_set"/>
<input name="imu_rds_error_log_reg_hw_ld"/>
<input name="imu_rds_error_log_reg_hw_write"/>
<input name="imu_scs_error_log_reg_hw_ld"/>
<input name="imu_scs_error_log_reg_hw_write"/>
<input name="imu_eqs_error_log_reg_hw_ld"/>
<input name="imu_eqs_error_log_reg_hw_write"/>
<input name="dmc_interrupt_status_reg_mmu_ext_read_data"/>
<input name="dmc_interrupt_status_reg_imu_ext_read_data"/>
<input name="imu_perf_cnt0_cnt_hw_write"/>
<input name="imu_perf_cnt1_cnt_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_hw_write"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="imu_error_log_en_reg_spare_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_over_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_mal_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_par_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmeack_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmpme_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_fatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_nonfatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_cor_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_not_en_log_en_hw_read"/>
<output name="imu_int_en_reg_spare_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_spare_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_p_int_en_hw_read"/>
<output name="imu_logged_error_status_reg_spare_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_spare_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_p_hw_read"/>
<output name="dmc_interrupt_mask_reg_dmc_hw_read"/>
<output name="dmc_interrupt_mask_reg_debug_trig_en_hw_read"/>
<output name="dmc_interrupt_mask_reg_mmu_hw_read"/>
<output name="dmc_interrupt_mask_reg_imu_hw_read"/>
<output name="imu_perf_cntrl_sel1_hw_read"/>
<output name="imu_perf_cntrl_sel0_hw_read"/>
<output name="imu_perf_cnt0_cnt_hw_read"/>
<output name="imu_perf_cnt1_cnt_hw_read"/>
<output name="msi_32_addr_reg_addr_hw_read"/>
<output name="msi_64_addr_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_7_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_6_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_5_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_4_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_3_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_2_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_1_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_0_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_status_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="647" nStmts="0" nExprs="242" nInputs="80" nOutputs="80" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="404" />
</block>
<block name="dmu_imu_ics_default_grp">
<input name="clk"/>
<input name="imu_error_log_en_reg_select_pulse"/>
<input name="imu_int_en_reg_select_pulse"/>
<input name="imu_enabled_error_status_reg_select"/>
<input name="imu_enabled_error_status_reg_ext_read_data"/>
<input name="imu_logged_error_status_reg_spare_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_spare_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_select_pulse"/>
<input name="imu_rds_error_log_reg_hw_ld"/>
<input name="imu_rds_error_log_reg_hw_write"/>
<input name="imu_rds_error_log_reg_select_pulse"/>
<input name="imu_scs_error_log_reg_hw_ld"/>
<input name="imu_scs_error_log_reg_hw_write"/>
<input name="imu_scs_error_log_reg_select_pulse"/>
<input name="imu_eqs_error_log_reg_hw_ld"/>
<input name="imu_eqs_error_log_reg_hw_write"/>
<input name="imu_eqs_error_log_reg_select_pulse"/>
<input name="dmc_interrupt_mask_reg_select_pulse"/>
<input name="dmc_interrupt_status_reg_select"/>
<input name="dmc_interrupt_status_reg_ext_read_data"/>
<input name="imu_perf_cntrl_select_pulse"/>
<input name="imu_perf_cnt0_cnt_hw_write"/>
<input name="imu_perf_cnt0_select_pulse"/>
<input name="imu_perf_cnt1_cnt_hw_write"/>
<input name="imu_perf_cnt1_select_pulse"/>
<input name="msi_32_addr_reg_select_pulse"/>
<input name="msi_64_addr_reg_select_pulse"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_hw_write"/>
<input name="mem_64_pcie_offset_reg_select_pulse"/>
<input name="imu_logged_error_status_reg_rw1c_alias"/>
<input name="imu_logged_error_status_reg_rw1s_alias"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="imu_error_log_en_reg_spare_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_over_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_mal_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_par_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmeack_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmpme_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_fatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_nonfatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_cor_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_not_en_log_en_hw_read"/>
<output name="imu_int_en_reg_spare_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_spare_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_p_int_en_hw_read"/>
<output name="imu_logged_error_status_reg_spare_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_spare_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_p_hw_read"/>
<output name="dmc_interrupt_mask_reg_dmc_hw_read"/>
<output name="dmc_interrupt_mask_reg_debug_trig_en_hw_read"/>
<output name="dmc_interrupt_mask_reg_mmu_hw_read"/>
<output name="dmc_interrupt_mask_reg_imu_hw_read"/>
<output name="imu_perf_cntrl_sel1_hw_read"/>
<output name="imu_perf_cntrl_sel0_hw_read"/>
<output name="imu_perf_cnt0_cnt_hw_read"/>
<output name="imu_perf_cnt1_cnt_hw_read"/>
<output name="msi_32_addr_reg_addr_hw_read"/>
<output name="msi_64_addr_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_7_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_6_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_5_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_4_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_3_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_2_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_1_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_0_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_status_hw_read"/>
<output name="read_data_0_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="614" nStmts="0" nExprs="225" nInputs="71" nOutputs="77" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="374" />
</block>
<block name="dmu_imu_ics_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="imu_error_log_en_reg_select_pulse"/>
<input name="imu_int_en_reg_select_pulse"/>
<input name="imu_enabled_error_status_reg_select"/>
<input name="imu_logged_error_status_reg_select_pulse"/>
<input name="imu_rds_error_log_reg_select_pulse"/>
<input name="imu_scs_error_log_reg_select_pulse"/>
<input name="imu_eqs_error_log_reg_select_pulse"/>
<input name="dmc_interrupt_mask_reg_select_pulse"/>
<input name="dmc_interrupt_status_reg_select"/>
<input name="imu_perf_cntrl_select_pulse"/>
<input name="imu_perf_cnt0_select_pulse"/>
<input name="imu_perf_cnt1_select_pulse"/>
<input name="msi_32_addr_reg_select_pulse"/>
<input name="msi_64_addr_reg_select_pulse"/>
<input name="mem_64_pcie_offset_reg_select_pulse"/>
<input name="imu_logged_error_status_reg_rw1c_alias"/>
<input name="imu_logged_error_status_reg_rw1s_alias"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<input name="por_l"/>
<output name="imu_error_log_en_reg_select_pulse_out"/>
<output name="imu_int_en_reg_select_pulse_out"/>
<output name="imu_enabled_error_status_reg_select_out"/>
<output name="imu_logged_error_status_reg_select_pulse_out"/>
<output name="imu_rds_error_log_reg_select_pulse_out"/>
<output name="imu_scs_error_log_reg_select_pulse_out"/>
<output name="imu_eqs_error_log_reg_select_pulse_out"/>
<output name="dmc_interrupt_mask_reg_select_pulse_out"/>
<output name="dmc_interrupt_status_reg_select_out"/>
<output name="imu_perf_cntrl_select_pulse_out"/>
<output name="imu_perf_cnt0_select_pulse_out"/>
<output name="imu_perf_cnt1_select_pulse_out"/>
<output name="msi_32_addr_reg_select_pulse_out"/>
<output name="msi_64_addr_reg_select_pulse_out"/>
<output name="mem_64_pcie_offset_reg_select_pulse_out"/>
<output name="imu_logged_error_status_reg_rw1c_alias_out"/>
<output name="imu_logged_error_status_reg_rw1s_alias_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<output name="por_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="97" nStmts="0" nExprs="15" nInputs="23" nOutputs="22" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="61" />
</block>
<block name="dmu_imu_ics">
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="mm2im_int"/>
<input name="y2k_int_l"/>
<input name="rds2ics_msi_mal_error"/>
<input name="rds2ics_msi_par_error"/>
<input name="rds2ics_pmeack_mes_not_en_error"/>
<input name="rds2ics_pmpme_mes_not_en_error"/>
<input name="rds2ics_fatal_mes_not_en_error"/>
<input name="rds2ics_nonfatal_mes_not_en_error"/>
<input name="rds2ics_cor_mes_not_en_error"/>
<input name="rds2ics_msi_not_en_error"/>
<input name="rds2ics_error_data"/>
<input name="eqs2ics_eq_over_error"/>
<input name="eqs2ics_error_data"/>
<input name="scs2ics_eq_not_en_error"/>
<input name="scs2ics_error_data"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<input name="ors2ics_perf_eq_mondos"/>
<input name="ors2ics_perf_mondos"/>
<input name="ors2ics_perf_msi"/>
<input name="ors2ics_perf_eq_wr"/>
<input name="rss2ics_perf_mondo_nacks"/>
<output name="ics2iss_mondo_62_int_l"/>
<output name="ics2iss_mondo_63_int_l"/>
<output name="im2tm_msi32_addr_reg"/>
<output name="im2tm_msi64_addr_reg"/>
<output name="im2rm_mem64_offset_reg"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="dmu_dbg_err_event"/>
<output name="im2crm_bc_stall_en"/>
<output name="im2crm_ilu_stall_en"/>
<complexity cyclo1="18" cyclo2="7" nCaseStmts="1" nCaseItems="12" nLoops="1" nIfStmts="4" />
<volume nNodes="532" nStmts="4" nExprs="175" nInputs="29" nOutputs="12" nParams="0" nAlwaysClocks="11" nBAssign="16" nNBAssign="9" nWAssign="95" nOther="222" />
</block>
<block name="dmu_imu_irs">
<input name="clk"/>
<input name="rst_l"/>
<input name="rm2im_rcd"/>
<input name="rm2im_rcd_enq"/>
<input name="rds2irs_rcd_deq"/>
<input name="tm2im_data"/>
<input name="tm2im_data_enq"/>
<input name="rds2irs_data_deq"/>
<input name="dbg2irs_dbg_sel_a"/>
<input name="dbg2irs_dbg_sel_b"/>
<output name="irs2rds_rcd"/>
<output name="irs2rds_rcd_empty"/>
<output name="irs2rds_data"/>
<output name="irs2rds_data_empty"/>
<output name="irs2dbg_dbg_a"/>
<output name="irs2dbg_dbg_b"/>
<instance name="dmu_common_simple_fifo"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="152" nStmts="3" nExprs="41" nInputs="10" nOutputs="6" nParams="0" nAlwaysClocks="19" nBAssign="16" nNBAssign="4" nWAssign="2" nOther="67" />
</block>
<block name="dmu_imu_iss_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="interrupt_mapping_20_select_pulse"/>
<output name="interrupt_mapping_21_select_pulse"/>
<output name="interrupt_mapping_22_select_pulse"/>
<output name="interrupt_mapping_23_select_pulse"/>
<output name="interrupt_mapping_24_select_pulse"/>
<output name="interrupt_mapping_25_select_pulse"/>
<output name="interrupt_mapping_26_select_pulse"/>
<output name="interrupt_mapping_27_select_pulse"/>
<output name="interrupt_mapping_28_select_pulse"/>
<output name="interrupt_mapping_29_select_pulse"/>
<output name="interrupt_mapping_30_select_pulse"/>
<output name="interrupt_mapping_31_select_pulse"/>
<output name="interrupt_mapping_32_select_pulse"/>
<output name="interrupt_mapping_33_select_pulse"/>
<output name="interrupt_mapping_34_select_pulse"/>
<output name="interrupt_mapping_35_select_pulse"/>
<output name="interrupt_mapping_36_select_pulse"/>
<output name="interrupt_mapping_37_select_pulse"/>
<output name="interrupt_mapping_38_select_pulse"/>
<output name="interrupt_mapping_39_select_pulse"/>
<output name="interrupt_mapping_40_select_pulse"/>
<output name="interrupt_mapping_41_select_pulse"/>
<output name="interrupt_mapping_42_select_pulse"/>
<output name="interrupt_mapping_43_select_pulse"/>
<output name="interrupt_mapping_44_select_pulse"/>
<output name="interrupt_mapping_45_select_pulse"/>
<output name="interrupt_mapping_46_select_pulse"/>
<output name="interrupt_mapping_47_select_pulse"/>
<output name="interrupt_mapping_48_select_pulse"/>
<output name="interrupt_mapping_49_select_pulse"/>
<output name="interrupt_mapping_50_select_pulse"/>
<output name="interrupt_mapping_51_select_pulse"/>
<output name="interrupt_mapping_52_select_pulse"/>
<output name="interrupt_mapping_53_select_pulse"/>
<output name="interrupt_mapping_54_select_pulse"/>
<output name="interrupt_mapping_55_select_pulse"/>
<output name="interrupt_mapping_56_select_pulse"/>
<output name="interrupt_mapping_57_select_pulse"/>
<output name="interrupt_mapping_58_select_pulse"/>
<output name="interrupt_mapping_59_select_pulse"/>
<output name="interrupt_mapping_62_select_pulse"/>
<output name="interrupt_mapping_63_select_pulse"/>
<output name="clr_int_reg_20_select"/>
<output name="clr_int_reg_21_select"/>
<output name="clr_int_reg_22_select"/>
<output name="clr_int_reg_23_select"/>
<output name="clr_int_reg_24_select"/>
<output name="clr_int_reg_25_select"/>
<output name="clr_int_reg_26_select"/>
<output name="clr_int_reg_27_select"/>
<output name="clr_int_reg_28_select"/>
<output name="clr_int_reg_29_select"/>
<output name="clr_int_reg_30_select"/>
<output name="clr_int_reg_31_select"/>
<output name="clr_int_reg_32_select"/>
<output name="clr_int_reg_33_select"/>
<output name="clr_int_reg_34_select"/>
<output name="clr_int_reg_35_select"/>
<output name="clr_int_reg_36_select"/>
<output name="clr_int_reg_37_select"/>
<output name="clr_int_reg_38_select"/>
<output name="clr_int_reg_39_select"/>
<output name="clr_int_reg_40_select"/>
<output name="clr_int_reg_41_select"/>
<output name="clr_int_reg_42_select"/>
<output name="clr_int_reg_43_select"/>
<output name="clr_int_reg_44_select"/>
<output name="clr_int_reg_45_select"/>
<output name="clr_int_reg_46_select"/>
<output name="clr_int_reg_47_select"/>
<output name="clr_int_reg_48_select"/>
<output name="clr_int_reg_49_select"/>
<output name="clr_int_reg_50_select"/>
<output name="clr_int_reg_51_select"/>
<output name="clr_int_reg_52_select"/>
<output name="clr_int_reg_53_select"/>
<output name="clr_int_reg_54_select"/>
<output name="clr_int_reg_55_select"/>
<output name="clr_int_reg_56_select"/>
<output name="clr_int_reg_57_select"/>
<output name="clr_int_reg_58_select"/>
<output name="clr_int_reg_59_select"/>
<output name="clr_int_reg_62_select"/>
<output name="clr_int_reg_63_select"/>
<output name="interrupt_retry_timer_select_pulse"/>
<output name="interrupt_state_status_1_select"/>
<output name="interrupt_state_status_2_select"/>
<complexity cyclo1="881" cyclo2="183" nCaseStmts="88" nCaseItems="786" nLoops="0" nIfStmts="94" />
<volume nNodes="3896" nStmts="182" nExprs="880" nInputs="9" nOutputs="92" nParams="0" nAlwaysClocks="355" nBAssign="1218" nNBAssign="186" nWAssign="3" nOther="1072" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_20_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_20_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_20">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_20_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_20_csrbus_read_data"/>
<output name="interrupt_mapping_20_mdo_mode_hw_read"/>
<output name="interrupt_mapping_20_v_hw_read"/>
<output name="interrupt_mapping_20_t_id_hw_read"/>
<output name="interrupt_mapping_20_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_21_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_21_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_21">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_21_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_21_csrbus_read_data"/>
<output name="interrupt_mapping_21_mdo_mode_hw_read"/>
<output name="interrupt_mapping_21_v_hw_read"/>
<output name="interrupt_mapping_21_t_id_hw_read"/>
<output name="interrupt_mapping_21_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_22_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_22_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_22">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_22_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_22_csrbus_read_data"/>
<output name="interrupt_mapping_22_mdo_mode_hw_read"/>
<output name="interrupt_mapping_22_v_hw_read"/>
<output name="interrupt_mapping_22_t_id_hw_read"/>
<output name="interrupt_mapping_22_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_23_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_23_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_23">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_23_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_23_csrbus_read_data"/>
<output name="interrupt_mapping_23_mdo_mode_hw_read"/>
<output name="interrupt_mapping_23_v_hw_read"/>
<output name="interrupt_mapping_23_t_id_hw_read"/>
<output name="interrupt_mapping_23_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_24_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_24_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_24">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_24_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_24_csrbus_read_data"/>
<output name="interrupt_mapping_24_mdo_mode_hw_read"/>
<output name="interrupt_mapping_24_v_hw_read"/>
<output name="interrupt_mapping_24_t_id_hw_read"/>
<output name="interrupt_mapping_24_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_25_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_25_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_25">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_25_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_25_csrbus_read_data"/>
<output name="interrupt_mapping_25_mdo_mode_hw_read"/>
<output name="interrupt_mapping_25_v_hw_read"/>
<output name="interrupt_mapping_25_t_id_hw_read"/>
<output name="interrupt_mapping_25_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_26_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_26_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_26">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_26_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_26_csrbus_read_data"/>
<output name="interrupt_mapping_26_mdo_mode_hw_read"/>
<output name="interrupt_mapping_26_v_hw_read"/>
<output name="interrupt_mapping_26_t_id_hw_read"/>
<output name="interrupt_mapping_26_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_27_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_27_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_27">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_27_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_27_csrbus_read_data"/>
<output name="interrupt_mapping_27_mdo_mode_hw_read"/>
<output name="interrupt_mapping_27_v_hw_read"/>
<output name="interrupt_mapping_27_t_id_hw_read"/>
<output name="interrupt_mapping_27_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_28_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_28_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_28">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_28_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_28_csrbus_read_data"/>
<output name="interrupt_mapping_28_mdo_mode_hw_read"/>
<output name="interrupt_mapping_28_v_hw_read"/>
<output name="interrupt_mapping_28_t_id_hw_read"/>
<output name="interrupt_mapping_28_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_29_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_29_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_29">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_29_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_29_csrbus_read_data"/>
<output name="interrupt_mapping_29_mdo_mode_hw_read"/>
<output name="interrupt_mapping_29_v_hw_read"/>
<output name="interrupt_mapping_29_t_id_hw_read"/>
<output name="interrupt_mapping_29_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_30_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_30_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_30">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_30_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_30_csrbus_read_data"/>
<output name="interrupt_mapping_30_mdo_mode_hw_read"/>
<output name="interrupt_mapping_30_v_hw_read"/>
<output name="interrupt_mapping_30_t_id_hw_read"/>
<output name="interrupt_mapping_30_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_31_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_31_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_31">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_31_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_31_csrbus_read_data"/>
<output name="interrupt_mapping_31_mdo_mode_hw_read"/>
<output name="interrupt_mapping_31_v_hw_read"/>
<output name="interrupt_mapping_31_t_id_hw_read"/>
<output name="interrupt_mapping_31_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_32_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_32_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_32">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_32_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_32_csrbus_read_data"/>
<output name="interrupt_mapping_32_mdo_mode_hw_read"/>
<output name="interrupt_mapping_32_v_hw_read"/>
<output name="interrupt_mapping_32_t_id_hw_read"/>
<output name="interrupt_mapping_32_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_33_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_33_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_33">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_33_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_33_csrbus_read_data"/>
<output name="interrupt_mapping_33_mdo_mode_hw_read"/>
<output name="interrupt_mapping_33_v_hw_read"/>
<output name="interrupt_mapping_33_t_id_hw_read"/>
<output name="interrupt_mapping_33_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_34_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_34_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_34">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_34_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_34_csrbus_read_data"/>
<output name="interrupt_mapping_34_mdo_mode_hw_read"/>
<output name="interrupt_mapping_34_v_hw_read"/>
<output name="interrupt_mapping_34_t_id_hw_read"/>
<output name="interrupt_mapping_34_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_35_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_35_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_35">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_35_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_35_csrbus_read_data"/>
<output name="interrupt_mapping_35_mdo_mode_hw_read"/>
<output name="interrupt_mapping_35_v_hw_read"/>
<output name="interrupt_mapping_35_t_id_hw_read"/>
<output name="interrupt_mapping_35_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_36_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_36_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_36">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_36_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_36_csrbus_read_data"/>
<output name="interrupt_mapping_36_mdo_mode_hw_read"/>
<output name="interrupt_mapping_36_v_hw_read"/>
<output name="interrupt_mapping_36_t_id_hw_read"/>
<output name="interrupt_mapping_36_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_37_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_37_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_37">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_37_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_37_csrbus_read_data"/>
<output name="interrupt_mapping_37_mdo_mode_hw_read"/>
<output name="interrupt_mapping_37_v_hw_read"/>
<output name="interrupt_mapping_37_t_id_hw_read"/>
<output name="interrupt_mapping_37_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_38_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_38_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_38">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_38_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_38_csrbus_read_data"/>
<output name="interrupt_mapping_38_mdo_mode_hw_read"/>
<output name="interrupt_mapping_38_v_hw_read"/>
<output name="interrupt_mapping_38_t_id_hw_read"/>
<output name="interrupt_mapping_38_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_39_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_39_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_39">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_39_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_39_csrbus_read_data"/>
<output name="interrupt_mapping_39_mdo_mode_hw_read"/>
<output name="interrupt_mapping_39_v_hw_read"/>
<output name="interrupt_mapping_39_t_id_hw_read"/>
<output name="interrupt_mapping_39_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_40_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_40_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_40">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_40_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_40_csrbus_read_data"/>
<output name="interrupt_mapping_40_mdo_mode_hw_read"/>
<output name="interrupt_mapping_40_v_hw_read"/>
<output name="interrupt_mapping_40_t_id_hw_read"/>
<output name="interrupt_mapping_40_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_41_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_41_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_41">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_41_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_41_csrbus_read_data"/>
<output name="interrupt_mapping_41_mdo_mode_hw_read"/>
<output name="interrupt_mapping_41_v_hw_read"/>
<output name="interrupt_mapping_41_t_id_hw_read"/>
<output name="interrupt_mapping_41_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_42_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_42_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_42">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_42_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_42_csrbus_read_data"/>
<output name="interrupt_mapping_42_mdo_mode_hw_read"/>
<output name="interrupt_mapping_42_v_hw_read"/>
<output name="interrupt_mapping_42_t_id_hw_read"/>
<output name="interrupt_mapping_42_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_43_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_43_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_43">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_43_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_43_csrbus_read_data"/>
<output name="interrupt_mapping_43_mdo_mode_hw_read"/>
<output name="interrupt_mapping_43_v_hw_read"/>
<output name="interrupt_mapping_43_t_id_hw_read"/>
<output name="interrupt_mapping_43_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_44_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_44_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_44">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_44_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_44_csrbus_read_data"/>
<output name="interrupt_mapping_44_mdo_mode_hw_read"/>
<output name="interrupt_mapping_44_v_hw_read"/>
<output name="interrupt_mapping_44_t_id_hw_read"/>
<output name="interrupt_mapping_44_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_45_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_45_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_45">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_45_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_45_csrbus_read_data"/>
<output name="interrupt_mapping_45_mdo_mode_hw_read"/>
<output name="interrupt_mapping_45_v_hw_read"/>
<output name="interrupt_mapping_45_t_id_hw_read"/>
<output name="interrupt_mapping_45_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_46_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_46_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_46">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_46_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_46_csrbus_read_data"/>
<output name="interrupt_mapping_46_mdo_mode_hw_read"/>
<output name="interrupt_mapping_46_v_hw_read"/>
<output name="interrupt_mapping_46_t_id_hw_read"/>
<output name="interrupt_mapping_46_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_47_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_47_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_47">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_47_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_47_csrbus_read_data"/>
<output name="interrupt_mapping_47_mdo_mode_hw_read"/>
<output name="interrupt_mapping_47_v_hw_read"/>
<output name="interrupt_mapping_47_t_id_hw_read"/>
<output name="interrupt_mapping_47_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_48_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_48_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_48">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_48_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_48_csrbus_read_data"/>
<output name="interrupt_mapping_48_mdo_mode_hw_read"/>
<output name="interrupt_mapping_48_v_hw_read"/>
<output name="interrupt_mapping_48_t_id_hw_read"/>
<output name="interrupt_mapping_48_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_49_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_49_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_49">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_49_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_49_csrbus_read_data"/>
<output name="interrupt_mapping_49_mdo_mode_hw_read"/>
<output name="interrupt_mapping_49_v_hw_read"/>
<output name="interrupt_mapping_49_t_id_hw_read"/>
<output name="interrupt_mapping_49_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_50_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_50_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_50">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_50_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_50_csrbus_read_data"/>
<output name="interrupt_mapping_50_mdo_mode_hw_read"/>
<output name="interrupt_mapping_50_v_hw_read"/>
<output name="interrupt_mapping_50_t_id_hw_read"/>
<output name="interrupt_mapping_50_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_51_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_51_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_51">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_51_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_51_csrbus_read_data"/>
<output name="interrupt_mapping_51_mdo_mode_hw_read"/>
<output name="interrupt_mapping_51_v_hw_read"/>
<output name="interrupt_mapping_51_t_id_hw_read"/>
<output name="interrupt_mapping_51_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_52_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_52_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_52">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_52_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_52_csrbus_read_data"/>
<output name="interrupt_mapping_52_mdo_mode_hw_read"/>
<output name="interrupt_mapping_52_v_hw_read"/>
<output name="interrupt_mapping_52_t_id_hw_read"/>
<output name="interrupt_mapping_52_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_53_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_53_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_53">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_53_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_53_csrbus_read_data"/>
<output name="interrupt_mapping_53_mdo_mode_hw_read"/>
<output name="interrupt_mapping_53_v_hw_read"/>
<output name="interrupt_mapping_53_t_id_hw_read"/>
<output name="interrupt_mapping_53_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_54_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_54_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_54">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_54_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_54_csrbus_read_data"/>
<output name="interrupt_mapping_54_mdo_mode_hw_read"/>
<output name="interrupt_mapping_54_v_hw_read"/>
<output name="interrupt_mapping_54_t_id_hw_read"/>
<output name="interrupt_mapping_54_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_55_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_55_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_55">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_55_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_55_csrbus_read_data"/>
<output name="interrupt_mapping_55_mdo_mode_hw_read"/>
<output name="interrupt_mapping_55_v_hw_read"/>
<output name="interrupt_mapping_55_t_id_hw_read"/>
<output name="interrupt_mapping_55_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_56_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_56_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_56">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_56_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_56_csrbus_read_data"/>
<output name="interrupt_mapping_56_mdo_mode_hw_read"/>
<output name="interrupt_mapping_56_v_hw_read"/>
<output name="interrupt_mapping_56_t_id_hw_read"/>
<output name="interrupt_mapping_56_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_57_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_57_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_57">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_57_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_57_csrbus_read_data"/>
<output name="interrupt_mapping_57_mdo_mode_hw_read"/>
<output name="interrupt_mapping_57_v_hw_read"/>
<output name="interrupt_mapping_57_t_id_hw_read"/>
<output name="interrupt_mapping_57_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_58_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_58_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_58">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_58_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_58_csrbus_read_data"/>
<output name="interrupt_mapping_58_mdo_mode_hw_read"/>
<output name="interrupt_mapping_58_v_hw_read"/>
<output name="interrupt_mapping_58_t_id_hw_read"/>
<output name="interrupt_mapping_58_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_59_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_59_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_59">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_59_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_59_csrbus_read_data"/>
<output name="interrupt_mapping_59_mdo_mode_hw_read"/>
<output name="interrupt_mapping_59_v_hw_read"/>
<output name="interrupt_mapping_59_t_id_hw_read"/>
<output name="interrupt_mapping_59_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_62_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_62_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_62">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_62_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_62_csrbus_read_data"/>
<output name="interrupt_mapping_62_mdo_mode_hw_read"/>
<output name="interrupt_mapping_62_v_hw_read"/>
<output name="interrupt_mapping_62_t_id_hw_read"/>
<output name="interrupt_mapping_62_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_63_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_63_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="449" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="200" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_63">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_63_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_63_csrbus_read_data"/>
<output name="interrupt_mapping_63_mdo_mode_hw_read"/>
<output name="interrupt_mapping_63_v_hw_read"/>
<output name="interrupt_mapping_63_t_id_hw_read"/>
<output name="interrupt_mapping_63_int_cntrl_num_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="dmu_imu_iss_csr_interrupt_retry_timer_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_retry_timer_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="849" nStmts="0" nExprs="400" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="408" />
</block>
<block name="dmu_imu_iss_csr_interrupt_retry_timer">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_retry_timer_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_retry_timer_csrbus_read_data"/>
<output name="interrupt_retry_timer_limit_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="dmu_imu_iss_csrpipe_5">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<output name="out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="40" nStmts="1" nExprs="1" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="18" />
</block>
<block name="dmu_imu_iss_csrpipe_87">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="data5"/>
<input name="data6"/>
<input name="data7"/>
<input name="data8"/>
<input name="data9"/>
<input name="data10"/>
<input name="data11"/>
<input name="data12"/>
<input name="data13"/>
<input name="data14"/>
<input name="data15"/>
<input name="data16"/>
<input name="data17"/>
<input name="data18"/>
<input name="data19"/>
<input name="data20"/>
<input name="data21"/>
<input name="data22"/>
<input name="data23"/>
<input name="data24"/>
<input name="data25"/>
<input name="data26"/>
<input name="data27"/>
<input name="data28"/>
<input name="data29"/>
<input name="data30"/>
<input name="data31"/>
<input name="data32"/>
<input name="data33"/>
<input name="data34"/>
<input name="data35"/>
<input name="data36"/>
<input name="data37"/>
<input name="data38"/>
<input name="data39"/>
<input name="data40"/>
<input name="data41"/>
<input name="data42"/>
<input name="data43"/>
<input name="data44"/>
<input name="data45"/>
<input name="data46"/>
<input name="data47"/>
<input name="data48"/>
<input name="data49"/>
<input name="data50"/>
<input name="data51"/>
<input name="data52"/>
<input name="data53"/>
<input name="data54"/>
<input name="data55"/>
<input name="data56"/>
<input name="data57"/>
<input name="data58"/>
<input name="data59"/>
<input name="data60"/>
<input name="data61"/>
<input name="data62"/>
<input name="data63"/>
<input name="data64"/>
<input name="data65"/>
<input name="data66"/>
<input name="data67"/>
<input name="data68"/>
<input name="data69"/>
<input name="data70"/>
<input name="data71"/>
<input name="data72"/>
<input name="data73"/>
<input name="data74"/>
<input name="data75"/>
<input name="data76"/>
<input name="data77"/>
<input name="data78"/>
<input name="data79"/>
<input name="data80"/>
<input name="data81"/>
<input name="data82"/>
<input name="data83"/>
<input name="data84"/>
<input name="data85"/>
<input name="data86"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<input name="sel5"/>
<input name="sel6"/>
<input name="sel7"/>
<input name="sel8"/>
<input name="sel9"/>
<input name="sel10"/>
<input name="sel11"/>
<input name="sel12"/>
<input name="sel13"/>
<input name="sel14"/>
<input name="sel15"/>
<input name="sel16"/>
<input name="sel17"/>
<input name="sel18"/>
<input name="sel19"/>
<input name="sel20"/>
<input name="sel21"/>
<input name="sel22"/>
<input name="sel23"/>
<input name="sel24"/>
<input name="sel25"/>
<input name="sel26"/>
<input name="sel27"/>
<input name="sel28"/>
<input name="sel29"/>
<input name="sel30"/>
<input name="sel31"/>
<input name="sel32"/>
<input name="sel33"/>
<input name="sel34"/>
<input name="sel35"/>
<input name="sel36"/>
<input name="sel37"/>
<input name="sel38"/>
<input name="sel39"/>
<input name="sel40"/>
<input name="sel41"/>
<input name="sel42"/>
<input name="sel43"/>
<input name="sel44"/>
<input name="sel45"/>
<input name="sel46"/>
<input name="sel47"/>
<input name="sel48"/>
<input name="sel49"/>
<input name="sel50"/>
<input name="sel51"/>
<input name="sel52"/>
<input name="sel53"/>
<input name="sel54"/>
<input name="sel55"/>
<input name="sel56"/>
<input name="sel57"/>
<input name="sel58"/>
<input name="sel59"/>
<input name="sel60"/>
<input name="sel61"/>
<input name="sel62"/>
<input name="sel63"/>
<input name="sel64"/>
<input name="sel65"/>
<input name="sel66"/>
<input name="sel67"/>
<input name="sel68"/>
<input name="sel69"/>
<input name="sel70"/>
<input name="sel71"/>
<input name="sel72"/>
<input name="sel73"/>
<input name="sel74"/>
<input name="sel75"/>
<input name="sel76"/>
<input name="sel77"/>
<input name="sel78"/>
<input name="sel79"/>
<input name="sel80"/>
<input name="sel81"/>
<input name="sel82"/>
<input name="sel83"/>
<input name="sel84"/>
<input name="sel85"/>
<input name="sel86"/>
<output name="out"/>
<complexity cyclo1="90" cyclo2="90" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="89" />
<volume nNodes="450" nStmts="1" nExprs="1" nInputs="178" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="176" nWAssign="89" nOther="182" />
</block>
<block name="dmu_imu_iss_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="clr_int_reg_20_int_state_ext_read_data"/>
<input name="clr_int_reg_21_int_state_ext_read_data"/>
<input name="clr_int_reg_22_int_state_ext_read_data"/>
<input name="clr_int_reg_23_int_state_ext_read_data"/>
<input name="clr_int_reg_24_int_state_ext_read_data"/>
<input name="clr_int_reg_25_int_state_ext_read_data"/>
<input name="clr_int_reg_26_int_state_ext_read_data"/>
<input name="clr_int_reg_27_int_state_ext_read_data"/>
<input name="clr_int_reg_28_int_state_ext_read_data"/>
<input name="clr_int_reg_29_int_state_ext_read_data"/>
<input name="clr_int_reg_30_int_state_ext_read_data"/>
<input name="clr_int_reg_31_int_state_ext_read_data"/>
<input name="clr_int_reg_32_int_state_ext_read_data"/>
<input name="clr_int_reg_33_int_state_ext_read_data"/>
<input name="clr_int_reg_34_int_state_ext_read_data"/>
<input name="clr_int_reg_35_int_state_ext_read_data"/>
<input name="clr_int_reg_36_int_state_ext_read_data"/>
<input name="clr_int_reg_37_int_state_ext_read_data"/>
<input name="clr_int_reg_38_int_state_ext_read_data"/>
<input name="clr_int_reg_39_int_state_ext_read_data"/>
<input name="clr_int_reg_40_int_state_ext_read_data"/>
<input name="clr_int_reg_41_int_state_ext_read_data"/>
<input name="clr_int_reg_42_int_state_ext_read_data"/>
<input name="clr_int_reg_43_int_state_ext_read_data"/>
<input name="clr_int_reg_44_int_state_ext_read_data"/>
<input name="clr_int_reg_45_int_state_ext_read_data"/>
<input name="clr_int_reg_46_int_state_ext_read_data"/>
<input name="clr_int_reg_47_int_state_ext_read_data"/>
<input name="clr_int_reg_48_int_state_ext_read_data"/>
<input name="clr_int_reg_49_int_state_ext_read_data"/>
<input name="clr_int_reg_50_int_state_ext_read_data"/>
<input name="clr_int_reg_51_int_state_ext_read_data"/>
<input name="clr_int_reg_52_int_state_ext_read_data"/>
<input name="clr_int_reg_53_int_state_ext_read_data"/>
<input name="clr_int_reg_54_int_state_ext_read_data"/>
<input name="clr_int_reg_55_int_state_ext_read_data"/>
<input name="clr_int_reg_56_int_state_ext_read_data"/>
<input name="clr_int_reg_57_int_state_ext_read_data"/>
<input name="clr_int_reg_58_int_state_ext_read_data"/>
<input name="clr_int_reg_59_int_state_ext_read_data"/>
<input name="clr_int_reg_62_int_state_ext_read_data"/>
<input name="clr_int_reg_63_int_state_ext_read_data"/>
<input name="interrupt_state_status_1_state_ext_read_data"/>
<input name="interrupt_state_status_2_state_ext_read_data"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_wr"/>
<output name="interrupt_mapping_20_mdo_mode_hw_read"/>
<output name="interrupt_mapping_20_v_hw_read"/>
<output name="interrupt_mapping_20_t_id_hw_read"/>
<output name="interrupt_mapping_20_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_21_mdo_mode_hw_read"/>
<output name="interrupt_mapping_21_v_hw_read"/>
<output name="interrupt_mapping_21_t_id_hw_read"/>
<output name="interrupt_mapping_21_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_22_mdo_mode_hw_read"/>
<output name="interrupt_mapping_22_v_hw_read"/>
<output name="interrupt_mapping_22_t_id_hw_read"/>
<output name="interrupt_mapping_22_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_23_mdo_mode_hw_read"/>
<output name="interrupt_mapping_23_v_hw_read"/>
<output name="interrupt_mapping_23_t_id_hw_read"/>
<output name="interrupt_mapping_23_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_24_mdo_mode_hw_read"/>
<output name="interrupt_mapping_24_v_hw_read"/>
<output name="interrupt_mapping_24_t_id_hw_read"/>
<output name="interrupt_mapping_24_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_25_mdo_mode_hw_read"/>
<output name="interrupt_mapping_25_v_hw_read"/>
<output name="interrupt_mapping_25_t_id_hw_read"/>
<output name="interrupt_mapping_25_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_26_mdo_mode_hw_read"/>
<output name="interrupt_mapping_26_v_hw_read"/>
<output name="interrupt_mapping_26_t_id_hw_read"/>
<output name="interrupt_mapping_26_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_27_mdo_mode_hw_read"/>
<output name="interrupt_mapping_27_v_hw_read"/>
<output name="interrupt_mapping_27_t_id_hw_read"/>
<output name="interrupt_mapping_27_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_28_mdo_mode_hw_read"/>
<output name="interrupt_mapping_28_v_hw_read"/>
<output name="interrupt_mapping_28_t_id_hw_read"/>
<output name="interrupt_mapping_28_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_29_mdo_mode_hw_read"/>
<output name="interrupt_mapping_29_v_hw_read"/>
<output name="interrupt_mapping_29_t_id_hw_read"/>
<output name="interrupt_mapping_29_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_30_mdo_mode_hw_read"/>
<output name="interrupt_mapping_30_v_hw_read"/>
<output name="interrupt_mapping_30_t_id_hw_read"/>
<output name="interrupt_mapping_30_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_31_mdo_mode_hw_read"/>
<output name="interrupt_mapping_31_v_hw_read"/>
<output name="interrupt_mapping_31_t_id_hw_read"/>
<output name="interrupt_mapping_31_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_32_mdo_mode_hw_read"/>
<output name="interrupt_mapping_32_v_hw_read"/>
<output name="interrupt_mapping_32_t_id_hw_read"/>
<output name="interrupt_mapping_32_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_33_mdo_mode_hw_read"/>
<output name="interrupt_mapping_33_v_hw_read"/>
<output name="interrupt_mapping_33_t_id_hw_read"/>
<output name="interrupt_mapping_33_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_34_mdo_mode_hw_read"/>
<output name="interrupt_mapping_34_v_hw_read"/>
<output name="interrupt_mapping_34_t_id_hw_read"/>
<output name="interrupt_mapping_34_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_35_mdo_mode_hw_read"/>
<output name="interrupt_mapping_35_v_hw_read"/>
<output name="interrupt_mapping_35_t_id_hw_read"/>
<output name="interrupt_mapping_35_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_36_mdo_mode_hw_read"/>
<output name="interrupt_mapping_36_v_hw_read"/>
<output name="interrupt_mapping_36_t_id_hw_read"/>
<output name="interrupt_mapping_36_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_37_mdo_mode_hw_read"/>
<output name="interrupt_mapping_37_v_hw_read"/>
<output name="interrupt_mapping_37_t_id_hw_read"/>
<output name="interrupt_mapping_37_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_38_mdo_mode_hw_read"/>
<output name="interrupt_mapping_38_v_hw_read"/>
<output name="interrupt_mapping_38_t_id_hw_read"/>
<output name="interrupt_mapping_38_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_39_mdo_mode_hw_read"/>
<output name="interrupt_mapping_39_v_hw_read"/>
<output name="interrupt_mapping_39_t_id_hw_read"/>
<output name="interrupt_mapping_39_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_40_mdo_mode_hw_read"/>
<output name="interrupt_mapping_40_v_hw_read"/>
<output name="interrupt_mapping_40_t_id_hw_read"/>
<output name="interrupt_mapping_40_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_41_mdo_mode_hw_read"/>
<output name="interrupt_mapping_41_v_hw_read"/>
<output name="interrupt_mapping_41_t_id_hw_read"/>
<output name="interrupt_mapping_41_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_42_mdo_mode_hw_read"/>
<output name="interrupt_mapping_42_v_hw_read"/>
<output name="interrupt_mapping_42_t_id_hw_read"/>
<output name="interrupt_mapping_42_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_43_mdo_mode_hw_read"/>
<output name="interrupt_mapping_43_v_hw_read"/>
<output name="interrupt_mapping_43_t_id_hw_read"/>
<output name="interrupt_mapping_43_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_44_mdo_mode_hw_read"/>
<output name="interrupt_mapping_44_v_hw_read"/>
<output name="interrupt_mapping_44_t_id_hw_read"/>
<output name="interrupt_mapping_44_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_45_mdo_mode_hw_read"/>
<output name="interrupt_mapping_45_v_hw_read"/>
<output name="interrupt_mapping_45_t_id_hw_read"/>
<output name="interrupt_mapping_45_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_46_mdo_mode_hw_read"/>
<output name="interrupt_mapping_46_v_hw_read"/>
<output name="interrupt_mapping_46_t_id_hw_read"/>
<output name="interrupt_mapping_46_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_47_mdo_mode_hw_read"/>
<output name="interrupt_mapping_47_v_hw_read"/>
<output name="interrupt_mapping_47_t_id_hw_read"/>
<output name="interrupt_mapping_47_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_48_mdo_mode_hw_read"/>
<output name="interrupt_mapping_48_v_hw_read"/>
<output name="interrupt_mapping_48_t_id_hw_read"/>
<output name="interrupt_mapping_48_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_49_mdo_mode_hw_read"/>
<output name="interrupt_mapping_49_v_hw_read"/>
<output name="interrupt_mapping_49_t_id_hw_read"/>
<output name="interrupt_mapping_49_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_50_mdo_mode_hw_read"/>
<output name="interrupt_mapping_50_v_hw_read"/>
<output name="interrupt_mapping_50_t_id_hw_read"/>
<output name="interrupt_mapping_50_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_51_mdo_mode_hw_read"/>
<output name="interrupt_mapping_51_v_hw_read"/>
<output name="interrupt_mapping_51_t_id_hw_read"/>
<output name="interrupt_mapping_51_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_52_mdo_mode_hw_read"/>
<output name="interrupt_mapping_52_v_hw_read"/>
<output name="interrupt_mapping_52_t_id_hw_read"/>
<output name="interrupt_mapping_52_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_53_mdo_mode_hw_read"/>
<output name="interrupt_mapping_53_v_hw_read"/>
<output name="interrupt_mapping_53_t_id_hw_read"/>
<output name="interrupt_mapping_53_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_54_mdo_mode_hw_read"/>
<output name="interrupt_mapping_54_v_hw_read"/>
<output name="interrupt_mapping_54_t_id_hw_read"/>
<output name="interrupt_mapping_54_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_55_mdo_mode_hw_read"/>
<output name="interrupt_mapping_55_v_hw_read"/>
<output name="interrupt_mapping_55_t_id_hw_read"/>
<output name="interrupt_mapping_55_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_56_mdo_mode_hw_read"/>
<output name="interrupt_mapping_56_v_hw_read"/>
<output name="interrupt_mapping_56_t_id_hw_read"/>
<output name="interrupt_mapping_56_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_57_mdo_mode_hw_read"/>
<output name="interrupt_mapping_57_v_hw_read"/>
<output name="interrupt_mapping_57_t_id_hw_read"/>
<output name="interrupt_mapping_57_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_58_mdo_mode_hw_read"/>
<output name="interrupt_mapping_58_v_hw_read"/>
<output name="interrupt_mapping_58_t_id_hw_read"/>
<output name="interrupt_mapping_58_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_59_mdo_mode_hw_read"/>
<output name="interrupt_mapping_59_v_hw_read"/>
<output name="interrupt_mapping_59_t_id_hw_read"/>
<output name="interrupt_mapping_59_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_62_mdo_mode_hw_read"/>
<output name="interrupt_mapping_62_v_hw_read"/>
<output name="interrupt_mapping_62_t_id_hw_read"/>
<output name="interrupt_mapping_62_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_63_mdo_mode_hw_read"/>
<output name="interrupt_mapping_63_v_hw_read"/>
<output name="interrupt_mapping_63_t_id_hw_read"/>
<output name="interrupt_mapping_63_int_cntrl_num_hw_read"/>
<output name="clr_int_reg_20_int_state_ext_wr_data"/>
<output name="clr_int_reg_20_ext_select"/>
<output name="clr_int_reg_21_int_state_ext_wr_data"/>
<output name="clr_int_reg_21_ext_select"/>
<output name="clr_int_reg_22_int_state_ext_wr_data"/>
<output name="clr_int_reg_22_ext_select"/>
<output name="clr_int_reg_23_int_state_ext_wr_data"/>
<output name="clr_int_reg_23_ext_select"/>
<output name="clr_int_reg_24_int_state_ext_wr_data"/>
<output name="clr_int_reg_24_ext_select"/>
<output name="clr_int_reg_25_int_state_ext_wr_data"/>
<output name="clr_int_reg_25_ext_select"/>
<output name="clr_int_reg_26_int_state_ext_wr_data"/>
<output name="clr_int_reg_26_ext_select"/>
<output name="clr_int_reg_27_int_state_ext_wr_data"/>
<output name="clr_int_reg_27_ext_select"/>
<output name="clr_int_reg_28_int_state_ext_wr_data"/>
<output name="clr_int_reg_28_ext_select"/>
<output name="clr_int_reg_29_int_state_ext_wr_data"/>
<output name="clr_int_reg_29_ext_select"/>
<output name="clr_int_reg_30_int_state_ext_wr_data"/>
<output name="clr_int_reg_30_ext_select"/>
<output name="clr_int_reg_31_int_state_ext_wr_data"/>
<output name="clr_int_reg_31_ext_select"/>
<output name="clr_int_reg_32_int_state_ext_wr_data"/>
<output name="clr_int_reg_32_ext_select"/>
<output name="clr_int_reg_33_int_state_ext_wr_data"/>
<output name="clr_int_reg_33_ext_select"/>
<output name="clr_int_reg_34_int_state_ext_wr_data"/>
<output name="clr_int_reg_34_ext_select"/>
<output name="clr_int_reg_35_int_state_ext_wr_data"/>
<output name="clr_int_reg_35_ext_select"/>
<output name="clr_int_reg_36_int_state_ext_wr_data"/>
<output name="clr_int_reg_36_ext_select"/>
<output name="clr_int_reg_37_int_state_ext_wr_data"/>
<output name="clr_int_reg_37_ext_select"/>
<output name="clr_int_reg_38_int_state_ext_wr_data"/>
<output name="clr_int_reg_38_ext_select"/>
<output name="clr_int_reg_39_int_state_ext_wr_data"/>
<output name="clr_int_reg_39_ext_select"/>
<output name="clr_int_reg_40_int_state_ext_wr_data"/>
<output name="clr_int_reg_40_ext_select"/>
<output name="clr_int_reg_41_int_state_ext_wr_data"/>
<output name="clr_int_reg_41_ext_select"/>
<output name="clr_int_reg_42_int_state_ext_wr_data"/>
<output name="clr_int_reg_42_ext_select"/>
<output name="clr_int_reg_43_int_state_ext_wr_data"/>
<output name="clr_int_reg_43_ext_select"/>
<output name="clr_int_reg_44_int_state_ext_wr_data"/>
<output name="clr_int_reg_44_ext_select"/>
<output name="clr_int_reg_45_int_state_ext_wr_data"/>
<output name="clr_int_reg_45_ext_select"/>
<output name="clr_int_reg_46_int_state_ext_wr_data"/>
<output name="clr_int_reg_46_ext_select"/>
<output name="clr_int_reg_47_int_state_ext_wr_data"/>
<output name="clr_int_reg_47_ext_select"/>
<output name="clr_int_reg_48_int_state_ext_wr_data"/>
<output name="clr_int_reg_48_ext_select"/>
<output name="clr_int_reg_49_int_state_ext_wr_data"/>
<output name="clr_int_reg_49_ext_select"/>
<output name="clr_int_reg_50_int_state_ext_wr_data"/>
<output name="clr_int_reg_50_ext_select"/>
<output name="clr_int_reg_51_int_state_ext_wr_data"/>
<output name="clr_int_reg_51_ext_select"/>
<output name="clr_int_reg_52_int_state_ext_wr_data"/>
<output name="clr_int_reg_52_ext_select"/>
<output name="clr_int_reg_53_int_state_ext_wr_data"/>
<output name="clr_int_reg_53_ext_select"/>
<output name="clr_int_reg_54_int_state_ext_wr_data"/>
<output name="clr_int_reg_54_ext_select"/>
<output name="clr_int_reg_55_int_state_ext_wr_data"/>
<output name="clr_int_reg_55_ext_select"/>
<output name="clr_int_reg_56_int_state_ext_wr_data"/>
<output name="clr_int_reg_56_ext_select"/>
<output name="clr_int_reg_57_int_state_ext_wr_data"/>
<output name="clr_int_reg_57_ext_select"/>
<output name="clr_int_reg_58_int_state_ext_wr_data"/>
<output name="clr_int_reg_58_ext_select"/>
<output name="clr_int_reg_59_int_state_ext_wr_data"/>
<output name="clr_int_reg_59_ext_select"/>
<output name="clr_int_reg_62_int_state_ext_wr_data"/>
<output name="clr_int_reg_62_ext_select"/>
<output name="clr_int_reg_63_int_state_ext_wr_data"/>
<output name="clr_int_reg_63_ext_select"/>
<output name="interrupt_retry_timer_limit_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1697" nStmts="0" nExprs="692" nInputs="52" nOutputs="258" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="1004" />
</block>
<block name="dmu_imu_iss_default_grp">
<input name="clk"/>
<input name="interrupt_mapping_20_select_pulse"/>
<input name="interrupt_mapping_21_select_pulse"/>
<input name="interrupt_mapping_22_select_pulse"/>
<input name="interrupt_mapping_23_select_pulse"/>
<input name="interrupt_mapping_24_select_pulse"/>
<input name="interrupt_mapping_25_select_pulse"/>
<input name="interrupt_mapping_26_select_pulse"/>
<input name="interrupt_mapping_27_select_pulse"/>
<input name="interrupt_mapping_28_select_pulse"/>
<input name="interrupt_mapping_29_select_pulse"/>
<input name="interrupt_mapping_30_select_pulse"/>
<input name="interrupt_mapping_31_select_pulse"/>
<input name="interrupt_mapping_32_select_pulse"/>
<input name="interrupt_mapping_33_select_pulse"/>
<input name="interrupt_mapping_34_select_pulse"/>
<input name="interrupt_mapping_35_select_pulse"/>
<input name="interrupt_mapping_36_select_pulse"/>
<input name="interrupt_mapping_37_select_pulse"/>
<input name="interrupt_mapping_38_select_pulse"/>
<input name="interrupt_mapping_39_select_pulse"/>
<input name="interrupt_mapping_40_select_pulse"/>
<input name="interrupt_mapping_41_select_pulse"/>
<input name="interrupt_mapping_42_select_pulse"/>
<input name="interrupt_mapping_43_select_pulse"/>
<input name="interrupt_mapping_44_select_pulse"/>
<input name="interrupt_mapping_45_select_pulse"/>
<input name="interrupt_mapping_46_select_pulse"/>
<input name="interrupt_mapping_47_select_pulse"/>
<input name="interrupt_mapping_48_select_pulse"/>
<input name="interrupt_mapping_49_select_pulse"/>
<input name="interrupt_mapping_50_select_pulse"/>
<input name="interrupt_mapping_51_select_pulse"/>
<input name="interrupt_mapping_52_select_pulse"/>
<input name="interrupt_mapping_53_select_pulse"/>
<input name="interrupt_mapping_54_select_pulse"/>
<input name="interrupt_mapping_55_select_pulse"/>
<input name="interrupt_mapping_56_select_pulse"/>
<input name="interrupt_mapping_57_select_pulse"/>
<input name="interrupt_mapping_58_select_pulse"/>
<input name="interrupt_mapping_59_select_pulse"/>
<input name="interrupt_mapping_62_select_pulse"/>
<input name="interrupt_mapping_63_select_pulse"/>
<input name="clr_int_reg_20_select"/>
<input name="clr_int_reg_20_ext_read_data"/>
<input name="clr_int_reg_21_select"/>
<input name="clr_int_reg_21_ext_read_data"/>
<input name="clr_int_reg_22_select"/>
<input name="clr_int_reg_22_ext_read_data"/>
<input name="clr_int_reg_23_select"/>
<input name="clr_int_reg_23_ext_read_data"/>
<input name="clr_int_reg_24_select"/>
<input name="clr_int_reg_24_ext_read_data"/>
<input name="clr_int_reg_25_select"/>
<input name="clr_int_reg_25_ext_read_data"/>
<input name="clr_int_reg_26_select"/>
<input name="clr_int_reg_26_ext_read_data"/>
<input name="clr_int_reg_27_select"/>
<input name="clr_int_reg_27_ext_read_data"/>
<input name="clr_int_reg_28_select"/>
<input name="clr_int_reg_28_ext_read_data"/>
<input name="clr_int_reg_29_select"/>
<input name="clr_int_reg_29_ext_read_data"/>
<input name="clr_int_reg_30_select"/>
<input name="clr_int_reg_30_ext_read_data"/>
<input name="clr_int_reg_31_select"/>
<input name="clr_int_reg_31_ext_read_data"/>
<input name="clr_int_reg_32_select"/>
<input name="clr_int_reg_32_ext_read_data"/>
<input name="clr_int_reg_33_select"/>
<input name="clr_int_reg_33_ext_read_data"/>
<input name="clr_int_reg_34_select"/>
<input name="clr_int_reg_34_ext_read_data"/>
<input name="clr_int_reg_35_select"/>
<input name="clr_int_reg_35_ext_read_data"/>
<input name="clr_int_reg_36_select"/>
<input name="clr_int_reg_36_ext_read_data"/>
<input name="clr_int_reg_37_select"/>
<input name="clr_int_reg_37_ext_read_data"/>
<input name="clr_int_reg_38_select"/>
<input name="clr_int_reg_38_ext_read_data"/>
<input name="clr_int_reg_39_select"/>
<input name="clr_int_reg_39_ext_read_data"/>
<input name="clr_int_reg_40_select"/>
<input name="clr_int_reg_40_ext_read_data"/>
<input name="clr_int_reg_41_select"/>
<input name="clr_int_reg_41_ext_read_data"/>
<input name="clr_int_reg_42_select"/>
<input name="clr_int_reg_42_ext_read_data"/>
<input name="clr_int_reg_43_select"/>
<input name="clr_int_reg_43_ext_read_data"/>
<input name="clr_int_reg_44_select"/>
<input name="clr_int_reg_44_ext_read_data"/>
<input name="clr_int_reg_45_select"/>
<input name="clr_int_reg_45_ext_read_data"/>
<input name="clr_int_reg_46_select"/>
<input name="clr_int_reg_46_ext_read_data"/>
<input name="clr_int_reg_47_select"/>
<input name="clr_int_reg_47_ext_read_data"/>
<input name="clr_int_reg_48_select"/>
<input name="clr_int_reg_48_ext_read_data"/>
<input name="clr_int_reg_49_select"/>
<input name="clr_int_reg_49_ext_read_data"/>
<input name="clr_int_reg_50_select"/>
<input name="clr_int_reg_50_ext_read_data"/>
<input name="clr_int_reg_51_select"/>
<input name="clr_int_reg_51_ext_read_data"/>
<input name="clr_int_reg_52_select"/>
<input name="clr_int_reg_52_ext_read_data"/>
<input name="clr_int_reg_53_select"/>
<input name="clr_int_reg_53_ext_read_data"/>
<input name="clr_int_reg_54_select"/>
<input name="clr_int_reg_54_ext_read_data"/>
<input name="clr_int_reg_55_select"/>
<input name="clr_int_reg_55_ext_read_data"/>
<input name="clr_int_reg_56_select"/>
<input name="clr_int_reg_56_ext_read_data"/>
<input name="clr_int_reg_57_select"/>
<input name="clr_int_reg_57_ext_read_data"/>
<input name="clr_int_reg_58_select"/>
<input name="clr_int_reg_58_ext_read_data"/>
<input name="clr_int_reg_59_select"/>
<input name="clr_int_reg_59_ext_read_data"/>
<input name="clr_int_reg_62_select"/>
<input name="clr_int_reg_62_ext_read_data"/>
<input name="clr_int_reg_63_select"/>
<input name="clr_int_reg_63_ext_read_data"/>
<input name="interrupt_retry_timer_select_pulse"/>
<input name="interrupt_state_status_1_select"/>
<input name="interrupt_state_status_1_ext_read_data"/>
<input name="interrupt_state_status_2_select"/>
<input name="interrupt_state_status_2_ext_read_data"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="interrupt_mapping_20_mdo_mode_hw_read"/>
<output name="interrupt_mapping_20_v_hw_read"/>
<output name="interrupt_mapping_20_t_id_hw_read"/>
<output name="interrupt_mapping_20_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_21_mdo_mode_hw_read"/>
<output name="interrupt_mapping_21_v_hw_read"/>
<output name="interrupt_mapping_21_t_id_hw_read"/>
<output name="interrupt_mapping_21_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_22_mdo_mode_hw_read"/>
<output name="interrupt_mapping_22_v_hw_read"/>
<output name="interrupt_mapping_22_t_id_hw_read"/>
<output name="interrupt_mapping_22_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_23_mdo_mode_hw_read"/>
<output name="interrupt_mapping_23_v_hw_read"/>
<output name="interrupt_mapping_23_t_id_hw_read"/>
<output name="interrupt_mapping_23_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_24_mdo_mode_hw_read"/>
<output name="interrupt_mapping_24_v_hw_read"/>
<output name="interrupt_mapping_24_t_id_hw_read"/>
<output name="interrupt_mapping_24_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_25_mdo_mode_hw_read"/>
<output name="interrupt_mapping_25_v_hw_read"/>
<output name="interrupt_mapping_25_t_id_hw_read"/>
<output name="interrupt_mapping_25_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_26_mdo_mode_hw_read"/>
<output name="interrupt_mapping_26_v_hw_read"/>
<output name="interrupt_mapping_26_t_id_hw_read"/>
<output name="interrupt_mapping_26_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_27_mdo_mode_hw_read"/>
<output name="interrupt_mapping_27_v_hw_read"/>
<output name="interrupt_mapping_27_t_id_hw_read"/>
<output name="interrupt_mapping_27_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_28_mdo_mode_hw_read"/>
<output name="interrupt_mapping_28_v_hw_read"/>
<output name="interrupt_mapping_28_t_id_hw_read"/>
<output name="interrupt_mapping_28_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_29_mdo_mode_hw_read"/>
<output name="interrupt_mapping_29_v_hw_read"/>
<output name="interrupt_mapping_29_t_id_hw_read"/>
<output name="interrupt_mapping_29_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_30_mdo_mode_hw_read"/>
<output name="interrupt_mapping_30_v_hw_read"/>
<output name="interrupt_mapping_30_t_id_hw_read"/>
<output name="interrupt_mapping_30_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_31_mdo_mode_hw_read"/>
<output name="interrupt_mapping_31_v_hw_read"/>
<output name="interrupt_mapping_31_t_id_hw_read"/>
<output name="interrupt_mapping_31_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_32_mdo_mode_hw_read"/>
<output name="interrupt_mapping_32_v_hw_read"/>
<output name="interrupt_mapping_32_t_id_hw_read"/>
<output name="interrupt_mapping_32_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_33_mdo_mode_hw_read"/>
<output name="interrupt_mapping_33_v_hw_read"/>
<output name="interrupt_mapping_33_t_id_hw_read"/>
<output name="interrupt_mapping_33_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_34_mdo_mode_hw_read"/>
<output name="interrupt_mapping_34_v_hw_read"/>
<output name="interrupt_mapping_34_t_id_hw_read"/>
<output name="interrupt_mapping_34_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_35_mdo_mode_hw_read"/>
<output name="interrupt_mapping_35_v_hw_read"/>
<output name="interrupt_mapping_35_t_id_hw_read"/>
<output name="interrupt_mapping_35_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_36_mdo_mode_hw_read"/>
<output name="interrupt_mapping_36_v_hw_read"/>
<output name="interrupt_mapping_36_t_id_hw_read"/>
<output name="interrupt_mapping_36_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_37_mdo_mode_hw_read"/>
<output name="interrupt_mapping_37_v_hw_read"/>
<output name="interrupt_mapping_37_t_id_hw_read"/>
<output name="interrupt_mapping_37_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_38_mdo_mode_hw_read"/>
<output name="interrupt_mapping_38_v_hw_read"/>
<output name="interrupt_mapping_38_t_id_hw_read"/>
<output name="interrupt_mapping_38_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_39_mdo_mode_hw_read"/>
<output name="interrupt_mapping_39_v_hw_read"/>
<output name="interrupt_mapping_39_t_id_hw_read"/>
<output name="interrupt_mapping_39_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_40_mdo_mode_hw_read"/>
<output name="interrupt_mapping_40_v_hw_read"/>
<output name="interrupt_mapping_40_t_id_hw_read"/>
<output name="interrupt_mapping_40_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_41_mdo_mode_hw_read"/>
<output name="interrupt_mapping_41_v_hw_read"/>
<output name="interrupt_mapping_41_t_id_hw_read"/>
<output name="interrupt_mapping_41_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_42_mdo_mode_hw_read"/>
<output name="interrupt_mapping_42_v_hw_read"/>
<output name="interrupt_mapping_42_t_id_hw_read"/>
<output name="interrupt_mapping_42_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_43_mdo_mode_hw_read"/>
<output name="interrupt_mapping_43_v_hw_read"/>
<output name="interrupt_mapping_43_t_id_hw_read"/>
<output name="interrupt_mapping_43_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_44_mdo_mode_hw_read"/>
<output name="interrupt_mapping_44_v_hw_read"/>
<output name="interrupt_mapping_44_t_id_hw_read"/>
<output name="interrupt_mapping_44_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_45_mdo_mode_hw_read"/>
<output name="interrupt_mapping_45_v_hw_read"/>
<output name="interrupt_mapping_45_t_id_hw_read"/>
<output name="interrupt_mapping_45_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_46_mdo_mode_hw_read"/>
<output name="interrupt_mapping_46_v_hw_read"/>
<output name="interrupt_mapping_46_t_id_hw_read"/>
<output name="interrupt_mapping_46_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_47_mdo_mode_hw_read"/>
<output name="interrupt_mapping_47_v_hw_read"/>
<output name="interrupt_mapping_47_t_id_hw_read"/>
<output name="interrupt_mapping_47_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_48_mdo_mode_hw_read"/>
<output name="interrupt_mapping_48_v_hw_read"/>
<output name="interrupt_mapping_48_t_id_hw_read"/>
<output name="interrupt_mapping_48_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_49_mdo_mode_hw_read"/>
<output name="interrupt_mapping_49_v_hw_read"/>
<output name="interrupt_mapping_49_t_id_hw_read"/>
<output name="interrupt_mapping_49_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_50_mdo_mode_hw_read"/>
<output name="interrupt_mapping_50_v_hw_read"/>
<output name="interrupt_mapping_50_t_id_hw_read"/>
<output name="interrupt_mapping_50_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_51_mdo_mode_hw_read"/>
<output name="interrupt_mapping_51_v_hw_read"/>
<output name="interrupt_mapping_51_t_id_hw_read"/>
<output name="interrupt_mapping_51_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_52_mdo_mode_hw_read"/>
<output name="interrupt_mapping_52_v_hw_read"/>
<output name="interrupt_mapping_52_t_id_hw_read"/>
<output name="interrupt_mapping_52_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_53_mdo_mode_hw_read"/>
<output name="interrupt_mapping_53_v_hw_read"/>
<output name="interrupt_mapping_53_t_id_hw_read"/>
<output name="interrupt_mapping_53_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_54_mdo_mode_hw_read"/>
<output name="interrupt_mapping_54_v_hw_read"/>
<output name="interrupt_mapping_54_t_id_hw_read"/>
<output name="interrupt_mapping_54_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_55_mdo_mode_hw_read"/>
<output name="interrupt_mapping_55_v_hw_read"/>
<output name="interrupt_mapping_55_t_id_hw_read"/>
<output name="interrupt_mapping_55_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_56_mdo_mode_hw_read"/>
<output name="interrupt_mapping_56_v_hw_read"/>
<output name="interrupt_mapping_56_t_id_hw_read"/>
<output name="interrupt_mapping_56_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_57_mdo_mode_hw_read"/>
<output name="interrupt_mapping_57_v_hw_read"/>
<output name="interrupt_mapping_57_t_id_hw_read"/>
<output name="interrupt_mapping_57_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_58_mdo_mode_hw_read"/>
<output name="interrupt_mapping_58_v_hw_read"/>
<output name="interrupt_mapping_58_t_id_hw_read"/>
<output name="interrupt_mapping_58_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_59_mdo_mode_hw_read"/>
<output name="interrupt_mapping_59_v_hw_read"/>
<output name="interrupt_mapping_59_t_id_hw_read"/>
<output name="interrupt_mapping_59_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_62_mdo_mode_hw_read"/>
<output name="interrupt_mapping_62_v_hw_read"/>
<output name="interrupt_mapping_62_t_id_hw_read"/>
<output name="interrupt_mapping_62_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_63_mdo_mode_hw_read"/>
<output name="interrupt_mapping_63_v_hw_read"/>
<output name="interrupt_mapping_63_t_id_hw_read"/>
<output name="interrupt_mapping_63_int_cntrl_num_hw_read"/>
<output name="clr_int_reg_20_ext_select"/>
<output name="clr_int_reg_20_int_state_ext_wr_data"/>
<output name="clr_int_reg_21_ext_select"/>
<output name="clr_int_reg_21_int_state_ext_wr_data"/>
<output name="clr_int_reg_22_ext_select"/>
<output name="clr_int_reg_22_int_state_ext_wr_data"/>
<output name="clr_int_reg_23_ext_select"/>
<output name="clr_int_reg_23_int_state_ext_wr_data"/>
<output name="clr_int_reg_24_ext_select"/>
<output name="clr_int_reg_24_int_state_ext_wr_data"/>
<output name="clr_int_reg_25_ext_select"/>
<output name="clr_int_reg_25_int_state_ext_wr_data"/>
<output name="clr_int_reg_26_ext_select"/>
<output name="clr_int_reg_26_int_state_ext_wr_data"/>
<output name="clr_int_reg_27_ext_select"/>
<output name="clr_int_reg_27_int_state_ext_wr_data"/>
<output name="clr_int_reg_28_ext_select"/>
<output name="clr_int_reg_28_int_state_ext_wr_data"/>
<output name="clr_int_reg_29_ext_select"/>
<output name="clr_int_reg_29_int_state_ext_wr_data"/>
<output name="clr_int_reg_30_ext_select"/>
<output name="clr_int_reg_30_int_state_ext_wr_data"/>
<output name="clr_int_reg_31_ext_select"/>
<output name="clr_int_reg_31_int_state_ext_wr_data"/>
<output name="clr_int_reg_32_ext_select"/>
<output name="clr_int_reg_32_int_state_ext_wr_data"/>
<output name="clr_int_reg_33_ext_select"/>
<output name="clr_int_reg_33_int_state_ext_wr_data"/>
<output name="clr_int_reg_34_ext_select"/>
<output name="clr_int_reg_34_int_state_ext_wr_data"/>
<output name="clr_int_reg_35_ext_select"/>
<output name="clr_int_reg_35_int_state_ext_wr_data"/>
<output name="clr_int_reg_36_ext_select"/>
<output name="clr_int_reg_36_int_state_ext_wr_data"/>
<output name="clr_int_reg_37_ext_select"/>
<output name="clr_int_reg_37_int_state_ext_wr_data"/>
<output name="clr_int_reg_38_ext_select"/>
<output name="clr_int_reg_38_int_state_ext_wr_data"/>
<output name="clr_int_reg_39_ext_select"/>
<output name="clr_int_reg_39_int_state_ext_wr_data"/>
<output name="clr_int_reg_40_ext_select"/>
<output name="clr_int_reg_40_int_state_ext_wr_data"/>
<output name="clr_int_reg_41_ext_select"/>
<output name="clr_int_reg_41_int_state_ext_wr_data"/>
<output name="clr_int_reg_42_ext_select"/>
<output name="clr_int_reg_42_int_state_ext_wr_data"/>
<output name="clr_int_reg_43_ext_select"/>
<output name="clr_int_reg_43_int_state_ext_wr_data"/>
<output name="clr_int_reg_44_ext_select"/>
<output name="clr_int_reg_44_int_state_ext_wr_data"/>
<output name="clr_int_reg_45_ext_select"/>
<output name="clr_int_reg_45_int_state_ext_wr_data"/>
<output name="clr_int_reg_46_ext_select"/>
<output name="clr_int_reg_46_int_state_ext_wr_data"/>
<output name="clr_int_reg_47_ext_select"/>
<output name="clr_int_reg_47_int_state_ext_wr_data"/>
<output name="clr_int_reg_48_ext_select"/>
<output name="clr_int_reg_48_int_state_ext_wr_data"/>
<output name="clr_int_reg_49_ext_select"/>
<output name="clr_int_reg_49_int_state_ext_wr_data"/>
<output name="clr_int_reg_50_ext_select"/>
<output name="clr_int_reg_50_int_state_ext_wr_data"/>
<output name="clr_int_reg_51_ext_select"/>
<output name="clr_int_reg_51_int_state_ext_wr_data"/>
<output name="clr_int_reg_52_ext_select"/>
<output name="clr_int_reg_52_int_state_ext_wr_data"/>
<output name="clr_int_reg_53_ext_select"/>
<output name="clr_int_reg_53_int_state_ext_wr_data"/>
<output name="clr_int_reg_54_ext_select"/>
<output name="clr_int_reg_54_int_state_ext_wr_data"/>
<output name="clr_int_reg_55_ext_select"/>
<output name="clr_int_reg_55_int_state_ext_wr_data"/>
<output name="clr_int_reg_56_ext_select"/>
<output name="clr_int_reg_56_int_state_ext_wr_data"/>
<output name="clr_int_reg_57_ext_select"/>
<output name="clr_int_reg_57_int_state_ext_wr_data"/>
<output name="clr_int_reg_58_ext_select"/>
<output name="clr_int_reg_58_int_state_ext_wr_data"/>
<output name="clr_int_reg_59_ext_select"/>
<output name="clr_int_reg_59_int_state_ext_wr_data"/>
<output name="clr_int_reg_62_ext_select"/>
<output name="clr_int_reg_62_int_state_ext_wr_data"/>
<output name="clr_int_reg_63_ext_select"/>
<output name="clr_int_reg_63_int_state_ext_wr_data"/>
<output name="interrupt_retry_timer_limit_hw_read"/>
<output name="daemon_csrbus_wr_out"/>
<output name="read_data_0_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="1820" nStmts="1" nExprs="564" nInputs="135" nOutputs="255" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="168" nWAssign="130" nOther="956" />
</block>
<block name="dmu_imu_iss_fsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_detected"/>
<input name="int_scheduled"/>
<input name="sw_wr"/>
<input name="sw_addr_sel"/>
<input name="sw_wr_data"/>
<output name="mondo_state"/>
<param name="IDLE"/>
<param name="RECEIVED"/>
<param name="PENDING"/>
<complexity cyclo1="12" cyclo2="9" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="7" />
<volume nNodes="59" nStmts="8" nExprs="11" nInputs="7" nOutputs="1" nParams="3" nAlwaysClocks="7" nBAssign="10" nNBAssign="2" nWAssign="4" nOther="17" />
</block>
<block name="dmu_imu_iss_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="interrupt_mapping_20_select_pulse"/>
<input name="interrupt_mapping_21_select_pulse"/>
<input name="interrupt_mapping_22_select_pulse"/>
<input name="interrupt_mapping_23_select_pulse"/>
<input name="interrupt_mapping_24_select_pulse"/>
<input name="interrupt_mapping_25_select_pulse"/>
<input name="interrupt_mapping_26_select_pulse"/>
<input name="interrupt_mapping_27_select_pulse"/>
<input name="interrupt_mapping_28_select_pulse"/>
<input name="interrupt_mapping_29_select_pulse"/>
<input name="interrupt_mapping_30_select_pulse"/>
<input name="interrupt_mapping_31_select_pulse"/>
<input name="interrupt_mapping_32_select_pulse"/>
<input name="interrupt_mapping_33_select_pulse"/>
<input name="interrupt_mapping_34_select_pulse"/>
<input name="interrupt_mapping_35_select_pulse"/>
<input name="interrupt_mapping_36_select_pulse"/>
<input name="interrupt_mapping_37_select_pulse"/>
<input name="interrupt_mapping_38_select_pulse"/>
<input name="interrupt_mapping_39_select_pulse"/>
<input name="interrupt_mapping_40_select_pulse"/>
<input name="interrupt_mapping_41_select_pulse"/>
<input name="interrupt_mapping_42_select_pulse"/>
<input name="interrupt_mapping_43_select_pulse"/>
<input name="interrupt_mapping_44_select_pulse"/>
<input name="interrupt_mapping_45_select_pulse"/>
<input name="interrupt_mapping_46_select_pulse"/>
<input name="interrupt_mapping_47_select_pulse"/>
<input name="interrupt_mapping_48_select_pulse"/>
<input name="interrupt_mapping_49_select_pulse"/>
<input name="interrupt_mapping_50_select_pulse"/>
<input name="interrupt_mapping_51_select_pulse"/>
<input name="interrupt_mapping_52_select_pulse"/>
<input name="interrupt_mapping_53_select_pulse"/>
<input name="interrupt_mapping_54_select_pulse"/>
<input name="interrupt_mapping_55_select_pulse"/>
<input name="interrupt_mapping_56_select_pulse"/>
<input name="interrupt_mapping_57_select_pulse"/>
<input name="interrupt_mapping_58_select_pulse"/>
<input name="interrupt_mapping_59_select_pulse"/>
<input name="interrupt_mapping_62_select_pulse"/>
<input name="interrupt_mapping_63_select_pulse"/>
<input name="clr_int_reg_20_select"/>
<input name="clr_int_reg_21_select"/>
<input name="clr_int_reg_22_select"/>
<input name="clr_int_reg_23_select"/>
<input name="clr_int_reg_24_select"/>
<input name="clr_int_reg_25_select"/>
<input name="clr_int_reg_26_select"/>
<input name="clr_int_reg_27_select"/>
<input name="clr_int_reg_28_select"/>
<input name="clr_int_reg_29_select"/>
<input name="clr_int_reg_30_select"/>
<input name="clr_int_reg_31_select"/>
<input name="clr_int_reg_32_select"/>
<input name="clr_int_reg_33_select"/>
<input name="clr_int_reg_34_select"/>
<input name="clr_int_reg_35_select"/>
<input name="clr_int_reg_36_select"/>
<input name="clr_int_reg_37_select"/>
<input name="clr_int_reg_38_select"/>
<input name="clr_int_reg_39_select"/>
<input name="clr_int_reg_40_select"/>
<input name="clr_int_reg_41_select"/>
<input name="clr_int_reg_42_select"/>
<input name="clr_int_reg_43_select"/>
<input name="clr_int_reg_44_select"/>
<input name="clr_int_reg_45_select"/>
<input name="clr_int_reg_46_select"/>
<input name="clr_int_reg_47_select"/>
<input name="clr_int_reg_48_select"/>
<input name="clr_int_reg_49_select"/>
<input name="clr_int_reg_50_select"/>
<input name="clr_int_reg_51_select"/>
<input name="clr_int_reg_52_select"/>
<input name="clr_int_reg_53_select"/>
<input name="clr_int_reg_54_select"/>
<input name="clr_int_reg_55_select"/>
<input name="clr_int_reg_56_select"/>
<input name="clr_int_reg_57_select"/>
<input name="clr_int_reg_58_select"/>
<input name="clr_int_reg_59_select"/>
<input name="clr_int_reg_62_select"/>
<input name="clr_int_reg_63_select"/>
<input name="interrupt_retry_timer_select_pulse"/>
<input name="interrupt_state_status_1_select"/>
<input name="interrupt_state_status_2_select"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="interrupt_mapping_20_select_pulse_out"/>
<output name="interrupt_mapping_21_select_pulse_out"/>
<output name="interrupt_mapping_22_select_pulse_out"/>
<output name="interrupt_mapping_23_select_pulse_out"/>
<output name="interrupt_mapping_24_select_pulse_out"/>
<output name="interrupt_mapping_25_select_pulse_out"/>
<output name="interrupt_mapping_26_select_pulse_out"/>
<output name="interrupt_mapping_27_select_pulse_out"/>
<output name="interrupt_mapping_28_select_pulse_out"/>
<output name="interrupt_mapping_29_select_pulse_out"/>
<output name="interrupt_mapping_30_select_pulse_out"/>
<output name="interrupt_mapping_31_select_pulse_out"/>
<output name="interrupt_mapping_32_select_pulse_out"/>
<output name="interrupt_mapping_33_select_pulse_out"/>
<output name="interrupt_mapping_34_select_pulse_out"/>
<output name="interrupt_mapping_35_select_pulse_out"/>
<output name="interrupt_mapping_36_select_pulse_out"/>
<output name="interrupt_mapping_37_select_pulse_out"/>
<output name="interrupt_mapping_38_select_pulse_out"/>
<output name="interrupt_mapping_39_select_pulse_out"/>
<output name="interrupt_mapping_40_select_pulse_out"/>
<output name="interrupt_mapping_41_select_pulse_out"/>
<output name="interrupt_mapping_42_select_pulse_out"/>
<output name="interrupt_mapping_43_select_pulse_out"/>
<output name="interrupt_mapping_44_select_pulse_out"/>
<output name="interrupt_mapping_45_select_pulse_out"/>
<output name="interrupt_mapping_46_select_pulse_out"/>
<output name="interrupt_mapping_47_select_pulse_out"/>
<output name="interrupt_mapping_48_select_pulse_out"/>
<output name="interrupt_mapping_49_select_pulse_out"/>
<output name="interrupt_mapping_50_select_pulse_out"/>
<output name="interrupt_mapping_51_select_pulse_out"/>
<output name="interrupt_mapping_52_select_pulse_out"/>
<output name="interrupt_mapping_53_select_pulse_out"/>
<output name="interrupt_mapping_54_select_pulse_out"/>
<output name="interrupt_mapping_55_select_pulse_out"/>
<output name="interrupt_mapping_56_select_pulse_out"/>
<output name="interrupt_mapping_57_select_pulse_out"/>
<output name="interrupt_mapping_58_select_pulse_out"/>
<output name="interrupt_mapping_59_select_pulse_out"/>
<output name="interrupt_mapping_62_select_pulse_out"/>
<output name="interrupt_mapping_63_select_pulse_out"/>
<output name="clr_int_reg_20_select_out"/>
<output name="clr_int_reg_21_select_out"/>
<output name="clr_int_reg_22_select_out"/>
<output name="clr_int_reg_23_select_out"/>
<output name="clr_int_reg_24_select_out"/>
<output name="clr_int_reg_25_select_out"/>
<output name="clr_int_reg_26_select_out"/>
<output name="clr_int_reg_27_select_out"/>
<output name="clr_int_reg_28_select_out"/>
<output name="clr_int_reg_29_select_out"/>
<output name="clr_int_reg_30_select_out"/>
<output name="clr_int_reg_31_select_out"/>
<output name="clr_int_reg_32_select_out"/>
<output name="clr_int_reg_33_select_out"/>
<output name="clr_int_reg_34_select_out"/>
<output name="clr_int_reg_35_select_out"/>
<output name="clr_int_reg_36_select_out"/>
<output name="clr_int_reg_37_select_out"/>
<output name="clr_int_reg_38_select_out"/>
<output name="clr_int_reg_39_select_out"/>
<output name="clr_int_reg_40_select_out"/>
<output name="clr_int_reg_41_select_out"/>
<output name="clr_int_reg_42_select_out"/>
<output name="clr_int_reg_43_select_out"/>
<output name="clr_int_reg_44_select_out"/>
<output name="clr_int_reg_45_select_out"/>
<output name="clr_int_reg_46_select_out"/>
<output name="clr_int_reg_47_select_out"/>
<output name="clr_int_reg_48_select_out"/>
<output name="clr_int_reg_49_select_out"/>
<output name="clr_int_reg_50_select_out"/>
<output name="clr_int_reg_51_select_out"/>
<output name="clr_int_reg_52_select_out"/>
<output name="clr_int_reg_53_select_out"/>
<output name="clr_int_reg_54_select_out"/>
<output name="clr_int_reg_55_select_out"/>
<output name="clr_int_reg_56_select_out"/>
<output name="clr_int_reg_57_select_out"/>
<output name="clr_int_reg_58_select_out"/>
<output name="clr_int_reg_59_select_out"/>
<output name="clr_int_reg_62_select_out"/>
<output name="clr_int_reg_63_select_out"/>
<output name="interrupt_retry_timer_select_pulse_out"/>
<output name="interrupt_state_status_1_select_out"/>
<output name="interrupt_state_status_2_select_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="304" nStmts="0" nExprs="15" nInputs="92" nOutputs="91" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="90" nOther="199" />
</block>
<block name="dmu_imu_iss">
<input name="clk"/>
<input name="rst_l"/>
<input name="rds2iss_intx_int_l"/>
<input name="eqs2iss_eq_int_l"/>
<input name="ics2iss_mondo_62_int_l"/>
<input name="ics2iss_mondo_63_int_l"/>
<input name="gcs2iss_tid_req"/>
<input name="gcs2iss_tid_sel"/>
<input name="gcs2iss_mdo_pending"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<input name="dbg2iss_dbg_sel_a"/>
<input name="dbg2iss_dbg_sel_b"/>
<output name="iss2gcs_gc_0_mdo_needed"/>
<output name="iss2gcs_gc_1_mdo_needed"/>
<output name="iss2gcs_gc_2_mdo_needed"/>
<output name="iss2gcs_gc_3_mdo_needed"/>
<output name="iss2gcs_tid_ack"/>
<output name="iss2gcs_tid"/>
<output name="iss2gcs_mondo_mode"/>
<output name="iss2gcs_counter_limit"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="iss2dbg_dbg_a"/>
<output name="iss2dbg_dbg_b"/>
<complexity cyclo1="75" cyclo2="12" nCaseStmts="9" nCaseItems="72" nLoops="0" nIfStmts="2" />
<volume nNodes="1774" nStmts="11" nExprs="729" nInputs="17" nOutputs="14" nParams="0" nAlwaysClocks="121" nBAssign="72" nNBAssign="6" nWAssign="63" nOther="772" />
</block>
<block name="dmu_imu_ors">
<input name="clk"/>
<input name="rst_l"/>
<input name="scs2ors_rcd"/>
<input name="scs2ors_rcd_sel"/>
<input name="eqs2ors_eq_addr"/>
<input name="eqs2ors_sel"/>
<input name="dbg2ors_dbg_sel_a"/>
<input name="dbg2ors_dbg_sel_b"/>
<input name="csr_sun4v_en"/>
<output name="im2rm_rcd"/>
<output name="im2rm_rcd_enq"/>
<output name="ors2dbg_dbg_a"/>
<output name="ors2dbg_dbg_b"/>
<output name="ors2ics_perf_eq_mondos"/>
<output name="ors2ics_perf_mondos"/>
<output name="ors2ics_perf_msi"/>
<output name="ors2ics_perf_eq_wr"/>
<output name="ors2dbg_idle"/>
<complexity cyclo1="26" cyclo2="12" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="9" />
<volume nNodes="132" nStmts="4" nExprs="20" nInputs="9" nOutputs="9" nParams="0" nAlwaysClocks="22" nBAssign="16" nNBAssign="8" nWAssign="19" nOther="43" />
</block>
<block name="dmu_imu_rds_intx_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="intx_status_reg_select"/>
<output name="int_a_int_clr_reg_select_pulse"/>
<output name="int_b_int_clr_reg_select_pulse"/>
<output name="int_c_int_clr_reg_select_pulse"/>
<output name="int_d_int_clr_reg_select_pulse"/>
<complexity cyclo1="61" cyclo2="19" nCaseStmts="6" nCaseItems="48" nLoops="0" nIfStmts="12" />
<volume nNodes="288" nStmts="18" nExprs="60" nInputs="9" nOutputs="10" nParams="0" nAlwaysClocks="27" nBAssign="70" nNBAssign="22" nWAssign="3" nOther="88" />
</block>
<block name="dmu_imu_rds_intx_csr_int_a_int_clr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_a_int_clr_reg_clr_hw_ld"/>
<input name="int_a_int_clr_reg_clr_hw_write"/>
<output name="int_a_int_clr_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="107" nStmts="0" nExprs="16" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="26" />
</block>
<block name="dmu_imu_rds_intx_csr_int_a_int_clr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_a_int_clr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_a_int_clr_reg_clr_hw_ld"/>
<input name="int_a_int_clr_reg_clr_hw_write"/>
<output name="int_a_int_clr_reg_csrbus_read_data"/>
<output name="int_a_int_clr_reg_clr_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="9" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="19" />
</block>
<block name="dmu_imu_rds_intx_csr_int_b_int_clr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_b_int_clr_reg_clr_hw_ld"/>
<input name="int_b_int_clr_reg_clr_hw_write"/>
<output name="int_b_int_clr_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="107" nStmts="0" nExprs="16" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="26" />
</block>
<block name="dmu_imu_rds_intx_csr_int_b_int_clr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_b_int_clr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_b_int_clr_reg_clr_hw_ld"/>
<input name="int_b_int_clr_reg_clr_hw_write"/>
<output name="int_b_int_clr_reg_csrbus_read_data"/>
<output name="int_b_int_clr_reg_clr_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="9" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="19" />
</block>
<block name="dmu_imu_rds_intx_csr_int_c_int_clr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_c_int_clr_reg_clr_hw_ld"/>
<input name="int_c_int_clr_reg_clr_hw_write"/>
<output name="int_c_int_clr_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="107" nStmts="0" nExprs="16" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="26" />
</block>
<block name="dmu_imu_rds_intx_csr_int_c_int_clr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_c_int_clr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_c_int_clr_reg_clr_hw_ld"/>
<input name="int_c_int_clr_reg_clr_hw_write"/>
<output name="int_c_int_clr_reg_csrbus_read_data"/>
<output name="int_c_int_clr_reg_clr_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="9" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="19" />
</block>
<block name="dmu_imu_rds_intx_csr_int_d_int_clr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_d_int_clr_reg_clr_hw_ld"/>
<input name="int_d_int_clr_reg_clr_hw_write"/>
<output name="int_d_int_clr_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="107" nStmts="0" nExprs="16" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="26" />
</block>
<block name="dmu_imu_rds_intx_csr_int_d_int_clr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_d_int_clr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_d_int_clr_reg_clr_hw_ld"/>
<input name="int_d_int_clr_reg_clr_hw_write"/>
<output name="int_d_int_clr_reg_csrbus_read_data"/>
<output name="int_d_int_clr_reg_clr_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="9" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="19" />
</block>
<block name="dmu_imu_rds_intx_csrpipe_1">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="sel0"/>
<output name="out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="20" nStmts="1" nExprs="1" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="4" nWAssign="3" nOther="10" />
</block>
<block name="dmu_imu_rds_intx_csrpipe_5">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<output name="out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="40" nStmts="1" nExprs="1" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="18" />
</block>
<block name="dmu_imu_rds_intx_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="intx_status_reg_int_a_ext_read_data"/>
<input name="intx_status_reg_int_b_ext_read_data"/>
<input name="intx_status_reg_int_c_ext_read_data"/>
<input name="intx_status_reg_int_d_ext_read_data"/>
<input name="int_a_int_clr_reg_clr_hw_ld"/>
<input name="int_a_int_clr_reg_clr_hw_write"/>
<input name="int_b_int_clr_reg_clr_hw_ld"/>
<input name="int_b_int_clr_reg_clr_hw_write"/>
<input name="int_c_int_clr_reg_clr_hw_ld"/>
<input name="int_c_int_clr_reg_clr_hw_write"/>
<input name="int_d_int_clr_reg_clr_hw_ld"/>
<input name="int_d_int_clr_reg_clr_hw_write"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="int_a_int_clr_reg_clr_hw_read"/>
<output name="int_b_int_clr_reg_clr_hw_read"/>
<output name="int_c_int_clr_reg_clr_hw_read"/>
<output name="int_d_int_clr_reg_clr_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="189" nStmts="0" nExprs="79" nInputs="20" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="109" />
</block>
<block name="dmu_imu_rds_intx_default_grp">
<input name="clk"/>
<input name="intx_status_reg_select"/>
<input name="intx_status_reg_ext_read_data"/>
<input name="int_a_int_clr_reg_clr_hw_ld"/>
<input name="int_a_int_clr_reg_clr_hw_write"/>
<input name="int_a_int_clr_reg_select_pulse"/>
<input name="int_b_int_clr_reg_clr_hw_ld"/>
<input name="int_b_int_clr_reg_clr_hw_write"/>
<input name="int_b_int_clr_reg_select_pulse"/>
<input name="int_c_int_clr_reg_clr_hw_ld"/>
<input name="int_c_int_clr_reg_clr_hw_write"/>
<input name="int_c_int_clr_reg_select_pulse"/>
<input name="int_d_int_clr_reg_clr_hw_ld"/>
<input name="int_d_int_clr_reg_clr_hw_write"/>
<input name="int_d_int_clr_reg_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="int_a_int_clr_reg_clr_hw_read"/>
<output name="int_b_int_clr_reg_clr_hw_read"/>
<output name="int_c_int_clr_reg_clr_hw_read"/>
<output name="int_d_int_clr_reg_clr_hw_read"/>
<output name="read_data_0_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="124" nStmts="0" nExprs="47" nInputs="18" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="71" />
</block>
<block name="dmu_imu_rds_intx_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="intx_status_reg_select"/>
<input name="int_a_int_clr_reg_select_pulse"/>
<input name="int_b_int_clr_reg_select_pulse"/>
<input name="int_c_int_clr_reg_select_pulse"/>
<input name="int_d_int_clr_reg_select_pulse"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="intx_status_reg_select_out"/>
<output name="int_a_int_clr_reg_select_pulse_out"/>
<output name="int_b_int_clr_reg_select_pulse_out"/>
<output name="int_c_int_clr_reg_select_pulse_out"/>
<output name="int_d_int_clr_reg_select_pulse_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="42" nStmts="0" nExprs="7" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="27" />
</block>
<block name="dmu_imu_rds_intx">
<input name="clk"/>
<input name="rst_l"/>
<input name="pipe_select_in"/>
<input name="message_code"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<output name="pipe_select_out"/>
<output name="rds2iss_intx_int_l"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<param name="ASSERT_A"/>
<param name="ASSERT_B"/>
<param name="ASSERT_C"/>
<param name="ASSERT_D"/>
<param name="DEASSERT_A"/>
<param name="DEASSERT_B"/>
<param name="DEASSERT_C"/>
<param name="DEASSERT_D"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="97" nStmts="1" nExprs="29" nInputs="10" nOutputs="6" nParams="8" nAlwaysClocks="1" nBAssign="0" nNBAssign="2" nWAssign="17" nOther="47" />
</block>
<block name="dmu_imu_rds_mess_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="err_cor_mapping_select_pulse"/>
<output name="err_nonfatal_mapping_select_pulse"/>
<output name="err_fatal_mapping_select_pulse"/>
<output name="pm_pme_mapping_select_pulse"/>
<output name="pme_to_ack_mapping_select_pulse"/>
<complexity cyclo1="61" cyclo2="19" nCaseStmts="6" nCaseItems="48" nLoops="0" nIfStmts="12" />
<volume nNodes="288" nStmts="18" nExprs="60" nInputs="9" nOutputs="10" nParams="0" nAlwaysClocks="27" nBAssign="70" nNBAssign="22" nWAssign="3" nOther="88" />
</block>
<block name="dmu_imu_rds_mess_csr_err_cor_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_cor_mapping_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="292" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="120" />
</block>
<block name="dmu_imu_rds_mess_csr_err_cor_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="err_cor_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_cor_mapping_csrbus_read_data"/>
<output name="err_cor_mapping_v_hw_read"/>
<output name="err_cor_mapping_eqnum_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="16" />
</block>
<block name="dmu_imu_rds_mess_csr_err_fatal_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_fatal_mapping_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="292" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="120" />
</block>
<block name="dmu_imu_rds_mess_csr_err_fatal_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="err_fatal_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_fatal_mapping_csrbus_read_data"/>
<output name="err_fatal_mapping_v_hw_read"/>
<output name="err_fatal_mapping_eqnum_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="16" />
</block>
<block name="dmu_imu_rds_mess_csr_err_nonfatal_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_nonfatal_mapping_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="292" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="120" />
</block>
<block name="dmu_imu_rds_mess_csr_err_nonfatal_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="err_nonfatal_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_nonfatal_mapping_csrbus_read_data"/>
<output name="err_nonfatal_mapping_v_hw_read"/>
<output name="err_nonfatal_mapping_eqnum_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="16" />
</block>
<block name="dmu_imu_rds_mess_csrpipe_1">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="sel0"/>
<output name="out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="20" nStmts="1" nExprs="1" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="4" nWAssign="3" nOther="10" />
</block>
<block name="dmu_imu_rds_mess_csrpipe_6">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="data5"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<input name="sel5"/>
<output name="out"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="45" nStmts="1" nExprs="1" nInputs="16" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="14" nWAssign="8" nOther="20" />
</block>
<block name="dmu_imu_rds_mess_csr_pme_to_ack_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pme_to_ack_mapping_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="292" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="120" />
</block>
<block name="dmu_imu_rds_mess_csr_pme_to_ack_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="pme_to_ack_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pme_to_ack_mapping_csrbus_read_data"/>
<output name="pme_to_ack_mapping_v_hw_read"/>
<output name="pme_to_ack_mapping_eqnum_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="16" />
</block>
<block name="dmu_imu_rds_mess_csr_pm_pme_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pm_pme_mapping_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="292" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="120" />
</block>
<block name="dmu_imu_rds_mess_csr_pm_pme_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="pm_pme_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pm_pme_mapping_csrbus_read_data"/>
<output name="pm_pme_mapping_v_hw_read"/>
<output name="pm_pme_mapping_eqnum_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="16" />
</block>
<block name="dmu_imu_rds_mess_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="err_cor_mapping_v_hw_read"/>
<output name="err_cor_mapping_eqnum_hw_read"/>
<output name="err_nonfatal_mapping_v_hw_read"/>
<output name="err_nonfatal_mapping_eqnum_hw_read"/>
<output name="err_fatal_mapping_v_hw_read"/>
<output name="err_fatal_mapping_eqnum_hw_read"/>
<output name="pm_pme_mapping_v_hw_read"/>
<output name="pm_pme_mapping_eqnum_hw_read"/>
<output name="pme_to_ack_mapping_v_hw_read"/>
<output name="pme_to_ack_mapping_eqnum_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="177" nStmts="0" nExprs="76" nInputs="8" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="100" />
</block>
<block name="dmu_imu_rds_mess_default_grp">
<input name="clk"/>
<input name="err_cor_mapping_select_pulse"/>
<input name="err_nonfatal_mapping_select_pulse"/>
<input name="err_fatal_mapping_select_pulse"/>
<input name="pm_pme_mapping_select_pulse"/>
<input name="pme_to_ack_mapping_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="err_cor_mapping_v_hw_read"/>
<output name="err_cor_mapping_eqnum_hw_read"/>
<output name="err_nonfatal_mapping_v_hw_read"/>
<output name="err_nonfatal_mapping_eqnum_hw_read"/>
<output name="err_fatal_mapping_v_hw_read"/>
<output name="err_fatal_mapping_eqnum_hw_read"/>
<output name="pm_pme_mapping_v_hw_read"/>
<output name="pm_pme_mapping_eqnum_hw_read"/>
<output name="pme_to_ack_mapping_v_hw_read"/>
<output name="pme_to_ack_mapping_eqnum_hw_read"/>
<output name="read_data_0_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="132" nStmts="0" nExprs="52" nInputs="9" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="73" />
</block>
<block name="dmu_imu_rds_mess_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="err_cor_mapping_select_pulse"/>
<input name="err_nonfatal_mapping_select_pulse"/>
<input name="err_fatal_mapping_select_pulse"/>
<input name="pm_pme_mapping_select_pulse"/>
<input name="pme_to_ack_mapping_select_pulse"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="err_cor_mapping_select_pulse_out"/>
<output name="err_nonfatal_mapping_select_pulse_out"/>
<output name="err_fatal_mapping_select_pulse_out"/>
<output name="pm_pme_mapping_select_pulse_out"/>
<output name="pme_to_ack_mapping_select_pulse_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="42" nStmts="0" nExprs="7" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="27" />
</block>
<block name="dmu_imu_rds_mess">
<input name="clk"/>
<input name="rst_l"/>
<input name="pipe_select_in"/>
<input name="message_code"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<output name="pipe_select_out"/>
<output name="header_good"/>
<output name="message_eq_num"/>
<output name="rds2ics_pmeack_mes_not_en_error"/>
<output name="rds2ics_pmpme_mes_not_en_error"/>
<output name="rds2ics_fatal_mes_not_en_error"/>
<output name="rds2ics_nonfatal_mes_not_en_error"/>
<output name="rds2ics_cor_mes_not_en_error"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<param name="ERR_COR_CODE"/>
<param name="ERR_NONFATAL_CODE"/>
<param name="ERR_FATAL_CODE"/>
<param name="PM_PME_CODE"/>
<param name="PME_TO_ACK_CODE"/>
<complexity cyclo1="8" cyclo2="3" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="1" />
<volume nNodes="132" nStmts="2" nExprs="29" nInputs="10" nOutputs="12" nParams="5" nAlwaysClocks="2" nBAssign="6" nNBAssign="16" nWAssign="22" nOther="55" />
</block>
<block name="dmu_imu_rds_mondo">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_jid"/>
<input name="j2d_instance_id"/>
<input name="pipe_select_in"/>
<output name="pipe_select_out"/>
<output name="mondo_d_ptr"/>
<output name="mondo_jid"/>
<param name="MONDO_FIRST_DPTR"/>
<param name="MONDO_LAST_DPTR"/>
<complexity cyclo1="9" cyclo2="6" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="4" />
<volume nNodes="51" nStmts="5" nExprs="9" nInputs="5" nOutputs="3" nParams="2" nAlwaysClocks="4" nBAssign="4" nNBAssign="10" nWAssign="0" nOther="19" />
</block>
<block name="dmu_imu_rds_msi_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="msi_mapping_select"/>
<output name="msi_clear_reg_select"/>
<output name="int_mondo_data_0_reg_select_pulse"/>
<output name="int_mondo_data_1_reg_select_pulse"/>
<complexity cyclo1="53" cyclo2="19" nCaseStmts="5" nCaseItems="39" nLoops="0" nIfStmts="13" />
<volume nNodes="254" nStmts="18" nExprs="52" nInputs="9" nOutputs="9" nParams="0" nAlwaysClocks="23" nBAssign="56" nNBAssign="26" nWAssign="3" nOther="76" />
</block>
<block name="dmu_imu_rds_msi_csr_int_mondo_data_0_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_mondo_data_0_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1872" nStmts="0" nExprs="928" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="936" />
</block>
<block name="dmu_imu_rds_msi_csr_int_mondo_data_0_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_mondo_data_0_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_mondo_data_0_reg_csrbus_read_data"/>
<output name="int_mondo_data_0_reg_data_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="dmu_imu_rds_msi_csr_int_mondo_data_1_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_mondo_data_1_reg_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2058" nStmts="0" nExprs="1024" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1032" />
</block>
<block name="dmu_imu_rds_msi_csr_int_mondo_data_1_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_mondo_data_1_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_mondo_data_1_reg_csrbus_read_data"/>
<output name="int_mondo_data_1_reg_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="dmu_imu_rds_msi_csrpipe_1">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="sel0"/>
<output name="out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="20" nStmts="1" nExprs="1" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="4" nWAssign="3" nOther="10" />
</block>
<block name="dmu_imu_rds_msi_csrpipe_3">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<output name="out"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="30" nStmts="1" nExprs="1" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="8" nWAssign="5" nOther="14" />
</block>
<block name="dmu_imu_rds_msi_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="msi_mapping_ext_read_data"/>
<input name="msi_clear_reg_ext_read_data"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_addr"/>
<output name="ext_wr"/>
<output name="msi_mapping_v_ext_wr_data"/>
<output name="msi_mapping_eqnum_ext_wr_data"/>
<output name="msi_mapping_ext_select"/>
<output name="msi_clear_reg_eqwr_n_ext_wr_data"/>
<output name="msi_clear_reg_ext_select"/>
<output name="int_mondo_data_0_reg_data_hw_read"/>
<output name="int_mondo_data_1_reg_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="220" nStmts="0" nExprs="97" nInputs="10" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="122" />
</block>
<block name="dmu_imu_rds_msi_default_grp">
<input name="clk"/>
<input name="msi_mapping_select"/>
<input name="msi_mapping_ext_read_data"/>
<input name="msi_clear_reg_select"/>
<input name="msi_clear_reg_ext_read_data"/>
<input name="int_mondo_data_0_reg_select_pulse"/>
<input name="int_mondo_data_1_reg_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<output name="msi_mapping_ext_select"/>
<output name="msi_mapping_v_ext_wr_data"/>
<output name="msi_mapping_eqnum_ext_wr_data"/>
<output name="msi_clear_reg_ext_select"/>
<output name="msi_clear_reg_eqwr_n_ext_wr_data"/>
<output name="int_mondo_data_0_reg_data_hw_read"/>
<output name="int_mondo_data_1_reg_hw_read"/>
<output name="daemon_csrbus_wr_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="read_data_1_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="115" nStmts="1" nExprs="35" nInputs="11" nOutputs="11" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="8" nWAssign="11" nOther="59" />
</block>
<block name="dmu_imu_rds_msi_stage_2_default_grp">
<input name="clk"/>
<input name="read_data_0"/>
<input name="read_data_1"/>
<input name="msi_mapping_select"/>
<input name="msi_clear_reg_select"/>
<input name="int_mondo_data_0_reg_select_pulse"/>
<input name="int_mondo_data_1_reg_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<output name="msi_mapping_select_out"/>
<output name="msi_clear_reg_select_out"/>
<output name="int_mondo_data_0_reg_select_pulse_out"/>
<output name="int_mondo_data_1_reg_select_pulse_out"/>
<output name="rst_l_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="60" nStmts="1" nExprs="12" nInputs="11" nOutputs="9" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="8" nWAssign="4" nOther="34" />
</block>
<block name="dmu_imu_rds_msi_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="msi_mapping_select"/>
<input name="msi_clear_reg_select"/>
<input name="int_mondo_data_0_reg_select_pulse"/>
<input name="int_mondo_data_1_reg_select_pulse"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<input name="rst_l"/>
<output name="msi_mapping_select_out"/>
<output name="msi_clear_reg_select_out"/>
<output name="int_mondo_data_0_reg_select_pulse_out"/>
<output name="int_mondo_data_1_reg_select_pulse_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="42" nStmts="0" nExprs="7" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="27" />
</block>
<block name="dmu_imu_rds_msi">
<input name="clk"/>
<input name="rst_l"/>
<input name="pipe_select_in"/>
<input name="msi_data"/>
<input name="msi_error"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<output name="pipe_select_out"/>
<output name="header_good"/>
<output name="msi_eq_num"/>
<output name="msi_not_enabled_error"/>
<output name="sw_mondo_data_0"/>
<output name="sw_mondo_data_1"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<complexity cyclo1="17" cyclo2="17" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="16" />
<volume nNodes="183" nStmts="16" nExprs="39" nInputs="11" nOutputs="10" nParams="0" nAlwaysClocks="15" nBAssign="4" nNBAssign="31" nWAssign="11" nOther="67" />
</block>
<block name="dmu_imu_rds">
<input name="clk"/>
<input name="rst_l"/>
<input name="irs2rds_rcd"/>
<input name="irs2rds_rcd_empty"/>
<input name="irs2rds_data"/>
<input name="irs2rds_data_empty"/>
<input name="j2d_jid"/>
<input name="j2d_instance_id"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="dbg2rds_dbg_sel_a"/>
<input name="dbg2rds_dbg_sel_b"/>
<output name="rds2irs_rcd_deq"/>
<output name="rds2irs_data_deq"/>
<output name="rds2iss_intx_int_l"/>
<output name="rds2scs_rcd"/>
<output name="rds2scs_rcd_sel"/>
<output name="rds2scs_eq"/>
<output name="rds2eqs_eq"/>
<output name="rds2eqs_eq_sel"/>
<output name="rds2dms_data_sel"/>
<output name="rds2dms_data"/>
<output name="rds2dms_d_ptr"/>
<output name="rds2ics_msi_mal_error"/>
<output name="rds2ics_msi_par_error"/>
<output name="rds2ics_pmeack_mes_not_en_error"/>
<output name="rds2ics_pmpme_mes_not_en_error"/>
<output name="rds2ics_fatal_mes_not_en_error"/>
<output name="rds2ics_nonfatal_mes_not_en_error"/>
<output name="rds2ics_cor_mes_not_en_error"/>
<output name="rds2ics_msi_not_en_error"/>
<output name="rds2ics_error_data"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="rds2dbg_dbg_a"/>
<output name="rds2dbg_dbg_b"/>
<output name="rds2dbg_idle"/>
<param name="EQ_WRITE_FIRST_DPTR"/>
<param name="EQ_WRITE_LAST_DPTR"/>
<complexity cyclo1="47" cyclo2="25" nCaseStmts="3" nCaseItems="25" nLoops="0" nIfStmts="21" />
<volume nNodes="455" nStmts="12" nExprs="103" nInputs="15" nOutputs="27" nParams="2" nAlwaysClocks="62" nBAssign="34" nNBAssign="28" nWAssign="61" nOther="155" />
</block>
<block name="dmu_imu_rss">
<input name="clk"/>
<input name="rst_l"/>
<input name="rm2im_rply_enq"/>
<input name="rm2im_rply"/>
<output name="rss2gcs_rply"/>
<output name="rss2gcs_id"/>
<output name="rss2gcs_valid"/>
<output name="rss2dbg_dbg_a"/>
<output name="rss2dbg_dbg_b"/>
<output name="rss2ics_perf_mondo_nacks"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="36" nStmts="2" nExprs="2" nInputs="4" nOutputs="6" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="10" nWAssign="5" nOther="15" />
</block>
<block name="dmu_imu_scs">
<input name="clk"/>
<input name="rst_l"/>
<input name="rds2scs_rcd"/>
<input name="rds2scs_rcd_sel"/>
<input name="rds2scs_eq"/>
<input name="eqs2scs_eq_ok"/>
<input name="eqs2scs_eq_not_en"/>
<input name="dbg2scs_dbg_sel_a"/>
<input name="dbg2scs_dbg_sel_b"/>
<output name="scs2ors_rcd"/>
<output name="scs2ors_rcd_sel"/>
<output name="scs2ics_eq_not_en_error"/>
<output name="scs2ics_error_data"/>
<output name="scs2dbg_dbg_a"/>
<output name="scs2dbg_dbg_b"/>
<complexity cyclo1="21" cyclo2="7" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="4" />
<volume nNodes="117" nStmts="4" nExprs="20" nInputs="9" nOutputs="6" nParams="0" nAlwaysClocks="20" nBAssign="16" nNBAssign="8" nWAssign="9" nOther="40" />
</block>
<block name="dmu_imu">
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="rm2im_rcd"/>
<input name="rm2im_rcd_enq"/>
<input name="tm2im_data"/>
<input name="tm2im_data_enq"/>
<input name="j2d_jid"/>
<input name="j2d_instance_id"/>
<input name="rm2im_rply_enq"/>
<input name="rm2im_rply"/>
<input name="mm2im_int"/>
<input name="y2k_int_l"/>
<input name="cr2im_csrbus_valid"/>
<input name="cr2im_csrbus_wr_data"/>
<input name="cr2im_csrbus_wr"/>
<input name="cr2im_csrbus_addr"/>
<input name="cr2im_csrbus_src_bus"/>
<input name="cr2im_dbg_sel_a"/>
<input name="cr2im_dbg_sel_b"/>
<input name="csr_sun4v_en"/>
<output name="im2rm_rcd"/>
<output name="im2rm_rcd_enq"/>
<output name="im2rm_mdo_enq"/>
<output name="im2rm_mdo"/>
<output name="im2di_wr"/>
<output name="im2di_addr"/>
<output name="im2di_data"/>
<output name="im2di_dpar"/>
<output name="im2di_bmask"/>
<output name="im2tm_msi32_addr_reg"/>
<output name="im2tm_msi64_addr_reg"/>
<output name="im2rm_mem64_offset_reg"/>
<output name="im2cr_csrbus_done"/>
<output name="im2cr_csrbus_mapped"/>
<output name="im2cr_csrbus_read_data"/>
<output name="im2cr_csrbus_acc_vio"/>
<output name="im2cr_dbg_a"/>
<output name="im2cr_dbg_b"/>
<output name="dmu_dbg_err_event"/>
<output name="im2tm_eqs_adr_63"/>
<output name="im2crm_bc_stall_en"/>
<output name="im2crm_ilu_stall_en"/>
<complexity cyclo1="6" cyclo2="2" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="0" />
<volume nNodes="621" nStmts="1" nExprs="276" nInputs="21" nOutputs="22" nParams="0" nAlwaysClocks="8" nBAssign="5" nNBAssign="0" nWAssign="9" nOther="322" />
</block>
<block name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_6">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="rst_"/>
<input name="tcu_dmu_mb0_start"/>
<input name="dmu_mb0_bisi_mode"/>
<input name="dmu_mb0_user_mode"/>
<input name="dmu_diu_read_data"/>
<input name="dmu_tdb_read_data"/>
<input name="dmu_dou_dma_read_data"/>
<input name="dmu_dou_pio_read_data"/>
<input name="dev_tsb_read_data"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="dmu_mb0_run"/>
<output name="dmu_mb0_addr"/>
<output name="dmu_mb0_wdata"/>
<output name="dmu_mb0_diu_wr_en"/>
<output name="dmu_mb0_diu_rd_en"/>
<output name="dmu_mb0_tdb_wr_en"/>
<output name="dmu_mb0_tdb_rd_en"/>
<output name="dmu_mb0_dou_dma_data_wr_en"/>
<output name="dmu_mb0_dou_dma_data_rd_en"/>
<output name="dmu_mb0_dou_pio_data_wr_en"/>
<output name="dmu_mb0_dou_pio_data_rd_en"/>
<output name="dmu_mb0_dev_wr_en"/>
<output name="dmu_mb0_dev_rd_en"/>
<output name="dmu_mb0_tsb_wr_en"/>
<output name="dmu_mb0_tsb_rd_en"/>
<output name="dmu_mb0_done"/>
<output name="dmu_mb0_fail"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<complexity cyclo1="106" cyclo2="88" nCaseStmts="1" nCaseItems="19" nLoops="0" nIfStmts="86" />
<volume nNodes="2740" nStmts="1" nExprs="1203" nInputs="67" nOutputs="36" nParams="0" nAlwaysClocks="12" nBAssign="19" nNBAssign="0" nWAssign="187" nOther="1318" />
</block>
<block name="dmu_mmu_arbiter_rrobin">
<input name="csrequest"/>
<input name="clk"/>
<input name="rst_l"/>
<output name="next_grant"/>
<output name="csr_done"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="26" nStmts="2" nExprs="2" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="8" nWAssign="2" nOther="10" />
</block>
<block name="dmu_mmu_crb">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2crb_ra"/>
<input name="csr2crb_wa"/>
<input name="csr2crb_wd"/>
<input name="csr2crb_we"/>
<input name="csr2crb_ds_a"/>
<input name="csr2crb_ds_b"/>
<input name="tcb2crb_req"/>
<input name="vtb2crb_hit"/>
<input name="vtb2crb_inv"/>
<input name="vtb2crb_tag"/>
<input name="vtb2crb_vld"/>
<output name="crb2csr_dbg_a"/>
<output name="crb2csr_dbg_b"/>
<output name="crb2csr_rd"/>
<output name="crb2tcb_tag"/>
<param name="CNT_MAX"/>
<complexity cyclo1="37" cyclo2="23" nCaseStmts="2" nCaseItems="16" nLoops="4" nIfStmts="16" />
<volume nNodes="212" nStmts="20" nExprs="36" nInputs="13" nOutputs="4" nParams="1" nAlwaysClocks="18" nBAssign="24" nNBAssign="25" nWAssign="33" nOther="56" />
</block>
<block name="dmu_mmu_csr_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<input name="stage_mux_only_ext_done_0_out"/>
<input name="vtb_hw_acc_jtag_rd"/>
<input name="vtb_hw_acc_jtag_wr"/>
<input name="vtb_hw_acc_pio_slow_rd"/>
<input name="vtb_hw_acc_pio_slow_wr"/>
<input name="vtb_hw_acc_pio_med_rd"/>
<input name="vtb_hw_acc_pio_med_wr"/>
<input name="vtb_hw_acc_pio_fast_rd"/>
<input name="vtb_hw_acc_pio_fast_wr"/>
<input name="ptb_hw_acc_jtag_rd"/>
<input name="ptb_hw_acc_jtag_wr"/>
<input name="ptb_hw_acc_pio_slow_rd"/>
<input name="ptb_hw_acc_pio_slow_wr"/>
<input name="ptb_hw_acc_pio_med_rd"/>
<input name="ptb_hw_acc_pio_med_wr"/>
<input name="ptb_hw_acc_pio_fast_rd"/>
<input name="ptb_hw_acc_pio_fast_wr"/>
<input name="tdb_hw_acc_jtag_rd"/>
<input name="tdb_hw_acc_jtag_wr"/>
<input name="tdb_hw_acc_pio_slow_rd"/>
<input name="tdb_hw_acc_pio_slow_wr"/>
<input name="tdb_hw_acc_pio_med_rd"/>
<input name="tdb_hw_acc_pio_med_wr"/>
<input name="tdb_hw_acc_pio_fast_rd"/>
<input name="tdb_hw_acc_pio_fast_wr"/>
<input name="dev2iotsb_hw_acc_jtag_rd"/>
<input name="dev2iotsb_hw_acc_jtag_wr"/>
<input name="dev2iotsb_hw_acc_pio_slow_rd"/>
<input name="dev2iotsb_hw_acc_pio_slow_wr"/>
<input name="dev2iotsb_hw_acc_pio_med_rd"/>
<input name="dev2iotsb_hw_acc_pio_med_wr"/>
<input name="dev2iotsb_hw_acc_pio_fast_rd"/>
<input name="dev2iotsb_hw_acc_pio_fast_wr"/>
<input name="IotsbDesc_hw_acc_jtag_rd"/>
<input name="IotsbDesc_hw_acc_jtag_wr"/>
<input name="IotsbDesc_hw_acc_pio_slow_rd"/>
<input name="IotsbDesc_hw_acc_pio_slow_wr"/>
<input name="IotsbDesc_hw_acc_pio_med_rd"/>
<input name="IotsbDesc_hw_acc_pio_med_wr"/>
<input name="IotsbDesc_hw_acc_pio_fast_rd"/>
<input name="IotsbDesc_hw_acc_pio_fast_wr"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="ctl_select_pulse"/>
<output name="tsb_select_pulse"/>
<output name="fsh_select_pulse"/>
<output name="inv_select"/>
<output name="log_select_pulse"/>
<output name="int_en_select_pulse"/>
<output name="en_err_select"/>
<output name="err_select_pulse"/>
<output name="err_rw1c_alias"/>
<output name="err_rw1s_alias"/>
<output name="flta_select_pulse"/>
<output name="flts_select_pulse"/>
<output name="prfc_select_pulse"/>
<output name="prf0_select_pulse"/>
<output name="prf1_select_pulse"/>
<output name="vtb_select"/>
<output name="ptb_select"/>
<output name="tdb_select"/>
<output name="dev2iotsb_select"/>
<output name="IotsbDesc_select"/>
<complexity cyclo1="198" cyclo2="52" nCaseStmts="19" nCaseItems="165" nLoops="0" nIfStmts="32" />
<volume nNodes="993" nStmts="51" nExprs="197" nInputs="50" nOutputs="25" nParams="0" nAlwaysClocks="122" nBAssign="256" nNBAssign="68" nWAssign="8" nOther="291" />
</block>
<block name="dmu_mmu_csr_cim">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2mm_dbg_sel_a"/>
<input name="cr2mm_dbg_sel_b"/>
<input name="crb2csr_dbg_a"/>
<input name="crb2csr_dbg_b"/>
<input name="crb2csr_rd"/>
<input name="ptb2csr_rd"/>
<input name="qcb2csr_dbg_a"/>
<input name="qcb2csr_dbg_b"/>
<input name="qcb2csr_paq"/>
<input name="qcb2csr_vaq"/>
<input name="tcb2csr_dbg_a"/>
<input name="tcb2csr_dbg_b"/>
<input name="tcb2csr_err"/>
<input name="tcb2csr_prf"/>
<input name="tcb2csr_tcm"/>
<input name="tcb2csr_tip"/>
<input name="tcb2csr_tpl"/>
<input name="tdb2csr_rd"/>
<input name="tlb2csr_addr"/>
<input name="tlb2csr_dbra"/>
<input name="tlb2csr_rqid"/>
<input name="tlb2csr_type"/>
<input name="vtb2csr_prf"/>
<input name="vtb2csr_rd"/>
<input name="csrbus_acc_vio"/>
<input name="ext_addr"/>
<input name="ext_wr"/>
<input name="ext_wr_data"/>
<input name="ctl_sparec_hw_read"/>
<input name="ctl_pd_hw_read"/>
<input name="ctl_se_hw_read"/>
<input name="ctl_cm_hw_read"/>
<input name="ctl_be_hw_read"/>
<input name="ctl_te_hw_read"/>
<input name="tsb_tb_hw_read"/>
<input name="tsb_ps_hw_read"/>
<input name="tsb_ts_hw_read"/>
<input name="int_en_hw_read"/>
<input name="log_en_hw_read"/>
<input name="err_hw_read"/>
<input name="prfc_sel1_hw_read"/>
<input name="prfc_sel0_hw_read"/>
<input name="prf0_cnt_hw_read"/>
<input name="prf1_cnt_hw_read"/>
<input name="inv_ext_select"/>
<input name="vtb_ext_select"/>
<input name="ptb_ext_select"/>
<input name="tdb_ext_select"/>
<input name="dev2iotsb_ext_select"/>
<input name="dev_iotsb2csr_rd"/>
<input name="IotsbDesc_ext_select"/>
<output name="mm2cr_dbg_a"/>
<output name="mm2cr_dbg_b"/>
<output name="mm2im_int"/>
<output name="csr2crb_ds_a"/>
<output name="csr2crb_ds_b"/>
<output name="csr2crb_ra"/>
<output name="csr2crb_wa"/>
<output name="csr2crb_wd"/>
<output name="csr2crb_we"/>
<output name="csr2pab_ps"/>
<output name="csr2ptb_inv"/>
<output name="csr2ptb_ra"/>
<output name="csr2ptb_wa"/>
<output name="csr2ptb_wd"/>
<output name="csr2ptb_we"/>
<output name="csr2qcb_ds_a"/>
<output name="csr2qcb_ds_b"/>
<output name="csr2rcb_se"/>
<output name="csr2tcb_av"/>
<output name="csr2tcb_be"/>
<output name="csr2tcb_cm"/>
<output name="csr2tcb_ds_a"/>
<output name="csr2tcb_ds_b"/>
<output name="csr2tcb_pd"/>
<output name="csr2tcb_te"/>
<output name="csr2tdb_ra"/>
<output name="csr2tdb_wa"/>
<output name="csr2tdb_wd"/>
<output name="csr2tdb_we"/>
<output name="csr2tlb_ps"/>
<output name="csr2tlb_tb"/>
<output name="csr2tlb_ts"/>
<output name="csr2vab_ps"/>
<output name="csr2vab_ts"/>
<output name="csr2vtb_ra"/>
<output name="csr2vtb_wa"/>
<output name="csr2vtb_wd"/>
<output name="csr2vtb_we"/>
<output name="ctl_spares_hw_write"/>
<output name="ctl_paq_hw_write"/>
<output name="ctl_vaq_hw_write"/>
<output name="ctl_tpl_hw_write"/>
<output name="ctl_tip_hw_write"/>
<output name="ctl_tcm_hw_write"/>
<output name="en_err_err_s_ext_read_data"/>
<output name="en_err_err_p_ext_read_data"/>
<output name="err_hw_set"/>
<output name="flta_va_hw_ld"/>
<output name="flta_va_hw_write"/>
<output name="flts_entry_hw_ld"/>
<output name="flts_entry_hw_write"/>
<output name="flts_type_hw_ld"/>
<output name="flts_type_hw_write"/>
<output name="flts_id_hw_ld"/>
<output name="flts_id_hw_write"/>
<output name="prf0_cnt_hw_write"/>
<output name="prf1_cnt_hw_write"/>
<output name="vtb_hw_acc_jtag_rd"/>
<output name="vtb_hw_acc_jtag_wr"/>
<output name="vtb_hw_acc_pio_slow_rd"/>
<output name="vtb_hw_acc_pio_slow_wr"/>
<output name="vtb_hw_acc_pio_med_rd"/>
<output name="vtb_hw_acc_pio_med_wr"/>
<output name="vtb_hw_acc_pio_fast_rd"/>
<output name="vtb_hw_acc_pio_fast_wr"/>
<output name="vtb_ext_read_data"/>
<output name="ptb_hw_acc_jtag_rd"/>
<output name="ptb_hw_acc_jtag_wr"/>
<output name="ptb_hw_acc_pio_slow_rd"/>
<output name="ptb_hw_acc_pio_slow_wr"/>
<output name="ptb_hw_acc_pio_med_rd"/>
<output name="ptb_hw_acc_pio_med_wr"/>
<output name="ptb_hw_acc_pio_fast_rd"/>
<output name="ptb_hw_acc_pio_fast_wr"/>
<output name="ptb_ext_read_data"/>
<output name="tdb_hw_acc_jtag_rd"/>
<output name="tdb_hw_acc_jtag_wr"/>
<output name="tdb_hw_acc_pio_slow_rd"/>
<output name="tdb_hw_acc_pio_slow_wr"/>
<output name="tdb_hw_acc_pio_med_rd"/>
<output name="tdb_hw_acc_pio_med_wr"/>
<output name="tdb_hw_acc_pio_fast_rd"/>
<output name="tdb_hw_acc_pio_fast_wr"/>
<output name="tdb_ext_read_data"/>
<output name="dev2iotsb_hw_acc_jtag_rd"/>
<output name="dev2iotsb_hw_acc_jtag_wr"/>
<output name="dev2iotsb_hw_acc_pio_slow_rd"/>
<output name="dev2iotsb_hw_acc_pio_slow_wr"/>
<output name="dev2iotsb_hw_acc_pio_med_rd"/>
<output name="dev2iotsb_hw_acc_pio_med_wr"/>
<output name="dev2iotsb_hw_acc_pio_fast_rd"/>
<output name="dev2iotsb_hw_acc_pio_fast_wr"/>
<output name="dev_iotsb_ext_read_data"/>
<output name="csr2dev_iotsb_rwa"/>
<output name="csr2dev_iotsb_wd"/>
<output name="csr2dev2iotsb_we"/>
<output name="csr2dev2iotsb_re"/>
<output name="IotsbDesc_hw_acc_jtag_rd"/>
<output name="IotsbDesc_hw_acc_jtag_wr"/>
<output name="IotsbDesc_hw_acc_pio_slow_rd"/>
<output name="IotsbDesc_hw_acc_pio_slow_wr"/>
<output name="IotsbDesc_hw_acc_pio_med_rd"/>
<output name="IotsbDesc_hw_acc_pio_med_wr"/>
<output name="IotsbDesc_hw_acc_pio_fast_rd"/>
<output name="IotsbDesc_hw_acc_pio_fast_wr"/>
<output name="csr2IotsbDesc_we"/>
<output name="csr2IotsbDesc_re"/>
<complexity cyclo1="39" cyclo2="15" nCaseStmts="3" nCaseItems="27" nLoops="3" nIfStmts="8" />
<volume nNodes="480" nStmts="10" nExprs="36" nInputs="53" nOutputs="107" nParams="0" nAlwaysClocks="18" nBAssign="35" nNBAssign="38" nWAssign="139" nOther="204" />
</block>
<block name="dmu_mmu_csr_csrpipe_15">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="data5"/>
<input name="data6"/>
<input name="data7"/>
<input name="data8"/>
<input name="data9"/>
<input name="data10"/>
<input name="data11"/>
<input name="data12"/>
<input name="data13"/>
<input name="data14"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<input name="sel5"/>
<input name="sel6"/>
<input name="sel7"/>
<input name="sel8"/>
<input name="sel9"/>
<input name="sel10"/>
<input name="sel11"/>
<input name="sel12"/>
<input name="sel13"/>
<input name="sel14"/>
<output name="out"/>
<complexity cyclo1="18" cyclo2="18" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="17" />
<volume nNodes="90" nStmts="1" nExprs="1" nInputs="34" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="32" nWAssign="17" nOther="38" />
</block>
<block name="dmu_mmu_csr_csrpipe_1">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="sel0"/>
<output name="out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="20" nStmts="1" nExprs="1" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="4" nWAssign="3" nOther="10" />
</block>
<block name="dmu_mmu_csr_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="ctl_spares_hw_write"/>
<input name="ctl_paq_hw_write"/>
<input name="ctl_vaq_hw_write"/>
<input name="ctl_tpl_hw_write"/>
<input name="ctl_tip_hw_write"/>
<input name="ctl_tcm_hw_write"/>
<input name="en_err_err_s_ext_read_data"/>
<input name="en_err_err_p_ext_read_data"/>
<input name="err_hw_set"/>
<input name="flta_va_hw_ld"/>
<input name="flta_va_hw_write"/>
<input name="flts_entry_hw_ld"/>
<input name="flts_entry_hw_write"/>
<input name="flts_type_hw_ld"/>
<input name="flts_type_hw_write"/>
<input name="flts_id_hw_ld"/>
<input name="flts_id_hw_write"/>
<input name="prf0_cnt_hw_write"/>
<input name="prf1_cnt_hw_write"/>
<input name="vtb_hw_acc_jtag_rd"/>
<input name="vtb_hw_acc_jtag_wr"/>
<input name="vtb_hw_acc_pio_slow_rd"/>
<input name="vtb_hw_acc_pio_slow_wr"/>
<input name="vtb_hw_acc_pio_med_rd"/>
<input name="vtb_hw_acc_pio_med_wr"/>
<input name="vtb_hw_acc_pio_fast_rd"/>
<input name="vtb_hw_acc_pio_fast_wr"/>
<input name="vtb_ext_read_data"/>
<input name="ptb_hw_acc_jtag_rd"/>
<input name="ptb_hw_acc_jtag_wr"/>
<input name="ptb_hw_acc_pio_slow_rd"/>
<input name="ptb_hw_acc_pio_slow_wr"/>
<input name="ptb_hw_acc_pio_med_rd"/>
<input name="ptb_hw_acc_pio_med_wr"/>
<input name="ptb_hw_acc_pio_fast_rd"/>
<input name="ptb_hw_acc_pio_fast_wr"/>
<input name="ptb_ext_read_data"/>
<input name="tdb_hw_acc_jtag_rd"/>
<input name="tdb_hw_acc_jtag_wr"/>
<input name="tdb_hw_acc_pio_slow_rd"/>
<input name="tdb_hw_acc_pio_slow_wr"/>
<input name="tdb_hw_acc_pio_med_rd"/>
<input name="tdb_hw_acc_pio_med_wr"/>
<input name="tdb_hw_acc_pio_fast_rd"/>
<input name="tdb_hw_acc_pio_fast_wr"/>
<input name="tdb_ext_read_data"/>
<input name="dev2iotsb_hw_acc_jtag_rd"/>
<input name="dev2iotsb_hw_acc_jtag_wr"/>
<input name="dev2iotsb_hw_acc_pio_slow_rd"/>
<input name="dev2iotsb_hw_acc_pio_slow_wr"/>
<input name="dev2iotsb_hw_acc_pio_med_rd"/>
<input name="dev2iotsb_hw_acc_pio_med_wr"/>
<input name="dev2iotsb_hw_acc_pio_fast_rd"/>
<input name="dev2iotsb_hw_acc_pio_fast_wr"/>
<input name="dev2iotsb_ext_read_data"/>
<input name="dev2iotsb_ext_done"/>
<input name="IotsbDesc_hw_acc_jtag_rd"/>
<input name="IotsbDesc_hw_acc_jtag_wr"/>
<input name="IotsbDesc_hw_acc_pio_slow_rd"/>
<input name="IotsbDesc_hw_acc_pio_slow_wr"/>
<input name="IotsbDesc_hw_acc_pio_med_rd"/>
<input name="IotsbDesc_hw_acc_pio_med_wr"/>
<input name="IotsbDesc_hw_acc_pio_fast_rd"/>
<input name="IotsbDesc_hw_acc_pio_fast_wr"/>
<input name="IotsbDesc_ext_read_data"/>
<input name="IotsbDesc_ext_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_addr"/>
<output name="ext_wr"/>
<output name="ext_wr_data"/>
<output name="ctl_sparec_hw_read"/>
<output name="ctl_pd_hw_read"/>
<output name="ctl_se_hw_read"/>
<output name="ctl_cm_hw_read"/>
<output name="ctl_busid_sel_hw_read"/>
<output name="ctl_sun4v_en_hw_read"/>
<output name="ctl_be_hw_read"/>
<output name="ctl_te_hw_read"/>
<output name="tsb_tb_hw_read"/>
<output name="tsb_ps_hw_read"/>
<output name="tsb_ts_hw_read"/>
<output name="inv_ext_select"/>
<output name="log_en_hw_read"/>
<output name="int_en_hw_read"/>
<output name="err_hw_read"/>
<output name="prfc_sel1_hw_read"/>
<output name="prfc_sel0_hw_read"/>
<output name="prf0_cnt_hw_read"/>
<output name="prf1_cnt_hw_read"/>
<output name="vtb_ext_select"/>
<output name="ptb_ext_select"/>
<output name="tdb_ext_select"/>
<output name="dev2iotsb_ext_select"/>
<output name="IotsbDesc_ext_select"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="679" nStmts="0" nExprs="285" nInputs="75" nOutputs="31" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="393" />
</block>
<block name="dmu_mmu_csr_ctl_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="ctl_spares_hw_write"/>
<input name="ctl_paq_hw_write"/>
<input name="ctl_vaq_hw_write"/>
<input name="ctl_tpl_hw_write"/>
<input name="ctl_tip_hw_write"/>
<input name="ctl_tcm_hw_write"/>
<output name="ctl_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="775" nStmts="0" nExprs="352" nInputs="12" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="366" />
</block>
<block name="dmu_mmu_csr_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="ctl_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="ctl_spares_hw_write"/>
<input name="ctl_paq_hw_write"/>
<input name="ctl_vaq_hw_write"/>
<input name="ctl_tpl_hw_write"/>
<input name="ctl_tip_hw_write"/>
<input name="ctl_tcm_hw_write"/>
<output name="ctl_csrbus_read_data"/>
<output name="ctl_sparec_hw_read"/>
<output name="ctl_pd_hw_read"/>
<output name="ctl_se_hw_read"/>
<output name="ctl_cm_hw_read"/>
<output name="ctl_busid_sel_hw_read"/>
<output name="ctl_sun4v_en_hw_read"/>
<output name="ctl_be_hw_read"/>
<output name="ctl_te_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="57" nStmts="0" nExprs="13" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="8" nOther="34" />
</block>
<block name="dmu_mmu_csr_default_grp">
<input name="clk"/>
<input name="ctl_spares_hw_write"/>
<input name="ctl_paq_hw_write"/>
<input name="ctl_vaq_hw_write"/>
<input name="ctl_tpl_hw_write"/>
<input name="ctl_tip_hw_write"/>
<input name="ctl_tcm_hw_write"/>
<input name="ctl_select_pulse"/>
<input name="tsb_select_pulse"/>
<input name="fsh_select_pulse"/>
<input name="inv_select"/>
<input name="log_select_pulse"/>
<input name="int_en_select_pulse"/>
<input name="en_err_select"/>
<input name="en_err_ext_read_data"/>
<input name="err_hw_set"/>
<input name="err_select_pulse"/>
<input name="flta_va_hw_ld"/>
<input name="flta_va_hw_write"/>
<input name="flta_select_pulse"/>
<input name="flts_entry_hw_ld"/>
<input name="flts_entry_hw_write"/>
<input name="flts_type_hw_ld"/>
<input name="flts_type_hw_write"/>
<input name="flts_id_hw_ld"/>
<input name="flts_id_hw_write"/>
<input name="flts_select_pulse"/>
<input name="prfc_select_pulse"/>
<input name="prf0_cnt_hw_write"/>
<input name="prf0_select_pulse"/>
<input name="prf1_cnt_hw_write"/>
<input name="prf1_select_pulse"/>
<input name="vtb_select"/>
<input name="vtb_ext_read_data"/>
<input name="ptb_select"/>
<input name="ptb_ext_read_data"/>
<input name="tdb_select"/>
<input name="tdb_ext_read_data"/>
<input name="dev2iotsb_select"/>
<input name="dev2iotsb_ext_read_data"/>
<input name="dev2iotsb_ext_done"/>
<input name="IotsbDesc_select"/>
<input name="IotsbDesc_ext_read_data"/>
<input name="IotsbDesc_ext_done"/>
<input name="err_rw1c_alias"/>
<input name="err_rw1s_alias"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<output name="ctl_sparec_hw_read"/>
<output name="ctl_pd_hw_read"/>
<output name="ctl_se_hw_read"/>
<output name="ctl_cm_hw_read"/>
<output name="ctl_busid_sel_hw_read"/>
<output name="ctl_sun4v_en_hw_read"/>
<output name="ctl_be_hw_read"/>
<output name="ctl_te_hw_read"/>
<output name="tsb_tb_hw_read"/>
<output name="tsb_ps_hw_read"/>
<output name="tsb_ts_hw_read"/>
<output name="inv_ext_select"/>
<output name="log_en_hw_read"/>
<output name="int_en_hw_read"/>
<output name="err_hw_read"/>
<output name="prfc_sel1_hw_read"/>
<output name="prfc_sel0_hw_read"/>
<output name="prf0_cnt_hw_read"/>
<output name="prf1_cnt_hw_read"/>
<output name="vtb_ext_select"/>
<output name="ptb_ext_select"/>
<output name="tdb_ext_select"/>
<output name="dev2iotsb_ext_select"/>
<output name="IotsbDesc_ext_select"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="read_data_1_out"/>
<output name="ext_done_0_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="459" nStmts="1" nExprs="163" nInputs="51" nOutputs="30" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="26" nWAssign="22" nOther="246" />
</block>
<block name="dmu_mmu_csr_err_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="omni_rw1c_alias"/>
<input name="omni_rw1s_alias"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="err_hw_set"/>
<output name="err_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1422" nStmts="0" nExprs="672" nInputs="11" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="685" />
</block>
<block name="dmu_mmu_csr_err">
<input name="clk"/>
<input name="por_l"/>
<input name="err_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="err_hw_set"/>
<output name="err_csrbus_read_data"/>
<output name="err_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="40" nStmts="0" nExprs="12" nInputs="7" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="1" nOther="23" />
</block>
<block name="dmu_mmu_csr_flta_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="flta_va_hw_ld"/>
<input name="flta_va_hw_write"/>
<output name="flta_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1998" nStmts="0" nExprs="992" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="1002" />
</block>
<block name="dmu_mmu_csr_flta">
<input name="clk"/>
<input name="por_l"/>
<input name="flta_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="flta_va_hw_ld"/>
<input name="flta_va_hw_write"/>
<output name="flta_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="18" />
</block>
<block name="dmu_mmu_csr_flts_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="flts_entry_hw_ld"/>
<input name="flts_entry_hw_write"/>
<input name="flts_type_hw_ld"/>
<input name="flts_type_hw_write"/>
<input name="flts_id_hw_ld"/>
<input name="flts_id_hw_write"/>
<output name="flts_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1074" nStmts="0" nExprs="512" nInputs="12" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="36" nOther="526" />
</block>
<block name="dmu_mmu_csr_flts">
<input name="clk"/>
<input name="por_l"/>
<input name="flts_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="flts_entry_hw_ld"/>
<input name="flts_entry_hw_write"/>
<input name="flts_type_hw_ld"/>
<input name="flts_type_hw_write"/>
<input name="flts_id_hw_ld"/>
<input name="flts_id_hw_write"/>
<output name="flts_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="41" nStmts="0" nExprs="13" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="dmu_mmu_csr_fsh_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="fsh_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1097" nStmts="0" nExprs="528" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="536" />
</block>
<block name="dmu_mmu_csr_fsh">
<input name="clk"/>
<input name="rst_l"/>
<input name="fsh_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="fsh_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="23" nStmts="0" nExprs="7" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="14" />
</block>
<block name="dmu_mmu_csr_int_en_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_en_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1377" nStmts="0" nExprs="672" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="680" />
</block>
<block name="dmu_mmu_csr_int_en">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_en_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_en_csrbus_read_data"/>
<output name="int_en_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="dmu_mmu_csr_log_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="log_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="725" nStmts="0" nExprs="336" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="45" nOther="344" />
</block>
<block name="dmu_mmu_csr_log">
<input name="clk"/>
<input name="por_l"/>
<input name="log_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="log_csrbus_read_data"/>
<output name="log_en_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="15" />
</block>
<block name="dmu_mmu_csr_prf0_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="prf0_cnt_hw_write"/>
<output name="prf0_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2059" nStmts="0" nExprs="1024" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1033" />
</block>
<block name="dmu_mmu_csr_prf0">
<input name="clk"/>
<input name="rst_l"/>
<input name="prf0_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="prf0_cnt_hw_write"/>
<output name="prf0_csrbus_read_data"/>
<output name="prf0_cnt_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="8" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="17" />
</block>
<block name="dmu_mmu_csr_prf1_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="prf1_cnt_hw_write"/>
<output name="prf1_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2059" nStmts="0" nExprs="1024" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1033" />
</block>
<block name="dmu_mmu_csr_prf1">
<input name="clk"/>
<input name="rst_l"/>
<input name="prf1_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="prf1_cnt_hw_write"/>
<output name="prf1_csrbus_read_data"/>
<output name="prf1_cnt_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="8" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="17" />
</block>
<block name="dmu_mmu_csr_prfc_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="prfc_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="571" nStmts="0" nExprs="256" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="51" nOther="264" />
</block>
<block name="dmu_mmu_csr_prfc">
<input name="clk"/>
<input name="rst_l"/>
<input name="prfc_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="prfc_csrbus_read_data"/>
<output name="prfc_sel1_hw_read"/>
<output name="prfc_sel0_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="16" />
</block>
<block name="dmu_mmu_csr_stage_2_default_grp">
<input name="clk"/>
<input name="read_data_0"/>
<input name="read_data_1"/>
<input name="ext_done_0"/>
<input name="ctl_select_pulse"/>
<input name="tsb_select_pulse"/>
<input name="fsh_select_pulse"/>
<input name="inv_select"/>
<input name="log_select_pulse"/>
<input name="int_en_select_pulse"/>
<input name="en_err_select"/>
<input name="err_select_pulse"/>
<input name="flta_select_pulse"/>
<input name="flts_select_pulse"/>
<input name="prfc_select_pulse"/>
<input name="prf0_select_pulse"/>
<input name="prf1_select_pulse"/>
<input name="vtb_select"/>
<input name="ptb_select"/>
<input name="tdb_select"/>
<input name="dev2iotsb_select"/>
<input name="IotsbDesc_select"/>
<input name="err_rw1c_alias"/>
<input name="err_rw1s_alias"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<output name="ctl_select_pulse_out"/>
<output name="tsb_select_pulse_out"/>
<output name="fsh_select_pulse_out"/>
<output name="inv_select_out"/>
<output name="log_select_pulse_out"/>
<output name="int_en_select_pulse_out"/>
<output name="en_err_select_out"/>
<output name="err_select_pulse_out"/>
<output name="flta_select_pulse_out"/>
<output name="flts_select_pulse_out"/>
<output name="prfc_select_pulse_out"/>
<output name="prf0_select_pulse_out"/>
<output name="prf1_select_pulse_out"/>
<output name="vtb_select_out"/>
<output name="ptb_select_out"/>
<output name="tdb_select_out"/>
<output name="dev2iotsb_select_out"/>
<output name="IotsbDesc_select_out"/>
<output name="err_rw1c_alias_out"/>
<output name="err_rw1s_alias_out"/>
<output name="rst_l_out"/>
<output name="por_l_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="ext_done_0_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="156" nStmts="0" nExprs="35" nInputs="29" nOutputs="27" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="19" nWAssign="7" nOther="94" />
</block>
<block name="dmu_mmu_csr_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="ext_done_0"/>
<input name="ctl_select_pulse"/>
<input name="tsb_select_pulse"/>
<input name="fsh_select_pulse"/>
<input name="inv_select"/>
<input name="log_select_pulse"/>
<input name="int_en_select_pulse"/>
<input name="en_err_select"/>
<input name="err_select_pulse"/>
<input name="flta_select_pulse"/>
<input name="flts_select_pulse"/>
<input name="prfc_select_pulse"/>
<input name="prf0_select_pulse"/>
<input name="prf1_select_pulse"/>
<input name="vtb_select"/>
<input name="ptb_select"/>
<input name="tdb_select"/>
<input name="dev2iotsb_select"/>
<input name="IotsbDesc_select"/>
<input name="err_rw1c_alias"/>
<input name="err_rw1s_alias"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<input name="rst_l"/>
<input name="por_l"/>
<output name="ctl_select_pulse_out"/>
<output name="tsb_select_pulse_out"/>
<output name="fsh_select_pulse_out"/>
<output name="inv_select_out"/>
<output name="log_select_pulse_out"/>
<output name="int_en_select_pulse_out"/>
<output name="en_err_select_out"/>
<output name="err_select_pulse_out"/>
<output name="flta_select_pulse_out"/>
<output name="flts_select_pulse_out"/>
<output name="prfc_select_pulse_out"/>
<output name="prf0_select_pulse_out"/>
<output name="prf1_select_pulse_out"/>
<output name="vtb_select_out"/>
<output name="ptb_select_out"/>
<output name="tdb_select_out"/>
<output name="dev2iotsb_select_out"/>
<output name="IotsbDesc_select_out"/>
<output name="err_rw1c_alias_out"/>
<output name="err_rw1s_alias_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="ext_done_0_out"/>
<output name="rst_l_out"/>
<output name="por_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="96" nStmts="0" nExprs="7" nInputs="28" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="26" nOther="63" />
</block>
<block name="dmu_mmu_csr_tsb_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="tsb_csrbus_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1037" nStmts="0" nExprs="496" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="37" nOther="504" />
</block>
<block name="dmu_mmu_csr_tsb">
<input name="clk"/>
<input name="rst_l"/>
<input name="tsb_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="tsb_csrbus_read_data"/>
<output name="tsb_tb_hw_read"/>
<output name="tsb_ps_hw_read"/>
<output name="tsb_ts_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="7" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="3" nOther="17" />
</block>
<block name="dmu_mmu_csr">
<input name="clk"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="j2d_instance_id"/>
<input name="cr2mm_csrbus_addr"/>
<input name="cr2mm_csrbus_src_bus"/>
<input name="cr2mm_csrbus_valid"/>
<input name="cr2mm_csrbus_wr"/>
<input name="cr2mm_csrbus_wr_data"/>
<input name="cr2mm_dbg_sel_a"/>
<input name="cr2mm_dbg_sel_b"/>
<input name="crb2csr_dbg_a"/>
<input name="crb2csr_dbg_b"/>
<input name="crb2csr_rd"/>
<input name="ptb2csr_rd"/>
<input name="qcb2csr_dbg_a"/>
<input name="qcb2csr_dbg_b"/>
<input name="qcb2csr_paq"/>
<input name="qcb2csr_vaq"/>
<input name="tcb2csr_dbg_a"/>
<input name="tcb2csr_dbg_b"/>
<input name="tcb2csr_err"/>
<input name="tcb2csr_prf"/>
<input name="tcb2csr_tcm"/>
<input name="tcb2csr_tip"/>
<input name="tcb2csr_tpl"/>
<input name="tdb2csr_rd"/>
<input name="tlb2csr_addr"/>
<input name="tlb2csr_dbra"/>
<input name="tlb2csr_rqid"/>
<input name="tlb2csr_type"/>
<input name="vtb2csr_prf"/>
<input name="vtb2csr_rd"/>
<input name="dev_iotsb2csr_rd"/>
<input name="dev_iotsb_ext_done"/>
<output name="mm2cr_csrbus_acc_vio"/>
<output name="mm2cr_csrbus_done"/>
<output name="mm2cr_csrbus_mapped"/>
<output name="mm2cr_csrbus_read_data"/>
<output name="mm2cr_dbg_a"/>
<output name="mm2cr_dbg_b"/>
<output name="mm2im_int"/>
<output name="csr2crb_ds_a"/>
<output name="csr2crb_ds_b"/>
<output name="csr2crb_ra"/>
<output name="csr2crb_wa"/>
<output name="csr2crb_wd"/>
<output name="csr2crb_we"/>
<output name="csr2pab_ps"/>
<output name="csr2ptb_inv"/>
<output name="csr2ptb_ra"/>
<output name="csr2ptb_wa"/>
<output name="csr2ptb_wd"/>
<output name="csr2ptb_we"/>
<output name="csr2qcb_ds_a"/>
<output name="csr2qcb_ds_b"/>
<output name="csr2rcb_se"/>
<output name="csr2tcb_av"/>
<output name="csr2tcb_be"/>
<output name="csr2tcb_cm"/>
<output name="csr2tcb_ds_a"/>
<output name="csr2tcb_ds_b"/>
<output name="csr2tcb_pd"/>
<output name="csr2tcb_te"/>
<output name="csr2tdb_ra"/>
<output name="csr2tdb_wa"/>
<output name="csr2tdb_wd"/>
<output name="csr2tdb_we"/>
<output name="csr2tlb_ps"/>
<output name="csr2tlb_tb"/>
<output name="csr2tlb_ts"/>
<output name="csr2vab_ps"/>
<output name="csr2vab_ts"/>
<output name="csr2vtb_ra"/>
<output name="csr2vtb_wa"/>
<output name="csr2vtb_wd"/>
<output name="csr2vtb_we"/>
<output name="csr2dev_iotsb_wd"/>
<output name="csr2dev2iotsb_we"/>
<output name="csr2dev2iotsb_re"/>
<output name="csr2IotsbDesc_we"/>
<output name="csr2IotsbDesc_re"/>
<output name="csr2dev_iotsb_rwa"/>
<output name="ctl_busid_sel_hw_read"/>
<output name="ctl_sun4v_en_hw_read"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="618" nStmts="0" nExprs="266" nInputs="35" nOutputs="50" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="352" />
</block>
<block name="dmu_mmu_irb">
<input name="rm2mm_rcd"/>
<input name="rm2mm_rcd_enq"/>
<input name="qcb2irb_full"/>
<output name="mm2rm_rcd_full"/>
<output name="irb2qcb_enq"/>
<output name="irb2rdq_rcd"/>
<output name="irb2vaq_rcd"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="0" nInputs="3" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="8" />
</block>
<block name="dmu_mmu_orb">
<input name="cm2mm_rcd_full"/>
<input name="qcb2orb_enq"/>
<input name="rdq2orb_rcd"/>
<input name="paq2orb_rcd"/>
<output name="mm2cm_rcd"/>
<output name="mm2cm_rcd_enq"/>
<output name="orb2qcb_full"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="0" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="8" />
</block>
<block name="dmu_mmu_pab">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2pab_ps"/>
<input name="tcb2pab_err"/>
<input name="tcb2pab_sel"/>
<input name="tdb2pab_par"/>
<input name="tdb2pab_ppn"/>
<input name="tdb2pab_wrt"/>
<input name="tdb2pab_vld"/>
<input name="tlb2pab_addr"/>
<input name="tlb2pab_type"/>
<input name="tlb2pab_vld"/>
<input name="tlb2pab_wrt"/>
<input name="tdb2pab_key"/>
<input name="tdb2pab_fnm"/>
<input name="tdb2pab_keyvld"/>
<input name="tlb2pab_sun4v_pgsz"/>
<input name="sun4v_mode"/>
<input name="tlb2pab_byp_ps2"/>
<output name="pab2paq_rcd"/>
<output name="pab2tcb_err"/>
<param name="PAM"/>
<param name="PAM_N2"/>
<param name="MEM_RDT"/>
<param name="MEM_RDB"/>
<param name="MEM_WRT"/>
<param name="MEM_WRB"/>
<param name="MSG_WRT"/>
<param name="MSG_WRB"/>
<param name="MSI_WRT"/>
<param name="MSI_WRB"/>
<complexity cyclo1="57" cyclo2="16" nCaseStmts="5" nCaseItems="46" nLoops="0" nIfStmts="10" />
<volume nNodes="245" nStmts="11" nExprs="53" nInputs="19" nOutputs="2" nParams="10" nAlwaysClocks="21" nBAssign="55" nNBAssign="6" nWAssign="17" nOther="82" />
</block>
<block name="dmu_mmu_ptb">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="rcb2ptb_addr"/>
<input name="rcb2ptb_vld"/>
<input name="tlb2ptb_addr"/>
<input name="csr2ptb_inv"/>
<input name="csr2ptb_ra"/>
<input name="csr2ptb_wa"/>
<input name="csr2ptb_wd"/>
<input name="csr2ptb_we"/>
<input name="tcb2ptb_sel"/>
<input name="tcb2ptb_vld"/>
<input name="tcb2ptb_wa"/>
<input name="tcb2ptb_we"/>
<input name="dmu_cb0_run"/>
<input name="dmu_cb0_addr"/>
<input name="dmu_cb0_wdata_key"/>
<input name="dmu_cb0_mmu_ptb_wr_en"/>
<input name="dmu_cb0_mmu_ptb_rd_en"/>
<input name="dmu_cb0_mmu_ptb_lkup_en"/>
<output name="scan_out"/>
<output name="mmu_ptb_hit"/>
<output name="ptb2csr_rd"/>
<output name="ptb2tcb_hit"/>
<output name="ptb2vtb_inv"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="133" nStmts="2" nExprs="22" nInputs="29" nOutputs="5" nParams="0" nAlwaysClocks="6" nBAssign="4" nNBAssign="6" nWAssign="30" nOther="63" />
</block>
<block name="dmu_mmu_qcb_qgc">
<input name="clk"/>
<input name="rst_l"/>
<input name="enq"/>
<input name="deq"/>
<output name="ld"/>
<output name="ds"/>
<output name="vld"/>
<param name="QD"/>
<complexity cyclo1="11" cyclo2="5" nCaseStmts="2" nCaseItems="8" nLoops="1" nIfStmts="1" />
<volume nNodes="62" nStmts="4" nExprs="12" nInputs="4" nOutputs="3" nParams="1" nAlwaysClocks="9" nBAssign="11" nNBAssign="2" nWAssign="0" nOther="24" />
</block>
<block name="dmu_mmu_qcb_qmc">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2qcb_ds_a"/>
<input name="csr2qcb_ds_b"/>
<input name="irb2qcb_enq"/>
<input name="orb2qcb_full"/>
<input name="tcb2qcb_hld"/>
<input name="tcb2qcb_vld"/>
<input name="qpc2qmc_vld"/>
<input name="qrc2qmc_vld"/>
<input name="qvc2qmc_vld"/>
<output name="qcb2csr_dbg_a"/>
<output name="qcb2csr_dbg_b"/>
<output name="qcb2csr_paq"/>
<output name="qcb2csr_vaq"/>
<output name="qcb2irb_full"/>
<output name="qcb2orb_enq"/>
<output name="qcb2tcb_hld"/>
<output name="qcb2tcb_vld"/>
<output name="qmc2qpc_enq"/>
<output name="qmc2qpc_deq"/>
<output name="qmc2qrc_enq"/>
<output name="qmc2qrc_deq"/>
<output name="qmc2qvc_enq"/>
<output name="qmc2qvc_deq"/>
<complexity cyclo1="26" cyclo2="9" nCaseStmts="3" nCaseItems="20" nLoops="2" nIfStmts="3" />
<volume nNodes="151" nStmts="8" nExprs="28" nInputs="11" nOutputs="14" nParams="0" nAlwaysClocks="11" nBAssign="19" nNBAssign="13" nWAssign="15" nOther="57" />
</block>
<block name="dmu_mmu_qcb">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2qcb_ds_a"/>
<input name="csr2qcb_ds_b"/>
<input name="irb2qcb_enq"/>
<input name="orb2qcb_full"/>
<input name="tcb2qcb_hld"/>
<input name="tcb2qcb_vld"/>
<output name="qcb2csr_dbg_a"/>
<output name="qcb2csr_dbg_b"/>
<output name="qcb2csr_paq"/>
<output name="qcb2csr_vaq"/>
<output name="qcb2irb_full"/>
<output name="qcb2orb_enq"/>
<output name="qcb2paq_ld"/>
<output name="qcb2paq_ds"/>
<output name="qcb2rdq_ld"/>
<output name="qcb2rdq_ds"/>
<output name="qcb2tcb_hld"/>
<output name="qcb2tcb_vld"/>
<output name="qcb2vaq_ld"/>
<output name="qcb2vaq_ds"/>
<instance name="dmu_mmu_qcb_qgc"/>
<instance name="dmu_mmu_qcb_qgc"/>
<instance name="dmu_mmu_qcb_qgc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="124" nStmts="0" nExprs="49" nInputs="8" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="75" />
</block>
<block name="dmu_mmu_rcb">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_mmu_addr"/>
<input name="j2d_mmu_addr_vld"/>
<input name="cl2mm_tcr_ack"/>
<input name="cl2mm_tdr_rcd"/>
<input name="cl2mm_tdr_vld"/>
<input name="csr2rcb_se"/>
<input name="tcb2rcb_tag"/>
<input name="tcb2rcb_req"/>
<input name="tlb2rcb_addr"/>
<output name="mm2cl_tcr_rcd"/>
<output name="mm2cl_tcr_req"/>
<output name="rcb2ptb_addr"/>
<output name="rcb2ptb_vld"/>
<output name="rcb2tcb_ack"/>
<output name="rcb2tcb_err"/>
<output name="rcb2tcb_tag"/>
<output name="rcb2tcb_vld"/>
<output name="rcb2tlb_dhi"/>
<output name="rcb2tlb_dlo"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="59" nStmts="1" nExprs="1" nInputs="11" nOutputs="10" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="4" nWAssign="28" nOther="24" />
</block>
<block name="dmu_mmu_srq_iommu">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="ld"/>
<input name="ds"/>
<input name="di"/>
<input name="sun4v_mode"/>
<input name="csr2dev_iotsb_wd"/>
<input name="csr2dev2iotsb_we"/>
<input name="csr2dev2iotsb_re"/>
<input name="csr2IotsbDesc_we"/>
<input name="csr2IotsbDesc_re"/>
<input name="csr2dev_iotsb_rwa"/>
<input name="busid_sel"/>
<input name="dsn_dmc_iei"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dev_wr_en"/>
<input name="dmu_mb0_dev_rd_en"/>
<input name="dmu_mb0_tsb_wr_en"/>
<input name="dmu_mb0_tsb_rd_en"/>
<input name="efu_dmu_data"/>
<input name="efu_dmu_xfer_en"/>
<input name="efu_dmu_clr"/>
<output name="scan_out"/>
<output name="srq2vab_sun4v_pgsz"/>
<output name="srq2vab_sun4v_byp_ps0"/>
<output name="srq2tmc_sun4v_pgsz_err"/>
<output name="do"/>
<output name="iotsbno"/>
<output name="iotsb_basepa"/>
<output name="srq2vab_np"/>
<output name="srq2vab_adva"/>
<output name="srq2tmc_ivld"/>
<output name="srq2tmc_ipe"/>
<output name="dev_iotsb2csr_rd"/>
<output name="lkup_deque_en"/>
<output name="csr_done"/>
<output name="dmu_efu_data"/>
<output name="dmu_efu_xfer_en"/>
<param name="QD"/>
<param name="QW"/>
<complexity cyclo1="64" cyclo2="48" nCaseStmts="2" nCaseItems="18" nLoops="0" nIfStmts="45" />
<volume nNodes="323" nStmts="17" nExprs="60" nInputs="34" nOutputs="16" nParams="2" nAlwaysClocks="13" nBAssign="20" nNBAssign="33" nWAssign="63" nOther="117" />
</block>
<block name="dmu_mmu_srq">
<input name="clk"/>
<input name="rst_l"/>
<input name="ld"/>
<input name="ds"/>
<input name="di"/>
<output name="do"/>
<param name="QD"/>
<param name="QW"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="4" />
<volume nNodes="29" nStmts="5" nExprs="5" nInputs="5" nOutputs="1" nParams="2" nAlwaysClocks="1" nBAssign="4" nNBAssign="3" nWAssign="1" nOther="10" />
</block>
<block name="dmu_mmu_tcb_tcc">
<input name="clk"/>
<input name="rst_l"/>
<input name="crb2tcb_tag"/>
<input name="csr2tcb_cm"/>
<input name="ptb2tcb_hit"/>
<input name="rcb2tcb_ack"/>
<input name="tmc2tcc_req"/>
<input name="tdc2tcc_ack"/>
<input name="tdc2tcc_err"/>
<output name="tcb2crb_req"/>
<output name="tcb2csr_tcm"/>
<output name="tcb2csr_tip"/>
<output name="tcb2ptb_sel"/>
<output name="tcb2ptb_vld"/>
<output name="tcb2ptb_wa"/>
<output name="tcb2ptb_we"/>
<output name="tcb2rcb_req"/>
<output name="tcb2rcb_tag"/>
<output name="tcb2tdb_sel"/>
<output name="tcb2tlb_tld"/>
<output name="tcb2vtb_sel"/>
<output name="tcb2vtb_vld"/>
<output name="tcb2vtb_wa"/>
<output name="tcb2vtb_we"/>
<output name="tcc2tdc_cld"/>
<output name="tcc2tdc_req"/>
<output name="tcc2tdc_tag"/>
<output name="tcc2tmc_ack"/>
<output name="tcc2tmc_dbg"/>
<output name="tcc2tmc_vld"/>
<param name="IDLE"/>
<param name="LOAD"/>
<param name="RQST"/>
<param name="WAIT"/>
<param name="NVLD"/>
<param name="RTRY"/>
<param name="DONE"/>
<param name="DERR"/>
<complexity cyclo1="38" cyclo2="10" nCaseStmts="6" nCaseItems="34" nLoops="0" nIfStmts="3" />
<volume nNodes="234" nStmts="9" nExprs="41" nInputs="9" nOutputs="21" nParams="8" nAlwaysClocks="16" nBAssign="62" nNBAssign="12" nWAssign="21" nOther="73" />
</block>
<block name="dmu_mmu_tcb_tdc">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcb2tcb_err"/>
<input name="rcb2tcb_tag"/>
<input name="rcb2tcb_vld"/>
<input name="tcc2tdc_cld"/>
<input name="tcc2tdc_req"/>
<input name="tcc2tdc_tag"/>
<output name="tcb2tdb_wa"/>
<output name="tcb2tdb_we"/>
<output name="tcb2tlb_dld"/>
<output name="tcb2tlb_ra"/>
<output name="tcb2tlb_ras"/>
<output name="tdc2tcc_ack"/>
<output name="tdc2tcc_err"/>
<output name="tdc2tmc_dbg"/>
<output name="tdc2tmc_err"/>
<param name="CNT_TST0"/>
<param name="CNT_TST1"/>
<param name="IDLE"/>
<param name="WAIT"/>
<param name="DATA"/>
<param name="DONE"/>
<complexity cyclo1="38" cyclo2="14" nCaseStmts="6" nCaseItems="30" nLoops="0" nIfStmts="7" />
<volume nNodes="175" nStmts="7" nExprs="37" nInputs="8" nOutputs="9" nParams="6" nAlwaysClocks="14" nBAssign="49" nNBAssign="6" nWAssign="6" nOther="56" />
</block>
<block name="dmu_mmu_tcb_tmc">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2tcb_av"/>
<input name="csr2tcb_be"/>
<input name="csr2tcb_cm"/>
<input name="csr2tcb_ds_a"/>
<input name="csr2tcb_ds_b"/>
<input name="csr2tcb_pd"/>
<input name="csr2tcb_te"/>
<input name="pab2tcb_err"/>
<input name="tlb2tcb_hit"/>
<input name="vab2tcb_err"/>
<input name="vab2tcb_vld"/>
<input name="vab2tcb_sun4v_va_oor"/>
<input name="vab2tcb_4vor"/>
<input name="vab2tcb_s4uf"/>
<input name="qcb2tcb_hld"/>
<input name="qcb2tcb_vld"/>
<input name="vtb2tcb_hit"/>
<input name="tcc2tmc_ack"/>
<input name="tcc2tmc_dbg"/>
<input name="tcc2tmc_vld"/>
<input name="tdc2tmc_dbg"/>
<input name="tdc2tmc_err"/>
<input name="vaq2tcb_deq_en"/>
<input name="tdb2tmc_kerr"/>
<input name="tlb2tmc_kerr"/>
<input name="srq2tmc_ipe"/>
<input name="srq2tmc_ivld"/>
<input name="sun4v_mode"/>
<input name="srq2tmc_sun4v_pgsz_err"/>
<output name="tcb2csr_dbg_a"/>
<output name="tcb2csr_dbg_b"/>
<output name="tcb2csr_err"/>
<output name="tcb2csr_prf"/>
<output name="tcb2csr_tpl"/>
<output name="tcb2pab_err"/>
<output name="tcb2pab_sel"/>
<output name="tcb2qcb_hld"/>
<output name="tcb2qcb_vld"/>
<output name="tcb2tlb_hld"/>
<output name="tcb2tlb_sel"/>
<output name="tcb2vab_hld"/>
<output name="tcb2vtb_hld"/>
<output name="tcb2vtb_tmv"/>
<output name="tmc2tcc_req"/>
<param name="IDLE"/>
<param name="THLD"/>
<param name="QHLD"/>
<param name="BOTH"/>
<param name="ERR_MSK"/>
<complexity cyclo1="79" cyclo2="30" nCaseStmts="15" nCaseItems="64" nLoops="2" nIfStmts="12" />
<volume nNodes="488" nStmts="25" nExprs="89" nInputs="31" nOutputs="15" nParams="5" nAlwaysClocks="34" nBAssign="60" nNBAssign="39" nWAssign="102" nOther="139" />
</block>
<block name="dmu_mmu_tcb">
<input name="clk"/>
<input name="rst_l"/>
<input name="crb2tcb_tag"/>
<input name="csr2tcb_av"/>
<input name="csr2tcb_be"/>
<input name="csr2tcb_cm"/>
<input name="csr2tcb_ds_a"/>
<input name="csr2tcb_ds_b"/>
<input name="csr2tcb_pd"/>
<input name="csr2tcb_te"/>
<input name="pab2tcb_err"/>
<input name="ptb2tcb_hit"/>
<input name="rcb2tcb_ack"/>
<input name="rcb2tcb_err"/>
<input name="rcb2tcb_tag"/>
<input name="rcb2tcb_vld"/>
<input name="tlb2tcb_hit"/>
<input name="vab2tcb_err"/>
<input name="vab2tcb_vld"/>
<input name="vab2tcb_sun4v_va_oor"/>
<input name="vab2tcb_4vor"/>
<input name="vab2tcb_s4uf"/>
<input name="qcb2tcb_hld"/>
<input name="qcb2tcb_vld"/>
<input name="vtb2tcb_hit"/>
<input name="vaq2tcb_deq_en"/>
<input name="tdb2tmc_kerr"/>
<input name="tlb2tmc_kerr"/>
<input name="srq2tmc_ipe"/>
<input name="srq2tmc_ivld"/>
<input name="sun4v_mode"/>
<input name="srq2tmc_sun4v_pgsz_err"/>
<output name="tcb2crb_req"/>
<output name="tcb2csr_dbg_a"/>
<output name="tcb2csr_dbg_b"/>
<output name="tcb2csr_err"/>
<output name="tcb2csr_prf"/>
<output name="tcb2csr_tcm"/>
<output name="tcb2csr_tip"/>
<output name="tcb2csr_tpl"/>
<output name="tcb2pab_err"/>
<output name="tcb2pab_sel"/>
<output name="tcb2ptb_sel"/>
<output name="tcb2ptb_vld"/>
<output name="tcb2ptb_wa"/>
<output name="tcb2ptb_we"/>
<output name="tcb2qcb_hld"/>
<output name="tcb2qcb_vld"/>
<output name="tcb2rcb_req"/>
<output name="tcb2rcb_tag"/>
<output name="tcb2tdb_sel"/>
<output name="tcb2tdb_wa"/>
<output name="tcb2tdb_we"/>
<output name="tcb2tlb_dld"/>
<output name="tcb2tlb_hld"/>
<output name="tcb2tlb_ra"/>
<output name="tcb2tlb_ras"/>
<output name="tcb2tlb_sel"/>
<output name="tcb2tlb_tld"/>
<output name="tcb2vab_hld"/>
<output name="tcb2vtb_hld"/>
<output name="tcb2vtb_sel"/>
<output name="tcb2vtb_tmv"/>
<output name="tcb2vtb_vld"/>
<output name="tcb2vtb_wa"/>
<output name="tcb2vtb_we"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="253" nStmts="0" nExprs="93" nInputs="32" nOutputs="34" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="160" />
</block>
<block name="dmu_mmu_tdb">
<input name="l2clk"/>
<input name="clk"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="csr2tdb_ra"/>
<input name="csr2tdb_wa"/>
<input name="csr2tdb_wd"/>
<input name="csr2tdb_we"/>
<input name="tcb2tdb_sel"/>
<input name="tcb2tdb_wa"/>
<input name="tcb2tdb_we"/>
<input name="tlb2tdb_data"/>
<input name="tlb2tdb_rqid"/>
<input name="vtb2tdb_dbra"/>
<input name="dsn_dmc_iei"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_tdb_wr_en"/>
<input name="dmu_mb0_tdb_rd_en"/>
<output name="scan_out"/>
<output name="tdb2csr_rd"/>
<output name="tdb2pab_par"/>
<output name="tdb2pab_ppn"/>
<output name="tdb2pab_key"/>
<output name="tdb2pab_fnm"/>
<output name="tdb2pab_vld"/>
<output name="tdb2pab_keyvld"/>
<output name="tdb2pab_wrt"/>
<output name="tdb2tmc_kerr"/>
<output name="tdb_dout_8msb"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="98" nStmts="0" nExprs="16" nInputs="26" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="54" />
</block>
<block name="dmu_mmu_tlb">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2tlb_ps"/>
<input name="csr2tlb_tb"/>
<input name="csr2tlb_ts"/>
<input name="rcb2tlb_dhi"/>
<input name="rcb2tlb_dlo"/>
<input name="tcb2tlb_dld"/>
<input name="tcb2tlb_hld"/>
<input name="tcb2tlb_ra"/>
<input name="tcb2tlb_ras"/>
<input name="tcb2tlb_sel"/>
<input name="tcb2tlb_tld"/>
<input name="vab2tlb_addr"/>
<input name="vab2tlb_rqid"/>
<input name="vab2tlb_type"/>
<input name="vab2tlb_iotsbno"/>
<input name="vab2tlb_tsbbpa"/>
<input name="vab2tlb_sun4v_pgnmb"/>
<input name="vab2tlb_sun4v_pgsz"/>
<input name="vtb2tlb_dbra"/>
<input name="sun4v_mode"/>
<input name="vab2tlb_sun4v_byp_ps1"/>
<input name="va"/>
<input name="sun4v_pgnmb"/>
<input name="tb"/>
<input name="ts"/>
<input name="ps"/>
<input name="mode"/>
<input name="tsbbpa"/>
<output name="tlb2csr_addr"/>
<output name="tlb2csr_dbra"/>
<output name="tlb2csr_rqid"/>
<output name="tlb2csr_type"/>
<output name="tlb2tdb_rqid"/>
<output name="tlb2pab_addr"/>
<output name="tlb2pab_sun4v_pgsz"/>
<output name="tlb2pab_type"/>
<output name="tlb2pab_vld"/>
<output name="tlb2pab_wrt"/>
<output name="tlb2ptb_addr"/>
<output name="tlb2rcb_addr"/>
<output name="tlb2tcb_hit"/>
<output name="tlb2tdb_data"/>
<output name="tlb2vtb_addr"/>
<output name="tlb2vtb_iotsbno"/>
<output name="tlb2tmc_kerr"/>
<output name="tlb2pab_byp_ps2"/>
<param name="PAM"/>
<param name="VTL"/>
<param name="VTM"/>
<complexity cyclo1="60" cyclo2="27" nCaseStmts="4" nCaseItems="37" nLoops="0" nIfStmts="22" />
<volume nNodes="325" nStmts="19" nExprs="53" nInputs="30" nOutputs="18" nParams="3" nAlwaysClocks="24" nBAssign="62" nNBAssign="40" nWAssign="29" nOther="98" />
</block>
<block name="dmu_mmu_vab">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2vab_ps"/>
<input name="csr2vab_ts"/>
<input name="tcb2vab_hld"/>
<input name="vaq2vab_rcd"/>
<input name="vaq2vab_iotsbno"/>
<input name="vaq2vab_tsbbpa"/>
<input name="srq2vab_np"/>
<input name="srq2vab_adva"/>
<input name="srq2vab_sun4v_pgsz"/>
<input name="srq2vab_sun4v_byp_ps0"/>
<input name="sun4v_mode"/>
<output name="vab2tcb_err"/>
<output name="vab2tcb_vld"/>
<output name="vab2tcb_sun4v_va_oor"/>
<output name="vab2tcb_4vor"/>
<output name="vab2tcb_s4uf"/>
<output name="vab2tlb_addr"/>
<output name="vab2tlb_rqid"/>
<output name="vab2tlb_type"/>
<output name="vab2tlb_iotsbno"/>
<output name="vab2tlb_tsbbpa"/>
<output name="vab2tlb_sun4v_pgnmb"/>
<output name="vab2tlb_sun4v_pgsz"/>
<output name="vab2vtb_addr"/>
<output name="vab2vtb_dbra"/>
<output name="vab2vtb_iotsbno"/>
<output name="vab2tlb_sun4v_byp_ps1"/>
<param name="VTL"/>
<param name="VTM"/>
<param name="MEM_RDT"/>
<param name="MEM_RDB"/>
<param name="MEM_WRT"/>
<param name="MEM_WRB"/>
<param name="MSG_WRT"/>
<param name="MSG_WRB"/>
<param name="MSI_WRT"/>
<param name="MSI_WRB"/>
<complexity cyclo1="77" cyclo2="14" nCaseStmts="5" nCaseItems="68" nLoops="0" nIfStmts="8" />
<volume nNodes="338" nStmts="10" nExprs="74" nInputs="13" nOutputs="16" nParams="10" nAlwaysClocks="21" nBAssign="79" nNBAssign="18" nWAssign="20" nOther="116" />
</block>
<block name="dmu_mmu_vtb">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="csr2vtb_ra"/>
<input name="csr2vtb_wa"/>
<input name="csr2vtb_wd"/>
<input name="csr2vtb_we"/>
<input name="ptb2vtb_inv"/>
<input name="tcb2vtb_hld"/>
<input name="tcb2vtb_sel"/>
<input name="tcb2vtb_tmv"/>
<input name="tcb2vtb_vld"/>
<input name="tcb2vtb_wa"/>
<input name="tcb2vtb_we"/>
<input name="tlb2vtb_addr"/>
<input name="tlb2vtb_iotsbno"/>
<input name="vab2vtb_addr"/>
<input name="vab2vtb_dbra"/>
<input name="vab2vtb_iotsbno"/>
<input name="sun4v_mode"/>
<input name="dmu_cb0_run"/>
<input name="dmu_cb0_addr"/>
<input name="dmu_cb0_wdata_key"/>
<input name="dmu_cb0_mmu_vtb_wr_en"/>
<input name="dmu_cb0_mmu_vtb_rd_en"/>
<input name="dmu_cb0_mmu_vtb_lkup_en"/>
<input name="dmu_cb0_hld"/>
<input name="di"/>
<output name="scan_out"/>
<output name="vtb2crb_hit"/>
<output name="vtb2crb_inv"/>
<output name="vtb2crb_tag"/>
<output name="vtb2crb_vld"/>
<output name="vtb2csr_prf"/>
<output name="vtb2csr_rd"/>
<output name="vtb2tcb_hit"/>
<output name="vtb2tdb_dbra"/>
<output name="vtb2tlb_dbra"/>
<output name="mmu_vtb_hit"/>
<output name="vtb_dout_4msb"/>
<param name="MAX"/>
<complexity cyclo1="23" cyclo2="23" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="21" />
<volume nNodes="183" nStmts="7" nExprs="28" nInputs="36" nOutputs="12" nParams="1" nAlwaysClocks="10" nBAssign="11" nNBAssign="7" nWAssign="39" nOther="81" />
</block>
<block name="dmu_mmu">
<input name="l2clk"/>
<input name="clk"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="j2d_instance_id"/>
<input name="j2d_mmu_addr"/>
<input name="j2d_mmu_addr_vld"/>
<input name="cl2mm_tcr_ack"/>
<input name="cm2mm_rcd_full"/>
<input name="cr2mm_csrbus_addr"/>
<input name="cr2mm_csrbus_src_bus"/>
<input name="cr2mm_csrbus_valid"/>
<input name="cr2mm_csrbus_wr"/>
<input name="cr2mm_csrbus_wr_data"/>
<input name="cr2mm_dbg_sel_a"/>
<input name="cr2mm_dbg_sel_b"/>
<input name="cl2mm_tdr_rcd"/>
<input name="cl2mm_tdr_vld"/>
<input name="rm2mm_rcd"/>
<input name="rm2mm_rcd_enq"/>
<input name="dsn_dmc_iei"/>
<input name="dmu_cb0_run"/>
<input name="dmu_cb0_addr"/>
<input name="dmu_cb0_wdata_key"/>
<input name="dmu_cb0_mmu_ptb_wr_en"/>
<input name="dmu_cb0_mmu_ptb_rd_en"/>
<input name="dmu_cb0_mmu_ptb_lkup_en"/>
<input name="dmu_cb0_mmu_vtb_wr_en"/>
<input name="dmu_cb0_mmu_vtb_rd_en"/>
<input name="dmu_cb0_mmu_vtb_lkup_en"/>
<input name="dmu_cb0_hld"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dev_wr_en"/>
<input name="dmu_mb0_dev_rd_en"/>
<input name="dmu_mb0_tsb_wr_en"/>
<input name="dmu_mb0_tsb_rd_en"/>
<input name="dmu_mb0_tdb_wr_en"/>
<input name="dmu_mb0_tdb_rd_en"/>
<input name="efu_dmu_data"/>
<input name="efu_dmu_xfer_en"/>
<input name="efu_dmu_clr"/>
<output name="scan_out"/>
<output name="mm2cl_tcr_rcd"/>
<output name="mm2cl_tcr_req"/>
<output name="mm2cm_rcd"/>
<output name="mm2cm_rcd_enq"/>
<output name="mm2cr_csrbus_acc_vio"/>
<output name="mm2cr_csrbus_done"/>
<output name="mm2cr_csrbus_mapped"/>
<output name="mm2cr_csrbus_read_data"/>
<output name="mm2cr_dbg_a"/>
<output name="mm2cr_dbg_b"/>
<output name="mm2im_int"/>
<output name="mm2rm_rcd_full"/>
<output name="mmu_ptb_hit"/>
<output name="mmu_vtb_hit"/>
<output name="vtb_dout_4msb"/>
<output name="ptb2csr_rd2"/>
<output name="vtb2csr_rd"/>
<output name="dev_iotsb2csr_rd"/>
<output name="tdb_dout_8msb"/>
<output name="tdb2csr_rd"/>
<output name="dmu_efu_data"/>
<output name="dmu_efu_xfer_en"/>
<output name="csr_sun4v_en"/>
<instance name="dmu_mmu_srq"/>
<instance name="dmu_mmu_srq"/>
<instance name="dmu_mmu_srq_iommu"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1080" nStmts="0" nExprs="499" nInputs="51" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="581" />
</block>
<block name="dmu_pmu_prcd_q">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcd_in"/>
<input name="enq"/>
<input name="deq"/>
<output name="typ"/>
<output name="len"/>
<output name="byt_cnt"/>
<output name="cntxt_num"/>
<output name="pkseq_num"/>
<output name="addr"/>
<output name="addr_err"/>
<output name="dptr"/>
<output name="sbd_tag"/>
<output name="full"/>
<output name="overflow"/>
<output name="underflow"/>
<output name="empty"/>
<param name="DEPTH"/>
<param name="SBDTAG_WDTH"/>
<param name="DPTR_WDTH"/>
<param name="ADDR_WDTH"/>
<param name="PKSEQNUM_WDTH"/>
<param name="CNTXTNUM_WDTH"/>
<param name="BYTCNT_WDTH"/>
<param name="LEN_WDTH"/>
<param name="TYP_WDTH"/>
<param name="SBDTAGMSB"/>
<param name="DPTRMSB"/>
<param name="ADDRMSB"/>
<param name="PKSEQNUMMSB"/>
<param name="CNTXTNUMMSB"/>
<param name="BYTCNTMSB"/>
<param name="LENMSB"/>
<param name="TYPMSB"/>
<param name="SBDTAG_LSB"/>
<param name="SBDTAG_MSB"/>
<param name="DPTR_LSB"/>
<param name="DPTR_MSB"/>
<param name="ADDRERR_MSB"/>
<param name="ADDR_LSB"/>
<param name="ADDR_MSB"/>
<param name="PKSEQNUM_LSB"/>
<param name="PKSEQNUM_MSB"/>
<param name="CNTXTNUM_LSB"/>
<param name="CNTXTNUM_MSB"/>
<param name="BYTCNT_LSB"/>
<param name="BYTCNT_MSB"/>
<param name="LEN_LSB"/>
<param name="LEN_MSB"/>
<param name="TYP_LSB"/>
<param name="TYP_MSB"/>
<param name="IPRMSB"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="225" nStmts="0" nExprs="89" nInputs="5" nOutputs="13" nParams="35" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="123" />
</block>
<block name="dmu_pmu_prm">
<input name="clk"/>
<input name="rst_l"/>
<input name="cm2pm_rcd_enq"/>
<input name="cm2pm_rcd"/>
<input name="cl2pm_rcd_full"/>
<input name="ps2pm_i_gnt"/>
<input name="ps2pm_i_n_trn"/>
<input name="ps2pm_i_full"/>
<input name="ps2pm_i_rd_data"/>
<input name="cr2pm_dbg_sel_a"/>
<input name="cr2pm_dbg_sel_b"/>
<output name="pm2cm_rcd_full"/>
<output name="pm2cl_rcd_enq"/>
<output name="pm2cl_rcd"/>
<output name="pm2ps_i_req"/>
<output name="pm2ps_i_trn"/>
<output name="pm2ps_i_cmd_type"/>
<output name="pm2ps_i_wr_data"/>
<output name="pm2cr_dbg_a"/>
<output name="pm2cr_dbg_b"/>
<param name="IPRMSB"/>
<param name="PRTYP_WDTH"/>
<param name="PRLEN_WDTH"/>
<param name="PRBYTCNT_WDTH"/>
<param name="PRCNTXTNUM_WDTH"/>
<param name="PRPKSEQNUM_WDTH"/>
<param name="PRADDR_WDTH"/>
<param name="PRADDRERR_WDTH"/>
<param name="PRDPTR_WDTH"/>
<param name="PRSBDTAG_WDTH"/>
<param name="PRTYPMSB"/>
<param name="PRLENMSB"/>
<param name="PRBYTCNTMSB"/>
<param name="PRCNTXTNUMMSB"/>
<param name="PRPKSEQNUMMSB"/>
<param name="PRADDRMSB"/>
<param name="PRADDRERRMSB"/>
<param name="PRDPTRMSB"/>
<param name="PRSBDTAGMSB"/>
<param name="ICRMSB"/>
<param name="CRTYP_WDTH"/>
<param name="CRADDR_WDTH"/>
<param name="CRSTAT_WDTH"/>
<param name="CRDPTR_WDTH"/>
<param name="CRSBDTAG_WDTH"/>
<param name="CRTYPMSB"/>
<param name="CRADDRMSB"/>
<param name="CRSTATMSB"/>
<param name="CRDPTRMSB"/>
<param name="CRSBDTAGMSB"/>
<param name="PM2PS_RCDWDTH"/>
<param name="PSRCDMSB"/>
<param name="PSCMDTYPE_WDTH"/>
<param name="PSCMDTRN_WDTH"/>
<param name="PSITRN_WDTH"/>
<param name="PSRDWDTH"/>
<param name="CLTOT_WDTH"/>
<param name="PSCMDTYPMSB"/>
<param name="PSCMDTRNMSB"/>
<param name="PSRDMSB"/>
<param name="PSITRNMSB"/>
<param name="CLTOTMSB"/>
<param name="DEQIDLE"/>
<param name="DEQGNT"/>
<param name="DEQ"/>
<param name="BLDIDLE"/>
<param name="BLDXFR"/>
<param name="CLASWR"/>
<param name="CLASRD"/>
<param name="CLASRDL"/>
<param name="CLASPIO"/>
<param name="CLASUNSP"/>
<param name="CLASMSG"/>
<param name="CLASMSI"/>
<param name="CLASMDO"/>
<param name="CLASNUL"/>
<complexity cyclo1="246" cyclo2="149" nCaseStmts="36" nCaseItems="133" nLoops="6" nIfStmts="106" />
<volume nNodes="1066" nStmts="81" nExprs="242" nInputs="11" nOutputs="9" nParams="56" nAlwaysClocks="99" nBAssign="269" nNBAssign="138" nWAssign="21" nOther="216" />
</block>
<block name="dmu_pmu">
<input name="clk"/>
<input name="rst_l"/>
<input name="cm2pm_rcd_enq"/>
<input name="cm2pm_rcd"/>
<input name="cl2pm_rcd_full"/>
<input name="ps2pm_i_gnt"/>
<input name="ps2pm_i_n_trn"/>
<input name="ps2pm_i_full"/>
<input name="ps2pm_i_rd_data"/>
<input name="cr2pm_dbg_sel_a"/>
<input name="cr2pm_dbg_sel_b"/>
<output name="pm2cm_rcd_full"/>
<output name="pm2cl_rcd_enq"/>
<output name="pm2cl_rcd"/>
<output name="pm2ps_i_trn"/>
<output name="pm2ps_i_req"/>
<output name="pm2ps_i_cmd_type"/>
<output name="pm2ps_i_wr_data"/>
<output name="pm2cr_dbg_a"/>
<output name="pm2cr_dbg_b"/>
<param name="PM2PS_RCDWDTH"/>
<param name="PSCMDTYPE_WDTH"/>
<param name="PSITRN_WDTH"/>
<param name="PSRDWDTH"/>
<param name="PSCMDTRN_WDTH"/>
<param name="IPRMSB"/>
<param name="ICRMSB"/>
<param name="PSRCDMSB"/>
<param name="PSCMDTYPMSB"/>
<param name="PSITRNMSB"/>
<param name="PSRDMSB"/>
<param name="PSCMDTRNMSB"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="0" nExprs="20" nInputs="11" nOutputs="9" nParams="12" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="41" />
</block>
<block name="dmu_psb_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<input name="stage_mux_only_ext_done_0_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="psb_dma_select"/>
<output name="psb_pio_select"/>
<complexity cyclo1="30" cyclo2="12" nCaseStmts="3" nCaseItems="21" nLoops="0" nIfStmts="8" />
<volume nNodes="145" nStmts="11" nExprs="29" nInputs="9" nOutputs="5" nParams="0" nAlwaysClocks="14" nBAssign="28" nNBAssign="12" nWAssign="3" nOther="48" />
</block>
<block name="dmu_psb_csrpipe_1">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="sel0"/>
<output name="out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="20" nStmts="1" nExprs="1" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="4" nWAssign="3" nOther="10" />
</block>
<block name="dmu_psb_csrpipe_2">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="sel0"/>
<input name="sel1"/>
<output name="out"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="25" nStmts="1" nExprs="1" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="6" nWAssign="4" nOther="12" />
</block>
<block name="dmu_psb_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="psb_dma_entry_ext_read_data"/>
<input name="psb_dma_ext_done"/>
<input name="psb_pio_entry_ext_read_data"/>
<input name="psb_pio_ext_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_addr"/>
<output name="psb_dma_ext_select"/>
<output name="psb_pio_ext_select"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="142" nStmts="0" nExprs="59" nInputs="12" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="80" />
</block>
<block name="dmu_psb_dbg">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2ps_dbg_sel_a"/>
<input name="cr2ps_dbg_sel_b"/>
<input name="ptg2dbg_dbg_a"/>
<input name="ptg2dbg_dbg_b"/>
<input name="pdl2dbg_dbg_a"/>
<input name="pdl2dbg_dbg_b"/>
<input name="pic2dbg_dbg_a"/>
<input name="pic2dbg_dbg_b"/>
<input name="pce2dbg_dbg_a"/>
<input name="pce2dbg_dbg_b"/>
<output name="ps2cr_dbg_a"/>
<output name="ps2cr_dbg_b"/>
<output name="dbg2ptg_dbg_sel_a"/>
<output name="dbg2ptg_dbg_sel_b"/>
<output name="dbg2pdl_dbg_sel_a"/>
<output name="dbg2pdl_dbg_sel_b"/>
<output name="dbg2pic_dbg_sel_a"/>
<output name="dbg2pic_dbg_sel_b"/>
<output name="dbg2pce_dbg_sel_a"/>
<output name="dbg2pce_dbg_sel_b"/>
<complexity cyclo1="20" cyclo2="6" nCaseStmts="2" nCaseItems="16" nLoops="2" nIfStmts="1" />
<volume nNodes="114" nStmts="5" nExprs="21" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="11" nBAssign="20" nNBAssign="2" nWAssign="10" nOther="45" />
</block>
<block name="dmu_psb_default_grp">
<input name="clk"/>
<input name="psb_dma_select"/>
<input name="psb_dma_ext_read_data"/>
<input name="psb_dma_ext_done"/>
<input name="psb_pio_select"/>
<input name="psb_pio_ext_read_data"/>
<input name="psb_pio_ext_done"/>
<input name="rst_l"/>
<input name="ext_addr_in"/>
<output name="psb_dma_ext_select"/>
<output name="psb_pio_ext_select"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="ext_done_0_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="47" nStmts="1" nExprs="10" nInputs="9" nOutputs="5" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="6" nWAssign="3" nOther="26" />
</block>
<block name="dmu_psb_pdl">
<input name="clk"/>
<input name="rst_l"/>
<input name="pic2pdl_dma_wr_in"/>
<input name="pic2pdl_pktag_in"/>
<input name="pic2pdl_type_in"/>
<input name="pic2pdl_dma_wr_data_in"/>
<input name="pic2pdl_req_in"/>
<input name="pce2pdl_pio_wr_in"/>
<input name="pce2pdl_pktag_in"/>
<input name="pce2pdl_type_in"/>
<input name="pce2pdl_pio_wr_data_in"/>
<input name="pce2pdl_req_in"/>
<input name="ext_addr"/>
<input name="psb_dma_ext_select"/>
<input name="psb_pio_ext_select"/>
<input name="dbg2pdl_dbg_sel_a"/>
<input name="dbg2pdl_dbg_sel_b"/>
<output name="pdl2pic_pio_rd_data_out"/>
<output name="pdl2pce_dma_rd_data_out"/>
<output name="psb_dma_ext_done"/>
<output name="psb_pio_ext_done"/>
<output name="psb_dma_ext_rd_data"/>
<output name="psb_pio_ext_rd_data"/>
<output name="pdl2dbg_dbg_a"/>
<output name="pdl2dbg_dbg_b"/>
<param name="DMA_DEPTH"/>
<param name="PIO_DEPTH"/>
<complexity cyclo1="23" cyclo2="16" nCaseStmts="1" nCaseItems="8" nLoops="7" nIfStmts="7" />
<volume nNodes="173" nStmts="15" nExprs="23" nInputs="17" nOutputs="8" nParams="2" nAlwaysClocks="28" nBAssign="40" nNBAssign="6" nWAssign="11" nOther="50" />
</block>
<block name="dmu_psb_ptg">
<input name="clk"/>
<input name="rst_l"/>
<input name="tag_deq"/>
<input name="tag_enq"/>
<input name="tag_retire"/>
<input name="dbg2ptg_dbg_sel_a"/>
<input name="dbg2ptg_dbg_sel_b"/>
<output name="no_tag_avail"/>
<output name="tag_issue"/>
<output name="ptg2dbg_dbg_a"/>
<output name="ptg2dbg_dbg_b"/>
<param name="TAG_NUM"/>
<param name="TAG_WDTH"/>
<complexity cyclo1="26" cyclo2="19" nCaseStmts="1" nCaseItems="8" nLoops="3" nIfStmts="14" />
<volume nNodes="155" nStmts="18" nExprs="26" nInputs="7" nOutputs="4" nParams="2" nAlwaysClocks="20" nBAssign="29" nNBAssign="14" nWAssign="8" nOther="40" />
</block>
<block name="dmu_psb_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="ext_done_0"/>
<input name="psb_dma_select"/>
<input name="psb_pio_select"/>
<input name="ext_addr_in"/>
<input name="rst_l"/>
<output name="psb_dma_select_out"/>
<output name="psb_pio_select_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="ext_done_0_out"/>
<output name="rst_l_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="33" nStmts="0" nExprs="7" nInputs="7" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="21" />
</block>
<block name="dmu_psb">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2ps_dbg_sel_a"/>
<input name="cr2ps_dbg_sel_b"/>
<input name="pm2ps_i_req"/>
<input name="pm2ps_i_cmd_type"/>
<input name="pm2ps_i_trn"/>
<input name="pm2ps_i_wr_data"/>
<input name="cl2ps_e_req"/>
<input name="cl2ps_e_cmd_type"/>
<input name="cl2ps_e_trn"/>
<input name="cl2ps_e_wr_data"/>
<input name="cr2ps_csrbus_src_bus"/>
<input name="cr2ps_csrbus_valid"/>
<input name="cr2ps_csrbus_addr"/>
<input name="cr2ps_csrbus_wr"/>
<input name="cr2ps_csrbus_wr_data"/>
<input name="j2d_instance_id"/>
<output name="ps2cr_dbg_a"/>
<output name="ps2cr_dbg_b"/>
<output name="ps2pm_i_full"/>
<output name="ps2pm_i_n_trn"/>
<output name="ps2pm_i_gnt"/>
<output name="ps2pm_i_rd_data"/>
<output name="ps2cl_e_gnt"/>
<output name="ps2cl_e_rd_data"/>
<output name="ps2cr_csrbus_read_data"/>
<output name="ps2cr_csrbus_done"/>
<output name="ps2cr_csrbus_mapped"/>
<output name="ps2cr_csrbus_acc_vio"/>
<instance name="dmu_common_scoreboard_controller"/>
<instance name="dmu_common_scoreboard_controller"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="300" nStmts="0" nExprs="130" nInputs="18" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="170" />
</block>
<block name="dmu_rmu_dbg">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2rm_dbg_sel_a"/>
<input name="cr2rm_dbg_sel_b"/>
<input name="rrm2dbg_dbg_a"/>
<input name="rrm2dbg_dbg_b"/>
<input name="lrm2dbg_dbg_a"/>
<input name="lrm2dbg_dbg_b"/>
<output name="rm2cr_dbg_a"/>
<output name="rm2cr_dbg_b"/>
<output name="dbg2rrm_dbg_sel_a"/>
<output name="dbg2rrm_dbg_sel_b"/>
<output name="dbg2lrm_dbg_sel_a"/>
<output name="dbg2lrm_dbg_sel_b"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="90" nStmts="3" nExprs="19" nInputs="8" nOutputs="6" nParams="0" nAlwaysClocks="7" nBAssign="16" nNBAssign="4" nWAssign="4" nOther="37" />
</block>
<block name="dmu_rmu_lrm_ictl">
<input name="clk"/>
<input name="rst_l"/>
<input name="tm2rm_rcd"/>
<input name="tm2rm_rcd_enq"/>
<input name="im2rm_mdo"/>
<input name="im2rm_mdo_enq"/>
<input name="std_rcd_deq"/>
<input name="iot_rcd_deq"/>
<output name="rm2tm_rcd_full"/>
<output name="rm2im_rcd"/>
<output name="rm2im_rcd_enq"/>
<output name="std_rcd"/>
<output name="std_rcd_enq"/>
<output name="lrm2rrm_cpl"/>
<output name="lrm2rrm_cpl_enq"/>
<output name="fork_type"/>
<output name="sr_dim_deq"/>
<output name="sr_dim_empty"/>
<output name="iot_credit_ok"/>
<output name="ld_iin_mdo_reg"/>
<output name="mdo_fifo_empty"/>
<output name="std_credit_ok"/>
<param name="FORK_INGRESS"/>
<param name="FORK_IMU"/>
<param name="FORK_RMU"/>
<param name="UNKNOWN_TYPE"/>
<param name="DMA_MRD32"/>
<param name="DMA_MRD64"/>
<param name="DMA_MRDLK32"/>
<param name="DMA_MRDLK64"/>
<param name="DMA_MWR32"/>
<param name="DMA_MWR64"/>
<param name="PIO_CPL"/>
<param name="PIO_CPLD"/>
<param name="DMA_UR"/>
<param name="MSG"/>
<param name="MSI_32"/>
<param name="MSI_64"/>
<param name="MONDO"/>
<param name="DIM_SR_DEPTH"/>
<param name="DIM_SR_WIDTH"/>
<param name="MDO_WDTH"/>
<param name="MDO_DPTH"/>
<param name="MDO_PTR_WDTH"/>
<param name="MDO_DPTH_MINUSONE"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="40" cyclo2="22" nCaseStmts="4" nCaseItems="22" nLoops="0" nIfStmts="17" />
<volume nNodes="275" nStmts="18" nExprs="62" nInputs="8" nOutputs="14" nParams="23" nAlwaysClocks="21" nBAssign="50" nNBAssign="18" nWAssign="12" nOther="94" />
</block>
<block name="dmu_rmu_lrm_itsb_fsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="ts2rm_i_gnt"/>
<input name="ts2rm_i_n_trn"/>
<input name="lrm_rcd_deq"/>
<input name="std_rcd"/>
<input name="std_rcd_enq"/>
<output name="rm2ts_i_cmd_type"/>
<output name="rm2ts_i_wr_data"/>
<output name="rm2ts_i_req"/>
<output name="lrm_rcd"/>
<output name="lrm_rcd_enq"/>
<output name="std_rcd_deq"/>
<output name="trans_type"/>
<output name="sr_std_empty"/>
<output name="itsb_state"/>
<output name="lrm_credit_ok"/>
<output name="dma_rd_bcnt"/>
<param name="SEND2OCTL"/>
<param name="NP_DMA_TSB"/>
<param name="NP_UR_TSB"/>
<param name="UNDEFINED"/>
<param name="DMA_MRD32"/>
<param name="DMA_MRD64"/>
<param name="DMA_MRDLK32"/>
<param name="DMA_MRDLK64"/>
<param name="DMA_UR"/>
<param name="DMA_MWR32"/>
<param name="DMA_MWR64"/>
<param name="PIO_CPLD"/>
<param name="PIO_CPL"/>
<param name="TRN_REQ_WR"/>
<param name="I_PROCESS"/>
<param name="I_LDPIPE"/>
<param name="I_ENQPIPE"/>
<param name="I_STALL1"/>
<param name="I_STALL2"/>
<param name="NUM_STATES"/>
<param name="STD_SR_WIDTH"/>
<param name="STD_SR_DEPTH"/>
<instance name="fire_dmc_common_srfifo"/>
<complexity cyclo1="67" cyclo2="35" nCaseStmts="8" nCaseItems="40" nLoops="0" nIfStmts="26" />
<volume nNodes="377" nStmts="29" nExprs="82" nInputs="7" nOutputs="11" nParams="22" nAlwaysClocks="20" nBAssign="75" nNBAssign="43" nWAssign="32" nOther="96" />
</block>
<block name="dmu_rmu_lrm_octl">
<input name="clk"/>
<input name="rst_l"/>
<input name="mm2rm_rcd_full"/>
<input name="im2rm_rcd"/>
<input name="im2rm_rcd_enq"/>
<input name="lrm_rcd"/>
<input name="lrm_rcd_enq"/>
<output name="rm2mm_rcd"/>
<output name="rm2mm_rcd_enq"/>
<output name="lrm_rcd_deq"/>
<output name="iot_rcd_deq"/>
<output name="sr_lrm_empty"/>
<output name="sr_iot_empty"/>
<output name="ttag_match_iot"/>
<output name="ttag_match_lrm"/>
<param name="LRM_SR_WIDTH"/>
<param name="LRM_SR_DEPTH"/>
<param name="IOT_WDTH"/>
<param name="IOT_DPTH"/>
<param name="IOT_PTR_WDTH"/>
<param name="IOT_DPTH_MINUSONE"/>
<param name="MONDO"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="12" cyclo2="9" nCaseStmts="2" nCaseItems="5" nLoops="0" nIfStmts="6" />
<volume nNodes="146" nStmts="6" nExprs="30" nInputs="7" nOutputs="8" nParams="7" nAlwaysClocks="10" nBAssign="24" nNBAssign="7" nWAssign="11" nOther="58" />
</block>
<block name="dmu_rmu_lrm">
<input name="clk"/>
<input name="rst_l"/>
<input name="tm2rm_rcd"/>
<input name="tm2rm_rcd_enq"/>
<input name="im2rm_rcd"/>
<input name="im2rm_rcd_enq"/>
<input name="im2rm_mdo"/>
<input name="im2rm_mdo_enq"/>
<input name="ts2rm_i_gnt"/>
<input name="ts2rm_i_full"/>
<input name="ts2rm_i_n_trn"/>
<input name="mm2rm_rcd_full"/>
<input name="dbg2lrm_dbg_sel_a"/>
<input name="dbg2lrm_dbg_sel_b"/>
<output name="rm2tm_rcd_full"/>
<output name="rm2im_rcd"/>
<output name="rm2im_rcd_enq"/>
<output name="rm2ts_i_cmd_type"/>
<output name="rm2ts_i_wr_data"/>
<output name="rm2ts_i_req"/>
<output name="rm2mm_rcd"/>
<output name="rm2mm_rcd_enq"/>
<output name="lrm2rrm_cpl"/>
<output name="lrm2rrm_cpl_enq"/>
<output name="lrm2dbg_dbg_a"/>
<output name="lrm2dbg_dbg_b"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="271" nStmts="3" nExprs="74" nInputs="14" nOutputs="12" nParams="0" nAlwaysClocks="67" nBAssign="16" nNBAssign="4" nWAssign="3" nOther="104" />
</block>
<block name="dmu_rmu_rrm_efsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="cm2rm_rcd"/>
<input name="cm2rm_rcd_enq"/>
<input name="y2k_rcd_deq"/>
<input name="im2rm_mem64_offset_reg"/>
<input name="ts2rm_e_rd_data"/>
<input name="cr2rm_req_id"/>
<input name="tsb_fsm_idle"/>
<input name="ld_epe_rcd_tsb"/>
<output name="rm2cm_rcd_full"/>
<output name="k2y_rcd"/>
<output name="k2y_rcd_enq"/>
<output name="rm2im_rply"/>
<output name="rm2im_rply_enq"/>
<output name="rm2ts_e_wr_data"/>
<output name="rm2ts_e_trn"/>
<output name="gen_tsb_access"/>
<output name="sr_err_last_pkt"/>
<output name="wrb_bcnt"/>
<output name="ilu_credit_cnt"/>
<output name="e_state"/>
<output name="type_decode"/>
<output name="sr_err_empty"/>
<param name="CLASPIO"/>
<param name="CLASMDO"/>
<param name="CLASDMA"/>
<param name="UNDEFINED"/>
<param name="PIOMRD32"/>
<param name="PIOMRD64"/>
<param name="PIOIORD"/>
<param name="PIOCFGRD0"/>
<param name="PIOCFGRD1"/>
<param name="PIOIOWR"/>
<param name="PIOMWR32"/>
<param name="PIOMWR64"/>
<param name="PIOCFGWR0"/>
<param name="PIOCFGWR1"/>
<param name="MONDORPLY"/>
<param name="DMACPL"/>
<param name="DMACPLLK"/>
<param name="DMACPLD"/>
<param name="E_PROCESS"/>
<param name="E_FULL"/>
<param name="E_TSB_RD"/>
<param name="NUM_STATES"/>
<param name="E_SR_DEPTH"/>
<param name="E_SR_WIDTH"/>
<instance name="fire_dmc_common_srfifo"/>
<complexity cyclo1="50" cyclo2="28" nCaseStmts="5" nCaseItems="27" nLoops="0" nIfStmts="22" />
<volume nNodes="324" nStmts="20" nExprs="58" nInputs="10" nOutputs="14" nParams="24" nAlwaysClocks="17" nBAssign="49" nNBAssign="63" nWAssign="34" nOther="83" />
</block>
<block name="dmu_rmu_rrm_erel">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_rel_rcd"/>
<input name="y2k_rel_enq"/>
<input name="lrm2rrm_cpl"/>
<input name="lrm2rrm_cpl_enq"/>
<output name="d2j_p_wrack_tag"/>
<output name="d2j_p_wrack_vld"/>
<output name="rm2cl_bufrel"/>
<output name="rm2cl_bufrel_enq"/>
<output name="e_pio_rel_empty"/>
<output name="i_pio_rel_empty"/>
<output name="rel_state"/>
<output name="rm2crm_npwr_wrack"/>
<param name="NUM_STATES"/>
<param name="E_PRIORITY"/>
<param name="I_PRIORITY"/>
<param name="REL_WDTH"/>
<param name="REL_DPTH"/>
<param name="REL_PTR_WDTH"/>
<param name="REL_DPTH_MINUSONE"/>
<instance name="dmu_common_simple_fifo"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="13" cyclo2="12" nCaseStmts="1" nCaseItems="2" nLoops="0" nIfStmts="10" />
<volume nNodes="138" nStmts="8" nExprs="32" nInputs="6" nOutputs="8" nParams="7" nAlwaysClocks="6" nBAssign="21" nNBAssign="11" nWAssign="7" nOther="53" />
</block>
<block name="dmu_rmu_rrm_etsbfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="ts2rm_e_gnt"/>
<input name="gen_tsb_access"/>
<input name="sr_err_last_pkt"/>
<output name="rm2ts_e_cmd_type"/>
<output name="rm2ts_e_req"/>
<output name="tsb_fsm_idle"/>
<output name="ld_epe_rcd_tsb"/>
<output name="e_tsb_state"/>
<param name="ETSB_CMD_NULL"/>
<param name="ETSB_CMD_RDCLR"/>
<param name="ETSB_CMD_RD"/>
<param name="ETSB_CMD_WR"/>
<param name="ETSB_IDLE"/>
<param name="ETSB_RDCLR"/>
<param name="ETSB_RD"/>
<param name="ETSB_WR"/>
<param name="NUM_STATES"/>
<complexity cyclo1="12" cyclo2="7" nCaseStmts="2" nCaseItems="7" nLoops="0" nIfStmts="4" />
<volume nNodes="84" nStmts="6" nExprs="13" nInputs="5" nOutputs="5" nParams="9" nAlwaysClocks="5" nBAssign="29" nNBAssign="7" nWAssign="2" nOther="22" />
</block>
<block name="dmu_rmu_rrm">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_rel_rcd"/>
<input name="y2k_rel_enq"/>
<input name="y2k_rcd_deq"/>
<input name="im2rm_mem64_offset_reg"/>
<input name="ts2rm_e_gnt"/>
<input name="ts2rm_e_rd_data"/>
<input name="cm2rm_rcd"/>
<input name="cm2rm_rcd_enq"/>
<input name="cr2rm_req_id"/>
<input name="lrm2rrm_cpl"/>
<input name="lrm2rrm_cpl_enq"/>
<input name="dbg2rrm_dbg_sel_a"/>
<input name="dbg2rrm_dbg_sel_b"/>
<output name="d2j_p_wrack_tag"/>
<output name="d2j_p_wrack_vld"/>
<output name="k2y_rcd"/>
<output name="k2y_rcd_enq"/>
<output name="rm2im_rply"/>
<output name="rm2im_rply_enq"/>
<output name="rm2ts_e_cmd_type"/>
<output name="rm2ts_e_wr_data"/>
<output name="rm2ts_e_trn"/>
<output name="rm2ts_e_req"/>
<output name="rm2cm_rcd_full"/>
<output name="rm2cl_bufrel"/>
<output name="rm2cl_bufrel_enq"/>
<output name="rrm2dbg_dbg_a"/>
<output name="rrm2dbg_dbg_b"/>
<output name="rm2crm_npwr_wrack"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="250" nStmts="3" nExprs="67" nInputs="15" nOutputs="16" nParams="0" nAlwaysClocks="55" nBAssign="16" nNBAssign="4" nWAssign="3" nOther="102" />
</block>
<block name="dmu_rmu">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_rel_rcd"/>
<input name="y2k_rel_enq"/>
<input name="y2k_rcd_deq"/>
<input name="tm2rm_rcd"/>
<input name="tm2rm_rcd_enq"/>
<input name="cm2rm_rcd"/>
<input name="cm2rm_rcd_enq"/>
<input name="im2rm_rcd"/>
<input name="im2rm_rcd_enq"/>
<input name="im2rm_mdo"/>
<input name="im2rm_mdo_enq"/>
<input name="im2rm_mem64_offset_reg"/>
<input name="ts2rm_i_gnt"/>
<input name="ts2rm_i_full"/>
<input name="ts2rm_i_n_trn"/>
<input name="ts2rm_e_gnt"/>
<input name="ts2rm_e_rd_data"/>
<input name="mm2rm_rcd_full"/>
<input name="cr2rm_req_id"/>
<input name="cr2rm_dbg_sel_a"/>
<input name="cr2rm_dbg_sel_b"/>
<output name="d2j_p_wrack_tag"/>
<output name="d2j_p_wrack_vld"/>
<output name="k2y_rcd"/>
<output name="k2y_rcd_enq"/>
<output name="rm2tm_rcd_full"/>
<output name="rm2cm_rcd_full"/>
<output name="rm2im_rcd"/>
<output name="rm2im_rcd_enq"/>
<output name="rm2im_rply"/>
<output name="rm2im_rply_enq"/>
<output name="rm2ts_i_cmd_type"/>
<output name="rm2ts_i_wr_data"/>
<output name="rm2ts_i_req"/>
<output name="rm2ts_e_cmd_type"/>
<output name="rm2ts_e_wr_data"/>
<output name="rm2ts_e_trn"/>
<output name="rm2ts_e_req"/>
<output name="rm2mm_rcd"/>
<output name="rm2mm_rcd_enq"/>
<output name="rm2cl_bufrel"/>
<output name="rm2cl_bufrel_enq"/>
<output name="rm2crm_npwr_wrack"/>
<output name="rm2cr_dbg_a"/>
<output name="rm2cr_dbg_b"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="190" nStmts="0" nExprs="71" nInputs="23" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="119" />
</block>
<block name="dmu_tmu_dim_bufmgr">
<input name="clk"/>
<input name="rst_l"/>
<input name="cl2tm_dma_rptr"/>
<input name="cl2tm_int_rptr"/>
<input name="int_cl_req"/>
<input name="rcd_deq"/>
<input name="dma_cl_req"/>
<input name="dma_cl_inc"/>
<input name="pio_cl_inc"/>
<output name="tm2cl_dma_wptr"/>
<output name="tm2cl_pio_wptr"/>
<output name="diu_dma_full"/>
<output name="diu_int_full"/>
<output name="diu_dma_cl_wptr"/>
<output name="diu_pio_cl_wptr"/>
<output name="d_ptr_out"/>
<complexity cyclo1="12" cyclo2="12" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="11" />
<volume nNodes="73" nStmts="11" nExprs="11" nInputs="9" nOutputs="7" nParams="0" nAlwaysClocks="5" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="27" />
</block>
<block name="dmu_tmu_dim_datafsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="data_start"/>
<input name="diu_dma_full"/>
<input name="diu_dma_cl_wptr"/>
<input name="diu_pio_cl_wptr"/>
<input name="rcd_is_msi"/>
<input name="rcd_is_cpld"/>
<input name="align_addr"/>
<input name="payld_len"/>
<input name="first_dwbe"/>
<input name="last_dwbe"/>
<input name="y2k_buf_addr_vld_monitor"/>
<input name="rel_type"/>
<input name="k2y_rel_enq"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<input name="rcd_is_msi"/>
<input name="frst_vd_wr"/>
<input name="only_one_rd"/>
<input name="only_one_vd_wr"/>
<output name="tm2di_wr"/>
<output name="tm2di_addr"/>
<output name="tm2im_data_enq"/>
<output name="data_done"/>
<output name="dma_cl_req"/>
<output name="dma_cl_inc"/>
<output name="pio_cl_inc"/>
<output name="idb_rptr_inc"/>
<output name="data_mux_select"/>
<output name="first_dwbe_dp"/>
<output name="last_dwbe_dp"/>
<output name="align_addr_dp"/>
<output name="end_addr_dp"/>
<output name="payld_len_is_one_dp"/>
<output name="ld_saved_data_dp"/>
<output name="rcd_is_cpld_reg"/>
<output name="datafsm_dbg_a"/>
<output name="datafsm_dbg_b"/>
<output name="datafsm_is_idle"/>
<param name="IDLE"/>
<param name="MSI"/>
<param name="ZF_PRE_WR"/>
<param name="FRST_VD_WR"/>
<param name="MID_VD_WR"/>
<param name="LST_VD_WR"/>
<param name="ZF_PST_WR"/>
<param name="WAIT"/>
<param name="STATE_NUM"/>
<param name="ONLY_VDB"/>
<param name="LAST_VDB"/>
<param name="MID_VDB"/>
<param name="FRST_VDB"/>
<param name="ZERO_FILL"/>
<param name="DATA_MUX_NUM"/>
<complexity cyclo1="73" cyclo2="59" nCaseStmts="2" nCaseItems="16" nLoops="3" nIfStmts="53" />
<volume nNodes="469" nStmts="46" nExprs="63" nInputs="21" nOutputs="19" nParams="15" nAlwaysClocks="48" nBAssign="105" nNBAssign="76" nWAssign="52" nOther="79" />
</block>
<block name="dmu_tmu_dim_datapath">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_buf_data"/>
<input name="y2k_buf_dpar"/>
<input name="idb_rptr_inc"/>
<input name="data_mux_select"/>
<input name="first_dwbe_dp"/>
<input name="last_dwbe_dp"/>
<input name="align_addr_dp"/>
<input name="end_addr_dp"/>
<input name="payld_len_is_one_dp"/>
<input name="ld_saved_data_dp"/>
<input name="data"/>
<output name="k2y_buf_addr"/>
<output name="tm2di_data"/>
<output name="tm2di_bmask"/>
<output name="tm2di_dpar"/>
<output name="tm2im_data"/>
<param name="ONLY_VDB"/>
<param name="LAST_VDB"/>
<param name="MID_VDB"/>
<param name="FRST_VDB"/>
<param name="ZERO_FILL"/>
<param name="DATA_MUX_NUM"/>
<complexity cyclo1="30" cyclo2="14" nCaseStmts="5" nCaseItems="21" nLoops="0" nIfStmts="8" />
<volume nNodes="210" nStmts="9" nExprs="30" nInputs="13" nOutputs="5" nParams="6" nAlwaysClocks="27" nBAssign="54" nNBAssign="18" nWAssign="18" nOther="54" />
</block>
<block name="dmu_tmu_dim_rcdbldr">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_rcd"/>
<input name="y2k_rcd_enq"/>
<input name="im2tm_msi32_addr_reg"/>
<input name="im2tm_msi64_addr_reg"/>
<input name="rcd_deq"/>
<input name="d_ptr_out"/>
<input name="csr_sun4v_en"/>
<input name="im2tm_eqs_adr_63"/>
<output name="tm2rm_rcd"/>
<output name="rcd_empty"/>
<output name="rcd_is_msg"/>
<output name="rcd_is_msi"/>
<output name="rcd_is_cpld"/>
<output name="rcd_is_dmawr"/>
<output name="align_addr"/>
<output name="payld_len"/>
<output name="first_dwbe"/>
<output name="last_dwbe"/>
<param name="DMA_MRD32"/>
<param name="DMA_MRD64"/>
<param name="DMA_MRDLK32"/>
<param name="DMA_MRDLK64"/>
<param name="DMA_MWR32"/>
<param name="DMA_MWR64"/>
<param name="DMA_UR"/>
<param name="DMA_MSG"/>
<param name="PIO_CPL"/>
<param name="PIO_CPLD"/>
<instance name="pcie_common_srq"/>
<complexity cyclo1="15" cyclo2="10" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="8" />
<volume nNodes="116" nStmts="4" nExprs="23" nInputs="10" nOutputs="10" nParams="10" nAlwaysClocks="4" nBAssign="16" nNBAssign="2" nWAssign="24" nOther="43" />
</block>
<block name="dmu_tmu_dim_relgen">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcd_is_cpld_reg"/>
<input name="k2y_buf_addr"/>
<output name="k2y_rel_rcd"/>
<output name="k2y_rel_enq"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="26" nStmts="2" nExprs="2" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="6" nWAssign="3" nOther="11" />
</block>
<block name="dmu_tmu_dim">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_buf_addr_vld_monitor"/>
<input name="y2k_buf_data"/>
<input name="y2k_buf_dpar"/>
<input name="y2k_rcd"/>
<input name="y2k_rcd_enq"/>
<input name="cl2tm_dma_rptr"/>
<input name="cl2tm_int_rptr"/>
<input name="rm2tm_rcd_full"/>
<input name="im2tm_msi32_addr_reg"/>
<input name="im2tm_msi64_addr_reg"/>
<input name="cr2tm_dbg_sel_a"/>
<input name="cr2tm_dbg_sel_b"/>
<input name="tmu_is_idle"/>
<input name="csr_sun4v_en"/>
<input name="im2tm_eqs_adr_63"/>
<output name="d2p_idb_rd"/>
<output name="k2y_buf_addr_vld_monitor"/>
<output name="k2y_buf_addr"/>
<output name="k2y_rcd_deq"/>
<output name="k2y_rel_rcd"/>
<output name="k2y_rel_enq"/>
<output name="tm2di_wr"/>
<output name="tm2di_addr"/>
<output name="tm2di_data"/>
<output name="tm2di_bmask"/>
<output name="tm2di_dpar"/>
<output name="tm2cl_dma_wptr"/>
<output name="tm2cl_pio_wptr"/>
<output name="tm2rm_rcd"/>
<output name="tm2rm_rcd_enq"/>
<output name="tm2im_data_enq"/>
<output name="tm2im_data"/>
<output name="tm2cr_dbg_a"/>
<output name="tm2cr_dbg_b"/>
<output name="dim_is_idle"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="348" nStmts="3" nExprs="136" nInputs="17" nOutputs="20" nParams="0" nAlwaysClocks="7" nBAssign="16" nNBAssign="4" nWAssign="5" nOther="177" />
</block>
<block name="dmu_tmu_dim_xfrfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="rm2tm_rcd_full"/>
<input name="diu_dma_full"/>
<input name="diu_int_full"/>
<input name="rcd_is_msg"/>
<input name="rcd_is_msi"/>
<input name="rcd_is_cpld"/>
<input name="rcd_is_dmawr"/>
<input name="data_done"/>
<input name="rcd_empty"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<input name="tmu_is_idle"/>
<output name="k2y_rcd_deq"/>
<output name="tm2rm_rcd_enq"/>
<output name="int_cl_req"/>
<output name="data_start"/>
<output name="rcd_deq"/>
<output name="xfrfsm_dbg_a"/>
<output name="xfrfsm_dbg_b"/>
<output name="xfrfsm_is_idle"/>
<param name="IDLE"/>
<param name="DEQ"/>
<param name="DATA"/>
<param name="STATE_NUM"/>
<complexity cyclo1="23" cyclo2="13" nCaseStmts="3" nCaseItems="13" nLoops="3" nIfStmts="6" />
<volume nNodes="158" nStmts="12" nExprs="31" nInputs="14" nOutputs="8" nParams="4" nAlwaysClocks="26" nBAssign="22" nNBAssign="8" nWAssign="10" nOther="49" />
</block>
<block name="dmu_tmu">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_buf_addr_vld_monitor"/>
<input name="y2k_buf_data"/>
<input name="y2k_buf_dpar"/>
<input name="y2k_rcd"/>
<input name="y2k_rcd_enq"/>
<input name="cl2tm_dma_rptr"/>
<input name="cl2tm_int_rptr"/>
<input name="rm2tm_rcd_full"/>
<input name="im2tm_msi32_addr_reg"/>
<input name="im2tm_msi64_addr_reg"/>
<input name="cr2tm_dbg_sel_a"/>
<input name="cr2tm_dbg_sel_b"/>
<input name="csr_sun4v_en"/>
<input name="im2tm_eqs_adr_63"/>
<output name="d2p_idb_rd"/>
<output name="k2y_buf_addr_vld_monitor"/>
<output name="k2y_buf_addr"/>
<output name="k2y_rcd_deq"/>
<output name="k2y_rel_rcd"/>
<output name="k2y_rel_enq"/>
<output name="tm2di_wr"/>
<output name="tm2di_addr"/>
<output name="tm2di_data"/>
<output name="tm2di_bmask"/>
<output name="tm2di_dpar"/>
<output name="tm2cl_dma_wptr"/>
<output name="tm2cl_pio_wptr"/>
<output name="tm2rm_rcd"/>
<output name="tm2rm_rcd_enq"/>
<output name="tm2im_data_enq"/>
<output name="tm2im_data"/>
<output name="tm2cr_dbg_a"/>
<output name="tm2cr_dbg_b"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="114" nStmts="0" nExprs="37" nInputs="16" nOutputs="19" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="1" nWAssign="0" nOther="75" />
</block>
<block name="dmu_tsb_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="tsb_dma_entry_ext_read_data"/>
<input name="tsb_dma_ext_done"/>
<input name="tsb_sts_full_ext_read_data"/>
<input name="tsb_sts_num_pnd_dma_ext_read_data"/>
<input name="tsb_sts_empty_ext_read_data"/>
<input name="tsb_sts_ext_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_addr"/>
<output name="tsb_dma_ext_select"/>
<output name="tsb_sts_ext_select"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="27" cyclo2="9" nCaseStmts="3" nCaseItems="21" nLoops="0" nIfStmts="5" />
<volume nNodes="174" nStmts="8" nExprs="44" nInputs="14" nOutputs="7" nParams="0" nAlwaysClocks="12" nBAssign="28" nNBAssign="2" nWAssign="10" nOther="70" />
</block>
<block name="dmu_tsb_dbg">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2ts_dbg_sel_a"/>
<input name="cr2ts_dbg_sel_b"/>
<input name="ttg2dbg_dbg_a"/>
<input name="ttg2dbg_dbg_b"/>
<input name="tdl2dbg_dbg_a"/>
<input name="tdl2dbg_dbg_b"/>
<input name="tic2dbg_dbg_a"/>
<input name="tic2dbg_dbg_b"/>
<input name="tec2dbg_dbg_a"/>
<input name="tec2dbg_dbg_b"/>
<output name="ts2cr_dbg_a"/>
<output name="ts2cr_dbg_b"/>
<output name="dbg2ttg_dbg_sel_a"/>
<output name="dbg2ttg_dbg_sel_b"/>
<output name="dbg2tdl_dbg_sel_a"/>
<output name="dbg2tdl_dbg_sel_b"/>
<output name="dbg2tic_dbg_sel_a"/>
<output name="dbg2tic_dbg_sel_b"/>
<output name="dbg2tec_dbg_sel_a"/>
<output name="dbg2tec_dbg_sel_b"/>
<complexity cyclo1="20" cyclo2="6" nCaseStmts="2" nCaseItems="16" nLoops="2" nIfStmts="1" />
<volume nNodes="114" nStmts="5" nExprs="21" nInputs="12" nOutputs="10" nParams="0" nAlwaysClocks="11" nBAssign="20" nNBAssign="2" nWAssign="10" nOther="45" />
</block>
<block name="dmu_tsb_tdl">
<input name="clk"/>
<input name="rst_l"/>
<input name="tic2tdl_wr_in"/>
<input name="tic2tdl_trtag_in"/>
<input name="tic2tdl_wr_data_in"/>
<input name="tic2tdl_req_in"/>
<input name="tec2tdl_wr_in"/>
<input name="tec2tdl_trtag_in"/>
<input name="tec2tdl_wr_data_in"/>
<input name="tec2tdl_req_in"/>
<input name="ext_addr"/>
<input name="tsb_dma_ext_select"/>
<input name="dbg2tdl_dbg_sel_a"/>
<input name="dbg2tdl_dbg_sel_b"/>
<output name="tdl2tec_rd_data_out"/>
<output name="tsb_dma_ext_done"/>
<output name="tsb_dma_ext_rd_data"/>
<output name="tdl2dbg_dbg_a"/>
<output name="tdl2dbg_dbg_b"/>
<param name="DEPTH"/>
<param name="DCD_TAG_WIDTH"/>
<complexity cyclo1="19" cyclo2="11" nCaseStmts="2" nCaseItems="10" nLoops="4" nIfStmts="4" />
<volume nNodes="142" nStmts="10" nExprs="20" nInputs="14" nOutputs="5" nParams="2" nAlwaysClocks="24" nBAssign="28" nNBAssign="4" nWAssign="10" nOther="46" />
</block>
<block name="dmu_tsb_ttg">
<input name="clk"/>
<input name="rst_l"/>
<input name="tag_deq"/>
<input name="tag_enq"/>
<input name="tag_retire"/>
<input name="dbg2ttg_dbg_sel_a"/>
<input name="dbg2ttg_dbg_sel_b"/>
<input name="tsb_sts_ext_select"/>
<output name="no_tag_avail"/>
<output name="tag_issue"/>
<output name="ttg2dbg_dbg_a"/>
<output name="ttg2dbg_dbg_b"/>
<output name="tsb_sts_ext_done"/>
<output name="tsb_sts_full_ext_read_data"/>
<output name="tsb_sts_num_pnd_dma_ext_read_data"/>
<output name="tsb_sts_empty_ext_read_data"/>
<param name="TAG_NUM"/>
<param name="TAG_WDTH"/>
<complexity cyclo1="26" cyclo2="19" nCaseStmts="1" nCaseItems="8" nLoops="3" nIfStmts="14" />
<volume nNodes="168" nStmts="18" nExprs="26" nInputs="8" nOutputs="8" nParams="2" nAlwaysClocks="21" nBAssign="29" nNBAssign="15" nWAssign="12" nOther="47" />
</block>
<block name="dmu_tsb">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2ts_dbg_sel_a"/>
<input name="cr2ts_dbg_sel_b"/>
<input name="rm2ts_i_req"/>
<input name="rm2ts_i_cmd_type"/>
<input name="rm2ts_i_wr_data"/>
<input name="rm2ts_e_req"/>
<input name="rm2ts_e_cmd_type"/>
<input name="rm2ts_e_trn"/>
<input name="rm2ts_e_wr_data"/>
<input name="cr2ts_csrbus_src_bus"/>
<input name="cr2ts_csrbus_valid"/>
<input name="cr2ts_csrbus_addr"/>
<input name="cr2ts_csrbus_wr"/>
<input name="cr2ts_csrbus_wr_data"/>
<input name="j2d_instance_id"/>
<output name="ts2cr_dbg_a"/>
<output name="ts2cr_dbg_b"/>
<output name="ts2rm_i_full"/>
<output name="ts2rm_i_n_trn"/>
<output name="ts2rm_i_gnt"/>
<output name="ts2rm_e_gnt"/>
<output name="ts2rm_e_rd_data"/>
<output name="ts2cr_csrbus_read_data"/>
<output name="ts2cr_csrbus_done"/>
<output name="ts2cr_csrbus_mapped"/>
<output name="ts2cr_csrbus_acc_vio"/>
<instance name="dmu_common_scoreboard_controller"/>
<instance name="dmu_common_scoreboard_controller"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="297" nStmts="0" nExprs="128" nInputs="17" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="169" />
</block>
<block name="dmu">
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_dmu_io_clk_stop"/>
<input name="tcu_div_bypass"/>
<input name="tcu_test_protect"/>
<input name="ccu_io_out"/>
<input name="cluster_arst_l"/>
<input name="ccu_serdes_dtm"/>
<input name="gclk"/>
<input name="ncu_dmu_data"/>
<input name="ncu_dmu_mmu_addr_vld"/>
<input name="ncu_dmu_mondo_ack"/>
<input name="ncu_dmu_mondo_id"/>
<input name="ncu_dmu_mondo_nack"/>
<input name="ncu_dmu_pio_data"/>
<input name="ncu_dmu_pio_hdr_vld"/>
<input name="ncu_dmu_stall"/>
<input name="ncu_dmu_vld"/>
<input name="ncu_dmu_mondo_id_par"/>
<input name="ncu_dmu_d_pei"/>
<input name="ncu_dmu_siicr_pei"/>
<input name="ncu_dmu_ctag_uei"/>
<input name="ncu_dmu_ctag_cei"/>
<input name="ncu_dmu_ncucr_pei"/>
<input name="ncu_dmu_iei"/>
<input name="p2d_ce_int"/>
<input name="p2d_csr_ack"/>
<input name="p2d_csr_rcd"/>
<input name="p2d_csr_req"/>
<input name="p2d_cto_req"/>
<input name="p2d_cto_tag"/>
<input name="p2d_drain"/>
<input name="p2d_ecd_rptr"/>
<input name="p2d_ech_rptr"/>
<input name="p2d_erd_rptr"/>
<input name="p2d_erh_rptr"/>
<input name="p2d_ibc_ack"/>
<input name="p2d_idb_data"/>
<input name="p2d_idb_dpar"/>
<input name="p2d_ihb_data"/>
<input name="p2d_ihb_dpar"/>
<input name="p2d_ihb_wptr"/>
<input name="p2d_mps"/>
<input name="p2d_oe_int"/>
<input name="p2d_spare"/>
<input name="p2d_ue_int"/>
<input name="p2d_npwr_stall_en"/>
<input name="rst_por_"/>
<input name="rst_dmu_async_por_"/>
<input name="rst_wmr_"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="sii_dmu_wrack_tag"/>
<input name="sii_dmu_wrack_par"/>
<input name="sii_dmu_wrack_vld"/>
<input name="sio_dmu_data"/>
<input name="sio_dmu_hdr_vld"/>
<input name="sio_dmu_parity"/>
<input name="tcu_array_bypass"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_dmu_mbist_start"/>
<input name="tcu_dmu_mbist_scan_in"/>
<input name="tcu_atpg_mode"/>
<input name="dbg1_dmu_stall"/>
<input name="dbg1_dmu_resume"/>
<input name="efu_dmu_data"/>
<input name="efu_dmu_xfer_en"/>
<input name="efu_dmu_clr"/>
<output name="d2p_ihb_rd"/>
<output name="d2p_idb_rd"/>
<output name="dmu_tcu_mbist_done"/>
<output name="dmu_tcu_mbist_fail"/>
<output name="dmu_tcu_mbist_scan_out"/>
<output name="d2p_csr_ack"/>
<output name="d2p_csr_rcd"/>
<output name="d2p_csr_req"/>
<output name="d2p_cto_ack"/>
<output name="d2p_ech_wptr"/>
<output name="d2p_edb_addr"/>
<output name="d2p_edb_data"/>
<output name="d2p_edb_dpar"/>
<output name="d2p_edb_we"/>
<output name="d2p_ehb_addr"/>
<output name="d2p_ehb_data"/>
<output name="d2p_ehb_dpar"/>
<output name="d2p_ehb_we"/>
<output name="d2p_erh_wptr"/>
<output name="d2p_ibc_nhc"/>
<output name="d2p_ibc_pdc"/>
<output name="d2p_ibc_phc"/>
<output name="d2p_ibc_req"/>
<output name="d2p_idb_addr"/>
<output name="d2p_ihb_addr"/>
<output name="d2p_spare"/>
<output name="dmu_ncu_data"/>
<output name="dmu_ncu_stall"/>
<output name="dmu_ncu_vld"/>
<output name="dmu_ncu_wrack_tag"/>
<output name="dmu_ncu_wrack_vld"/>
<output name="dmu_ncu_wrack_par"/>
<output name="dmu_ncu_d_pe"/>
<output name="dmu_ncu_siicr_pe"/>
<output name="dmu_ncu_ctag_ue"/>
<output name="dmu_ncu_ctag_ce"/>
<output name="dmu_ncu_ncucr_pe"/>
<output name="dmu_ncu_ie"/>
<output name="dmu_sii_be"/>
<output name="dmu_sii_data"/>
<output name="dmu_sii_datareq"/>
<output name="dmu_sii_datareq16"/>
<output name="dmu_sii_hdr_vld"/>
<output name="dmu_sii_parity"/>
<output name="dmu_sii_be_parity"/>
<output name="dmu_sii_reqbypass"/>
<output name="dmu_mio_debug_bus_a"/>
<output name="dmu_mio_debug_bus_b"/>
<output name="scan_out"/>
<output name="dmu_dbg_err_event"/>
<output name="dmu_dbg1_stall_ack"/>
<output name="dmu_efu_data"/>
<output name="dmu_efu_xfer_en"/>
<output name="dmu_psr_rate_scale"/>
<output name="dmu_psr_pll_en_sds0"/>
<output name="dmu_psr_pll_en_sds1"/>
<output name="dmu_psr_rx_en_b0_sds0"/>
<output name="dmu_psr_rx_en_b1_sds0"/>
<output name="dmu_psr_rx_en_b2_sds0"/>
<output name="dmu_psr_rx_en_b3_sds0"/>
<output name="dmu_psr_rx_en_b0_sds1"/>
<output name="dmu_psr_rx_en_b1_sds1"/>
<output name="dmu_psr_rx_en_b2_sds1"/>
<output name="dmu_psr_rx_en_b3_sds1"/>
<output name="dmu_psr_tx_en_b0_sds0"/>
<output name="dmu_psr_tx_en_b1_sds0"/>
<output name="dmu_psr_tx_en_b2_sds0"/>
<output name="dmu_psr_tx_en_b3_sds0"/>
<output name="dmu_psr_tx_en_b0_sds1"/>
<output name="dmu_psr_tx_en_b1_sds1"/>
<output name="dmu_psr_tx_en_b2_sds1"/>
<output name="dmu_psr_tx_en_b3_sds1"/>
<output name="d2p_req_id"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="960" nStmts="0" nExprs="403" nInputs="73" nOutputs="73" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="556" />
</block>
<block name="efu_fct_ctl">
<input name="tcu_efu_updatedr"/>
<input name="tcu_efu_read_en"/>
<input name="tcu_efu_read_start"/>
<input name="tcu_efu_fuse_bypass"/>
<input name="tcu_efu_dest_sample"/>
<input name="tcu_efu_coladdr"/>
<input name="tcu_efu_read_mode"/>
<input name="tcu_efu_rowaddr"/>
<input name="tcu_efu_capturedr"/>
<input name="tcu_efu_data_in"/>
<input name="tcu_efu_shiftdr"/>
<input name="efa_sbc_data"/>
<input name="tck"/>
<input name="cmp_io_sync_en"/>
<input name="shift_data_ff_out"/>
<input name="load_l2_read_data"/>
<input name="cmp_mrd_cnt_done"/>
<input name="iol2clk"/>
<input name="l2clk"/>
<input name="jbus_arst_l"/>
<input name="por_l"/>
<input name="snc1_rowaddr"/>
<input name="niu_read_data_shift"/>
<input name="load_niu_read_data"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<output name="sbc_efa_power_down"/>
<output name="efu_tcu_data_out"/>
<output name="sync1_rowaddress"/>
<output name="sbc_efa_bit_addr"/>
<output name="sbc_efa_sup_det_rd"/>
<output name="sbc_efa_margin0_rd"/>
<output name="sbc_efa_margin1_rd"/>
<output name="sbc_efa_read_en"/>
<output name="sbc_efa_word_addr"/>
<output name="read_data_ff"/>
<output name="read_data_ff_vld"/>
<output name="update_dr_jbus"/>
<output name="local_read_en"/>
<output name="local_efu_read_start"/>
<output name="local_fuse_bypass"/>
<output name="local_dest_sample"/>
<output name="decode_enable_vld"/>
<output name="efu_ncu_fuse_data"/>
<output name="efu_ncu_srlnum0_xfer_en"/>
<output name="efu_ncu_srlnum1_xfer_en"/>
<output name="efu_ncu_srlnum2_xfer_en"/>
<output name="efu_ncu_fusestat_xfer_en"/>
<output name="efu_ncu_coreavl_xfer_en"/>
<output name="efu_ncu_bankavl_xfer_en"/>
<output name="pwr_ok"/>
<output name="por_n"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="msff_ctl_macro"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="spare_ctl_macro"/>
<complexity cyclo1="57" cyclo2="38" nCaseStmts="3" nCaseItems="22" nLoops="0" nIfStmts="34" />
<volume nNodes="1066" nStmts="19" nExprs="380" nInputs="29" nOutputs="27" nParams="0" nAlwaysClocks="16" nBAssign="47" nNBAssign="0" nWAssign="165" nOther="439" />
</block>
<block name="efu_l2t_ctl">
<input name="read_data_ff_vld"/>
<input name="spc0_efu_fuse_dxfer_en"/>
<input name="spc1_efu_fuse_dxfer_en"/>
<input name="spc2_efu_fuse_dxfer_en"/>
<input name="spc3_efu_fuse_dxfer_en"/>
<input name="spc4_efu_fuse_dxfer_en"/>
<input name="spc5_efu_fuse_dxfer_en"/>
<input name="spc6_efu_fuse_dxfer_en"/>
<input name="spc7_efu_fuse_dxfer_en"/>
<input name="spc0_efu_fuse_ixfer_en"/>
<input name="spc1_efu_fuse_ixfer_en"/>
<input name="spc2_efu_fuse_ixfer_en"/>
<input name="spc3_efu_fuse_ixfer_en"/>
<input name="spc4_efu_fuse_ixfer_en"/>
<input name="spc5_efu_fuse_ixfer_en"/>
<input name="spc6_efu_fuse_ixfer_en"/>
<input name="spc7_efu_fuse_ixfer_en"/>
<input name="spc0_efu_fuse_ddata"/>
<input name="spc1_efu_fuse_ddata"/>
<input name="spc2_efu_fuse_ddata"/>
<input name="spc3_efu_fuse_ddata"/>
<input name="spc4_efu_fuse_ddata"/>
<input name="spc5_efu_fuse_ddata"/>
<input name="spc6_efu_fuse_ddata"/>
<input name="spc7_efu_fuse_ddata"/>
<input name="spc0_efu_fuse_idata"/>
<input name="spc1_efu_fuse_idata"/>
<input name="spc2_efu_fuse_idata"/>
<input name="spc3_efu_fuse_idata"/>
<input name="spc4_efu_fuse_idata"/>
<input name="spc5_efu_fuse_idata"/>
<input name="spc6_efu_fuse_idata"/>
<input name="spc7_efu_fuse_idata"/>
<input name="l2b0_efu_fuse_xfer_en"/>
<input name="l2b1_efu_fuse_xfer_en"/>
<input name="l2b2_efu_fuse_xfer_en"/>
<input name="l2b3_efu_fuse_xfer_en"/>
<input name="l2b4_efu_fuse_xfer_en"/>
<input name="l2b5_efu_fuse_xfer_en"/>
<input name="l2b6_efu_fuse_xfer_en"/>
<input name="l2b7_efu_fuse_xfer_en"/>
<input name="l2b0_efu_fuse_data"/>
<input name="l2b1_efu_fuse_data"/>
<input name="l2b2_efu_fuse_data"/>
<input name="l2b3_efu_fuse_data"/>
<input name="l2b4_efu_fuse_data"/>
<input name="l2b5_efu_fuse_data"/>
<input name="l2b6_efu_fuse_data"/>
<input name="l2b7_efu_fuse_data"/>
<input name="l2t0_efu_fuse_xfer_en"/>
<input name="l2t1_efu_fuse_xfer_en"/>
<input name="l2t2_efu_fuse_xfer_en"/>
<input name="l2t3_efu_fuse_xfer_en"/>
<input name="l2t4_efu_fuse_xfer_en"/>
<input name="l2t5_efu_fuse_xfer_en"/>
<input name="l2t6_efu_fuse_xfer_en"/>
<input name="l2t7_efu_fuse_xfer_en"/>
<input name="l2t0_efu_fuse_data"/>
<input name="l2t1_efu_fuse_data"/>
<input name="l2t2_efu_fuse_data"/>
<input name="l2t3_efu_fuse_data"/>
<input name="l2t4_efu_fuse_data"/>
<input name="l2t5_efu_fuse_data"/>
<input name="l2t6_efu_fuse_data"/>
<input name="l2t7_efu_fuse_data"/>
<input name="read_data_ff"/>
<input name="iol2clk"/>
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<output name="cmp_mrd_cnt_done"/>
<output name="efu_spc1357_fuse_data"/>
<output name="efu_spc0246_fuse_data"/>
<output name="efu_spc0_fuse_ixfer_en"/>
<output name="efu_spc1_fuse_ixfer_en"/>
<output name="efu_spc2_fuse_ixfer_en"/>
<output name="efu_spc3_fuse_ixfer_en"/>
<output name="efu_spc4_fuse_ixfer_en"/>
<output name="efu_spc5_fuse_ixfer_en"/>
<output name="efu_spc6_fuse_ixfer_en"/>
<output name="efu_spc7_fuse_ixfer_en"/>
<output name="efu_spc0_fuse_dxfer_en"/>
<output name="efu_spc1_fuse_dxfer_en"/>
<output name="efu_spc2_fuse_dxfer_en"/>
<output name="efu_spc3_fuse_dxfer_en"/>
<output name="efu_spc4_fuse_dxfer_en"/>
<output name="efu_spc5_fuse_dxfer_en"/>
<output name="efu_spc6_fuse_dxfer_en"/>
<output name="efu_spc7_fuse_dxfer_en"/>
<output name="efu_l2b0246_fuse_data"/>
<output name="efu_l2b1357_fuse_data"/>
<output name="efu_l2b0_fuse_xfer_en"/>
<output name="efu_l2b1_fuse_xfer_en"/>
<output name="efu_l2b2_fuse_xfer_en"/>
<output name="efu_l2b3_fuse_xfer_en"/>
<output name="efu_l2b4_fuse_xfer_en"/>
<output name="efu_l2b5_fuse_xfer_en"/>
<output name="efu_l2b6_fuse_xfer_en"/>
<output name="efu_l2b7_fuse_xfer_en"/>
<output name="efu_l2t0246_fuse_data"/>
<output name="efu_l2t1357_fuse_data"/>
<output name="efu_l2t0_fuse_xfer_en"/>
<output name="efu_l2t1_fuse_xfer_en"/>
<output name="efu_l2t2_fuse_xfer_en"/>
<output name="efu_l2t3_fuse_xfer_en"/>
<output name="efu_l2t4_fuse_xfer_en"/>
<output name="efu_l2t5_fuse_xfer_en"/>
<output name="efu_l2t6_fuse_xfer_en"/>
<output name="efu_l2t7_fuse_xfer_en"/>
<output name="shift_data_ff_out"/>
<output name="load_l2_read_data"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<complexity cyclo1="14" cyclo2="7" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="5" />
<volume nNodes="1180" nStmts="1" nExprs="447" nInputs="74" nOutputs="42" nParams="0" nAlwaysClocks="1" nBAssign="8" nNBAssign="0" nWAssign="187" nOther="536" />
</block>
<block name="efu_niu_ctl">
<input name="tcu_dbr_gateoff"/>
<input name="niu_efu_ram_xfer_en"/>
<input name="niu_efu_ram_data"/>
<input name="niu_efu_ram0_xfer_en"/>
<input name="niu_efu_ram0_data"/>
<input name="niu_efu_ram1_xfer_en"/>
<input name="niu_efu_ram1_data"/>
<input name="niu_efu_4k_xfer_en"/>
<input name="niu_efu_4k_data"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="niu_efu_mac1_sf_xfer_en"/>
<input name="niu_efu_mac1_sf_data"/>
<input name="niu_efu_mac0_sf_xfer_en"/>
<input name="niu_efu_mac0_sf_data"/>
<input name="niu_efu_mac1_ro_xfer_en"/>
<input name="niu_efu_mac1_ro_data"/>
<input name="niu_efu_mac0_ro_xfer_en"/>
<input name="niu_efu_mac0_ro_data"/>
<input name="niu_efu_ipp1_xfer_en"/>
<input name="niu_efu_ipp1_data"/>
<input name="niu_efu_ipp0_xfer_en"/>
<input name="niu_efu_ipp0_data"/>
<input name="niu_efu_cfifo0_xfer_en"/>
<input name="niu_efu_cfifo0_data"/>
<input name="niu_efu_cfifo1_xfer_en"/>
<input name="niu_efu_cfifo1_data"/>
<input name="dmu_efu_xfer_en"/>
<input name="dmu_efu_data"/>
<input name="mcu_efu_fdo"/>
<input name="psr_efu_fdo"/>
<input name="niu_efu_fdo"/>
<input name="read_data_ff"/>
<input name="read_data_ff_vld"/>
<input name="tcu_red_reg_clr"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="iol2clk"/>
<input name="l2clk"/>
<output name="efu_niu_mac01_sfro_data"/>
<output name="efu_niu_mac1_sf_xfer_en"/>
<output name="efu_niu_mac1_sf_clr"/>
<output name="efu_niu_mac1_ro_xfer_en"/>
<output name="efu_niu_mac1_ro_clr"/>
<output name="efu_niu_mac0_sf_xfer_en"/>
<output name="efu_niu_mac0_sf_clr"/>
<output name="efu_niu_mac0_ro_xfer_en"/>
<output name="efu_niu_mac0_ro_clr"/>
<output name="efu_niu_ipp1_xfer_en"/>
<output name="efu_niu_ipp1_clr"/>
<output name="efu_niu_ipp0_xfer_en"/>
<output name="efu_niu_ipp0_clr"/>
<output name="efu_niu_cfifo_data"/>
<output name="efu_niu_cfifo0_xfer_en"/>
<output name="efu_niu_cfifo1_xfer_en"/>
<output name="efu_niu_cfifo1_clr"/>
<output name="efu_niu_cfifo0_clr"/>
<output name="efu_niu_ram_data"/>
<output name="efu_niu_ram_xfer_en"/>
<output name="efu_niu_ram_clr"/>
<output name="efu_niu_ram0_clr"/>
<output name="efu_niu_ram0_xfer_en"/>
<output name="efu_niu_ram1_clr"/>
<output name="efu_niu_ram1_xfer_en"/>
<output name="efu_niu_4k_data"/>
<output name="efu_niu_4k_xfer_en"/>
<output name="efu_niu_4k_clr"/>
<output name="efu_spc0_fuse_iclr"/>
<output name="efu_spc1_fuse_iclr"/>
<output name="efu_spc2_fuse_iclr"/>
<output name="efu_spc3_fuse_iclr"/>
<output name="efu_spc4_fuse_iclr"/>
<output name="efu_spc5_fuse_iclr"/>
<output name="efu_spc6_fuse_iclr"/>
<output name="efu_spc7_fuse_iclr"/>
<output name="efu_spc0_fuse_dclr"/>
<output name="efu_spc1_fuse_dclr"/>
<output name="efu_spc2_fuse_dclr"/>
<output name="efu_spc3_fuse_dclr"/>
<output name="efu_spc4_fuse_dclr"/>
<output name="efu_spc5_fuse_dclr"/>
<output name="efu_spc6_fuse_dclr"/>
<output name="efu_spc7_fuse_dclr"/>
<output name="efu_l2t0_fuse_clr"/>
<output name="efu_l2t1_fuse_clr"/>
<output name="efu_l2t2_fuse_clr"/>
<output name="efu_l2t3_fuse_clr"/>
<output name="efu_l2t4_fuse_clr"/>
<output name="efu_l2t5_fuse_clr"/>
<output name="efu_l2t6_fuse_clr"/>
<output name="efu_l2t7_fuse_clr"/>
<output name="efu_l2b0_fuse_clr"/>
<output name="efu_l2b1_fuse_clr"/>
<output name="efu_l2b2_fuse_clr"/>
<output name="efu_l2b3_fuse_clr"/>
<output name="efu_l2b4_fuse_clr"/>
<output name="efu_l2b5_fuse_clr"/>
<output name="efu_l2b6_fuse_clr"/>
<output name="efu_l2b7_fuse_clr"/>
<output name="efu_dmu_data"/>
<output name="efu_dmu_xfer_en"/>
<output name="efu_dmu_clr"/>
<output name="efu_mcu_fdi"/>
<output name="efu_mcu_fclk"/>
<output name="efu_mcu_fclrz"/>
<output name="efu_psr_fdi"/>
<output name="efu_psr_fclk"/>
<output name="efu_psr_fclrz"/>
<output name="efu_niu_fdi"/>
<output name="efu_niu_fclk"/>
<output name="efu_niu_fclrz"/>
<output name="scan_out"/>
<output name="niu_read_data_shift"/>
<output name="load_niu_read_data"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="17" cyclo2="10" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="8" />
<volume nNodes="1234" nStmts="1" nExprs="468" nInputs="43" nOutputs="75" nParams="0" nAlwaysClocks="1" nBAssign="8" nNBAssign="0" nWAssign="203" nOther="553" />
</block>
<block name="efu">
<input name="io_vpp"/>
<input name="ccu_io_out"/>
<input name="gclk"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_array_wr_inhibit"/>
<input name="cluster_arst_l"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_efu_clk_stop"/>
<input name="rst_wmr_"/>
<input name="rst_por_"/>
<input name="rst_wmr_protect"/>
<input name="io_cmp_clk_sync_en"/>
<input name="cmp_io_clk_sync_en"/>
<input name="tcu_efu_rowaddr"/>
<input name="tcu_efu_coladdr"/>
<input name="io_pgrm_en"/>
<input name="tcu_efu_read_en"/>
<input name="tcu_efu_read_mode"/>
<input name="tcu_efu_read_start"/>
<input name="tcu_efu_fuse_bypass"/>
<input name="tcu_efu_dest_sample"/>
<input name="tcu_red_reg_clr"/>
<input name="tcu_div_bypass"/>
<input name="tcu_dbr_gateoff"/>
<input name="tcu_efu_data_in"/>
<input name="tcu_efu_updatedr"/>
<input name="tcu_efu_shiftdr"/>
<input name="tcu_efu_capturedr"/>
<input name="tck"/>
<input name="spc0_efu_fuse_dxfer_en"/>
<input name="spc1_efu_fuse_dxfer_en"/>
<input name="spc2_efu_fuse_dxfer_en"/>
<input name="spc3_efu_fuse_dxfer_en"/>
<input name="spc4_efu_fuse_dxfer_en"/>
<input name="spc5_efu_fuse_dxfer_en"/>
<input name="spc6_efu_fuse_dxfer_en"/>
<input name="spc7_efu_fuse_dxfer_en"/>
<input name="spc0_efu_fuse_ixfer_en"/>
<input name="spc1_efu_fuse_ixfer_en"/>
<input name="spc2_efu_fuse_ixfer_en"/>
<input name="spc3_efu_fuse_ixfer_en"/>
<input name="spc4_efu_fuse_ixfer_en"/>
<input name="spc5_efu_fuse_ixfer_en"/>
<input name="spc6_efu_fuse_ixfer_en"/>
<input name="spc7_efu_fuse_ixfer_en"/>
<input name="spc0_efu_fuse_ddata"/>
<input name="spc1_efu_fuse_ddata"/>
<input name="spc2_efu_fuse_ddata"/>
<input name="spc3_efu_fuse_ddata"/>
<input name="spc4_efu_fuse_ddata"/>
<input name="spc5_efu_fuse_ddata"/>
<input name="spc6_efu_fuse_ddata"/>
<input name="spc7_efu_fuse_ddata"/>
<input name="spc0_efu_fuse_idata"/>
<input name="spc1_efu_fuse_idata"/>
<input name="spc2_efu_fuse_idata"/>
<input name="spc3_efu_fuse_idata"/>
<input name="spc4_efu_fuse_idata"/>
<input name="spc5_efu_fuse_idata"/>
<input name="spc6_efu_fuse_idata"/>
<input name="spc7_efu_fuse_idata"/>
<input name="l2t0_efu_fuse_xfer_en"/>
<input name="l2t1_efu_fuse_xfer_en"/>
<input name="l2t2_efu_fuse_xfer_en"/>
<input name="l2t3_efu_fuse_xfer_en"/>
<input name="l2t4_efu_fuse_xfer_en"/>
<input name="l2t5_efu_fuse_xfer_en"/>
<input name="l2t6_efu_fuse_xfer_en"/>
<input name="l2t7_efu_fuse_xfer_en"/>
<input name="l2t0_efu_fuse_data"/>
<input name="l2t1_efu_fuse_data"/>
<input name="l2t2_efu_fuse_data"/>
<input name="l2t3_efu_fuse_data"/>
<input name="l2t4_efu_fuse_data"/>
<input name="l2t5_efu_fuse_data"/>
<input name="l2t6_efu_fuse_data"/>
<input name="l2t7_efu_fuse_data"/>
<input name="l2b0_efu_fuse_xfer_en"/>
<input name="l2b1_efu_fuse_xfer_en"/>
<input name="l2b2_efu_fuse_xfer_en"/>
<input name="l2b3_efu_fuse_xfer_en"/>
<input name="l2b4_efu_fuse_xfer_en"/>
<input name="l2b5_efu_fuse_xfer_en"/>
<input name="l2b6_efu_fuse_xfer_en"/>
<input name="l2b7_efu_fuse_xfer_en"/>
<input name="l2b0_efu_fuse_data"/>
<input name="l2b1_efu_fuse_data"/>
<input name="l2b2_efu_fuse_data"/>
<input name="l2b3_efu_fuse_data"/>
<input name="l2b4_efu_fuse_data"/>
<input name="l2b5_efu_fuse_data"/>
<input name="l2b6_efu_fuse_data"/>
<input name="l2b7_efu_fuse_data"/>
<input name="niu_efu_mac1_sf_data"/>
<input name="niu_efu_mac1_ro_data"/>
<input name="niu_efu_mac0_sf_data"/>
<input name="niu_efu_mac0_ro_data"/>
<input name="niu_efu_ipp1_data"/>
<input name="niu_efu_ipp0_data"/>
<input name="niu_efu_mac1_sf_xfer_en"/>
<input name="niu_efu_mac1_ro_xfer_en"/>
<input name="niu_efu_mac0_sf_xfer_en"/>
<input name="niu_efu_mac0_ro_xfer_en"/>
<input name="niu_efu_ipp1_xfer_en"/>
<input name="niu_efu_ipp0_xfer_en"/>
<input name="niu_efu_cfifo0_data"/>
<input name="niu_efu_cfifo1_data"/>
<input name="niu_efu_cfifo0_xfer_en"/>
<input name="niu_efu_cfifo1_xfer_en"/>
<input name="niu_efu_ram_xfer_en"/>
<input name="niu_efu_ram0_xfer_en"/>
<input name="niu_efu_ram1_xfer_en"/>
<input name="niu_efu_ram_data"/>
<input name="niu_efu_ram0_data"/>
<input name="niu_efu_ram1_data"/>
<input name="niu_efu_4k_xfer_en"/>
<input name="niu_efu_4k_data"/>
<input name="dmu_efu_xfer_en"/>
<input name="dmu_efu_data"/>
<input name="mcu_efu_fdo"/>
<input name="psr_efu_fdo"/>
<input name="niu_efu_fdo"/>
<output name="scan_out"/>
<output name="efu_tcu_data_out"/>
<output name="efu_spc1357_fuse_data"/>
<output name="efu_spc0246_fuse_data"/>
<output name="efu_spc0_fuse_ixfer_en"/>
<output name="efu_spc1_fuse_ixfer_en"/>
<output name="efu_spc2_fuse_ixfer_en"/>
<output name="efu_spc3_fuse_ixfer_en"/>
<output name="efu_spc4_fuse_ixfer_en"/>
<output name="efu_spc5_fuse_ixfer_en"/>
<output name="efu_spc6_fuse_ixfer_en"/>
<output name="efu_spc7_fuse_ixfer_en"/>
<output name="efu_spc0_fuse_iclr"/>
<output name="efu_spc1_fuse_iclr"/>
<output name="efu_spc2_fuse_iclr"/>
<output name="efu_spc3_fuse_iclr"/>
<output name="efu_spc4_fuse_iclr"/>
<output name="efu_spc5_fuse_iclr"/>
<output name="efu_spc6_fuse_iclr"/>
<output name="efu_spc7_fuse_iclr"/>
<output name="efu_spc0_fuse_dxfer_en"/>
<output name="efu_spc1_fuse_dxfer_en"/>
<output name="efu_spc2_fuse_dxfer_en"/>
<output name="efu_spc3_fuse_dxfer_en"/>
<output name="efu_spc4_fuse_dxfer_en"/>
<output name="efu_spc5_fuse_dxfer_en"/>
<output name="efu_spc6_fuse_dxfer_en"/>
<output name="efu_spc7_fuse_dxfer_en"/>
<output name="efu_spc0_fuse_dclr"/>
<output name="efu_spc1_fuse_dclr"/>
<output name="efu_spc2_fuse_dclr"/>
<output name="efu_spc3_fuse_dclr"/>
<output name="efu_spc4_fuse_dclr"/>
<output name="efu_spc5_fuse_dclr"/>
<output name="efu_spc6_fuse_dclr"/>
<output name="efu_spc7_fuse_dclr"/>
<output name="efu_l2t0246_fuse_data"/>
<output name="efu_l2t1357_fuse_data"/>
<output name="efu_l2t0_fuse_xfer_en"/>
<output name="efu_l2t1_fuse_xfer_en"/>
<output name="efu_l2t2_fuse_xfer_en"/>
<output name="efu_l2t3_fuse_xfer_en"/>
<output name="efu_l2t4_fuse_xfer_en"/>
<output name="efu_l2t5_fuse_xfer_en"/>
<output name="efu_l2t6_fuse_xfer_en"/>
<output name="efu_l2t7_fuse_xfer_en"/>
<output name="efu_l2t0_fuse_clr"/>
<output name="efu_l2t1_fuse_clr"/>
<output name="efu_l2t2_fuse_clr"/>
<output name="efu_l2t3_fuse_clr"/>
<output name="efu_l2t4_fuse_clr"/>
<output name="efu_l2t5_fuse_clr"/>
<output name="efu_l2t6_fuse_clr"/>
<output name="efu_l2t7_fuse_clr"/>
<output name="efu_l2b0246_fuse_data"/>
<output name="efu_l2b1357_fuse_data"/>
<output name="efu_l2b0_fuse_xfer_en"/>
<output name="efu_l2b1_fuse_xfer_en"/>
<output name="efu_l2b2_fuse_xfer_en"/>
<output name="efu_l2b3_fuse_xfer_en"/>
<output name="efu_l2b4_fuse_xfer_en"/>
<output name="efu_l2b5_fuse_xfer_en"/>
<output name="efu_l2b6_fuse_xfer_en"/>
<output name="efu_l2b7_fuse_xfer_en"/>
<output name="efu_l2b0_fuse_clr"/>
<output name="efu_l2b1_fuse_clr"/>
<output name="efu_l2b2_fuse_clr"/>
<output name="efu_l2b3_fuse_clr"/>
<output name="efu_l2b4_fuse_clr"/>
<output name="efu_l2b5_fuse_clr"/>
<output name="efu_l2b6_fuse_clr"/>
<output name="efu_l2b7_fuse_clr"/>
<output name="efu_ncu_fuse_data"/>
<output name="efu_ncu_srlnum0_xfer_en"/>
<output name="efu_ncu_srlnum1_xfer_en"/>
<output name="efu_ncu_srlnum2_xfer_en"/>
<output name="efu_ncu_fusestat_xfer_en"/>
<output name="efu_ncu_coreavl_xfer_en"/>
<output name="efu_ncu_bankavl_xfer_en"/>
<output name="efu_niu_mac01_sfro_data"/>
<output name="efu_niu_mac1_sf_xfer_en"/>
<output name="efu_niu_mac1_ro_xfer_en"/>
<output name="efu_niu_mac0_sf_xfer_en"/>
<output name="efu_niu_mac0_ro_xfer_en"/>
<output name="efu_niu_ipp1_xfer_en"/>
<output name="efu_niu_ipp0_xfer_en"/>
<output name="efu_niu_mac1_sf_clr"/>
<output name="efu_niu_mac1_ro_clr"/>
<output name="efu_niu_mac0_sf_clr"/>
<output name="efu_niu_mac0_ro_clr"/>
<output name="efu_niu_ipp1_clr"/>
<output name="efu_niu_ipp0_clr"/>
<output name="efu_niu_cfifo_data"/>
<output name="efu_niu_cfifo0_xfer_en"/>
<output name="efu_niu_cfifo1_xfer_en"/>
<output name="efu_niu_cfifo0_clr"/>
<output name="efu_niu_cfifo1_clr"/>
<output name="efu_niu_ram_data"/>
<output name="efu_niu_ram_xfer_en"/>
<output name="efu_niu_ram0_xfer_en"/>
<output name="efu_niu_ram1_xfer_en"/>
<output name="efu_niu_ram_clr"/>
<output name="efu_niu_ram0_clr"/>
<output name="efu_niu_ram1_clr"/>
<output name="efu_niu_4k_data"/>
<output name="efu_niu_4k_xfer_en"/>
<output name="efu_niu_4k_clr"/>
<output name="efu_dmu_data"/>
<output name="efu_dmu_xfer_en"/>
<output name="efu_dmu_clr"/>
<output name="efu_mcu_fdi"/>
<output name="efu_mcu_fclk"/>
<output name="efu_mcu_fclrz"/>
<output name="efu_psr_fdi"/>
<output name="efu_psr_fclk"/>
<output name="efu_psr_fclrz"/>
<output name="efu_niu_fdi"/>
<output name="efu_niu_fclk"/>
<output name="efu_niu_fclrz"/>
<instance name="clkgen_efu_cmp"/>
<instance name="clkgen_efu_io"/>
<instance name="n2_esd_vpp_cust"/>
<instance name="n2_esd_vpp_cust"/>
<instance name="n2_esd_vpp_cust"/>
<instance name="n2_esd_vpp_cust"/>
<instance name="n2_esd_vpp_cust"/>
<instance name="n2_efa_sp_256b_cust"/>
<instance name="efu_fct_ctl"/>
<instance name="efu_niu_ctl"/>
<instance name="efu_l2t_ctl"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="632" nStmts="0" nExprs="302" nInputs="127" nOutputs="119" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="324" />
</block>
<block name="efu_tcu_dp">
<input name="mrd_state_rd_array"/>
<input name="efa_sbc_data"/>
<input name="tcu_efu_coladdr"/>
<input name="addr_cnt_ff"/>
<input name="tcu_efu_read_mode"/>
<input name="tcu_efu_rowaddr"/>
<input name="read_data_ff"/>
<input name="tcu_efu_capturedr"/>
<input name="efa_array_power_down_ff"/>
<input name="tcu_efu_data_in"/>
<input name="tcu_efu_shiftdr"/>
<input name="tck"/>
<input name="iol2clk"/>
<input name="l2clk"/>
<input name="tcu_efu_updatedr"/>
<input name="tcu_efu_read_en"/>
<input name="tcu_efu_read_start"/>
<input name="tcu_efu_fuse_bypass"/>
<input name="tcu_efu_dest_sample"/>
<input name="read_data_ff_vld"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<output name="update_dr_jbus"/>
<output name="efa_out_data"/>
<output name="sbc_efa_power_down"/>
<output name="local_read_en"/>
<output name="local_efu_read_start"/>
<output name="local_fuse_bypass"/>
<output name="local_dest_sample"/>
<output name="tck_shft_data_ff"/>
<output name="efu_tcu_data_out"/>
<output name="sync1_rowaddress"/>
<output name="sbc_efa_bit_addr"/>
<output name="sbc_efa_sup_det_rd"/>
<output name="sbc_efa_margin0_rd"/>
<output name="sbc_efa_margin1_rd"/>
<output name="sbc_efa_read_en"/>
<output name="sbc_efa_word_addr"/>
<output name="inhibit_power_down_l"/>
<output name="cmp_read_data_ff_vld"/>
<output name="scan_out"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="inv_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="273" nStmts="0" nExprs="111" nInputs="25" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="139" />
</block>
<block name="efu_tscan_cust">
<input name="tcu_scan_en"/>
<input name="tcu_tst_scan_mode"/>
<input name="tcu_tst_macrotest"/>
<input name="tcu_tst_short_chain"/>
<input name="long_chain_so_0"/>
<input name="short_chain_so_0"/>
<input name="long_chain_so_1"/>
<input name="short_chain_so_1"/>
<input name="long_chain_so_2"/>
<input name="short_chain_so_2"/>
<output name="mux_drive_disable"/>
<output name="mem_write_disable"/>
<output name="scan_en"/>
<output name="testmode_l"/>
<output name="mem_bypass"/>
<output name="so_0"/>
<output name="so_1"/>
<output name="so_2"/>
<instance name="or_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="inv_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="or_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="or_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="or_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="115" nStmts="0" nExprs="48" nInputs="10" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="67" />
</block>
<block name="fsr_bottom">
<input name="mcu3_fsr7_cfgpll0"/>
<input name="mcu3_fsr7_cfgpll1"/>
<input name="mcu3_fsr7_cfgpll2"/>
<input name="mcu3_fsr7_cfgrx0"/>
<input name="mcu3_fsr7_cfgrx1"/>
<input name="mcu3_fsr7_cfgrx2"/>
<input name="mcu3_fsr7_cfgrx3"/>
<input name="mcu3_fsr7_cfgrx4"/>
<input name="mcu3_fsr7_cfgrx5"/>
<input name="mcu3_fsr7_cfgrx6"/>
<input name="mcu3_fsr7_cfgrx7"/>
<input name="mcu3_fsr7_cfgrx8"/>
<input name="mcu3_fsr7_cfgrx9"/>
<input name="mcu3_fsr7_cfgrx10"/>
<input name="mcu3_fsr7_cfgrx11"/>
<input name="mcu3_fsr7_cfgrx12"/>
<input name="mcu3_fsr7_cfgrx13"/>
<input name="mcu3_fsr7_cfgtx0"/>
<input name="mcu3_fsr7_cfgtx1"/>
<input name="mcu3_fsr7_cfgtx2"/>
<input name="mcu3_fsr7_cfgtx3"/>
<input name="mcu3_fsr7_cfgtx4"/>
<input name="mcu3_fsr7_cfgtx5"/>
<input name="mcu3_fsr7_cfgtx6"/>
<input name="mcu3_fsr7_cfgtx7"/>
<input name="mcu3_fsr7_cfgtx8"/>
<input name="mcu3_fsr7_cfgtx9"/>
<input name="mcu3_fsr7_testcfg0"/>
<input name="mcu3_fsr7_testcfg1"/>
<input name="mcu3_fsr7_testcfg2"/>
<input name="mcu3_fsr7_td0"/>
<input name="mcu3_fsr7_td1"/>
<input name="mcu3_fsr7_td2"/>
<input name="mcu3_fsr7_td3"/>
<input name="mcu3_fsr7_td4"/>
<input name="mcu3_fsr7_td5"/>
<input name="mcu3_fsr7_td6"/>
<input name="mcu3_fsr7_td7"/>
<input name="mcu3_fsr7_td8"/>
<input name="mcu3_fsr7_td9"/>
<input name="fsr7_stcicfg"/>
<input name="fsr7_txbclkin"/>
<input name="fsr7_rxbclkin"/>
<input name="fsr7_bsinitclk"/>
<input name="fsr7_fclk"/>
<input name="fsr7_fclrz"/>
<input name="fsr7_fdi"/>
<input name="FBDIMM3B_RX_N"/>
<input name="FBDIMM3B_RX_P"/>
<input name="fsr7_stciclk"/>
<input name="fsr7_stcid"/>
<input name="fsr7_testclkr"/>
<input name="fsr7_testclkt"/>
<input name="fsr_bottom_atpgd"/>
<input name="FBDIMM3_REFCLK_N"/>
<input name="FBDIMM3_REFCLK_P"/>
<input name="VDDA"/>
<input name="VDDD"/>
<input name="VDDR"/>
<input name="VDDT"/>
<input name="VSSA"/>
<output name="fsr7_mcu3_rd0"/>
<output name="fsr7_mcu3_rd1"/>
<output name="fsr7_mcu3_rd2"/>
<output name="fsr7_mcu3_rd3"/>
<output name="fsr7_mcu3_rd4"/>
<output name="fsr7_mcu3_rd5"/>
<output name="fsr7_mcu3_rd6"/>
<output name="fsr7_mcu3_rd7"/>
<output name="fsr7_mcu3_rd8"/>
<output name="fsr7_mcu3_rd9"/>
<output name="fsr7_mcu3_rd10"/>
<output name="fsr7_mcu3_rd11"/>
<output name="fsr7_mcu3_rd12"/>
<output name="fsr7_mcu3_rd13"/>
<output name="fsr7_mcu3_ststx_testfail"/>
<output name="fsr7_mcu3_stspll_lock"/>
<output name="fsr7_mcu3_stsrx_testfail"/>
<output name="fsr7_mcu3_stsrx_sync"/>
<output name="fsr7_mcu3_stsrx_losdtct"/>
<output name="fsr7_mcu3_stsrx_bsrxp"/>
<output name="fsr7_mcu3_stsrx_bsrxn"/>
<output name="fsr7_mcu3_rxbclk"/>
<output name="FBDIMM3B_TX_N"/>
<output name="FBDIMM3B_TX_P"/>
<output name="FBDIMM3B_AMUX"/>
<output name="fsr7_fdo"/>
<output name="fsr7_stciq"/>
<output name="fsr_bottom_atpgq"/>
<instance name="iclkrx18gat"/>
<instance name="niagara2_refclk_bottom3"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2a8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="595" nStmts="0" nExprs="250" nInputs="61" nOutputs="28" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="345" />
</block>
<block name="fsr_left">
<input name="mcu0_fsr0_cfgpll0"/>
<input name="mcu0_fsr0_cfgpll1"/>
<input name="mcu0_fsr0_cfgpll2"/>
<input name="mcu0_fsr0_cfgrx0"/>
<input name="mcu0_fsr0_cfgrx1"/>
<input name="mcu0_fsr0_cfgrx2"/>
<input name="mcu0_fsr0_cfgrx3"/>
<input name="mcu0_fsr0_cfgrx4"/>
<input name="mcu0_fsr0_cfgrx5"/>
<input name="mcu0_fsr0_cfgrx6"/>
<input name="mcu0_fsr0_cfgrx7"/>
<input name="mcu0_fsr0_cfgrx8"/>
<input name="mcu0_fsr0_cfgrx9"/>
<input name="mcu0_fsr0_cfgrx10"/>
<input name="mcu0_fsr0_cfgrx11"/>
<input name="mcu0_fsr0_cfgrx12"/>
<input name="mcu0_fsr0_cfgrx13"/>
<input name="mcu0_fsr0_cfgtx0"/>
<input name="mcu0_fsr0_cfgtx1"/>
<input name="mcu0_fsr0_cfgtx2"/>
<input name="mcu0_fsr0_cfgtx3"/>
<input name="mcu0_fsr0_cfgtx4"/>
<input name="mcu0_fsr0_cfgtx5"/>
<input name="mcu0_fsr0_cfgtx6"/>
<input name="mcu0_fsr0_cfgtx7"/>
<input name="mcu0_fsr0_cfgtx8"/>
<input name="mcu0_fsr0_cfgtx9"/>
<input name="mcu0_fsr0_testcfg0"/>
<input name="mcu0_fsr0_testcfg1"/>
<input name="mcu0_fsr0_testcfg2"/>
<input name="mcu0_fsr0_td0"/>
<input name="mcu0_fsr0_td1"/>
<input name="mcu0_fsr0_td2"/>
<input name="mcu0_fsr0_td3"/>
<input name="mcu0_fsr0_td4"/>
<input name="mcu0_fsr0_td5"/>
<input name="mcu0_fsr0_td6"/>
<input name="mcu0_fsr0_td7"/>
<input name="mcu0_fsr0_td8"/>
<input name="mcu0_fsr0_td9"/>
<input name="fsr0_stcicfg"/>
<input name="fsr0_txbclkin"/>
<input name="fsr0_rxbclkin"/>
<input name="fsr0_bsinitclk"/>
<input name="fsr0_fclk"/>
<input name="fsr0_fclrz"/>
<input name="fsr0_fdi"/>
<input name="FBDIMM0A_RX_N"/>
<input name="FBDIMM0A_RX_P"/>
<input name="fsr0_stciclk"/>
<input name="fsr0_stcid"/>
<input name="fsr0_testclkr"/>
<input name="fsr0_testclkt"/>
<input name="mcu0_fsr1_cfgpll0"/>
<input name="mcu0_fsr1_cfgpll1"/>
<input name="mcu0_fsr1_cfgpll2"/>
<input name="mcu0_fsr1_cfgrx0"/>
<input name="mcu0_fsr1_cfgrx1"/>
<input name="mcu0_fsr1_cfgrx2"/>
<input name="mcu0_fsr1_cfgrx3"/>
<input name="mcu0_fsr1_cfgrx4"/>
<input name="mcu0_fsr1_cfgrx5"/>
<input name="mcu0_fsr1_cfgrx6"/>
<input name="mcu0_fsr1_cfgrx7"/>
<input name="mcu0_fsr1_cfgrx8"/>
<input name="mcu0_fsr1_cfgrx9"/>
<input name="mcu0_fsr1_cfgrx10"/>
<input name="mcu0_fsr1_cfgrx11"/>
<input name="mcu0_fsr1_cfgrx12"/>
<input name="mcu0_fsr1_cfgrx13"/>
<input name="mcu0_fsr1_cfgtx0"/>
<input name="mcu0_fsr1_cfgtx1"/>
<input name="mcu0_fsr1_cfgtx2"/>
<input name="mcu0_fsr1_cfgtx3"/>
<input name="mcu0_fsr1_cfgtx4"/>
<input name="mcu0_fsr1_cfgtx5"/>
<input name="mcu0_fsr1_cfgtx6"/>
<input name="mcu0_fsr1_cfgtx7"/>
<input name="mcu0_fsr1_cfgtx8"/>
<input name="mcu0_fsr1_cfgtx9"/>
<input name="mcu0_fsr1_testcfg0"/>
<input name="mcu0_fsr1_testcfg1"/>
<input name="mcu0_fsr1_testcfg2"/>
<input name="mcu0_fsr1_td0"/>
<input name="mcu0_fsr1_td1"/>
<input name="mcu0_fsr1_td2"/>
<input name="mcu0_fsr1_td3"/>
<input name="mcu0_fsr1_td4"/>
<input name="mcu0_fsr1_td5"/>
<input name="mcu0_fsr1_td6"/>
<input name="mcu0_fsr1_td7"/>
<input name="mcu0_fsr1_td8"/>
<input name="mcu0_fsr1_td9"/>
<input name="fsr1_stcicfg"/>
<input name="fsr1_txbclkin"/>
<input name="fsr1_rxbclkin"/>
<input name="fsr1_bsinitclk"/>
<input name="fsr1_fclk"/>
<input name="fsr1_fclrz"/>
<input name="fsr1_fdi"/>
<input name="FBDIMM0B_RX_N"/>
<input name="FBDIMM0B_RX_P"/>
<input name="fsr1_stciclk"/>
<input name="fsr1_stcid"/>
<input name="fsr1_testclkr"/>
<input name="fsr1_testclkt"/>
<input name="mcu1_fsr2_cfgpll0"/>
<input name="mcu1_fsr2_cfgpll1"/>
<input name="mcu1_fsr2_cfgpll2"/>
<input name="mcu1_fsr2_cfgrx0"/>
<input name="mcu1_fsr2_cfgrx1"/>
<input name="mcu1_fsr2_cfgrx2"/>
<input name="mcu1_fsr2_cfgrx3"/>
<input name="mcu1_fsr2_cfgrx4"/>
<input name="mcu1_fsr2_cfgrx5"/>
<input name="mcu1_fsr2_cfgrx6"/>
<input name="mcu1_fsr2_cfgrx7"/>
<input name="mcu1_fsr2_cfgrx8"/>
<input name="mcu1_fsr2_cfgrx9"/>
<input name="mcu1_fsr2_cfgrx10"/>
<input name="mcu1_fsr2_cfgrx11"/>
<input name="mcu1_fsr2_cfgrx12"/>
<input name="mcu1_fsr2_cfgrx13"/>
<input name="mcu1_fsr2_cfgtx0"/>
<input name="mcu1_fsr2_cfgtx1"/>
<input name="mcu1_fsr2_cfgtx2"/>
<input name="mcu1_fsr2_cfgtx3"/>
<input name="mcu1_fsr2_cfgtx4"/>
<input name="mcu1_fsr2_cfgtx5"/>
<input name="mcu1_fsr2_cfgtx6"/>
<input name="mcu1_fsr2_cfgtx7"/>
<input name="mcu1_fsr2_cfgtx8"/>
<input name="mcu1_fsr2_cfgtx9"/>
<input name="mcu1_fsr2_testcfg0"/>
<input name="mcu1_fsr2_testcfg1"/>
<input name="mcu1_fsr2_testcfg2"/>
<input name="mcu1_fsr2_td0"/>
<input name="mcu1_fsr2_td1"/>
<input name="mcu1_fsr2_td2"/>
<input name="mcu1_fsr2_td3"/>
<input name="mcu1_fsr2_td4"/>
<input name="mcu1_fsr2_td5"/>
<input name="mcu1_fsr2_td6"/>
<input name="mcu1_fsr2_td7"/>
<input name="mcu1_fsr2_td8"/>
<input name="mcu1_fsr2_td9"/>
<input name="fsr2_stcicfg"/>
<input name="fsr2_txbclkin"/>
<input name="fsr2_rxbclkin"/>
<input name="fsr2_bsinitclk"/>
<input name="fsr2_fclk"/>
<input name="fsr2_fclrz"/>
<input name="fsr2_fdi"/>
<input name="FBDIMM1A_RX_N"/>
<input name="FBDIMM1A_RX_P"/>
<input name="fsr2_stciclk"/>
<input name="fsr2_stcid"/>
<input name="fsr2_testclkr"/>
<input name="fsr2_testclkt"/>
<input name="mcu1_fsr3_cfgpll0"/>
<input name="mcu1_fsr3_cfgpll1"/>
<input name="mcu1_fsr3_cfgpll2"/>
<input name="mcu1_fsr3_cfgrx0"/>
<input name="mcu1_fsr3_cfgrx1"/>
<input name="mcu1_fsr3_cfgrx2"/>
<input name="mcu1_fsr3_cfgrx3"/>
<input name="mcu1_fsr3_cfgrx4"/>
<input name="mcu1_fsr3_cfgrx5"/>
<input name="mcu1_fsr3_cfgrx6"/>
<input name="mcu1_fsr3_cfgrx7"/>
<input name="mcu1_fsr3_cfgrx8"/>
<input name="mcu1_fsr3_cfgrx9"/>
<input name="mcu1_fsr3_cfgrx10"/>
<input name="mcu1_fsr3_cfgrx11"/>
<input name="mcu1_fsr3_cfgrx12"/>
<input name="mcu1_fsr3_cfgrx13"/>
<input name="mcu1_fsr3_cfgtx0"/>
<input name="mcu1_fsr3_cfgtx1"/>
<input name="mcu1_fsr3_cfgtx2"/>
<input name="mcu1_fsr3_cfgtx3"/>
<input name="mcu1_fsr3_cfgtx4"/>
<input name="mcu1_fsr3_cfgtx5"/>
<input name="mcu1_fsr3_cfgtx6"/>
<input name="mcu1_fsr3_cfgtx7"/>
<input name="mcu1_fsr3_cfgtx8"/>
<input name="mcu1_fsr3_cfgtx9"/>
<input name="mcu1_fsr3_testcfg0"/>
<input name="mcu1_fsr3_testcfg1"/>
<input name="mcu1_fsr3_testcfg2"/>
<input name="mcu1_fsr3_td0"/>
<input name="mcu1_fsr3_td1"/>
<input name="mcu1_fsr3_td2"/>
<input name="mcu1_fsr3_td3"/>
<input name="mcu1_fsr3_td4"/>
<input name="mcu1_fsr3_td5"/>
<input name="mcu1_fsr3_td6"/>
<input name="mcu1_fsr3_td7"/>
<input name="mcu1_fsr3_td8"/>
<input name="mcu1_fsr3_td9"/>
<input name="fsr3_stcicfg"/>
<input name="fsr3_txbclkin"/>
<input name="fsr3_rxbclkin"/>
<input name="fsr3_bsinitclk"/>
<input name="fsr3_fclk"/>
<input name="fsr3_fclrz"/>
<input name="fsr3_fdi"/>
<input name="FBDIMM1B_RX_N"/>
<input name="FBDIMM1B_RX_P"/>
<input name="fsr3_stciclk"/>
<input name="fsr3_stcid"/>
<input name="fsr3_testclkr"/>
<input name="fsr3_testclkt"/>
<input name="fsr_left_atpgd"/>
<input name="FBDIMM1_REFCLK_N"/>
<input name="FBDIMM1_REFCLK_P"/>
<input name="VDDA"/>
<input name="VDDD"/>
<input name="VDDR"/>
<input name="VDDT"/>
<input name="VSSA"/>
<output name="fsr0_mcu0_rd0"/>
<output name="fsr0_mcu0_rd1"/>
<output name="fsr0_mcu0_rd2"/>
<output name="fsr0_mcu0_rd3"/>
<output name="fsr0_mcu0_rd4"/>
<output name="fsr0_mcu0_rd5"/>
<output name="fsr0_mcu0_rd6"/>
<output name="fsr0_mcu0_rd7"/>
<output name="fsr0_mcu0_rd8"/>
<output name="fsr0_mcu0_rd9"/>
<output name="fsr0_mcu0_rd10"/>
<output name="fsr0_mcu0_rd11"/>
<output name="fsr0_mcu0_rd12"/>
<output name="fsr0_mcu0_rd13"/>
<output name="fsr0_mcu0_stspll_lock"/>
<output name="fsr0_mcu0_stsrx_testfail"/>
<output name="fsr0_mcu0_stsrx_sync"/>
<output name="fsr0_mcu0_stsrx_losdtct"/>
<output name="fsr0_mcu0_stsrx_bsrxp"/>
<output name="fsr0_mcu0_stsrx_bsrxn"/>
<output name="fsr0_mcu0_ststx_testfail"/>
<output name="fsr0_mcu0_rxbclk"/>
<output name="FBDIMM0A_TX_N"/>
<output name="FBDIMM0A_TX_P"/>
<output name="FBDIMM0A_AMUX"/>
<output name="fsr0_fdo"/>
<output name="fsr0_stciq"/>
<output name="fsr1_mcu0_rd0"/>
<output name="fsr1_mcu0_rd1"/>
<output name="fsr1_mcu0_rd2"/>
<output name="fsr1_mcu0_rd3"/>
<output name="fsr1_mcu0_rd4"/>
<output name="fsr1_mcu0_rd5"/>
<output name="fsr1_mcu0_rd6"/>
<output name="fsr1_mcu0_rd7"/>
<output name="fsr1_mcu0_rd8"/>
<output name="fsr1_mcu0_rd9"/>
<output name="fsr1_mcu0_rd10"/>
<output name="fsr1_mcu0_rd11"/>
<output name="fsr1_mcu0_rd12"/>
<output name="fsr1_mcu0_rd13"/>
<output name="fsr1_mcu0_stspll_lock"/>
<output name="fsr1_mcu0_stsrx_testfail"/>
<output name="fsr1_mcu0_stsrx_sync"/>
<output name="fsr1_mcu0_stsrx_losdtct"/>
<output name="fsr1_mcu0_stsrx_bsrxp"/>
<output name="fsr1_mcu0_stsrx_bsrxn"/>
<output name="fsr1_mcu0_ststx_testfail"/>
<output name="fsr1_mcu0_rxbclk"/>
<output name="FBDIMM0B_TX_N"/>
<output name="FBDIMM0B_TX_P"/>
<output name="FBDIMM0B_AMUX"/>
<output name="fsr1_fdo"/>
<output name="fsr1_stciq"/>
<output name="fsr2_mcu1_rd0"/>
<output name="fsr2_mcu1_rd1"/>
<output name="fsr2_mcu1_rd2"/>
<output name="fsr2_mcu1_rd3"/>
<output name="fsr2_mcu1_rd4"/>
<output name="fsr2_mcu1_rd5"/>
<output name="fsr2_mcu1_rd6"/>
<output name="fsr2_mcu1_rd7"/>
<output name="fsr2_mcu1_rd8"/>
<output name="fsr2_mcu1_rd9"/>
<output name="fsr2_mcu1_rd10"/>
<output name="fsr2_mcu1_rd11"/>
<output name="fsr2_mcu1_rd12"/>
<output name="fsr2_mcu1_rd13"/>
<output name="fsr2_mcu1_stspll_lock"/>
<output name="fsr2_mcu1_stsrx_testfail"/>
<output name="fsr2_mcu1_stsrx_sync"/>
<output name="fsr2_mcu1_stsrx_losdtct"/>
<output name="fsr2_mcu1_stsrx_bsrxp"/>
<output name="fsr2_mcu1_stsrx_bsrxn"/>
<output name="fsr2_mcu1_ststx_testfail"/>
<output name="fsr2_mcu1_rxbclk"/>
<output name="FBDIMM1A_TX_N"/>
<output name="FBDIMM1A_TX_P"/>
<output name="FBDIMM1A_AMUX"/>
<output name="fsr2_fdo"/>
<output name="fsr2_stciq"/>
<output name="fsr3_mcu1_rd0"/>
<output name="fsr3_mcu1_rd1"/>
<output name="fsr3_mcu1_rd2"/>
<output name="fsr3_mcu1_rd3"/>
<output name="fsr3_mcu1_rd4"/>
<output name="fsr3_mcu1_rd5"/>
<output name="fsr3_mcu1_rd6"/>
<output name="fsr3_mcu1_rd7"/>
<output name="fsr3_mcu1_rd8"/>
<output name="fsr3_mcu1_rd9"/>
<output name="fsr3_mcu1_rd10"/>
<output name="fsr3_mcu1_rd11"/>
<output name="fsr3_mcu1_rd12"/>
<output name="fsr3_mcu1_rd13"/>
<output name="fsr3_mcu1_stspll_lock"/>
<output name="fsr3_mcu1_stsrx_testfail"/>
<output name="fsr3_mcu1_stsrx_sync"/>
<output name="fsr3_mcu1_stsrx_losdtct"/>
<output name="fsr3_mcu1_stsrx_bsrxp"/>
<output name="fsr3_mcu1_stsrx_bsrxn"/>
<output name="fsr3_mcu1_ststx_testfail"/>
<output name="fsr3_mcu1_rxbclk"/>
<output name="FBDIMM1B_TX_N"/>
<output name="FBDIMM1B_TX_P"/>
<output name="FBDIMM1B_AMUX"/>
<output name="fsr3_fdo"/>
<output name="fsr3_stciq"/>
<output name="fsr_left_atpgq"/>
<instance name="iclkrx18gat"/>
<instance name="niagara2_refclk_left"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2a8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2a8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2a8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2a8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2284" nStmts="0" nExprs="970" nInputs="220" nOutputs="109" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1314" />
</block>
<block name="fsr_right">
<input name="mcu2_fsr4_cfgpll0"/>
<input name="mcu2_fsr4_cfgpll1"/>
<input name="mcu2_fsr4_cfgpll2"/>
<input name="mcu2_fsr4_cfgrx0"/>
<input name="mcu2_fsr4_cfgrx1"/>
<input name="mcu2_fsr4_cfgrx2"/>
<input name="mcu2_fsr4_cfgrx3"/>
<input name="mcu2_fsr4_cfgrx4"/>
<input name="mcu2_fsr4_cfgrx5"/>
<input name="mcu2_fsr4_cfgrx6"/>
<input name="mcu2_fsr4_cfgrx7"/>
<input name="mcu2_fsr4_cfgrx8"/>
<input name="mcu2_fsr4_cfgrx9"/>
<input name="mcu2_fsr4_cfgrx10"/>
<input name="mcu2_fsr4_cfgrx11"/>
<input name="mcu2_fsr4_cfgrx12"/>
<input name="mcu2_fsr4_cfgrx13"/>
<input name="mcu2_fsr4_cfgtx0"/>
<input name="mcu2_fsr4_cfgtx1"/>
<input name="mcu2_fsr4_cfgtx2"/>
<input name="mcu2_fsr4_cfgtx3"/>
<input name="mcu2_fsr4_cfgtx4"/>
<input name="mcu2_fsr4_cfgtx5"/>
<input name="mcu2_fsr4_cfgtx6"/>
<input name="mcu2_fsr4_cfgtx7"/>
<input name="mcu2_fsr4_cfgtx8"/>
<input name="mcu2_fsr4_cfgtx9"/>
<input name="mcu2_fsr4_testcfg0"/>
<input name="mcu2_fsr4_testcfg1"/>
<input name="mcu2_fsr4_testcfg2"/>
<input name="mcu2_fsr4_td0"/>
<input name="mcu2_fsr4_td1"/>
<input name="mcu2_fsr4_td2"/>
<input name="mcu2_fsr4_td3"/>
<input name="mcu2_fsr4_td4"/>
<input name="mcu2_fsr4_td5"/>
<input name="mcu2_fsr4_td6"/>
<input name="mcu2_fsr4_td7"/>
<input name="mcu2_fsr4_td8"/>
<input name="mcu2_fsr4_td9"/>
<input name="fsr4_stcicfg"/>
<input name="fsr4_txbclkin"/>
<input name="fsr4_rxbclkin"/>
<input name="fsr4_bsinitclk"/>
<input name="fsr4_fclk"/>
<input name="fsr4_fclrz"/>
<input name="fsr4_fdi"/>
<input name="FBDIMM2A_RX_N"/>
<input name="FBDIMM2A_RX_P"/>
<input name="fsr4_stciclk"/>
<input name="fsr4_stcid"/>
<input name="fsr4_testclkr"/>
<input name="fsr4_testclkt"/>
<input name="mcu2_fsr5_cfgpll0"/>
<input name="mcu2_fsr5_cfgpll1"/>
<input name="mcu2_fsr5_cfgpll2"/>
<input name="mcu2_fsr5_cfgrx0"/>
<input name="mcu2_fsr5_cfgrx1"/>
<input name="mcu2_fsr5_cfgrx2"/>
<input name="mcu2_fsr5_cfgrx3"/>
<input name="mcu2_fsr5_cfgrx4"/>
<input name="mcu2_fsr5_cfgrx5"/>
<input name="mcu2_fsr5_cfgrx6"/>
<input name="mcu2_fsr5_cfgrx7"/>
<input name="mcu2_fsr5_cfgrx8"/>
<input name="mcu2_fsr5_cfgrx9"/>
<input name="mcu2_fsr5_cfgrx10"/>
<input name="mcu2_fsr5_cfgrx11"/>
<input name="mcu2_fsr5_cfgrx12"/>
<input name="mcu2_fsr5_cfgrx13"/>
<input name="mcu2_fsr5_cfgtx0"/>
<input name="mcu2_fsr5_cfgtx1"/>
<input name="mcu2_fsr5_cfgtx2"/>
<input name="mcu2_fsr5_cfgtx3"/>
<input name="mcu2_fsr5_cfgtx4"/>
<input name="mcu2_fsr5_cfgtx5"/>
<input name="mcu2_fsr5_cfgtx6"/>
<input name="mcu2_fsr5_cfgtx7"/>
<input name="mcu2_fsr5_cfgtx8"/>
<input name="mcu2_fsr5_cfgtx9"/>
<input name="mcu2_fsr5_testcfg0"/>
<input name="mcu2_fsr5_testcfg1"/>
<input name="mcu2_fsr5_testcfg2"/>
<input name="mcu2_fsr5_td0"/>
<input name="mcu2_fsr5_td1"/>
<input name="mcu2_fsr5_td2"/>
<input name="mcu2_fsr5_td3"/>
<input name="mcu2_fsr5_td4"/>
<input name="mcu2_fsr5_td5"/>
<input name="mcu2_fsr5_td6"/>
<input name="mcu2_fsr5_td7"/>
<input name="mcu2_fsr5_td8"/>
<input name="mcu2_fsr5_td9"/>
<input name="fsr5_stcicfg"/>
<input name="fsr5_txbclkin"/>
<input name="fsr5_rxbclkin"/>
<input name="fsr5_bsinitclk"/>
<input name="fsr5_fclk"/>
<input name="fsr5_fclrz"/>
<input name="fsr5_fdi"/>
<input name="FBDIMM2B_RX_N"/>
<input name="FBDIMM2B_RX_P"/>
<input name="fsr5_stciclk"/>
<input name="fsr5_stcid"/>
<input name="fsr5_testclkr"/>
<input name="fsr5_testclkt"/>
<input name="mcu3_fsr6_cfgpll0"/>
<input name="mcu3_fsr6_cfgpll1"/>
<input name="mcu3_fsr6_cfgpll2"/>
<input name="mcu3_fsr6_cfgrx0"/>
<input name="mcu3_fsr6_cfgrx1"/>
<input name="mcu3_fsr6_cfgrx2"/>
<input name="mcu3_fsr6_cfgrx3"/>
<input name="mcu3_fsr6_cfgrx4"/>
<input name="mcu3_fsr6_cfgrx5"/>
<input name="mcu3_fsr6_cfgrx6"/>
<input name="mcu3_fsr6_cfgrx7"/>
<input name="mcu3_fsr6_cfgrx8"/>
<input name="mcu3_fsr6_cfgrx9"/>
<input name="mcu3_fsr6_cfgrx10"/>
<input name="mcu3_fsr6_cfgrx11"/>
<input name="mcu3_fsr6_cfgrx12"/>
<input name="mcu3_fsr6_cfgrx13"/>
<input name="mcu3_fsr6_cfgtx0"/>
<input name="mcu3_fsr6_cfgtx1"/>
<input name="mcu3_fsr6_cfgtx2"/>
<input name="mcu3_fsr6_cfgtx3"/>
<input name="mcu3_fsr6_cfgtx4"/>
<input name="mcu3_fsr6_cfgtx5"/>
<input name="mcu3_fsr6_cfgtx6"/>
<input name="mcu3_fsr6_cfgtx7"/>
<input name="mcu3_fsr6_cfgtx8"/>
<input name="mcu3_fsr6_cfgtx9"/>
<input name="mcu3_fsr6_testcfg0"/>
<input name="mcu3_fsr6_testcfg1"/>
<input name="mcu3_fsr6_testcfg2"/>
<input name="mcu3_fsr6_td0"/>
<input name="mcu3_fsr6_td1"/>
<input name="mcu3_fsr6_td2"/>
<input name="mcu3_fsr6_td3"/>
<input name="mcu3_fsr6_td4"/>
<input name="mcu3_fsr6_td5"/>
<input name="mcu3_fsr6_td6"/>
<input name="mcu3_fsr6_td7"/>
<input name="mcu3_fsr6_td8"/>
<input name="mcu3_fsr6_td9"/>
<input name="fsr6_stcicfg"/>
<input name="fsr6_txbclkin"/>
<input name="fsr6_rxbclkin"/>
<input name="fsr6_bsinitclk"/>
<input name="fsr6_fclk"/>
<input name="fsr6_fclrz"/>
<input name="fsr6_fdi"/>
<input name="FBDIMM3A_RX_N"/>
<input name="FBDIMM3A_RX_P"/>
<input name="fsr6_stciclk"/>
<input name="fsr6_stcid"/>
<input name="fsr6_testclkr"/>
<input name="fsr6_testclkt"/>
<input name="fsr_right_atpgd"/>
<input name="FBDIMM2_REFCLK_N"/>
<input name="FBDIMM2_REFCLK_P"/>
<input name="VDDA"/>
<input name="VDDD"/>
<input name="VDDR"/>
<input name="VDDT"/>
<input name="VSSA"/>
<output name="fsr4_mcu2_rd0"/>
<output name="fsr4_mcu2_rd1"/>
<output name="fsr4_mcu2_rd2"/>
<output name="fsr4_mcu2_rd3"/>
<output name="fsr4_mcu2_rd4"/>
<output name="fsr4_mcu2_rd5"/>
<output name="fsr4_mcu2_rd6"/>
<output name="fsr4_mcu2_rd7"/>
<output name="fsr4_mcu2_rd8"/>
<output name="fsr4_mcu2_rd9"/>
<output name="fsr4_mcu2_rd10"/>
<output name="fsr4_mcu2_rd11"/>
<output name="fsr4_mcu2_rd12"/>
<output name="fsr4_mcu2_rd13"/>
<output name="fsr4_mcu2_stspll_lock"/>
<output name="fsr4_mcu2_stsrx_testfail"/>
<output name="fsr4_mcu2_stsrx_sync"/>
<output name="fsr4_mcu2_stsrx_losdtct"/>
<output name="fsr4_mcu2_stsrx_bsrxp"/>
<output name="fsr4_mcu2_stsrx_bsrxn"/>
<output name="fsr4_mcu2_ststx_testfail"/>
<output name="fsr4_mcu2_rxbclk"/>
<output name="FBDIMM2A_TX_N"/>
<output name="FBDIMM2A_TX_P"/>
<output name="FBDIMM2A_AMUX"/>
<output name="fsr4_fdo"/>
<output name="fsr4_stciq"/>
<output name="fsr5_mcu2_rd0"/>
<output name="fsr5_mcu2_rd1"/>
<output name="fsr5_mcu2_rd2"/>
<output name="fsr5_mcu2_rd3"/>
<output name="fsr5_mcu2_rd4"/>
<output name="fsr5_mcu2_rd5"/>
<output name="fsr5_mcu2_rd6"/>
<output name="fsr5_mcu2_rd7"/>
<output name="fsr5_mcu2_rd8"/>
<output name="fsr5_mcu2_rd9"/>
<output name="fsr5_mcu2_rd10"/>
<output name="fsr5_mcu2_rd11"/>
<output name="fsr5_mcu2_rd12"/>
<output name="fsr5_mcu2_rd13"/>
<output name="fsr5_mcu2_stspll_lock"/>
<output name="fsr5_mcu2_stsrx_testfail"/>
<output name="fsr5_mcu2_stsrx_sync"/>
<output name="fsr5_mcu2_stsrx_losdtct"/>
<output name="fsr5_mcu2_stsrx_bsrxp"/>
<output name="fsr5_mcu2_stsrx_bsrxn"/>
<output name="fsr5_mcu2_ststx_testfail"/>
<output name="fsr5_mcu2_rxbclk"/>
<output name="FBDIMM2B_TX_N"/>
<output name="FBDIMM2B_TX_P"/>
<output name="FBDIMM2B_AMUX"/>
<output name="fsr5_fdo"/>
<output name="fsr5_stciq"/>
<output name="fsr6_mcu3_rd0"/>
<output name="fsr6_mcu3_rd1"/>
<output name="fsr6_mcu3_rd2"/>
<output name="fsr6_mcu3_rd3"/>
<output name="fsr6_mcu3_rd4"/>
<output name="fsr6_mcu3_rd5"/>
<output name="fsr6_mcu3_rd6"/>
<output name="fsr6_mcu3_rd7"/>
<output name="fsr6_mcu3_rd8"/>
<output name="fsr6_mcu3_rd9"/>
<output name="fsr6_mcu3_rd10"/>
<output name="fsr6_mcu3_rd11"/>
<output name="fsr6_mcu3_rd12"/>
<output name="fsr6_mcu3_rd13"/>
<output name="fsr6_mcu3_stspll_lock"/>
<output name="fsr6_mcu3_stsrx_testfail"/>
<output name="fsr6_mcu3_stsrx_sync"/>
<output name="fsr6_mcu3_stsrx_losdtct"/>
<output name="fsr6_mcu3_stsrx_bsrxp"/>
<output name="fsr6_mcu3_stsrx_bsrxn"/>
<output name="fsr6_mcu3_ststx_testfail"/>
<output name="fsr6_mcu3_rxbclk"/>
<output name="FBDIMM3A_TX_N"/>
<output name="FBDIMM3A_TX_P"/>
<output name="FBDIMM3A_AMUX"/>
<output name="fsr6_fdo"/>
<output name="fsr6_stciq"/>
<output name="fsr_right_atpgq"/>
<instance name="iclkrx18gat"/>
<instance name="niagara2_refclk_right"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2a8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2a8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<instance name="wiz6c2a8n6d2t"/>
<instance name="wiz6c2b8n6d2t"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1721" nStmts="0" nExprs="730" nInputs="167" nOutputs="82" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="991" />
</block>
<block name="fsr">
<input name="CFGPLL"/>
<input name="CFGRX0"/>
<input name="CFGRX1"/>
<input name="CFGRX2"/>
<input name="CFGRX3"/>
<input name="CFGRX4"/>
<input name="CFGRX5"/>
<input name="CFGRX6"/>
<input name="CFGRX7"/>
<input name="CFGRX8"/>
<input name="CFGRX9"/>
<input name="CFGRX10"/>
<input name="CFGRX11"/>
<input name="CFGRX12"/>
<input name="CFGRX13"/>
<input name="CFGTX0"/>
<input name="CFGTX1"/>
<input name="CFGTX2"/>
<input name="CFGTX3"/>
<input name="CFGTX4"/>
<input name="CFGTX5"/>
<input name="CFGTX6"/>
<input name="CFGTX7"/>
<input name="CFGTX8"/>
<input name="CFGTX9"/>
<input name="STCICFG"/>
<input name="TD0"/>
<input name="TD1"/>
<input name="TD2"/>
<input name="TD3"/>
<input name="TD4"/>
<input name="TD5"/>
<input name="TD6"/>
<input name="TD7"/>
<input name="TD8"/>
<input name="TD9"/>
<input name="TESTCFG"/>
<input name="TXBCLKIN"/>
<input name="RXBCLKIN"/>
<input name="BSINITCLK"/>
<input name="FCLK"/>
<input name="FCLRZ"/>
<input name="FDI"/>
<input name="REFCLKN"/>
<input name="REFCLKP"/>
<input name="RXN"/>
<input name="RXP"/>
<input name="STCICLK"/>
<input name="STCID"/>
<input name="TESTCLKR"/>
<input name="TESTCLKT"/>
<input name="VDD"/>
<input name="VDDA"/>
<input name="VDDD"/>
<input name="VDDR"/>
<input name="VDDT"/>
<input name="VSS"/>
<input name="VSSA"/>
<output name="RD0"/>
<output name="RD1"/>
<output name="RD2"/>
<output name="RD3"/>
<output name="RD4"/>
<output name="RD5"/>
<output name="RD6"/>
<output name="RD7"/>
<output name="RD8"/>
<output name="RD9"/>
<output name="RD10"/>
<output name="RD11"/>
<output name="RD12"/>
<output name="RD13"/>
<output name="STSTX0"/>
<output name="STSTX1"/>
<output name="STSTX2"/>
<output name="STSTX3"/>
<output name="STSTX4"/>
<output name="STSTX5"/>
<output name="STSTX6"/>
<output name="STSTX7"/>
<output name="STSTX8"/>
<output name="STSTX9"/>
<output name="STSPLL"/>
<output name="STSRX0"/>
<output name="STSRX1"/>
<output name="STSRX2"/>
<output name="STSRX3"/>
<output name="STSRX4"/>
<output name="STSRX5"/>
<output name="STSRX6"/>
<output name="STSRX7"/>
<output name="STSRX8"/>
<output name="STSRX9"/>
<output name="STSRX10"/>
<output name="STSRX11"/>
<output name="STSRX12"/>
<output name="STSRX13"/>
<output name="RXBCLK"/>
<output name="TXN"/>
<output name="TXP"/>
<output name="RDLL2"/>
<output name="RDLL0"/>
<output name="RDLL1"/>
<output name="RDLL3"/>
<output name="RXBCLKLLN"/>
<output name="TXBCLK"/>
<output name="RXBCLKLLP"/>
<output name="AMUX"/>
<output name="FDO"/>
<output name="STCIQ"/>
<instance name="WIZ6C2B8N6DX"/>
<instance name="WIZ6C2B8N6DX"/>
<instance name="WIZ6C2B6_2N6DX"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="442" nStmts="0" nExprs="214" nInputs="58" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="226" />
</block>
<block name="l2b_ecc39_dp">
<input name="din"/>
<input name="parity"/>
<output name="dout"/>
<output name="cflag"/>
<output name="pflag"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1248" nStmts="0" nExprs="623" nInputs="2" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="624" />
</block>
<block name="l2b_evict_dp">
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="l2t_l2b_wbrd_en_r0"/>
<input name="wb_array_dout"/>
<input name="l2t_l2b_evict_en_r0"/>
<input name="l2t_l2b_ev_dword_r0"/>
<input name="l2t_l2b_rdma_rden_r0"/>
<input name="rdma_array_dout"/>
<input name="l2t_l2b_wbrd_wl_r0"/>
<input name="l2t_l2b_wbwr_wen_c6"/>
<input name="l2t_l2b_wbwr_wl_c6"/>
<input name="l2t_l2b_rdma_rdwl_r0"/>
<input name="l2t_l2b_rdma_wren_s2"/>
<input name="l2t_l2b_rdma_wrwl_s2"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="scan_in"/>
<input name="mbist_addr"/>
<input name="wb_mbist_data_in"/>
<input name="mbist_wb_array_wr_en"/>
<input name="mbist_wb_array_rd_en"/>
<input name="mbist_rdma_array_wr_en"/>
<input name="mbist_rdma_array_rd_en"/>
<input name="mbist_sel_wb_arrays"/>
<input name="mbist_evict_muxsel"/>
<input name="mbist_run"/>
<input name="select_delay_mcu"/>
<output name="scan_out"/>
<output name="wb_or_rdma_rw_fail"/>
<output name="evict_l2b_mcu_wr_data_r5"/>
<output name="evict_l2b_mcu_data_vld_r5"/>
<output name="evict_l2b_mcu_data_mecc_r5"/>
<output name="evict_l2b_l2t_ev_uerr_r5"/>
<output name="evict_l2b_l2t_ev_cerr_r5"/>
<output name="evict_l2t_l2b_wbrd_en_r1_v1"/>
<output name="evict_l2t_l2b_wbrd_en_r1_v2"/>
<output name="evict_l2t_l2b_wbrd_en_r1_v3"/>
<output name="evict_l2t_l2b_wbrd_en_r1_v4"/>
<output name="evict_l2t_l2b_wbrd_wl_r1_v1"/>
<output name="evict_l2t_l2b_wbrd_wl_r1_v2"/>
<output name="evict_l2t_l2b_wbrd_wl_r1_v3"/>
<output name="evict_l2t_l2b_wbrd_wl_r1_v4"/>
<output name="evict_l2t_l2b_wbwr_wen_c8_v1"/>
<output name="evict_l2t_l2b_wbwr_wen_c8_v2"/>
<output name="evict_l2t_l2b_wbwr_wen_c8_v3"/>
<output name="evict_l2t_l2b_wbwr_wen_c8_v4"/>
<output name="evict_l2t_l2b_wbwr_wl_c8_v1"/>
<output name="evict_l2t_l2b_wbwr_wl_c8_v2"/>
<output name="evict_l2t_l2b_wbwr_wl_c8_v3"/>
<output name="evict_l2t_l2b_wbwr_wl_c8_v4"/>
<output name="evict_l2t_l2b_rdma_rden_r1_v1"/>
<output name="evict_l2t_l2b_rdma_rden_r1_v2"/>
<output name="evict_l2t_l2b_rdma_rden_r1_v3"/>
<output name="evict_l2t_l2b_rdma_rden_r1_v4"/>
<output name="evict_l2t_l2b_rdma_rdwl_r1_v1"/>
<output name="evict_l2t_l2b_rdma_rdwl_r1_v2"/>
<output name="evict_l2t_l2b_rdma_rdwl_r1_v3"/>
<output name="evict_l2t_l2b_rdma_rdwl_r1_v4"/>
<output name="evict_l2t_l2b_rdma_wren_s3"/>
<output name="evict_l2t_l2b_rdma_wren_s3_v4"/>
<output name="evict_l2t_l2b_rdma_wren_s3_v3"/>
<output name="evict_l2t_l2b_rdma_wren_s3_v2"/>
<output name="evict_l2t_l2b_rdma_wren_s3_v1"/>
<output name="evict_l2t_l2b_rdma_wrwl_s3_v1"/>
<output name="evict_l2t_l2b_rdma_wrwl_s3_v2"/>
<output name="evict_l2t_l2b_rdma_wrwl_s3_v3"/>
<output name="evict_l2t_l2b_rdma_wrwl_s3_v4"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1440" nStmts="0" nExprs="685" nInputs="32" nOutputs="40" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="69" nOther="686" />
</block>
<block name="l2b_fillbf_dp">
<input name="l2clk"/>
<input name="l2t_l2b_fbrd_en_c3"/>
<input name="l2t_l2b_fbrd_wl_c3"/>
<input name="l2t_l2b_fbwr_wen_r2"/>
<input name="l2t_l2b_fbwr_wl_r2"/>
<input name="l2t_l2b_fbd_stdatasel_c3"/>
<input name="l2t_l2b_stdecc_c2"/>
<input name="mcu_l2b_data_r2"/>
<input name="mcu_l2b_ecc_r2"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="mbist_addr"/>
<input name="mbist_run"/>
<input name="fb_mbist_data"/>
<input name="mbist_fb_array_rd_en"/>
<input name="mbist_fb_array_wr_en"/>
<input name="select_delay_mcu"/>
<input name="l2b_l2d_fbdecc_c4"/>
<input name="fbuf_mux_sel"/>
<output name="fb_rw_fail"/>
<output name="scan_out"/>
<output name="fillbf_l2t_l2b_fbrd_en_c3_v1"/>
<output name="fillbf_l2t_l2b_fbrd_en_c3_v2"/>
<output name="fillbf_l2t_l2b_fbrd_en_c3_v3"/>
<output name="fillbf_l2t_l2b_fbrd_en_c3_v4"/>
<output name="fillbf_l2t_l2b_fbrd_wl_c3_v1"/>
<output name="fillbf_l2t_l2b_fbrd_wl_c3_v2"/>
<output name="fillbf_l2t_l2b_fbrd_wl_c3_v3"/>
<output name="fillbf_l2t_l2b_fbrd_wl_c3_v4"/>
<output name="fillbf_l2t_l2b_fbwr_wen_r3"/>
<output name="fillbf_l2t_l2b_fbwr_wren_r3_v4"/>
<output name="fillbf_l2t_l2b_fbwr_wren_r3_v3"/>
<output name="fillbf_l2t_l2b_fbwr_wren_r3_v2"/>
<output name="fillbf_l2t_l2b_fbwr_wren_r3_v1"/>
<output name="fillbf_l2t_l2b_fbwr_wl_r3_v1"/>
<output name="fillbf_l2t_l2b_fbwr_wl_r3_v2"/>
<output name="fillbf_l2t_l2b_fbwr_wl_r3_v3"/>
<output name="fillbf_l2t_l2b_fbwr_wl_r3_v4"/>
<output name="fillbf_fb_array_din"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1038" nStmts="0" nExprs="500" nInputs="23" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="37" nOther="501" />
</block>
<block name="l2b_l2defu_ctl">
<input name="efu_hdr_write_data"/>
<input name="efu_hdr_xfer_en"/>
<input name="efu_hdr_clr"/>
<input name="sram_hdr_read_data"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io_sync_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="hdr_efu_read_data"/>
<output name="hdr_efu_xfer_en"/>
<output name="hdr_sram_rvalue"/>
<output name="hdr_sram_rid"/>
<output name="hdr_sram_wr_en"/>
<output name="hdr_sram_red_clr"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="42" nStmts="0" nExprs="20" nInputs="13" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="21" />
</block>
<block name="l2b_mb0_ctl">
<input name="wb_or_rdma_rw_fail"/>
<input name="fb_rw_fail"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mbist_start"/>
<input name="mbist_user_mode"/>
<input name="mbist_bisi_mode"/>
<output name="mbist_run"/>
<output name="mbist_addr"/>
<output name="mbist_wb_array_wr_en"/>
<output name="mbist_wb_array_rd_en"/>
<output name="mbist_rdma_array_wr_en"/>
<output name="mbist_rdma_array_rd_en"/>
<output name="mbist_fb_array_rd_en"/>
<output name="mbist_fb_array_wr_en"/>
<output name="mbist_sel_wb_arrays"/>
<output name="mbist_cmpsel"/>
<output name="mbist_compare_read_sel"/>
<output name="fb_mux_sel"/>
<output name="scan_out"/>
<output name="mbist_done"/>
<output name="mbist_fail"/>
<output name="rdma_mbist_enable"/>
<output name="rdma_mbist_data_in"/>
<output name="fb_mbist_enable"/>
<output name="fb_mbist_data_in"/>
<output name="wb_mbist_enable"/>
<output name="wb_mbist_data_in"/>
<complexity cyclo1="52" cyclo2="52" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="51" />
<volume nNodes="604" nStmts="0" nExprs="184" nInputs="12" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="235" nOther="185" />
</block>
<block name="l2b_rdmard_dp">
<input name="l2clk"/>
<input name="l2t_l2b_ctag_en_c7"/>
<input name="l2t_l2b_ctag_c7"/>
<input name="l2t_l2b_req_en_c7"/>
<input name="l2d_l2b_decc_out_c7"/>
<input name="l2t_l2b_word_c7"/>
<input name="l2t_l2b_word_vld_c7"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="l2b_dbg_sio_ctag_vld"/>
<output name="l2b_dbg_sio_ack_type"/>
<output name="l2b_dbg_sio_ack_dest"/>
<output name="scan_out"/>
<output name="rdmard_l2b_sio_ctag_vld"/>
<output name="rdmard_l2b_sio_data"/>
<output name="rdmard_l2b_sio_ue_err"/>
<output name="rdmard_l2b_l2t_rdma_uerr_c10"/>
<output name="rdmard_l2b_l2t_rdma_cerr_c10"/>
<output name="rdmard_l2b_l2t_rdma_notdata_c10"/>
<output name="rdmard_l2b_sio_parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="607" nStmts="0" nExprs="284" nInputs="13" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="38" nOther="285" />
</block>
<block name="l2b_siu_dp">
<input name="sii_l2t_req"/>
<input name="sii_l2b_ecc"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="l2clk"/>
<output name="scan_out"/>
<output name="evict_l2b_rdma_array_din"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="101" nStmts="0" nExprs="46" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="47" />
</block>
<block name="l2b">
<input name="l2t_l2b_fbrd_en_c3"/>
<input name="l2t_l2b_fbrd_wl_c3"/>
<input name="l2t_l2b_fbwr_wen_r2"/>
<input name="l2t_l2b_fbwr_wl_r2"/>
<input name="l2t_l2b_fbd_stdatasel_c3"/>
<input name="l2t_l2b_stdecc_c2"/>
<input name="l2t_l2b_evict_en_r0"/>
<input name="l2t_l2b_wbwr_wen_c6"/>
<input name="l2t_l2b_wbwr_wl_c6"/>
<input name="l2t_l2b_wbrd_en_r0"/>
<input name="l2t_l2b_wbrd_wl_r0"/>
<input name="l2t_l2b_ev_dword_r0"/>
<input name="l2t_l2b_rdma_wren_s2"/>
<input name="l2t_l2b_rdma_wrwl_s2"/>
<input name="l2t_l2b_rdma_rden_r0"/>
<input name="l2t_l2b_rdma_rdwl_r0"/>
<input name="l2t_l2b_ctag_en_c7"/>
<input name="l2t_l2b_ctag_c7"/>
<input name="l2t_l2b_req_en_c7"/>
<input name="l2t_l2b_word_c7"/>
<input name="l2t_l2b_word_vld_c7"/>
<input name="sii_l2t_req"/>
<input name="sii_l2b_ecc"/>
<input name="l2d_l2b_decc_out_c7"/>
<input name="mcu_l2b_data_r2"/>
<input name="mcu_l2b_ecc_r2"/>
<input name="select_delay_mcu"/>
<input name="gclk"/>
<input name="rst_por_"/>
<input name="rst_wmr_"/>
<input name="rst_wmr_protect"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="ccu_slow_cmp_sync_en"/>
<input name="ccu_cmp_slow_sync_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_array_bypass"/>
<input name="cluster_arst_l"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_l2b_mbist_start"/>
<input name="tcu_l2b_mbist_scan_in"/>
<input name="tcu_mbist_user_mode"/>
<input name="l2d_l2b_fuse_read_data"/>
<input name="efu_l2b_fuse_data"/>
<input name="efu_l2b_fuse_xfer_en"/>
<input name="efu_l2b_fuse_clr"/>
<output name="l2b_sio_ctag_vld"/>
<output name="l2b_sio_data"/>
<output name="l2b_sio_ue_err"/>
<output name="l2b_l2t_rdma_uerr_c10"/>
<output name="l2b_l2t_rdma_cerr_c10"/>
<output name="l2b_l2t_rdma_notdata_c10"/>
<output name="l2b_l2t_ev_uerr_r5"/>
<output name="l2b_l2t_ev_cerr_r5"/>
<output name="l2b_sio_parity"/>
<output name="l2b_l2d_fbdecc_c4"/>
<output name="l2b_evict_l2b_mcu_data_mecc_r5"/>
<output name="evict_l2b_mcu_wr_data_r5"/>
<output name="evict_l2b_mcu_data_vld_r5"/>
<output name="scan_out"/>
<output name="l2b_tcu_mbist_done"/>
<output name="l2b_tcu_mbist_fail"/>
<output name="l2b_tcu_mbist_scan_out"/>
<output name="l2b_dbg_sio_ctag_vld"/>
<output name="l2b_dbg_sio_ack_type"/>
<output name="l2b_dbg_sio_ack_dest"/>
<output name="l2b_l2d_rvalue"/>
<output name="l2b_l2d_rid"/>
<output name="l2b_l2d_wr_en"/>
<output name="l2b_l2d_fuse_clr"/>
<output name="l2b_efu_fuse_xfer_en"/>
<output name="l2b_efu_fuse_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1022" nStmts="0" nExprs="471" nInputs="55" nOutputs="26" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="79" nOther="472" />
</block>
<block name="l2t_arbadr_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="ncu_l2t_pm"/>
<input name="ncu_l2t_ba01"/>
<input name="ncu_l2t_ba23"/>
<input name="ncu_l2t_ba45"/>
<input name="ncu_l2t_ba67"/>
<input name="sel_diag_store_data_c7"/>
<input name="ique_iq_arbdp_addr_px2"/>
<input name="snpd_snpq_arbdp_addr_px2"/>
<input name="evctag_addr_px2"/>
<input name="arbdat_arbdata_wr_data_c2"/>
<input name="tagd_evict_tag_c3"/>
<input name="arb_mux2_snpsel_px2"/>
<input name="arb_mux3_bufsel_px1"/>
<input name="arb_mux4_c1sel_px2"/>
<input name="arb_inc_tag_ecc_cnt_c3_n"/>
<input name="arb_data_ecc_idx_reset"/>
<input name="arb_data_ecc_idx_en"/>
<input name="arb_sel_vuad_bist_px2"/>
<input name="arb_sel_deccck_or_bist_idx"/>
<input name="arb_sel_diag_addr_px2"/>
<input name="arb_sel_tecc_addr_px2"/>
<input name="arb_sel_deccck_addr_px2"/>
<input name="arb_sel_diag_tag_addr_px2"/>
<input name="arb_sel_lkup_stalled_tag_px2"/>
<input name="arb_imiss_hit_c10"/>
<input name="tag_rd64_complete_c11"/>
<input name="arb_imiss_hit_c4"/>
<input name="arb_sel_c2_stall_idx_c1"/>
<input name="bist_data_set_c1"/>
<input name="bist_data_enable_c1"/>
<input name="bist_vuad_idx_px1"/>
<input name="l2clk"/>
<input name="io_cmp_sync_en"/>
<input name="scan_in"/>
<input name="arb_diag_or_tecc_write_px2"/>
<input name="arb_sel_way_px2"/>
<input name="l2t_mb2_run"/>
<input name="mbist_tag_lkup_addr"/>
<input name="mbist_lookupen"/>
<input name="mbist_run"/>
<input name="l2t_mb2_wdata"/>
<input name="mb2_l2t_wk1_cam_shift"/>
<input name="mb2_l2t_wk1_cam_init"/>
<output name="arbadr_dirvec_2bnk_true_enbld_dist"/>
<output name="arbadr_dirvec_4bnk_true_enbld_dist"/>
<output name="arbadr_dirvec_ncu_l2t_pm_n_dist"/>
<output name="arbadr_evctag_2bnk_true_enbld_dist"/>
<output name="arbadr_evctag_4bnk_true_enbld_dist"/>
<output name="arbadr_evctag_ncu_l2t_pm_n_dist"/>
<output name="arbadr_tagd_2bnk_true_enbld_dist"/>
<output name="arbadr_tagd_4bnk_true_enbld_dist"/>
<output name="arbadr_tagd_ncu_l2t_pm_n_dist"/>
<output name="arbadr_arbctl_2bnk_true_enbld_dist"/>
<output name="arbadr_arbctl_4bnk_true_enbld_dist"/>
<output name="arbadr_arbctl_ncu_l2t_pm_n_dist"/>
<output name="arbadr_arbdp_addr87_c2"/>
<output name="tagd_evict_tag_c4"/>
<output name="scan_out"/>
<output name="arbadr_arbdp_tag_idx_px2"/>
<output name="arbadr_arbdp_vuad_idx1_px2"/>
<output name="arbadr_arbdp_vuad_idx2_px2"/>
<output name="arbadr_arbdp_tagdata_px2"/>
<output name="arbadr_arbdp_cam_addr_px2"/>
<output name="arbadr_mbcam_addr_px2"/>
<output name="arbadr_arbdp_new_addr5to4_px2"/>
<output name="arbadr_arbdp_addr_c1c2comp_c1"/>
<output name="arbadr_arbdp_addr_c1c3comp_c1"/>
<output name="arbadr_idx_c1c2comp_c1_n"/>
<output name="arbadr_idx_c1c3comp_c1_n"/>
<output name="arbadr_idx_c1c4comp_c1_n"/>
<output name="arbadr_idx_c1c5comp_c1_n"/>
<output name="arbadr_misbuf_idx_c1c2comp_c1"/>
<output name="arbadr_misbuf_idx_c1c3comp_c1"/>
<output name="arbadr_arbdp_ioaddr_c1"/>
<output name="arbadr_arbdp_addr5to4_c1"/>
<output name="arbadr_arbdp_addr3to2_c1"/>
<output name="arbadr_arbdp_diag_wr_way_c2"/>
<output name="l2t_l2d_set_c2"/>
<output name="arbadr_arbaddr_addr22_c2"/>
<output name="arbadr_arbdp_addr_start_c2"/>
<output name="arbadr_arbaddr_idx_c3"/>
<output name="arbadr_dir_cam_addr_c3"/>
<output name="arbadr_arbdp_addr11to4_c3"/>
<output name="arbadr_arbdp_addr5to4_c3"/>
<output name="arbadr_c1_addr_eq_wb_c4"/>
<output name="arbadr_arbdp_rdmat_addr_c6"/>
<output name="arbadr_arbdp_waddr_c6"/>
<output name="arbadr_arbdp_word_addr_c6"/>
<output name="arbadr_csr_debug_addr"/>
<output name="arbadr_arbdp_byte_addr_c6"/>
<output name="arbadr_arbdp_addr22_c7"/>
<output name="arbadr_arbdp_csr_addr_c9"/>
<output name="arbadr_rdmard_addr_c12"/>
<output name="arbadr_arbdp_line_addr_c6"/>
<output name="arbadr_arbdp_oque_l1_index_c7"/>
<output name="arbadr_dirvec_addr3_c7"/>
<output name="arbadr_addr2_c8"/>
<output name="arbadr_data_ecc_idx"/>
<output name="arbadr_tag_wrdata_px2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1262" nStmts="0" nExprs="602" nInputs="50" nOutputs="56" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="603" />
</block>
<block name="l2t_arb_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="arbadr_ncu_l2t_pm_n_dist"/>
<input name="arbadr_2bnk_true_enbld_dist"/>
<input name="arbadr_4bnk_true_enbld_dist"/>
<input name="arbadr_arbdp_addr87_c2"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="oqu_arb_full_px2"/>
<input name="misbuf_arb_vld_px1"/>
<input name="misbuf_arb_cnt28_px2_prev"/>
<input name="misbuf_arb_snp_cnt8_px1"/>
<input name="wbuf_arb_full_px1"/>
<input name="misbuf_arb_hit_c3"/>
<input name="filbuf_arb_vld_px1"/>
<input name="iqu_iq_arb_vld_px2"/>
<input name="iqu_iq_arb_vld_px2_v1"/>
<input name="ique_iq_arb_vbit_px2"/>
<input name="ique_iq_arb_atm_px2"/>
<input name="ique_iq_arb_csr_px2"/>
<input name="ique_iq_arb_st_px2"/>
<input name="ique_arb_pf_ice_px2"/>
<input name="snp_snpq_arb_vld_px1"/>
<input name="tag_deccck_data_sel_c8"/>
<input name="tag_rdma_vld_px1"/>
<input name="tag_data_ecc_active_c3"/>
<input name="tag_decc_tag_acc_en_px2"/>
<input name="misbuf_nondep_fbhit_c3"/>
<input name="misbuf_hit_st_dep_zero"/>
<input name="tag_hit_unqual_c3"/>
<input name="mbist_arb_l2d_en"/>
<input name="bist_vuad_rd_en_px1"/>
<input name="mbist_run"/>
<input name="arbdec_arbdp_inst_fb_c2"/>
<input name="arbadr_arbdp_ioaddr_c1_39to37"/>
<input name="arbadr_arbdp_ioaddr_c1_35to33"/>
<input name="arbdec_size_field_c8"/>
<input name="arbdat_word_lower_cmp_c8"/>
<input name="arbdat_word_upper_cmp_c8"/>
<input name="arbadr_addr2_c8"/>
<input name="arbdec_arbdp_inst_size_c7"/>
<input name="arbadr_arbdp_diag_wr_way_c2"/>
<input name="arbdec_arbdp_inst_way_c1"/>
<input name="arbdec_arbdp_tecc_c1"/>
<input name="filbuf_arbdp_way_px2"/>
<input name="filbuf_tag_hit_frm_mb_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arbdec_arbdp_inst_fb_c1"/>
<input name="arbdec_arbdp_inst_dep_c2"/>
<input name="tag_hit_l2orfb_c3"/>
<input name="tagdp_arb_par_err_c3"/>
<input name="tagdp_invalid_evict_c3"/>
<input name="arbdec_arbdp_inst_nc_c3"/>
<input name="arbdec_arbdp_cpuid_c2"/>
<input name="arbdec_arbdp_l1way_c3"/>
<input name="arbadr_arbdp_addr11to4_c3"/>
<input name="arbadr_arbdp_new_addr5to4_px2"/>
<input name="arbadr_arbdp_addr5to4_c1"/>
<input name="arbadr_arbdp_addr5to4_c3"/>
<input name="arbdec_arbdp_inst_mb_c3"/>
<input name="arbdec_arbdp_inst_tecc_c3"/>
<input name="arbdec_arbdp_inst_bufidhi_c1"/>
<input name="arbdec_arbdp_inst_bufid1_c1"/>
<input name="arbdec_arbdp_inst_mb_c1"/>
<input name="arbdec_arbdp_evict_c1"/>
<input name="arbdec_arbdp_inst_rqtyp_c1"/>
<input name="arbdec_arbdp_inst_rsvd_c1"/>
<input name="arbdec_arbdp_inst_nc_c1"/>
<input name="arbdec_arbdp_inst_ctrue_c1"/>
<input name="arbdec_arbdp_inst_size_c1"/>
<input name="arbadr_arbdp_addr_start_c2"/>
<input name="arbdec_arbdp_rdma_inst_c2"/>
<input name="arbdec_arbdp_inst_bufidlo_c2"/>
<input name="arbdec_arbdp_inst_rqtyp_c2"/>
<input name="arbdec_arbdp_inst_rqtyp_c6"/>
<input name="arbadr_arbaddr_addr22_c2"/>
<input name="bist_acc_vd_px1"/>
<input name="l2t_mb2_mbtag_lookup_en"/>
<input name="l2t_mb2_fbtag_lookup_en"/>
<input name="l2t_mb2_wbtag_lookup_en"/>
<input name="l2t_mb2_rdmatag_lookup_en"/>
<input name="l2t_mb2_run"/>
<input name="mbist_arb_l2t_write"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="l2clk"/>
<input name="io_cmp_sync_en"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="usaloc_ua_ce_c2"/>
<input name="vlddir_vd_ce_c2"/>
<input name="misbuf_vuad_ce_instr_c2"/>
<output name="arb_misbuf_inval_inst_c2"/>
<output name="arb_l2drpt_waysel_gate_c1"/>
<output name="mbist_lookupen"/>
<output name="arb_decdp_mmuld_inst_c6"/>
<output name="arb_acc_vd_c2"/>
<output name="arb_acc_ua_c2"/>
<output name="arb_cpuid_c5"/>
<output name="scan_out"/>
<output name="arb_bs_or_bis_inst_c2"/>
<output name="arb_mux1_mbsel_px2"/>
<output name="arb_arbdat_mux2_snpsel_px2"/>
<output name="arb_arbadr_mux2_snpsel_px2"/>
<output name="arb_arbdec_mux2_snpsel_px2"/>
<output name="arb_arbdat_mux3_bufsel_px2"/>
<output name="arb_arbdec_mux3_bufsel_px2"/>
<output name="arb_mux3_bufsel_px1"/>
<output name="arb_arbadr_mux4_c1sel_px2"/>
<output name="arb_arbdat_mux4_c1sel_px2"/>
<output name="arb_arbdec_mux4_c1sel_px2"/>
<output name="arb_data_ecc_idx_en"/>
<output name="arb_data_ecc_idx_reset"/>
<output name="arb_sel_tecc_addr_px2"/>
<output name="arb_sel_deccck_addr_px2"/>
<output name="arb_sel_diag_addr_px2"/>
<output name="arb_sel_diag_tag_addr_px2"/>
<output name="arb_inc_tag_ecc_cnt_c3_n"/>
<output name="arb_sel_lkup_stalled_tag_px2"/>
<output name="arb_bist_or_diag_acc_c1"/>
<output name="arb_sel_deccck_or_bist_idx"/>
<output name="arb_sel_vuad_bist_px2"/>
<output name="arb_misbuf_inst_vld_c2"/>
<output name="arb_inst_vld_c2"/>
<output name="arb_tag_inst_vld_c2"/>
<output name="arb_wbuf_inst_vld_c2"/>
<output name="arb_imiss_hit_c10"/>
<output name="arb_imiss_hit_c4"/>
<output name="arb_evict_c3"/>
<output name="arb_evict_c4"/>
<output name="arb_sel_c2_stall_idx_c1"/>
<output name="arb_vuad_acc_px2"/>
<output name="arb_upper_four_byte_access_c1"/>
<output name="arb_lower_four_byte_access_c1"/>
<output name="arb_tag_wr_px2"/>
<output name="arb_vuad_idx2_sel_px2_n"/>
<output name="arb_mb_camen_px2"/>
<output name="arb_filbuf_fbsel_c1"/>
<output name="arb_misbuf_mbsel_c1"/>
<output name="arb_iqsel_px2"/>
<output name="arb_iqsel_px2_v1"/>
<output name="arb_evict_vld_c2"/>
<output name="arb_ic_evict_c4"/>
<output name="arb_dc_evict_c4"/>
<output name="arb_inst_diag_c1"/>
<output name="arb_inst_vld_c1"/>
<output name="arb_inval_inst_vld_c3"/>
<output name="arb_l2d_fbrd_c3"/>
<output name="arb_misbuf_ctrue_c9"/>
<output name="arb_misbuf_cas1_hit_c8"/>
<output name="arb_decc_data_sel_c9"/>
<output name="arb_tecc_way_c2"/>
<output name="arb_l2tag_vld_c4"/>
<output name="arb_dword_mask_c8"/>
<output name="arb_fill_vld_c2"/>
<output name="arb_imiss_vld_c2"/>
<output name="arb_pf_ice_inst_c2"/>
<output name="arb_pf_ice_inst_c7"/>
<output name="arb_normal_tagacc_c2"/>
<output name="arb_tagd_tecc_c2"/>
<output name="arb_dir_vld_c3_l"/>
<output name="arb_dc_rd_en_c3"/>
<output name="arb_ic_rd_en_c3"/>
<output name="arb_dc_wr_en_c3"/>
<output name="arb_ic_wr_en_c3"/>
<output name="arb_dir_panel_dcd_c3"/>
<output name="arb_dir_panel_icd_c3"/>
<output name="arb_lkup_bank_ena_dcd_c3"/>
<output name="arb_lkup_bank_ena_icd_c3"/>
<output name="arb_inval_mask_dcd_c3"/>
<output name="arb_inval_mask_icd_c3"/>
<output name="arb_wr_dc_dir_entry_c3"/>
<output name="arb_wr_ic_dir_entry_c3"/>
<output name="arb_dc_ic_rd_bit_4"/>
<output name="arb_dir_addr_c9"/>
<output name="arb_dir_wr_en_c4"/>
<output name="arb_csr_wr_en_c7"/>
<output name="arb_csr_rd_en_c7"/>
<output name="arb_evict_c5"/>
<output name="arb_waysel_gate_c2"/>
<output name="arb_data_diag_st_c2"/>
<output name="arb_inval_inst_c2"/>
<output name="arb_decdp_ld64_inst_c1"/>
<output name="arb_waysel_inst_vld_c2"/>
<output name="arb_inst_vld_c2_prev"/>
<output name="arb_rdwr_inst_vld_c2"/>
<output name="arb_ic_inval_vld_c7"/>
<output name="arb_dc_inval_vld_c7"/>
<output name="arb_inst_l2data_vld_c6"/>
<output name="arb_csr_wr_en_c3"/>
<output name="arb_csr_rd_en_c3"/>
<output name="arb_diag_complete_c3"/>
<output name="arb_tag_pst_with_ctrue_c1"/>
<output name="arb_csr_st_c2"/>
<output name="arb_misbuf_hit_off_c1"/>
<output name="arb_pst_ctrue_en_c8"/>
<output name="arb_evict_tecc_vld_c2"/>
<output name="arb_filbuf_hit_off_c1"/>
<output name="arb_wbuf_hit_off_c1"/>
<output name="arb_inst_l2vuad_vld_c6"/>
<output name="arb_inst_l2tag_vld_c6"/>
<output name="arb_snp_snpsel_px2"/>
<output name="arb_decdp_tag_wr_c1"/>
<output name="arb_decdp_pst_inst_c2"/>
<output name="arb_decdp_fwd_req_c2"/>
<output name="arb_decdp_swap_inst_c2"/>
<output name="arb_decdp_imiss_inst_c2"/>
<output name="arb_decdp_inst_int_c2"/>
<output name="arb_decdp_inst_int_c1"/>
<output name="arb_decdp_ld64_inst_c2"/>
<output name="arb_decdp_bis_inst_c3"/>
<output name="arb_decdp_rmo_st_c3"/>
<output name="arb_decdp_strst_inst_c2"/>
<output name="arb_decdp_wr8_inst_c2"/>
<output name="arb_decdp_wr64_inst_c2"/>
<output name="arb_decdp_st_inst_c2"/>
<output name="arb_decdp_st_inst_c3"/>
<output name="arb_decdp_st_with_ctrue_c2"/>
<output name="arb_decdp_ld_inst_c2"/>
<output name="arb_arbdp_dword_st_c1"/>
<output name="arb_arbdp_pst_with_ctrue_c2"/>
<output name="arb_decdp_cas1_inst_c2"/>
<output name="arb_decdp_cas2_inst_c2"/>
<output name="arb_decdp_cas2_from_mb_c2"/>
<output name="decdp_cas2_from_mb_ctrue_c1"/>
<output name="arb_inst_l2vuad_vld_c3"/>
<output name="arb_decdp_pf_inst_c5"/>
<output name="arb_decdp_strld_inst_c6"/>
<output name="arb_decdp_atm_inst_c6"/>
<output name="arb_store_err_c8"/>
<output name="arb_arbdp_tecc_inst_mb_c8"/>
<output name="arb_tagd_perr_vld_c2"/>
<output name="arb_arbdp_tag_pst_no_ctrue_c2"/>
<output name="arb_arbdp_misbuf_pst_no_ctrue_c2"/>
<output name="arb_arbdp_vuadctl_pst_no_ctrue_c2"/>
<output name="arb_tecc_c2"/>
<output name="arb_vuadctl_no_bypass_px2"/>
<output name="arb_sel_way_px2"/>
<output name="arb_diag_or_tecc_write_px2"/>
<output name="arb_tag_rd_px2"/>
<output name="arb_tag_way_px2"/>
<output name="arb_mux1_mbsel_px1"/>
<output name="arb_wr8_inst_no_ctrue_c1"/>
<output name="arb_vuad_ce_err_c2"/>
<output name="usaloc_vlddir_arb_vuad_ce_err_c3"/>
<output name="tagctl_arb_vuad_ce_err_c3"/>
<output name="arb_oqu_swap_cas2_req_c2"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="3471" nStmts="0" nExprs="1447" nInputs="99" nOutputs="155" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="576" nOther="1448" />
</block>
<block name="l2t_arbdat_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="ique_iq_arbdp_data_px2"/>
<input name="snpd_snpq_arbdp_data_px2"/>
<input name="mb_data_read_data"/>
<input name="misbuf_buf_rd_en"/>
<input name="mbdata_cmp_sel"/>
<input name="l2t_mb2_wdata"/>
<input name="tag_data_array_wr_active_c1"/>
<input name="misbuf_arb_l2rd_en"/>
<input name="arb_mux2_snpsel_px2"/>
<input name="arb_mux3_bufsel_px2"/>
<input name="arb_mux4_c1sel_px2"/>
<input name="arb_decc_data_sel_c9"/>
<input name="arb_bist_or_diag_acc_c1"/>
<input name="arbdec_arbdp_poison_c1"/>
<input name="bist_data_data_c1"/>
<input name="bist_data_enable_c1"/>
<input name="decc_arbdp_data_c8"/>
<input name="arb_dword_mask_c8"/>
<input name="arbdec_arbdp_inst_bufidhi_c1"/>
<input name="sel_diag_store_data_c7"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="l2t_mb2_run"/>
<input name="arb_inst_vld_c2_prev"/>
<input name="dec_col_offset_prev_c1"/>
<input name="arbadr_arbdp_addr5to4_c1"/>
<output name="mbdata_fail_bot"/>
<output name="scan_out"/>
<output name="st_ack_data"/>
<output name="arbdat_arbdp_oque_int_ret_c7"/>
<output name="arbdat_arbdp_store_data_c2"/>
<output name="arbdat_arbdata_wr_data_c2"/>
<output name="arbdat_mbdata_inst_data_c8"/>
<output name="arbdat_csr_inst_wr_data_c8"/>
<output name="arbdat_word_lower_cmp_c8"/>
<output name="arbdat_word_upper_cmp_c8"/>
<output name="tag_l2d_col_offset_c2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="939" nStmts="0" nExprs="447" nInputs="33" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="44" nOther="448" />
</block>
<block name="l2t_arbdec_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="snpd_snpq_arbdp_inst_px2"/>
<input name="ique_iq_arbdp_inst_px2"/>
<input name="sel_diag_store_data_c7"/>
<input name="misbuf_buf_rd_en"/>
<input name="mbdata_cmp_sel"/>
<input name="l2t_mb2_wdata"/>
<input name="mbdata_fail_bot"/>
<input name="mb_data_read_data"/>
<input name="snpd_ecc_px2"/>
<input name="misbuf_arbdp_ctrue_px2"/>
<input name="misbuf_arb_l2rd_en"/>
<input name="filbuf_arbdp_entry_px2"/>
<input name="filbuf_arbdp_tecc_px2"/>
<input name="csr_l2_steering_tid"/>
<input name="filbuf_arbdp_way_px2"/>
<input name="arb_mux1_mbsel_px2"/>
<input name="arb_mux2_snpsel_px2"/>
<input name="arb_mux3_bufsel_px2"/>
<input name="arb_mux4_c1sel_px2"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="arbadr_arbdp_byte_addr_c6"/>
<output name="mbdata_fail"/>
<output name="scan_out"/>
<output name="arbdec_arbdp_inst_c8"/>
<output name="arbdec_snpd_ecc_c8"/>
<output name="arbdec_arbdp_inst_bufidhi_c8"/>
<output name="arbdec_pf_ice_inst_c1"/>
<output name="arbdec_arbdp_inst_way_c1"/>
<output name="arbdec_arbdp_tecc_c1"/>
<output name="arbdec_arbdp_poison_c1"/>
<output name="arbdec_arbdp_inst_mb_entry_c1"/>
<output name="arbdec_arbdp_inst_fb_c1"/>
<output name="arbdec_arbdp_inst_mb_c1"/>
<output name="arbdec_arbdp_evict_c1"/>
<output name="arbdec_arbdp_inst_rqtyp_c1"/>
<output name="arbdec_arbdp_inst_nc_c1"/>
<output name="arbdec_arbdp_inst_size_c1"/>
<output name="arbdec_arbdp_inst_bufidhi_c1"/>
<output name="arbdec_arbdp_inst_bufid1_c1"/>
<output name="arbdec_arbdp_inst_ctrue_c1"/>
<output name="arbdec_arbdp_inst_fb_c2"/>
<output name="arbdec_arbdp_inst_mb_c2"/>
<output name="arbdec_arbdp_rdma_entry_c3"/>
<output name="arbdec_arbdp_rdma_inst_c1"/>
<output name="arbdec_arbdp_inst_rsvd_c1_1"/>
<output name="arbdec_arbdp_rdma_inst_c2"/>
<output name="arbdec_arbdp_inst_dep_c2"/>
<output name="arbdec_arbdp_inst_way_c2"/>
<output name="arbdec_arbdp_inst_rqtyp_c2"/>
<output name="arbdec_arbdp_inst_bufidlo_c2"/>
<output name="arbdec_arbdp_inst_rqtyp_c6"/>
<output name="arbdec_arbdp_inst_way_c3"/>
<output name="arbdec_arbdp_inst_mb_c3"/>
<output name="arbdec_arbdp_inst_tecc_c3"/>
<output name="arbdec_arbdp_inst_nc_c3"/>
<output name="arbdec_arbdp_l1way_c3"/>
<output name="arbdec_arbdp_cpuid_c2"/>
<output name="arbdec_arbdp_cpuid_c5"/>
<output name="arbdec_arbdp_int_bcast_c5"/>
<output name="arbdec_arbdp_inst_l1way_c7"/>
<output name="arbdec_arbdp_inst_size_c7"/>
<output name="st_ack_bmask"/>
<output name="arbdec_arbdp_inst_tid_c7"/>
<output name="arbdec_arbdp_inst_cpuid_c7"/>
<output name="arbdec_arbdp_inst_nc_c7"/>
<output name="arbdec_ctag_c6"/>
<output name="arbdec_size_field_c8"/>
<output name="arbdec_csr_ttype_c6"/>
<output name="arbdec_csr_vcid_c6"/>
<output name="l2t_dbg_xbar_vcid"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="599" nStmts="0" nExprs="242" nInputs="27" nOutputs="49" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="114" nOther="243" />
</block>
<block name="l2t_csr_ctl">
<input name="csreg_report_ldrc_inpkt"/>
<input name="arbdat_csr_inst_wr_data_c8"/>
<input name="csreg_csr_bist_wr_en_c8"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="aclk_wmr"/>
<input name="wmr_protect"/>
<input name="csreg_csr_erren_wr_en_c8"/>
<input name="csreg_csr_wr_en_c8"/>
<input name="csreg_csr_errstate_wr_en_c8"/>
<input name="csreg_csr_errinj_wr_en_c8"/>
<input name="csreg_l2_cmpr_reg_wr_en_c8"/>
<input name="csreg_l2_mask_reg_wr_en_c8"/>
<input name="arb_inst_vld_c2"/>
<input name="csreg_csr_rd_mux4_sel_c7"/>
<input name="csreg_csr_rd_mux_fnl_c7"/>
<input name="arbdec_csr_ttype_c6"/>
<input name="arbdec_csr_vcid_c6"/>
<input name="arbadr_csr_debug_addr"/>
<input name="csreg_wr_enable_notdata_nddm_vcid_c9"/>
<input name="csreg_csr_rd_mux1_sel_c7"/>
<input name="csreg_csr_rd_mux2_sel_c7"/>
<input name="csreg_csr_rd_mux3_sel_c7"/>
<input name="arbadr_arbdp_csr_addr_c9"/>
<input name="evctag_evict_addr"/>
<input name="arbadr_rdmard_addr_c12"/>
<input name="arb_dir_addr_c9"/>
<input name="tag_scrub_addr_way"/>
<input name="arbadr_data_ecc_idx"/>
<input name="csreg_err_state_in_rw"/>
<input name="csreg_err_state_in_mec"/>
<input name="csreg_err_state_in_meu"/>
<input name="csreg_err_state_in"/>
<input name="csreg_mux1_synd_sel"/>
<input name="csreg_mux2_synd_sel"/>
<input name="csreg_csr_synd_wr_en"/>
<input name="usaloc_ua_synd_c9"/>
<input name="vlddir_vd_synd_c9"/>
<input name="decc_lda_syndrome_c9"/>
<input name="csreg_wr_enable_tid_c9"/>
<input name="csreg_csr_tid_wr_en"/>
<input name="csreg_csr_async_wr_en"/>
<input name="set_async_c9"/>
<input name="error_rw_en"/>
<input name="diag_wr_en"/>
<input name="csreg_mux1_addr_sel"/>
<input name="csreg_mux2_addr_sel"/>
<input name="csreg_csr_addr_wr_en"/>
<input name="arb_dir_wr_en_c4"/>
<input name="oque_tid_c8"/>
<input name="csreg_csr_notdata_wr_en_c8"/>
<input name="csreg_wr_enable_notdata_vcid_c9"/>
<input name="csreg_csr_notdata_vcid_wr_en"/>
<input name="csreg_notdata_err_state_in_rw"/>
<input name="csreg_notdata_err_state_in_mend"/>
<input name="csreg_notdata_err_state_in"/>
<input name="csreg_notdata_diag_wr_en"/>
<input name="csreg_notdata_error_rw_en"/>
<input name="csreg_csr_notdata_addr_wr_en"/>
<input name="csreg_notdata_addr_mux_sel"/>
<output name="scan_out"/>
<output name="csr_filbuf_scrub_ready"/>
<output name="csr_l2_bypass_mode_on"/>
<output name="csr_filbuf_l2off"/>
<output name="csr_tag_l2off"/>
<output name="csr_wbuf_l2off"/>
<output name="csr_misbuf_l2off"/>
<output name="csr_vuad_l2off"/>
<output name="csr_l2_dir_map_on"/>
<output name="csr_l2_steering_tid"/>
<output name="csr_error_nceen"/>
<output name="csr_error_ceen"/>
<output name="csr_wr_dirpinj_en"/>
<output name="csr_oneshot_dir_clear_c3"/>
<output name="csr_rd_data_c8"/>
<output name="csr_error_status_veu"/>
<output name="csr_error_status_vec"/>
<output name="csr_report_ldrc"/>
<output name="notdata_higher_priority_err"/>
<output name="l2t_dbg_err_event"/>
<output name="l2t_dbg_pa_match"/>
<output name="csr_error_status_notdata"/>
<output name="shadow_l2erraddr_reg"/>
<output name="shadow_notdata_reg"/>
<output name="shadow_error_status_reg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1614" nStmts="0" nExprs="754" nInputs="64" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="105" nOther="755" />
</block>
<block name="l2t_csreg_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="arb_csr_wr_en_c7"/>
<input name="arbadr_arbdp_word_addr_c6"/>
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="scan_in"/>
<input name="vuaddp_vuad_error_c8"/>
<input name="dirrep_dir_error_c8"/>
<input name="deccck_spcd_corr_err_c8"/>
<input name="deccck_spcd_uncorr_err_c8"/>
<input name="deccck_spcd_notdata_err_c8"/>
<input name="deccck_scrd_corr_err_c8"/>
<input name="deccck_scrd_uncorr_err_c8"/>
<input name="deccck_spcfb_corr_err_c8"/>
<input name="deccck_spcfb_uncorr_err_c8"/>
<input name="deccck_bscd_corr_err_c8"/>
<input name="deccck_bscd_uncorr_err_c8"/>
<input name="deccck_bscd_notdata_err_c8"/>
<input name="tagdp_tag_error_c8"/>
<input name="csr_l2_dir_map_on"/>
<input name="misbuf_vuad_ce_err_c8"/>
<input name="notdata_higher_priority_err"/>
<input name="filbuf_mcu_scb_secc_err_d1"/>
<input name="filbuf_mcu_scb_mecc_err_d1"/>
<input name="filbuf_uncorr_err_c8"/>
<input name="filbuf_corr_err_c8"/>
<input name="filbuf_bsc_corr_err_c12"/>
<input name="filbuf_ld64_fb_hit_c12"/>
<input name="rdmat_ev_uerr_r6"/>
<input name="rdmat_ev_cerr_r6"/>
<input name="rdmat_rdmard_uerr_c12"/>
<input name="rdmat_rdmard_cerr_c12"/>
<input name="rdmat_rdmard_notdata_c12"/>
<input name="csr_error_status_vec"/>
<input name="csr_error_status_veu"/>
<input name="csr_error_status_notdata"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="arb_store_err_c8"/>
<input name="oqu_str_ld_hit_c7"/>
<input name="arb_fill_vld_c2"/>
<output name="csreg_tagdp_l2_dir_map_on"/>
<output name="csreg_misbuf_l2_dir_map_on"/>
<output name="csreg_filbuf_l2_dir_map_on"/>
<output name="csreg_wr_enable_notdata_nddm_vcid_c9"/>
<output name="scan_out"/>
<output name="csreg_csr_wr_en_c8"/>
<output name="csreg_csr_erren_wr_en_c8"/>
<output name="csreg_csr_errstate_wr_en_c8"/>
<output name="csreg_csr_errinj_wr_en_c8"/>
<output name="csreg_csr_notdata_wr_en_c8"/>
<output name="csreg_err_state_in_rw"/>
<output name="csreg_err_state_in_mec"/>
<output name="csreg_err_state_in_meu"/>
<output name="csreg_err_state_in"/>
<output name="csreg_csr_synd_wr_en"/>
<output name="csreg_mux1_synd_sel"/>
<output name="csreg_mux2_synd_sel"/>
<output name="csreg_wr_enable_tid_c9"/>
<output name="csreg_csr_tid_wr_en"/>
<output name="csreg_csr_async_wr_en"/>
<output name="csreg_wr_enable_notdata_vcid_c9"/>
<output name="csreg_csr_notdata_vcid_wr_en"/>
<output name="csreg_notdata_err_state_in_rw"/>
<output name="csreg_notdata_err_state_in_mend"/>
<output name="csreg_notdata_err_state_in"/>
<output name="set_async_c9"/>
<output name="error_rw_en"/>
<output name="diag_wr_en"/>
<output name="csreg_notdata_diag_wr_en"/>
<output name="csreg_report_ldrc_inpkt"/>
<output name="csreg_mux1_addr_sel"/>
<output name="csreg_mux2_addr_sel"/>
<output name="csreg_csr_addr_wr_en"/>
<output name="csreg_csr_notdata_addr_wr_en"/>
<output name="csreg_notdata_addr_mux_sel"/>
<output name="csreg_notdata_error_rw_en"/>
<output name="csreg_csr_rd_mux1_sel_c7"/>
<output name="csreg_csr_rd_mux2_sel_c7"/>
<output name="csreg_csr_rd_mux3_sel_c7"/>
<output name="l2t_rst_fatal_error"/>
<output name="csreg_csr_bist_wr_en_c8"/>
<output name="csreg_l2_cmpr_reg_wr_en_c8"/>
<output name="csreg_l2_mask_reg_wr_en_c8"/>
<output name="csreg_csr_rd_mux4_sel_c7"/>
<output name="csreg_csr_rd_mux_fnl_c7"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="718" nStmts="0" nExprs="258" nInputs="43" nOutputs="45" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="201" nOther="259" />
</block>
<block name="l2t_deccck_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tag_deccck_addr3_c7"/>
<input name="arb_inst_l2data_vld_c6"/>
<input name="tag_data_ecc_active_c3"/>
<input name="bist_data_enable_c1"/>
<input name="bist_data_waddr_c1"/>
<input name="arbadr_arbdp_addr22_c7"/>
<input name="arbadr_arbdp_waddr_c6"/>
<input name="deccck_uncorr_err_c8"/>
<input name="deccck_corr_err_c8"/>
<input name="deccck_notdata_err_c8"/>
<input name="deccdp_decck_uncorr_err_c7"/>
<input name="deccdp_decck_corr_err_c7"/>
<input name="tag_spc_rd_vld_c6"/>
<input name="tag_bsc_rd_vld_c7"/>
<input name="tag_scrub_rd_vld_c7"/>
<input name="filbuf_spc_corr_err_c6"/>
<input name="filbuf_spc_uncorr_err_c6"/>
<input name="filbuf_spc_rd_vld_c6"/>
<input name="arbadr_arbdp_line_addr_c6"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="deccck_bscd_corr_err_c8"/>
<output name="deccck_bscd_uncorr_err_c8"/>
<output name="deccck_bscd_notdata_err_c8"/>
<output name="deccck_spcd_corr_err_c8"/>
<output name="deccck_spcd_uncorr_err_c8"/>
<output name="deccck_spcd_notdata_err_c8"/>
<output name="deccck_scrd_corr_err_c8"/>
<output name="deccck_scrd_uncorr_err_c8"/>
<output name="deccck_spcfb_corr_err_c8"/>
<output name="deccck_spcfb_uncorr_err_c8"/>
<output name="deccck_dword_sel_c7"/>
<output name="deccck_muxsel_diag_out_c7"/>
<output name="arbadr_arbdp_line_addr_c7"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="352" nStmts="0" nExprs="146" nInputs="25" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="147" />
</block>
<block name="l2t_decc_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="deccck_dword_sel_c7"/>
<input name="deccck_muxsel_diag_out_c7"/>
<input name="oqu_l2_miss_c7"/>
<input name="oqu_uerr_ack_c7"/>
<input name="oqu_cerr_ack_c7"/>
<input name="oqu_imiss_hit_c8"/>
<input name="filbuf_spc_corr_err_c6"/>
<input name="filbuf_spc_rd_vld_c6"/>
<input name="filbuf_spc_uncorr_err_c6"/>
<input name="tag_spc_rd_vld_c6"/>
<input name="csr_error_ceen"/>
<input name="csr_error_nceen"/>
<input name="l2d_l2t_decc_c6"/>
<input name="l2clk"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="scan_in"/>
<input name="mbist_write_data"/>
<input name="mbist_l2d_write"/>
<input name="tagd_evict_tag_c3"/>
<input name="tcu_l2t_tag_or_data_sel"/>
<output name="decc_ret_data_c7"/>
<output name="decc_arbdp_data_c8"/>
<output name="decc_ret_diag_data_c7"/>
<output name="decc_lda_syndrome_c9"/>
<output name="rtn_err_field_c7"/>
<output name="mbist_dmo_data_out"/>
<output name="deccck_uncorr_err_c8"/>
<output name="deccck_corr_err_c8"/>
<output name="deccck_notdata_err_c8"/>
<output name="deccdp_decck_uncorr_err_c7"/>
<output name="deccdp_decck_corr_err_c7"/>
<output name="scan_out"/>
<output name="mbist_l2data_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="606" nStmts="0" nExprs="286" nInputs="26" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="287" />
</block>
<block name="l2t_dirbuf_ctl">
<input name="rd_en_c4"/>
<input name="wr_en_c4"/>
<input name="dir_inval_mask_c4"/>
<input name="rw_row_en_c4"/>
<input name="rw_panel_en_c4"/>
<input name="dir_rw_entry_c4"/>
<input name="lkup_row_en_c4"/>
<input name="lkup_panel_en_c4"/>
<input name="lkup_wr_data_c4"/>
<input name="dir_clear_c4"/>
<input name="ic_dc_dir"/>
<input name="arbadr_arbdp_addr4_c4"/>
<input name="arb_force_hit_c4"/>
<input name="addr_index_bit5"/>
<input name="l2t_mb0_run"/>
<input name="l2t_mb0_mask"/>
<input name="l2t_mb0_addr"/>
<input name="l2t_mb0_row_panel_en"/>
<input name="l2t_mb0_row_row_en"/>
<input name="l2t_mb0_row_lookup_en"/>
<input name="l2t_mb0_lookup_wdata"/>
<input name="l2t_mb0_row_wr_en"/>
<input name="l2t_mb0_row_rd_en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="aclk"/>
<input name="bclk"/>
<output name="scan_out"/>
<output name="dirlbf_force_hit_c4"/>
<output name="dirlbf_lkup_en_c4_buf"/>
<output name="dirlbf_inval_mask_c4_buf"/>
<output name="dirlbf_rw_dec_c4_buf"/>
<output name="dirlbf_rd_en_c4_buf"/>
<output name="dirlbf_wr_en_c4_buf"/>
<output name="dirlbf_rw_entry_c4_buf"/>
<output name="dirlbf_lkup_wr_data_c4_buf"/>
<output name="dirlbf_dir_clear_c4_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="108" nStmts="0" nExprs="45" nInputs="27" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="46" />
</block>
<block name="l2t_dir_ctl">
<input name="aclk"/>
<input name="bclk"/>
<input name="dirlbf_lkup_en_c4_buf"/>
<input name="dirlbf_inval_mask_c4_buf"/>
<input name="dirlbf_rw_dec_c4_buf"/>
<input name="dirlbf_rd_en_c4_buf"/>
<input name="dirlbf_wr_en_c4_buf"/>
<input name="dirlbf_rw_entry_c4_buf"/>
<input name="dirlbf_dir_clear_c4_buf"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="l2t_mb0_run"/>
<output name="scan_out"/>
<output name="dir_rd_data_en_c4"/>
<output name="dir_wr_data_en_c4"/>
<output name="dir_cam_en_c4"/>
<output name="dir_rw_entry_c4"/>
<output name="dir_inval_mask_c4"/>
<output name="dir_warm_rst_c4"/>
<output name="select_panel0"/>
<output name="select_panel1"/>
<output name="select_panel2"/>
<output name="select_panel3"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="50" nStmts="0" nExprs="18" nInputs="12" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="19" />
</block>
<block name="l2t_dirout_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="rddata_out_c52_top"/>
<input name="rddata_out_c52_bottom"/>
<input name="rd_data_sel_c52_top"/>
<input name="rd_data_sel_c52_bottom"/>
<input name="parity_vld_in"/>
<input name="mbist_read_data_pick_top"/>
<input name="mbist_read_data_pick_bottom"/>
<input name="mbist_lkup_wrdata"/>
<input name="l2t_mb0_run"/>
<input name="mbist_dc_ic_read_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="dirout_parity_vld_out"/>
<output name="cam_read_fail"/>
<output name="scan_out"/>
<output name="dirout_parity_vld"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="174" nStmts="0" nExprs="80" nInputs="17" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="81" />
</block>
<block name="l2t_dirrep_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="ic_parity_out"/>
<input name="dc_parity_out"/>
<input name="arbadr_arbdp_addr5to4_c3"/>
<input name="arb_inval_inst_vld_c3"/>
<input name="arb_dc_ic_rd_bit_4"/>
<input name="arbadr_arbdp_dir_wr_par_c3"/>
<input name="arb_dir_vld_c3_l"/>
<input name="arb_ic_rd_en_c3"/>
<input name="arb_dc_rd_en_c3"/>
<input name="arb_ic_wr_en_c3"/>
<input name="arb_dc_wr_en_c3"/>
<input name="arb_dir_panel_dcd_c3"/>
<input name="arb_dir_panel_icd_c3"/>
<input name="arb_lkup_bank_ena_dcd_c3"/>
<input name="arb_lkup_bank_ena_icd_c3"/>
<input name="arb_inval_mask_dcd_c3"/>
<input name="arb_inval_mask_icd_c3"/>
<input name="arb_wr_dc_dir_entry_c3"/>
<input name="arb_wr_ic_dir_entry_c3"/>
<input name="tagd_lkup_row_addr_dcd_c3"/>
<input name="tagd_lkup_row_addr_icd_c3"/>
<input name="arb_ic_inval_vld_c7"/>
<input name="csr_oneshot_dir_clear_c3"/>
<input name="por_l"/>
<input name="l2t_mb0_run"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="dirrep_dir_wr_par_c4"/>
<output name="dirrep_dir_vld_c4_l"/>
<output name="dirrep_dc_rd_en_c4"/>
<output name="dirrep_dc_wr_en_c4"/>
<output name="dirrep_inval_mask_dcd_c4"/>
<output name="dirrep_dc_rdwr_row_en_c4"/>
<output name="dirrep_dc_rdwr_panel_dec_c4"/>
<output name="dirrep_dc_lkup_row_dec_c4"/>
<output name="dirrep_dc_lkup_panel_dec_c4"/>
<output name="dirrep_wr_dc_dir_entry_c4"/>
<output name="dirrep_dc_dir_clear_c4"/>
<output name="dirrep_ic_rd_en_c4"/>
<output name="dirrep_ic_wr_en_c4"/>
<output name="dirrep_inval_mask_icd_c4"/>
<output name="dirrep_ic_rdwr_row_en_c4"/>
<output name="dirrep_ic_rdwr_panel_dec_c4"/>
<output name="dirrep_ic_lkup_row_dec_c4"/>
<output name="dirrep_ic_lkup_panel_dec_c4"/>
<output name="dirrep_wr_ic_dir_entry_c4"/>
<output name="dirrep_ic_dir_clear_c4"/>
<output name="dirrep_dir_error_c8"/>
<output name="scan_out"/>
<output name="arbadr_arbdp_addr4_c4"/>
<output name="arbadr_arbdp_dc_addr4_c4"/>
<output name="arbadr_arbdp_ic_addr4_c4"/>
<output name="arbadr_arbdp_index_ic_addr4_c4"/>
<output name="arbadr_arbdp_index_dc_addr4_c4"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="315" nStmts="0" nExprs="125" nInputs="31" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="64" nOther="126" />
</block>
<block name="l2t_dirtop_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="arb_force_hit_c4"/>
<input name="l2t_mb0_run"/>
<input name="l2t_mb0_mask"/>
<input name="l2t_mb0_addr"/>
<input name="l2t_mb0_row_panel_en"/>
<input name="l2t_mb0_row_row_en"/>
<input name="l2t_mb0_row_lookup_en"/>
<input name="l2t_mb0_lookup_wdata"/>
<input name="l2t_mb0_row_wr_en"/>
<input name="l2t_mb0_row_rd_en"/>
<input name="ic_dc_dir"/>
<input name="arbadr_arbdp_addr4_c4"/>
<input name="dirrep_rd_en_c4"/>
<input name="dirrep_wr_en_c4"/>
<input name="addr_index_bit5"/>
<input name="dirrep_inval_mask_c4"/>
<input name="dirrep_rdwr_row_en_c4"/>
<input name="dirrep_lkup_row_dec_c4"/>
<input name="dirrep_lkup_panel_dec_c4"/>
<input name="dirrep_rdwr_panel_dec_c4"/>
<input name="dirrep_rw_entry_c4"/>
<input name="lkup_wr_data_c4"/>
<input name="dir_clear_c4"/>
<output name="scan_out"/>
<output name="dir_rd_data_en_c4"/>
<output name="dir_wr_data_en_c4"/>
<output name="dir_cam_en_c4"/>
<output name="dir_rw_entry_c4"/>
<output name="dir_inval_mask_c4"/>
<output name="dir_warm_rst_c4"/>
<output name="dirlbf_lkup_wr_data_c4_buf"/>
<output name="dirlbf_force_hit_c4"/>
<output name="select_panel0"/>
<output name="select_panel1"/>
<output name="select_panel2"/>
<output name="select_panel3"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="133" nStmts="0" nExprs="62" nInputs="29" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="63" />
</block>
<block name="l2t_prbnk1_ctl">
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="arbadr_ncu_l2t_pm_n_dist"/>
<input name="arbadr_2bnk_true_enbld_dist"/>
<input name="arbadr_4bnk_true_enbld_dist"/>
<input name="io_cmp_sync_en"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="ic_cam_hit"/>
<input name="dc_cam_hit"/>
<input name="oqu_sel_mux1_c6"/>
<input name="oqu_sel_mux2_c6"/>
<input name="oqu_sel_mux3_c6"/>
<input name="oqu_mux_vec_sel_c6"/>
<input name="sel_st_ack_c7"/>
<input name="st_ack_bmask"/>
<input name="arbadr_dirvec_addr3_c7"/>
<input name="arbadr_arbdp_line_addr_c7"/>
<input name="l2clk"/>
<input name="mb0_l2t_cambist"/>
<input name="dc_cam_hit"/>
<input name="dc_cam_hit"/>
<input name="ic_cam_hit"/>
<input name="arbadr_ncu_l2t_pm_n"/>
<input name="arb_dirvec_cpu0_selbot"/>
<input name="arb_dirvec_cpu1_selbot"/>
<input name="arb_dirvec_cpu2_selbot"/>
<input name="arb_dirvec_cpu3_selbot"/>
<input name="arb_dirvec_cpu4_selbot"/>
<input name="arb_dirvec_cpu5_selbot"/>
<input name="arb_dirvec_cpu6_selbot"/>
<input name="arb_dirvec_cpu7_selbot"/>
<input name="arb_dirvec_cpu1_seltop"/>
<input name="arb_dirvec_cpu2_seltop"/>
<input name="arb_dirvec_cpu3_seltop"/>
<input name="arb_dirvec_cpu4_seltop"/>
<input name="arb_dirvec_cpu5_seltop"/>
<input name="arb_dirvec_cpu6_seltop"/>
<input name="arb_dirvec_cpu7_seltop"/>
<input name="arb_dirvec_cpu0_sel00"/>
<input name="arb_dirvec_cpu1_sel00"/>
<input name="arb_dirvec_cpu1_sel01"/>
<input name="arb_dirvec_cpu2_sel00"/>
<input name="arb_dirvec_cpu2_sel01"/>
<input name="arb_dirvec_cpu2_sel10"/>
<input name="arb_dirvec_cpu3_sel00"/>
<input name="arb_dirvec_cpu3_sel01"/>
<input name="arb_dirvec_cpu3_sel10"/>
<input name="arb_dirvec_cpu3_sel11"/>
<input name="arb_dirvec_cpu4_sel00"/>
<input name="arb_dirvec_cpu4_sel01"/>
<input name="arb_dirvec_cpu4_sel10"/>
<input name="arb_dirvec_cpu4_sel11"/>
<input name="arb_dirvec_cpu5_sel00"/>
<input name="arb_dirvec_cpu5_sel01"/>
<input name="arb_dirvec_cpu5_sel10"/>
<input name="arb_dirvec_cpu5_sel11"/>
<input name="arb_dirvec_cpu6_sel00"/>
<input name="arb_dirvec_cpu6_sel01"/>
<input name="arb_dirvec_cpu6_sel10"/>
<input name="arb_dirvec_cpu6_sel11"/>
<input name="arb_dirvec_cpu7_sel00"/>
<input name="arb_dirvec_cpu7_sel01"/>
<input name="arb_dirvec_cpu7_sel10"/>
<input name="arb_dirvec_cpu7_sel11"/>
<input name="enc_c_vec0"/>
<input name="enc_c_vec1"/>
<input name="enc_c_vec2"/>
<input name="enc_c_vec3"/>
<input name="enc_c_vec4"/>
<input name="enc_c_vec5"/>
<input name="enc_c_vec6"/>
<input name="enc_c_vec7"/>
<input name="arbadr_ncu_l2t_pm_n"/>
<input name="arb_dirvec_cpu0_selbot"/>
<input name="arb_dirvec_cpu1_selbot"/>
<input name="arb_dirvec_cpu2_selbot"/>
<input name="arb_dirvec_cpu3_selbot"/>
<input name="arb_dirvec_cpu4_selbot"/>
<input name="arb_dirvec_cpu5_selbot"/>
<input name="arb_dirvec_cpu6_selbot"/>
<input name="arb_dirvec_cpu7_selbot"/>
<input name="arb_dirvec_cpu1_seltop"/>
<input name="arb_dirvec_cpu2_seltop"/>
<input name="arb_dirvec_cpu3_seltop"/>
<input name="arb_dirvec_cpu4_seltop"/>
<input name="arb_dirvec_cpu5_seltop"/>
<input name="arb_dirvec_cpu6_seltop"/>
<input name="arb_dirvec_cpu7_seltop"/>
<input name="arb_dirvec_cpu0_sel00"/>
<input name="arb_dirvec_cpu1_sel00"/>
<input name="arb_dirvec_cpu1_sel01"/>
<input name="arb_dirvec_cpu2_sel00"/>
<input name="arb_dirvec_cpu2_sel01"/>
<input name="arb_dirvec_cpu2_sel10"/>
<input name="arb_dirvec_cpu3_sel00"/>
<input name="arb_dirvec_cpu3_sel01"/>
<input name="arb_dirvec_cpu3_sel10"/>
<input name="arb_dirvec_cpu3_sel11"/>
<input name="arb_dirvec_cpu4_sel00"/>
<input name="arb_dirvec_cpu4_sel01"/>
<input name="arb_dirvec_cpu4_sel10"/>
<input name="arb_dirvec_cpu4_sel11"/>
<input name="arb_dirvec_cpu5_sel00"/>
<input name="arb_dirvec_cpu5_sel01"/>
<input name="arb_dirvec_cpu5_sel10"/>
<input name="arb_dirvec_cpu5_sel11"/>
<input name="arb_dirvec_cpu6_sel00"/>
<input name="arb_dirvec_cpu6_sel01"/>
<input name="arb_dirvec_cpu6_sel10"/>
<input name="arb_dirvec_cpu6_sel11"/>
<input name="arb_dirvec_cpu7_sel00"/>
<input name="arb_dirvec_cpu7_sel01"/>
<input name="arb_dirvec_cpu7_sel10"/>
<input name="arb_dirvec_cpu7_sel11"/>
<input name="enc_c_vec0"/>
<input name="enc_c_vec1"/>
<input name="enc_c_vec2"/>
<input name="enc_c_vec3"/>
<input name="enc_c_vec4"/>
<input name="enc_c_vec5"/>
<input name="enc_c_vec6"/>
<input name="enc_c_vec7"/>
<output name="dirvec_dirdp_req_vec_c6"/>
<output name="dirvec_dirdp_way_info_c7"/>
<output name="dirvec_dirdp_inval_pckt_c7"/>
<output name="scan_out"/>
<output name="ic_cam_fail"/>
<output name="dc_cam_fail"/>
<output name="way_way_vld"/>
<output name="enc_dc_way"/>
<output name="dc_dir_hit"/>
<output name="enc_vec"/>
<output name="way_way_vld_c6"/>
<output name="enc_c_vec0_fnl"/>
<output name="enc_c_vec1_fnl"/>
<output name="enc_c_vec2_fnl"/>
<output name="enc_c_vec3_fnl"/>
<output name="enc_c_vec4_fnl"/>
<output name="enc_c_vec5_fnl"/>
<output name="enc_c_vec6_fnl"/>
<output name="enc_c_vec7_fnl"/>
<output name="enc_c_vec0_fnl"/>
<output name="enc_c_vec1_fnl"/>
<output name="enc_c_vec2_fnl"/>
<output name="enc_c_vec3_fnl"/>
<output name="enc_c_vec4_fnl"/>
<output name="enc_c_vec5_fnl"/>
<output name="enc_c_vec6_fnl"/>
<output name="enc_c_vec7_fnl"/>
<complexity cyclo1="24" cyclo2="9" nCaseStmts="4" nCaseItems="19" nLoops="0" nIfStmts="4" />
<volume nNodes="1416" nStmts="4" nExprs="537" nInputs="133" nOutputs="27" nParams="0" nAlwaysClocks="23" nBAssign="19" nNBAssign="0" nWAssign="284" nOther="549" />
</block>
<block name="l2t_dmo_dp">
<input name="tcu_l2t_coresel"/>
<input name="l2t_tcu_dmo_out_prev"/>
<input name="mbist_dmo_data_out"/>
<input name="l2clk"/>
<input name="tcu_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="io_cmp_sync_en"/>
<input name="tcu_l2t_shscan_clk_stop"/>
<output name="scan_out"/>
<output name="l2t_tcu_dmo_out"/>
<output name="tcu_l2t_shscan_clk_stop_d2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="62" nStmts="0" nExprs="26" nInputs="12" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="27" />
</block>
<block name="l2t_dmorpt_dp">
<input name="in_bus0"/>
<input name="in_bus1"/>
<output name="out_bus0"/>
<output name="out_bus1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="8" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="9" />
</block>
<block name="l2t_ecc24b_dp">
<input name="din"/>
<output name="dout"/>
<output name="parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="303" nStmts="0" nExprs="150" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="151" />
</block>
<block name="l2t_ecc30b_dp">
<input name="din"/>
<input name="parity"/>
<output name="dout"/>
<output name="corrected_bit"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="897" nStmts="0" nExprs="448" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="449" />
</block>
<block name="l2t_ecc39a_dp">
<input name="din"/>
<input name="parity"/>
<output name="dout"/>
<output name="cflag"/>
<output name="pflag"/>
<output name="pflag_n"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1192" nStmts="0" nExprs="595" nInputs="2" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="596" />
</block>
<block name="l2t_ecc39_dp">
<input name="din"/>
<input name="parity"/>
<output name="dout"/>
<output name="cflag"/>
<output name="pflag"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1248" nStmts="0" nExprs="623" nInputs="2" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="624" />
</block>
<block name="l2t_evctag_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="arbadr_ncu_l2t_pm_n_dist"/>
<input name="arbadr_2bnk_true_enbld_dist"/>
<input name="arbadr_4bnk_true_enbld_dist"/>
<input name="wb_read_data"/>
<input name="rdma_read_data"/>
<input name="mb_read_data"/>
<input name="fb_read_data"/>
<input name="arbadr_mbcam_addr_px2"/>
<input name="misbuf_buf_rd_en"/>
<input name="filbuf_buf_rd_en"/>
<input name="wb_read_en"/>
<input name="rdmat_read_en"/>
<input name="arbadr_arbdp_cam_addr_px2"/>
<input name="tagd_evict_tag_c4"/>
<input name="wbuf_wr_addr_sel"/>
<input name="wbuf_wb_or_rdma_wr_req_en"/>
<input name="misbuf_arb_l2rd_en"/>
<input name="misbuf_arb_mcurd_en"/>
<input name="filbuf_arb_l2rd_en"/>
<input name="arb_mux1_mbsel_px1"/>
<input name="arb_evict_c4"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="mbdata_din_unbuf"/>
<input name="fbtag_din_unbuff"/>
<input name="l2t_mb2_run"/>
<input name="mbist_cam_sel"/>
<input name="l2t_mb2_wdata"/>
<output name="evctag_addr_px2"/>
<output name="evctag_mb_read_data"/>
<output name="scan_out"/>
<output name="evctag_evict_addr"/>
<output name="l2t_mcu_addr"/>
<output name="l2t_mcu_addr_5"/>
<output name="evctag_lkup_addr_c1"/>
<output name="evctag_mb_write_addr"/>
<output name="evctag_wb_write_addr"/>
<output name="evctag_vuad_idx_c3"/>
<output name="arbadr_mbcam_addr_px2_buff"/>
<output name="mbdata_din"/>
<output name="fbtag_din"/>
<output name="cam_mb2_rw_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="434" nStmts="0" nExprs="206" nInputs="33" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="207" />
</block>
<block name="l2t_ffrpt_dp">
<input name="data_in"/>
<input name="tcu_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="scan_out"/>
<output name="data_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="254" nStmts="0" nExprs="120" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="121" />
</block>
<block name="l2t_filbuf_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="rdmat_rdmard_cerr_c12"/>
<input name="rdmat_rdmard_uerr_c12"/>
<input name="rdmat_rdmard_notdata_c12"/>
<input name="rdmat_ev_cerr_r6"/>
<input name="rdmat_ev_uerr_r6"/>
<input name="misbuf_vuad_ce_err_c8"/>
<input name="misbuf_filbuf_next_vld_c4"/>
<input name="misbuf_filbuf_next_link_c4"/>
<input name="misbuf_mbf_delete_c4"/>
<input name="misbuf_hit_c4"/>
<input name="misbuf_mbf_insert_c4"/>
<input name="mbdata_filbuf_mbf_entry"/>
<input name="misbuf_filbuf_mcu_pick"/>
<input name="misbuf_filbuf_fbid"/>
<input name="misbuf_filbuf_way"/>
<input name="misbuf_filbuf_way_fbid_vld"/>
<input name="misbuf_mbf_insert_mbid_c4"/>
<input name="mbdata_filbuf_rqtyp_d1"/>
<input name="mbdata_filbuf_rsvd_d1"/>
<input name="arb_decdp_imiss_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_entry_c1"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arbdec_arbdp_rdma_inst_c1"/>
<input name="tag_misbuf_rdma_reg_vld_c2"/>
<input name="deccck_scrd_uncorr_err_c8"/>
<input name="deccck_scrd_corr_err_c8"/>
<input name="deccck_bscd_corr_err_c8"/>
<input name="deccck_bscd_uncorr_err_c8"/>
<input name="deccck_bscd_notdata_err_c8"/>
<input name="tagdp_tag_error_c8"/>
<input name="tag_rd64_complete_c11"/>
<input name="tag_cerr_ack_tmp_c4"/>
<input name="tag_uerr_ack_tmp_c4"/>
<input name="tag_spc_rd_cond_c3"/>
<input name="csr_filbuf_scrub_ready"/>
<input name="arb_filbuf_fbsel_c1"/>
<input name="arb_fill_vld_c2"/>
<input name="arb_filbuf_hit_off_c1"/>
<input name="arb_inst_vld_c2_prev"/>
<input name="arb_decdp_wr8_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arb_decdp_ld64_inst_c2"/>
<input name="fb_cam_match"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="csr_l2_dir_map_on"/>
<input name="mcu_l2t_data_vld_r0"/>
<input name="mcu_l2t_rd_req_id_r0"/>
<input name="mcu_l2t_chunk_id_r0"/>
<input name="mcu_l2t_secc_err_r2"/>
<input name="mcu_l2t_mecc_err_r2"/>
<input name="mcu_l2t_scb_mecc_err"/>
<input name="mcu_l2t_scb_secc_err"/>
<input name="tag_rdma_gate_off_c2"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_fbtag_wr_en"/>
<input name="l2t_mb2_fbtag_rd_en"/>
<input name="l2t_mb2_addr"/>
<input name="fb_mbist_cam_sel"/>
<input name="mbist_run"/>
<output name="filbuf_fbtag_wr_ptr"/>
<output name="filbuf_fbtag_wr_en"/>
<output name="filbuf_buf_rd_en"/>
<output name="filbuf_fbtag_rd_ptr"/>
<output name="scan_out"/>
<output name="filbuf_tag_evict_way_c3"/>
<output name="filbuf_tag_hit_c2"/>
<output name="filbuf_arb_tag_hit_frm_mb_c2"/>
<output name="filbuf_misbuf_tag_hit_frm_mb_c2"/>
<output name="filbuf_fbd_rd_en_c2"/>
<output name="filbuf_fbd_rd_entry_c2"/>
<output name="filbuf_mcu_l2t_chunk_id_r1"/>
<output name="filbuf_mcu_l2t_data_vld_r1"/>
<output name="filbuf_fbd_wr_entry_r1"/>
<output name="l2t_mcu_rd_req_id"/>
<output name="filbuf_fb_count_eq_0"/>
<output name="filbuf_misbuf_entry_avail"/>
<output name="filbuf_misbuf_match_c2"/>
<output name="filbuf_misbuf_fbid_d2"/>
<output name="filbuf_fbf_enc_ld_mbid_r1"/>
<output name="filbuf_fbf_ready_miss_r1"/>
<output name="filbuf_fbf_enc_dep_mbid_c4"/>
<output name="filbuf_fbf_st_or_dep_rdy_c4"/>
<output name="filbuf_misbuf_nofill_d2"/>
<output name="filbuf_misbuf_stinst_match_c2"/>
<output name="filbuf_misbuf_ue_offmode_c7"/>
<output name="filbuf_misbuf_ce_offmode_c7"/>
<output name="filbuf_l2d_fb_hit_c3"/>
<output name="filbuf_vuad_bypassed_c3"/>
<output name="filbuf_arb_l2rd_en"/>
<output name="filbuf_arbdp_way_px2"/>
<output name="filbuf_arbdp_tecc_px2"/>
<output name="filbuf_arbdp_entry_px2"/>
<output name="filbuf_arb_vld_px1"/>
<output name="filbuf_corr_err_c8"/>
<output name="filbuf_uncorr_err_c8"/>
<output name="filbuf_mcu_scb_mecc_err_d1"/>
<output name="filbuf_mcu_scb_secc_err_d1"/>
<output name="filbuf_spc_corr_err_c6"/>
<output name="filbuf_spc_uncorr_err_c6"/>
<output name="filbuf_spc_rd_vld_c6"/>
<output name="filbuf_bsc_corr_err_c12"/>
<output name="filbuf_ld64_fb_hit_c12"/>
<output name="filbuf_dis_cerr_c3"/>
<output name="filbuf_dis_uerr_c3"/>
<output name="filbuf_dis_nderr_c3"/>
<output name="fb_mbist_cam_hit"/>
<complexity cyclo1="16" cyclo2="8" nCaseStmts="1" nCaseItems="9" nLoops="0" nIfStmts="6" />
<volume nNodes="2502" nStmts="1" nExprs="1036" nInputs="66" nOutputs="47" nParams="0" nAlwaysClocks="9" nBAssign="9" nNBAssign="0" nWAssign="408" nOther="1039" />
</block>
<block name="l2t_iqu_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="pcx_l2t_data_rdy_px1"/>
<input name="pcx_l2t_atm_px1"/>
<input name="arb_iqsel_px2"/>
<input name="arb_iqsel_px2_v1"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_iqarray_wr_en"/>
<input name="l2t_mb2_iqarray_rd_en"/>
<input name="l2t_mb2_addr"/>
<output name="scan_out"/>
<output name="iqu_iq_array_wr_en"/>
<output name="iqu_iq_array_wr_wl"/>
<output name="iqu_iq_array_rd_en"/>
<output name="iqu_iq_array_rd_wl"/>
<output name="l2t_pcx_stall_pq"/>
<output name="iqu_iq_arb_vld_px2"/>
<output name="iqu_iq_arb_vld_px2_v1"/>
<output name="iqu_pcx_l2t_atm_px2_p"/>
<output name="iqu_sel_pcx"/>
<output name="iqu_sel_c1"/>
<output name="iqu_hold_rd_n"/>
<output name="iqu_sel_c1reg_over_iqarray"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="409" nStmts="0" nExprs="168" nInputs="15" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="72" nOther="169" />
</block>
<block name="l2t_ique_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="pcx_l2t_data_px2"/>
<input name="iqu_pcx_l2t_atm_px2_p"/>
<input name="iq_array_rd_data_c1"/>
<input name="iqu_sel_pcx"/>
<input name="iqu_sel_c1"/>
<input name="iqu_hold_rd_n"/>
<input name="iqu_sel_c1reg_over_iqarray"/>
<input name="l2t_mb2_wdata"/>
<input name="mbdata_cmp_sel"/>
<input name="iq_array_rd_en"/>
<output name="scan_out"/>
<output name="ique_iq_arbdp_data_px2"/>
<output name="ique_iq_arbdp_addr_px2"/>
<output name="ique_iq_arbdp_inst_px2"/>
<output name="ique_iq_arb_atm_px2"/>
<output name="ique_iq_arb_csr_px2"/>
<output name="ique_iq_arb_st_px2"/>
<output name="ique_iq_arb_vbit_px2"/>
<output name="ique_pcx_l2t_data_103_px2"/>
<output name="pcx_l2t_data_px2_fnl"/>
<output name="ique_arb_pf_ice_px2"/>
<output name="iqu_fail_reg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="279" nStmts="0" nExprs="131" nInputs="19" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="132" />
</block>
<block name="l2t_l2drpt_dp">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="arb_l2drpt_waysel_gate_c1"/>
<input name="mbist_run"/>
<input name="misbuf_tag_hit_unqual_c2"/>
<input name="arb_inst_vld_c2_prev"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="arb_decdp_ld64_inst_c1"/>
<input name="tag_way_sel_c2"/>
<input name="tagctl_l2drpt_mux4_way_sel_c1"/>
<input name="vlddir_vuad_valid_c2"/>
<input name="tag_rdma_gate_off_c2"/>
<input name="tagdp_lru_way_sel_c3"/>
<input name="arb_evict_vld_c2"/>
<input name="tagdp_tag_par_err_c3"/>
<output name="scan_out"/>
<output name="tag_l2d_way_sel_c2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="102" nStmts="0" nExprs="47" nInputs="20" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="48" />
</block>
<block name="l2t_mb0_ctl">
<input name="dc_cam_fail"/>
<input name="ic_cam_fail"/>
<input name="dir_dc_rw_fail"/>
<input name="dir_ic_rw_fail"/>
<input name="oqarray_rw_fail"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="mbist_start"/>
<input name="mbist_user_mode"/>
<input name="mbist_bisi_mode"/>
<output name="mb0_l2t_run"/>
<output name="mb0_l2t_cambist"/>
<output name="mb0_l2t_addr"/>
<output name="mb0_l2t_icrow_wr_en"/>
<output name="mb0_l2t_icrow_rd_en"/>
<output name="mb0_l2t_lookup_wdata"/>
<output name="mb0_l2t_icrow_lookup_en"/>
<output name="mb0_l2t_icrow_row_en"/>
<output name="mb0_l2t_icrow_panel_en"/>
<output name="mb0_l2t_mbist_write_data"/>
<output name="mb0_l2t_dcrow_wr_en"/>
<output name="mb0_l2t_dcrow_rd_en"/>
<output name="mb0_l2t_dcrow_lookup_en"/>
<output name="mb0_l2t_dcrow_row_en"/>
<output name="mb0_l2t_dcrow_panel_en"/>
<output name="mb0_l2t_mask"/>
<output name="mb0_l2t_oqarray_wr_en"/>
<output name="mb0_l2t_oqarray_rd_en"/>
<output name="mb0_l2t_cmpsel"/>
<output name="mb0_l2t_done"/>
<output name="mb0_l2t_fail"/>
<output name="scan_out"/>
<complexity cyclo1="93" cyclo2="93" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="92" />
<volume nNodes="825" nStmts="0" nExprs="249" nInputs="15" nOutputs="22" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="326" nOther="250" />
</block>
<block name="l2t_mb2_ctl">
<input name="cam_mb2_rw_fail"/>
<input name="cam_mb2_cam_fail"/>
<input name="mbdata_mb2_rw_fail"/>
<input name="iqarray_mb2_rw_fail"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="mbist_start"/>
<input name="mbist_bisi_mode"/>
<input name="mbist_user_mode"/>
<output name="mb2_l2t_run"/>
<output name="mb2_l2t_addr"/>
<output name="mb2_l2t_wdata"/>
<output name="mb2_l2t_mbtag_wr_en"/>
<output name="mb2_l2t_mbtag_rd_en"/>
<output name="mb2_l2t_mbtag_lookup_en"/>
<output name="mb2_l2t_fbtag_wr_en"/>
<output name="mb2_l2t_fbtag_rd_en"/>
<output name="mb2_l2t_fbtag_lookup_en"/>
<output name="mb2_l2t_wbtag_wr_en"/>
<output name="mb2_l2t_wbtag_rd_en"/>
<output name="mb2_l2t_wbtag_lookup_en"/>
<output name="mb2_l2t_rdmatag_wr_en"/>
<output name="mb2_l2t_rdmatag_rd_en"/>
<output name="mb2_l2t_rdmatag_lookup_en"/>
<output name="mbist_cam_sel"/>
<output name="mb2_cmp_sel"/>
<output name="mb2_l2t_wk1_cam_init"/>
<output name="mb2_l2t_wk1_cam_shift"/>
<output name="mb2_l2t_mbdata_wr_en"/>
<output name="mb2_l2t_mbdata_rd_en"/>
<output name="mb2_l2t_iqarray_wr_en"/>
<output name="mb2_l2t_iqarray_rd_en"/>
<output name="scan_out"/>
<output name="l2t_mb2_done"/>
<output name="l2t_mb2_fail"/>
<complexity cyclo1="93" cyclo2="93" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="92" />
<volume nNodes="780" nStmts="0" nExprs="239" nInputs="14" nOutputs="26" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="301" nOther="240" />
</block>
<block name="l2t_mbist_ctl">
<input name="mbist_l2tag_fail"/>
<input name="mbist_l2tag_hit_way"/>
<input name="mbist_l2data_fail"/>
<input name="mbist_l2vuad_fail"/>
<input name="mbist0_done"/>
<input name="mbist2_done"/>
<input name="mbist0_fail"/>
<input name="mbist2_fail"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="mbist_start"/>
<input name="mbist_bisi_mode"/>
<input name="mbist_user_mode"/>
<output name="mbist_run"/>
<output name="mbist_l2tag_read"/>
<output name="mbist_l2tag_write"/>
<output name="mbist_l2tag_index"/>
<output name="mbist_l2tag_way"/>
<output name="mbist_l2tag_dec_way"/>
<output name="mbist_l2tag_lkup_tag"/>
<output name="mbist_l2data_write"/>
<output name="mbist_l2data_word"/>
<output name="mbist_l2data_way"/>
<output name="mbist_l2data_index"/>
<output name="mbist_l2vuad_read"/>
<output name="mbist_l2vuad_write"/>
<output name="mbist_l2vuad_index"/>
<output name="mbist_l2vuad_vd"/>
<output name="mbist_arb_l2t_write"/>
<output name="mbist_write_data"/>
<output name="mbist_write_data_decck"/>
<output name="mbist_done"/>
<output name="mbist_fail"/>
<output name="mbist_start_mb0"/>
<output name="mbist_start_mb2"/>
<output name="mbist_arb_l2d_en"/>
<output name="mbist_arb_l2d_write"/>
<output name="mbist_l2d_en"/>
<output name="scan_out"/>
<complexity cyclo1="90" cyclo2="90" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="89" />
<volume nNodes="682" nStmts="0" nExprs="214" nInputs="18" nOutputs="26" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="253" nOther="215" />
</block>
<block name="adder_5b">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tag_miss_unqual_c2"/>
<input name="tag_store_inst_c3"/>
<input name="tag_hit_unqual_c2"/>
<input name="tag_hit_c3"/>
<input name="tag_lru_way_c4"/>
<input name="tag_rdma_vld_px0_p"/>
<input name="tag_misbuf_rdma_reg_vld_c2"/>
<input name="tag_hit_not_comp_c3"/>
<input name="tag_alt_tag_miss_unqual_c3"/>
<input name="tag_misbuf_int_ack_c3"/>
<input name="arb_pf_ice_inst_c2"/>
<input name="arbdec_pf_ice_inst_c1"/>
<input name="arb_inst_vld_c2"/>
<input name="arb_pf_ice_inst_c7"/>
<input name="arb_decdp_ld_inst_c2"/>
<input name="arb_decdp_imiss_inst_c2"/>
<input name="arb_decdp_swap_inst_c2"/>
<input name="arb_arbdp_pst_with_ctrue_c2"/>
<input name="arb_arbdp_misbuf_pst_no_ctrue_c2"/>
<input name="arb_decdp_cas2_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arb_decdp_pst_inst_c2"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_entry_c1"/>
<input name="arb_arbdp_tecc_inst_mb_c8"/>
<input name="arbdec_arbdp_rdma_inst_c1"/>
<input name="arb_decdp_ld64_inst_c2"/>
<input name="arb_decdp_wr64_inst_c2"/>
<input name="arb_decdp_bis_inst_c3"/>
<input name="arbdec_arbdp_inst_bufidhi_c8"/>
<input name="arb_decdp_wr8_inst_c2"/>
<input name="arb_csr_st_c2"/>
<input name="arb_evict_vld_c2"/>
<input name="arb_misbuf_inst_vld_c2"/>
<input name="arb_pst_ctrue_en_c8"/>
<input name="arb_misbuf_hit_off_c1"/>
<input name="arb_evict_tecc_vld_c2"/>
<input name="arbdec_arbdp_inst_dep_c2"/>
<input name="arb_vuad_ce_err_c2"/>
<input name="usaloc_ua_ce_c2"/>
<input name="vlddir_vd_ce_c2"/>
<input name="arb_decdp_cas2_from_mb_c2"/>
<input name="arbadr_arbdp_addr_c1c2comp_c1"/>
<input name="arbadr_arbdp_addr_c1c3comp_c1"/>
<input name="arbadr_idx_c1c2comp_c1"/>
<input name="arbadr_idx_c1c3comp_c1"/>
<input name="arb_misbuf_cas1_hit_c8"/>
<input name="arb_misbuf_ctrue_c9"/>
<input name="arb_misbuf_mbsel_c1"/>
<input name="mb_cam_match"/>
<input name="mb_cam_match_idx"/>
<input name="deccck_uncorr_err_c8"/>
<input name="deccck_notdata_err_c8"/>
<input name="deccck_spcd_corr_err_c8"/>
<input name="deccck_spcfb_corr_err_c8"/>
<input name="filbuf_misbuf_match_c2"/>
<input name="filbuf_misbuf_stinst_match_c2"/>
<input name="filbuf_misbuf_entry_avail"/>
<input name="filbuf_fbf_ready_miss_r1"/>
<input name="filbuf_fbf_enc_ld_mbid_r1"/>
<input name="filbuf_fbf_st_or_dep_rdy_c4"/>
<input name="filbuf_fbf_enc_dep_mbid_c4"/>
<input name="filbuf_fb_count_eq_0"/>
<input name="filbuf_misbuf_fbid_d2"/>
<input name="filbuf_misbuf_nofill_d2"/>
<input name="filbuf_misbuf_ue_offmode_c7"/>
<input name="filbuf_misbuf_ce_offmode_c7"/>
<input name="wbuf_hit_unqual_c2"/>
<input name="wbuf_misbuf_dep_rdy_en"/>
<input name="wbuf_misbuf_dep_mbid"/>
<input name="rdmat_hit_unqual_c2"/>
<input name="rdmat_misbuf_dep_mbid"/>
<input name="rdmat_misbuf_dep_rdy_en"/>
<input name="tag_misbuf_par_err_c3"/>
<input name="mcu_l2t_rd_ack"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="csr_l2_dir_map_on"/>
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="arb_tecc_c2"/>
<input name="arb_misbuf_inval_inst_c2"/>
<input name="filbuf_tag_hit_frm_mb_c2"/>
<input name="l2t_mb2_mbdata_wr_en"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_mbdata_rd_en"/>
<input name="l2t_mb2_mbtag_rd_en"/>
<input name="l2t_mb2_mbtag_wr_en"/>
<input name="l2t_mb2_addr"/>
<input name="mbtag_mbist_cam_sel"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<output name="misbuf_vuad_ce_err_c6"/>
<output name="misbuf_vuad_ce_instr_c2"/>
<output name="misbuf_vuad_ce_instr_ack_c2"/>
<output name="scan_out"/>
<output name="misbuf_hit_st_dep_zero"/>
<output name="misbuf_arb_cnt28_px2_prev"/>
<output name="misbuf_arb_snp_cnt8_px1"/>
<output name="misbuf_arb_vld_px1"/>
<output name="misbuf_nondep_fbhit_c3"/>
<output name="misbuf_hit_c3"/>
<output name="misbuf_arb_hit_c3"/>
<output name="filbuf_match_c3"/>
<output name="misbuf_arbdp_ctrue_px2"/>
<output name="misbuf_arb_l2rd_en"/>
<output name="misbuf_arb_mcurd_en"/>
<output name="misbuf_tag_hit_unqual_c2"/>
<output name="misbuf_corr_err_c2"/>
<output name="misbuf_uncorr_err_c2"/>
<output name="misbuf_notdata_err_c2"/>
<output name="misbuf_wr64_miss_comp_c3"/>
<output name="misbuf_wbuf_mbid_c4"/>
<output name="misbuf_mbf_insert_mbid_c4"/>
<output name="misbuf_mbf_insert_c4"/>
<output name="misbuf_hit_c4"/>
<output name="misbuf_mbf_delete_c4"/>
<output name="misbuf_filbuf_next_vld_c4"/>
<output name="misbuf_filbuf_next_link_c4"/>
<output name="misbuf_filbuf_mcu_pick"/>
<output name="misbuf_filbuf_fbid"/>
<output name="misbuf_filbuf_way"/>
<output name="misbuf_filbuf_way_fbid_vld"/>
<output name="misbuf_mbtag_wr_en_c2"/>
<output name="misbuf_mb_write_wl"/>
<output name="misbuf_buf_rd_en"/>
<output name="misbuf_mb_read_wl"/>
<output name="misbuf_dep_c8"/>
<output name="misbuf_mb_data_write_wl"/>
<output name="misbuf_evict_c8"/>
<output name="misbuf_tecc_c8"/>
<output name="misbuf_mbentry_c8"/>
<output name="misbuf_mbdata_wr_en_c8"/>
<output name="misbuf_notdata_err_c1"/>
<output name="misbuf_uncorr_err_c1"/>
<output name="l2t_mcu_rd_req"/>
<output name="l2t_mcu_rd_dummy_req"/>
<output name="mb_mbist_cam_hit"/>
<output name="misbuf_vuad_ce_err_c8"/>
<output name="cout"/>
<output name="sum"/>
<output name="sum"/>
<output name="cout"/>
<output name="sum"/>
<output name="cout"/>
<output name="sum"/>
<output name="cout"/>
<output name="sum"/>
<output name="cout"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="7430" nStmts="0" nExprs="3026" nInputs="109" nOutputs="57" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1347" nOther="3057" />
</block>
<block name="l2t_mrep16x8_dp">
<input name="rep_in0"/>
<input name="rep_in1"/>
<input name="rep_in2"/>
<input name="rep_in3"/>
<input name="rep_in4"/>
<input name="rep_in5"/>
<input name="rep_in6"/>
<input name="rep_in7"/>
<output name="rep_out0"/>
<output name="rep_out1"/>
<output name="rep_out2"/>
<output name="rep_out3"/>
<output name="rep_out4"/>
<output name="rep_out5"/>
<output name="rep_out6"/>
<output name="rep_out7"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="33" nStmts="0" nExprs="16" nInputs="8" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="17" />
</block>
<block name="l2t_mrep2x64_dp">
<input name="rep_in0"/>
<input name="rep_in1"/>
<input name="rep_in2"/>
<input name="rep_in3"/>
<input name="rep_in4"/>
<input name="rep_in5"/>
<input name="rep_in6"/>
<input name="rep_in7"/>
<input name="rep_in8"/>
<input name="rep_in9"/>
<input name="rep_in10"/>
<input name="rep_in11"/>
<input name="rep_in12"/>
<input name="rep_in13"/>
<input name="rep_in14"/>
<input name="rep_in15"/>
<input name="rep_in16"/>
<input name="rep_in17"/>
<input name="rep_in18"/>
<input name="rep_in19"/>
<input name="rep_in20"/>
<input name="rep_in21"/>
<input name="rep_in22"/>
<input name="rep_in23"/>
<input name="rep_in24"/>
<input name="rep_in25"/>
<input name="rep_in26"/>
<input name="rep_in27"/>
<input name="rep_in28"/>
<input name="rep_in29"/>
<input name="rep_in30"/>
<input name="rep_in31"/>
<input name="rep_in32"/>
<input name="rep_in33"/>
<input name="rep_in34"/>
<input name="rep_in35"/>
<input name="rep_in36"/>
<input name="rep_in37"/>
<input name="rep_in38"/>
<input name="rep_in39"/>
<input name="rep_in40"/>
<input name="rep_in41"/>
<input name="rep_in42"/>
<input name="rep_in43"/>
<input name="rep_in44"/>
<input name="rep_in45"/>
<input name="rep_in46"/>
<input name="rep_in47"/>
<input name="rep_in48"/>
<input name="rep_in49"/>
<input name="rep_in50"/>
<input name="rep_in51"/>
<input name="rep_in52"/>
<input name="rep_in53"/>
<input name="rep_in54"/>
<input name="rep_in55"/>
<input name="rep_in56"/>
<input name="rep_in57"/>
<input name="rep_in58"/>
<input name="rep_in59"/>
<input name="rep_in60"/>
<input name="rep_in61"/>
<input name="rep_in62"/>
<input name="rep_in63"/>
<output name="rep_out0"/>
<output name="rep_out1"/>
<output name="rep_out2"/>
<output name="rep_out3"/>
<output name="rep_out4"/>
<output name="rep_out5"/>
<output name="rep_out6"/>
<output name="rep_out7"/>
<output name="rep_out8"/>
<output name="rep_out9"/>
<output name="rep_out10"/>
<output name="rep_out11"/>
<output name="rep_out12"/>
<output name="rep_out13"/>
<output name="rep_out14"/>
<output name="rep_out15"/>
<output name="rep_out16"/>
<output name="rep_out17"/>
<output name="rep_out18"/>
<output name="rep_out19"/>
<output name="rep_out20"/>
<output name="rep_out21"/>
<output name="rep_out22"/>
<output name="rep_out23"/>
<output name="rep_out24"/>
<output name="rep_out25"/>
<output name="rep_out26"/>
<output name="rep_out27"/>
<output name="rep_out28"/>
<output name="rep_out29"/>
<output name="rep_out30"/>
<output name="rep_out31"/>
<output name="rep_out32"/>
<output name="rep_out33"/>
<output name="rep_out34"/>
<output name="rep_out35"/>
<output name="rep_out36"/>
<output name="rep_out37"/>
<output name="rep_out38"/>
<output name="rep_out39"/>
<output name="rep_out40"/>
<output name="rep_out41"/>
<output name="rep_out42"/>
<output name="rep_out43"/>
<output name="rep_out44"/>
<output name="rep_out45"/>
<output name="rep_out46"/>
<output name="rep_out47"/>
<output name="rep_out48"/>
<output name="rep_out49"/>
<output name="rep_out50"/>
<output name="rep_out51"/>
<output name="rep_out52"/>
<output name="rep_out53"/>
<output name="rep_out54"/>
<output name="rep_out55"/>
<output name="rep_out56"/>
<output name="rep_out57"/>
<output name="rep_out58"/>
<output name="rep_out59"/>
<output name="rep_out60"/>
<output name="rep_out61"/>
<output name="rep_out62"/>
<output name="rep_out63"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="257" nStmts="0" nExprs="128" nInputs="64" nOutputs="64" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="129" />
</block>
<block name="l2t_mrep32x3_dp">
<input name="rep_in0"/>
<input name="rep_in1"/>
<input name="rep_in2"/>
<output name="rep_out0"/>
<output name="rep_out1"/>
<output name="rep_out2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="6" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="7" />
</block>
<block name="l2t_mrep4x6_dp">
<input name="rep_in0"/>
<input name="rep_in1"/>
<input name="rep_in2"/>
<input name="rep_in3"/>
<input name="rep_in4"/>
<input name="rep_in5"/>
<output name="rep_out0"/>
<output name="rep_out1"/>
<output name="rep_out2"/>
<output name="rep_out3"/>
<output name="rep_out4"/>
<output name="rep_out5"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="25" nStmts="0" nExprs="12" nInputs="6" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="13" />
</block>
<block name="l2t_mrep8x16_dp">
<input name="rep_in0"/>
<input name="rep_in1"/>
<input name="rep_in2"/>
<input name="rep_in3"/>
<input name="rep_in4"/>
<input name="rep_in5"/>
<input name="rep_in6"/>
<input name="rep_in7"/>
<input name="rep_in8"/>
<input name="rep_in9"/>
<input name="rep_in10"/>
<input name="rep_in11"/>
<input name="rep_in12"/>
<input name="rep_in13"/>
<input name="rep_in14"/>
<input name="rep_in15"/>
<output name="rep_out0"/>
<output name="rep_out1"/>
<output name="rep_out2"/>
<output name="rep_out3"/>
<output name="rep_out4"/>
<output name="rep_out5"/>
<output name="rep_out6"/>
<output name="rep_out7"/>
<output name="rep_out8"/>
<output name="rep_out9"/>
<output name="rep_out10"/>
<output name="rep_out11"/>
<output name="rep_out12"/>
<output name="rep_out13"/>
<output name="rep_out14"/>
<output name="rep_out15"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="65" nStmts="0" nExprs="32" nInputs="16" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="33" />
</block>
<block name="l2t_oqu_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="arbdec_arbdp_cpuid_c5"/>
<input name="arbdec_arbdp_int_bcast_c5"/>
<input name="arb_decdp_strld_inst_c6"/>
<input name="arb_decdp_atm_inst_c6"/>
<input name="arb_decdp_pf_inst_c5"/>
<input name="arb_evict_c5"/>
<input name="arb_cpuid_c5"/>
<input name="arb_oqu_swap_cas2_req_c2"/>
<input name="dirvec_dirdp_req_vec_c6"/>
<input name="tag_imiss_hit_c5"/>
<input name="tag_ld_hit_c5"/>
<input name="tag_nonmem_comp_c6"/>
<input name="tag_st_ack_c5"/>
<input name="tag_strst_ack_c5"/>
<input name="tag_uerr_ack_c5"/>
<input name="tag_cerr_ack_c5"/>
<input name="tag_int_ack_c5"/>
<input name="tag_st_req_c5"/>
<input name="arb_decdp_mmuld_inst_c6"/>
<input name="tag_inval_req_c5"/>
<input name="tag_fwd_req_ret_c5"/>
<input name="tag_sel_rdma_inval_vec_c5"/>
<input name="tag_rdma_wr_comp_c4"/>
<input name="tag_store_inst_c5"/>
<input name="tag_fwd_req_ld_c6"/>
<input name="tag_rmo_st_ack_c5"/>
<input name="tag_inst_mb_c5"/>
<input name="tag_hit_c5"/>
<input name="arb_inst_l2data_vld_c6"/>
<input name="arb_inst_l2tag_vld_c6"/>
<input name="arb_inst_l2vuad_vld_c6"/>
<input name="arb_csr_rd_en_c7"/>
<input name="lkup_bank_ena_dcd_c4"/>
<input name="lkup_bank_ena_icd_c4"/>
<input name="cpx_l2t_grant_cx"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="misbuf_vuad_ce_err_c6"/>
<input name="l2t_mb0_run"/>
<input name="l2t_mb0_oqarray_rd_en"/>
<input name="l2t_mb0_oqarray_wr_en"/>
<input name="l2t_mb0_addr"/>
<output name="scan_out"/>
<output name="l2t_cpx_req_cq"/>
<output name="l2t_cpx_atom_cq"/>
<output name="oqu_diag_acc_c8"/>
<output name="oqu_rqtyp_rtn_c7"/>
<output name="oqu_cerr_ack_c7"/>
<output name="oqu_uerr_ack_c7"/>
<output name="oqu_str_ld_hit_c7"/>
<output name="oqu_fwd_req_ret_c7"/>
<output name="oqu_atm_inst_ack_c7"/>
<output name="oqu_strst_ack_c7"/>
<output name="oqu_int_ack_c7"/>
<output name="oqu_imiss_hit_c8"/>
<output name="oqu_pf_ack_c7"/>
<output name="oqu_rmo_st_c7"/>
<output name="oqu_l2_miss_c7"/>
<output name="oqu_mux1_sel_data_c7"/>
<output name="oqu_mux_csr_sel_c7"/>
<output name="oqu_sel_inval_c7"/>
<output name="oqu_out_mux1_sel_c7"/>
<output name="oqu_out_mux2_sel_c7"/>
<output name="oqu_sel_array_out_l"/>
<output name="oqu_sel_mux1_c6"/>
<output name="oqu_sel_mux2_c6"/>
<output name="oqu_sel_mux3_c6"/>
<output name="oqu_mux_vec_sel_c6"/>
<output name="oqu_oqarray_wr_en"/>
<output name="oqu_oqarray_rd_en"/>
<output name="oqu_oqarray_wr_ptr"/>
<output name="oqu_oqarray_rd_ptr"/>
<output name="oqu_arb_full_px2"/>
<output name="oqu_st_complete_c7"/>
<output name="sel_st_ack_c7"/>
<output name="oqu_mmu_ld_hit_c7"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="2346" nStmts="0" nExprs="972" nInputs="47" nOutputs="34" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="401" nOther="973" />
</block>
<block name="l2t_oque_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="rtn_err_field_c7"/>
<input name="arbdec_arbdp_inst_l1way_c7"/>
<input name="arbdec_arbdp_inst_tid_c7"/>
<input name="oqu_mmu_ld_hit_c7"/>
<input name="arbdec_arbdp_l1way_c3"/>
<input name="arbdec_arbdp_inst_nc_c7"/>
<input name="csr_report_ldrc"/>
<input name="arbdec_arbdp_inst_cpuid_c7"/>
<input name="oqu_rqtyp_rtn_c7"/>
<input name="dirvec_dirdp_way_info_c7"/>
<input name="oqu_strst_ack_c7"/>
<input name="arbdat_arbdp_oque_int_ret_c7"/>
<input name="oqu_fwd_req_ret_c7"/>
<input name="oqu_int_ack_c7"/>
<input name="arbadr_arbdp_oque_l1_index_c7"/>
<input name="oqu_imiss_hit_c8"/>
<input name="decc_ret_data_c7"/>
<input name="dirvec_dirdp_inval_pckt_c7"/>
<input name="st_ack_data"/>
<input name="sel_st_ack_c7"/>
<input name="decc_ret_diag_data_c7"/>
<input name="tagd_diag_data_c7"/>
<input name="vuadpm_vuad_diag_data_c7"/>
<input name="oq_array_data_out"/>
<input name="oqu_pf_ack_c7"/>
<input name="oqu_rmo_st_c7"/>
<input name="oqu_atm_inst_ack_c7"/>
<input name="oqu_diag_acc_c8"/>
<input name="oqu_mux1_sel_data_c7"/>
<input name="oqu_sel_array_out_l"/>
<input name="oqu_mux_csr_sel_c7"/>
<input name="oqu_sel_inval_c7"/>
<input name="oqu_out_mux1_sel_c7"/>
<input name="oqu_out_mux2_sel_c7"/>
<input name="arbadr_arbdp_line_addr_c7"/>
<input name="arb_dc_inval_vld_c7"/>
<input name="arb_ic_inval_vld_c7"/>
<input name="csr_rd_data_c8"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="mb0_l2t_mbist_write_data"/>
<input name="mbist_oqarray_sel"/>
<input name="oqarray_rd_en"/>
<output name="scan_out"/>
<output name="oque_oq_array_data_in"/>
<output name="l2t_cpx_data_ca"/>
<output name="oque_tid_c8"/>
<output name="oqarray_rw_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2839" nStmts="0" nExprs="1398" nInputs="50" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="42" nOther="1399" />
</block>
<block name="l2t_pgen32b_dp">
<input name="din"/>
<output name="parity"/>
<output name="dout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="376" nStmts="0" nExprs="187" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="188" />
</block>
<block name="l2t_rdmarpt_dp">
<input name="filbuf_fbd_rd_en_c2"/>
<input name="filbuf_fbd_rd_entry_c2"/>
<input name="filbuf_fbd_wr_entry_r1"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="l2t_l2b_fbrd_en_c3"/>
<output name="l2t_l2b_fbrd_wl_c3"/>
<output name="l2t_l2b_fbwr_wl_r2"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="18" nStmts="0" nExprs="6" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="7" />
</block>
<block name="l2t_rdmat_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="snp_rdmatag_wr_en_s2"/>
<input name="wbuf_reset_rdmat_vld"/>
<input name="wbuf_set_rdmat_acked"/>
<input name="rdmat_cam_match_c2"/>
<input name="arb_wbuf_inst_vld_c2"/>
<input name="arb_wbuf_hit_off_c1"/>
<input name="arbdec_arbdp_rdma_entry_c3"/>
<input name="misbuf_wbuf_mbid_c4"/>
<input name="misbuf_hit_c4"/>
<input name="tag_rdma_ev_en_c4"/>
<input name="wmr_l"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="l2b_l2t_rdma_cerr_c10"/>
<input name="l2b_l2t_rdma_uerr_c10"/>
<input name="l2b_l2t_rdma_notdata_c10"/>
<input name="l2b_l2t_ev_uerr_r5"/>
<input name="l2b_l2t_ev_cerr_r5"/>
<input name="arbdec_ctag_c6"/>
<input name="rdma_mbist_cam_sel"/>
<input name="l2t_dbg_xbar_vcid_unreg"/>
<input name="l2t_dbg_sii_iq_dequeue_unreg"/>
<input name="tag_inc_rdma_cnt_c4"/>
<input name="tag_set_rdma_reg_vld_c4"/>
<input name="tag_siu_req_en_c52"/>
<input name="arbdp_rdma_addr_c6"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_addr"/>
<output name="rdmat_wr_entry_s1"/>
<output name="rdmat_or_rdmat_valid"/>
<output name="rdmat_pick_vec"/>
<output name="rdmat_rdma_hit_unqual_c2"/>
<output name="rdmat_rdma_misbuf_dep_rdy_en"/>
<output name="rdmat_rdma_misbuf_dep_mbid"/>
<output name="rdmat_wr_wl_s2"/>
<output name="l2t_l2b_word_vld_c7"/>
<output name="l2t_l2b_ctag_en_c7"/>
<output name="l2t_l2b_req_en_c7"/>
<output name="l2t_l2b_word_c7"/>
<output name="rdmat_rdmard_cerr_c12"/>
<output name="rdmat_rdmard_uerr_c12"/>
<output name="rdmat_rdmard_notdata_c12"/>
<output name="rdmat_ev_uerr_r6"/>
<output name="rdmat_ev_cerr_r6"/>
<output name="scan_out"/>
<output name="l2t_l2b_ctag_c7"/>
<output name="rdma_mbist_cam_hit"/>
<output name="l2t_dbg_xbar_vcid"/>
<output name="l2t_dbg_sii_iq_dequeue"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="514" nStmts="0" nExprs="214" nInputs="32" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="85" nOther="215" />
</block>
<block name="l2t_rep_dp">
<input name="rep_in0"/>
<input name="rep_in1"/>
<input name="rep_in2"/>
<input name="rep_in3"/>
<input name="rep_in4"/>
<input name="rep_in5"/>
<input name="rep_in6"/>
<input name="rep_in7"/>
<input name="rep_in8"/>
<input name="rep_in9"/>
<input name="rep_in10"/>
<input name="rep_in11"/>
<input name="rep_in12"/>
<input name="rep_in13"/>
<input name="rep_in14"/>
<input name="rep_in15"/>
<input name="rep_in16"/>
<input name="rep_in17"/>
<input name="rep_in18"/>
<input name="rep_in19"/>
<output name="rep_out0"/>
<output name="rep_out1"/>
<output name="rep_out2"/>
<output name="rep_out3"/>
<output name="rep_out4"/>
<output name="rep_out5"/>
<output name="rep_out6"/>
<output name="rep_out7"/>
<output name="rep_out8"/>
<output name="rep_out9"/>
<output name="rep_out10"/>
<output name="rep_out11"/>
<output name="rep_out12"/>
<output name="rep_out13"/>
<output name="rep_out14"/>
<output name="rep_out15"/>
<output name="rep_out16"/>
<output name="rep_out17"/>
<output name="rep_out18"/>
<output name="rep_out19"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1921" nStmts="0" nExprs="960" nInputs="20" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="961" />
</block>
<block name="l2t_shdwscn_dp">
<input name="l2clk"/>
<input name="rd_errstate_reg"/>
<input name="rd_notdata_reg"/>
<input name="csr_l2_erraddr_reg"/>
<input name="tcu_l2t_shscan_scan_in"/>
<input name="tcu_l2t_shscan_aclk"/>
<input name="tcu_l2t_shscan_bclk"/>
<input name="tcu_l2t_shscan_scan_en"/>
<input name="tcu_l2t_shscan_pce_ov"/>
<input name="tcu_l2t_shscan_clk_stop_d2"/>
<output name="l2t_tcu_shscan_scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="127" nStmts="0" nExprs="54" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="55" />
</block>
<block name="l2t_snp_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="rdmat_sii_req_vld_buf"/>
<input name="arb_snp_snpsel_px2"/>
<input name="snpd_rq_winv_s1"/>
<input name="rdmat_wr_entry_s1"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="wmr_l"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_rdmatag_wr_en"/>
<input name="l2t_siu_delay"/>
<output name="scan_out"/>
<output name="l2t_sii_iq_dequeue"/>
<output name="snp_snpq_arb_vld_px1"/>
<output name="snp_hdr1_wen0_s0"/>
<output name="snp_hdr2_wen0_s1"/>
<output name="snp_snp_data1_wen0_s2"/>
<output name="snp_snp_data2_wen0_s3"/>
<output name="snp_hdr1_wen1_s0"/>
<output name="snp_hdr2_wen1_s1"/>
<output name="snp_snp_data1_wen1_s2"/>
<output name="snp_snp_data2_wen1_s3"/>
<output name="snp_wr_ptr"/>
<output name="snp_rd_ptr"/>
<output name="snp_rdmad_wr_entry_s2"/>
<output name="snp_rdmatag_wr_en_s2"/>
<output name="l2t_l2b_rdma_wren_s2"/>
<output name="l2t_l2b_rdma_wrwl_s2"/>
<output name="l2t_dbg_sii_iq_dequeue"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="462" nStmts="0" nExprs="199" nInputs="14" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="63" nOther="200" />
</block>
<block name="l2t_snpd_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="sii_l2t_req"/>
<input name="sii_l2b_ecc"/>
<input name="snp_hdr1_wen0_s0"/>
<input name="snp_hdr2_wen0_s1"/>
<input name="snp_snp_data1_wen0_s2"/>
<input name="snp_snp_data2_wen0_s3"/>
<input name="snp_hdr1_wen1_s0"/>
<input name="snp_hdr2_wen1_s1"/>
<input name="snp_snp_data1_wen1_s2"/>
<input name="snp_snp_data2_wen1_s3"/>
<input name="snp_wr_ptr"/>
<input name="snp_rd_ptr"/>
<input name="snp_rdmad_wr_entry_s2"/>
<input name="l2t_mb2_wdata"/>
<input name="l2t_mb2_run"/>
<input name="l2t_siu_delay"/>
<output name="scan_out"/>
<output name="snpd_snpq_arbdp_addr_px2"/>
<output name="snpd_snpq_arbdp_inst_px2"/>
<output name="snpd_snpq_arbdp_data_px2"/>
<output name="snpd_ecc_px2"/>
<output name="snpd_rq_winv_s1"/>
<output name="snpd_rdmatag_wr_addr_s2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="331" nStmts="0" nExprs="154" nInputs="23" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="155" />
</block>
<block name="l2t">
<input name="vnw_ary"/>
<input name="pcx_l2t_data_rdy_px1"/>
<input name="pcx_l2t_data_px2"/>
<input name="pcx_l2t_atm_px1"/>
<input name="cpx_l2t_grant_cx"/>
<input name="ncu_l2t_pm"/>
<input name="ncu_l2t_ba01"/>
<input name="ncu_l2t_ba23"/>
<input name="ncu_l2t_ba45"/>
<input name="ncu_l2t_ba67"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="l2d_l2t_decc_c6"/>
<input name="l2b_l2t_ev_uerr_r5"/>
<input name="l2b_l2t_ev_cerr_r5"/>
<input name="l2b_l2t_rdma_uerr_c10"/>
<input name="l2b_l2t_rdma_cerr_c10"/>
<input name="l2b_l2t_rdma_notdata_c10"/>
<input name="mcu_l2t_rd_ack"/>
<input name="mcu_l2t_wr_ack"/>
<input name="mcu_l2t_chunk_id_r0"/>
<input name="mcu_l2t_data_vld_r0"/>
<input name="mcu_l2t_rd_req_id_r0"/>
<input name="mcu_l2t_secc_err_r2"/>
<input name="mcu_l2t_mecc_err_r2"/>
<input name="mcu_l2t_scb_mecc_err"/>
<input name="mcu_l2t_scb_secc_err"/>
<input name="scan_in"/>
<input name="l2t_siu_delay"/>
<input name="sii_l2t_req_vld"/>
<input name="sii_l2t_req"/>
<input name="sii_l2b_ecc"/>
<input name="gclk"/>
<input name="rst_por_"/>
<input name="rst_wmr_"/>
<input name="rst_wmr_protect"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="ccu_slow_cmp_sync_en"/>
<input name="ccu_cmp_slow_sync_en"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_array_bypass"/>
<input name="cluster_arst_l"/>
<input name="efu_l2t_fuse_clr"/>
<input name="efu_l2t_fuse_xfer_en"/>
<input name="efu_l2t_fuse_data"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_l2t_mbist_start"/>
<input name="tcu_l2t_mbist_scan_in"/>
<input name="tcu_mbist_user_mode"/>
<input name="l2t_rep_in0"/>
<input name="l2t_rep_in1"/>
<input name="l2t_rep_in2"/>
<input name="l2t_rep_in3"/>
<input name="l2t_rep_in4"/>
<input name="l2t_rep_in5"/>
<input name="l2t_rep_in6"/>
<input name="l2t_rep_in7"/>
<input name="l2t_rep_in8"/>
<input name="l2t_rep_in9"/>
<input name="l2t_rep_in10"/>
<input name="l2t_rep_in11"/>
<input name="l2t_rep_in12"/>
<input name="l2t_rep_in13"/>
<input name="l2t_rep_in14"/>
<input name="l2t_rep_in15"/>
<input name="l2t_rep_in16"/>
<input name="l2t_rep_in17"/>
<input name="l2t_rep_in18"/>
<input name="l2t_rep_in19"/>
<input name="l2t_lstg_in"/>
<input name="l2t_rstg_in"/>
<input name="tcu_l2t_shscan_scan_in"/>
<input name="tcu_l2t_shscan_aclk"/>
<input name="tcu_l2t_shscan_bclk"/>
<input name="tcu_l2t_shscan_scan_en"/>
<input name="tcu_l2t_shscan_pce_ov"/>
<input name="tcu_l2t_shscan_clk_stop"/>
<input name="tcu_l2t_coresel"/>
<input name="tcu_l2t_tag_or_data_sel"/>
<input name="l2t_tcu_dmo_out_prev"/>
<output name="l2t_cpx_req_cq"/>
<output name="l2t_cpx_atom_cq"/>
<output name="l2t_cpx_data_ca"/>
<output name="l2t_pcx_stall_pq"/>
<output name="l2t_l2d_way_sel_c2"/>
<output name="l2t_l2d_rd_wr_c2"/>
<output name="l2t_l2d_set_c2"/>
<output name="l2t_l2d_col_offset_c2"/>
<output name="l2t_l2d_word_en_c2"/>
<output name="l2t_l2d_fbrd_c3"/>
<output name="l2t_l2d_fb_hit_c3"/>
<output name="l2t_l2d_stdecc_c2"/>
<output name="l2t_l2b_fbrd_en_c3"/>
<output name="l2t_l2b_fbrd_wl_c3"/>
<output name="l2t_l2b_fbwr_wen_r2"/>
<output name="l2t_l2b_fbwr_wl_r2"/>
<output name="l2t_l2b_fbd_stdatasel_c3"/>
<output name="l2t_l2b_wbwr_wen_c6"/>
<output name="l2t_l2b_wbwr_wl_c6"/>
<output name="l2t_l2b_wbrd_en_r0"/>
<output name="l2t_l2b_wbrd_wl_r0"/>
<output name="l2t_l2b_ev_dword_r0"/>
<output name="l2t_l2b_evict_en_r0"/>
<output name="l2t_l2b_rdma_wren_s2"/>
<output name="l2t_l2b_rdma_wrwl_s2"/>
<output name="l2t_l2b_rdma_rdwl_r0"/>
<output name="l2t_l2b_rdma_rden_r0"/>
<output name="l2t_l2b_ctag_en_c7"/>
<output name="l2t_l2b_ctag_c7"/>
<output name="l2t_l2b_word_c7"/>
<output name="l2t_l2b_req_en_c7"/>
<output name="l2t_l2b_word_vld_c7"/>
<output name="l2t_rst_fatal_error"/>
<output name="l2t_mcu_rd_req"/>
<output name="l2t_mcu_rd_dummy_req"/>
<output name="l2t_mcu_rd_req_id"/>
<output name="l2t_mcu_addr"/>
<output name="l2t_mcu_addr_5"/>
<output name="l2t_mcu_wr_req"/>
<output name="l2t_sii_iq_dequeue"/>
<output name="l2t_sii_wib_dequeue"/>
<output name="scan_out"/>
<output name="l2t_dbg_sii_iq_dequeue"/>
<output name="l2t_dbg_sii_wib_dequeue"/>
<output name="l2t_dbg_xbar_vcid"/>
<output name="l2t_dbg_err_event"/>
<output name="l2t_dbg_pa_match"/>
<output name="l2t_efu_fuse_data"/>
<output name="l2t_efu_fuse_xfer_en"/>
<output name="l2t_tcu_mbist_done"/>
<output name="l2t_tcu_mbist_fail"/>
<output name="l2t_tcu_mbist_scan_out"/>
<output name="l2t_rep_out0"/>
<output name="l2t_rep_out1"/>
<output name="l2t_rep_out2"/>
<output name="l2t_rep_out3"/>
<output name="l2t_rep_out4"/>
<output name="l2t_rep_out5"/>
<output name="l2t_rep_out6"/>
<output name="l2t_rep_out7"/>
<output name="l2t_rep_out8"/>
<output name="l2t_rep_out9"/>
<output name="l2t_rep_out10"/>
<output name="l2t_rep_out11"/>
<output name="l2t_rep_out12"/>
<output name="l2t_rep_out13"/>
<output name="l2t_rep_out14"/>
<output name="l2t_rep_out15"/>
<output name="l2t_rep_out16"/>
<output name="l2t_rep_out17"/>
<output name="l2t_rep_out18"/>
<output name="l2t_rep_out19"/>
<output name="l2t_lstg_out"/>
<output name="l2t_rstg_out"/>
<output name="l2t_tcu_shscan_scan_out"/>
<output name="l2t_tcu_dmo_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="6429" nStmts="0" nExprs="3180" nInputs="95" nOutputs="76" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="68" nOther="3181" />
</block>
<block name="l2t_tag_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="misbuf_uncorr_err_c1"/>
<input name="misbuf_notdata_err_c1"/>
<input name="decdp_cas2_from_mb_ctrue_c1"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="misbuf_hit_st_dep_zero"/>
<input name="tag_way_sel_c2"/>
<input name="vlddir_vuad_valid_c2"/>
<input name="tagdp_lru_way_sel_c3"/>
<input name="misbuf_vuad_ce_instr_ack_c2"/>
<input name="tagdp_tag_par_err_c3"/>
<input name="bist_data_enc_way_sel_c1"/>
<input name="bist_data_enable_c1"/>
<input name="bist_data_wr_enable_c1"/>
<input name="bist_data_waddr_c1"/>
<input name="mbist_run"/>
<input name="arbadr_arbdp_addr5to4_c1"/>
<input name="arbadr_arbdp_addr3to2_c1"/>
<input name="arbadr_arbaddr_addr22_c2"/>
<input name="arbadr_arbdp_diag_wr_way_c2"/>
<input name="arbdec_arbdp_inst_way_c3"/>
<input name="arb_decdp_tag_wr_c1"/>
<input name="arb_decdp_cas2_from_mb_c2"/>
<input name="arb_decdp_strst_inst_c2"/>
<input name="arb_arbdp_dword_st_c1"/>
<input name="arb_decdp_rmo_st_c3"/>
<input name="arbdec_arbdp_rdma_inst_c1"/>
<input name="arb_decdp_ld64_inst_c1"/>
<input name="arb_decdp_wr64_inst_c2"/>
<input name="arb_decdp_wr8_inst_c2"/>
<input name="arb_tag_pst_with_ctrue_c1"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="arb_bist_or_diag_acc_c1"/>
<input name="arb_fill_vld_c2"/>
<input name="arb_imiss_vld_c2"/>
<input name="arb_evict_vld_c2"/>
<input name="arb_tag_inst_vld_c2"/>
<input name="arb_waysel_gate_c2"/>
<input name="arb_data_diag_st_c2"/>
<input name="arb_csr_wr_en_c3"/>
<input name="arb_csr_rd_en_c3"/>
<input name="arb_diag_complete_c3"/>
<input name="deccck_scrd_uncorr_err_c8"/>
<input name="misbuf_tag_hit_unqual_c2"/>
<input name="misbuf_uncorr_err_c2"/>
<input name="misbuf_corr_err_c2"/>
<input name="misbuf_notdata_err_c2"/>
<input name="misbuf_wr64_miss_comp_c3"/>
<input name="misbuf_arb_hit_c3"/>
<input name="filbuf_match_c3"/>
<input name="arb_decdp_swap_inst_c2"/>
<input name="arb_arbdp_tag_pst_no_ctrue_c2"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arb_decdp_ld_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arbdec_arbdp_inst_dep_c2"/>
<input name="arb_decdp_st_inst_c2"/>
<input name="arb_decdp_st_with_ctrue_c2"/>
<input name="arb_decdp_inst_int_c2"/>
<input name="arb_decdp_fwd_req_c2"/>
<input name="arb_inst_diag_c1"/>
<input name="arb_inval_inst_c2"/>
<input name="arb_waysel_inst_vld_c2"/>
<input name="arb_inst_vld_c2_prev"/>
<input name="arb_upper_four_byte_access_c1"/>
<input name="arb_lower_four_byte_access_c1"/>
<input name="arb_rdwr_inst_vld_c2"/>
<input name="arb_wr8_inst_no_ctrue_c1"/>
<input name="filbuf_tag_hit_c2"/>
<input name="filbuf_tag_hit_frm_mb_c2"/>
<input name="filbuf_tag_evict_way_c3"/>
<input name="filbuf_mcu_l2t_chunk_id_r1"/>
<input name="filbuf_mcu_l2t_data_vld_r1"/>
<input name="filbuf_dis_cerr_c3"/>
<input name="filbuf_dis_uerr_c3"/>
<input name="filbuf_dis_nderr_c3"/>
<input name="oqu_st_complete_c7"/>
<input name="arbdec_arbdp_tecc_c1"/>
<input name="wmr_l"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="csr_error_nceen"/>
<input name="csr_error_ceen"/>
<input name="tagdp_misbuf_par_err_c3"/>
<input name="mbist_arb_l2d_en"/>
<output name="tag_dir_l2way_sel_c4"/>
<output name="tag_hit_way_vld_c3"/>
<output name="tag_st_to_data_array_c3"/>
<output name="tag_hit_l2orfb_c3"/>
<output name="sel_diag_store_data_c7"/>
<output name="tag_data_array_wr_active_c1"/>
<output name="tag_miss_unqual_c2"/>
<output name="tag_hit_unqual_c2"/>
<output name="tag_hit_unqual_c3"/>
<output name="tag_hit_c3"/>
<output name="tag_lru_way_c4"/>
<output name="tag_rdma_vld_px0_p"/>
<output name="tag_hit_not_comp_c3"/>
<output name="tag_alt_tag_miss_unqual_c3"/>
<output name="tag_misbuf_rdma_reg_vld_c2"/>
<output name="tag_misbuf_int_ack_c3"/>
<output name="l2t_l2b_fbwr_wen_r2"/>
<output name="l2t_l2b_fbd_stdatasel_c3"/>
<output name="tagctl_l2drpt_mux4_way_sel_c1"/>
<output name="dec_col_offset_prev_c1"/>
<output name="tag_l2d_rd_wr_c2"/>
<output name="tag_l2d_word_en_c2"/>
<output name="tag_deccck_addr3_c7"/>
<output name="tag_decc_tag_acc_en_px2"/>
<output name="tag_data_ecc_active_c3"/>
<output name="tag_deccck_data_sel_c8"/>
<output name="tag_scrub_rd_vld_c7"/>
<output name="tag_spc_rd_vld_c6"/>
<output name="tag_bsc_rd_vld_c7"/>
<output name="tag_scrub_addr_way"/>
<output name="tag_imiss_hit_c5"/>
<output name="tag_ld_hit_c5"/>
<output name="tag_strst_ack_c5"/>
<output name="tag_st_ack_c5"/>
<output name="tag_inval_req_c5"/>
<output name="tag_st_req_c5"/>
<output name="tag_nonmem_comp_c6"/>
<output name="tag_uerr_ack_c5"/>
<output name="tag_cerr_ack_c5"/>
<output name="tag_int_ack_c5"/>
<output name="tag_fwd_req_ret_c5"/>
<output name="tag_sel_rdma_inval_vec_c5"/>
<output name="tag_rdma_wr_comp_c4"/>
<output name="tag_rmo_st_ack_c5"/>
<output name="tag_inst_mb_c5"/>
<output name="tag_hit_c5"/>
<output name="tag_store_inst_c5"/>
<output name="tag_fwd_req_ld_c6"/>
<output name="tag_rdma_gate_off_c2"/>
<output name="tag_rd64_complete_c11"/>
<output name="tag_uerr_ack_tmp_c4"/>
<output name="tag_cerr_ack_tmp_c4"/>
<output name="tag_spc_rd_cond_c3"/>
<output name="tag_rdma_vld_px1"/>
<output name="tag_rdma_ev_en_c4"/>
<output name="tag_inc_rdma_cnt_c4"/>
<output name="tag_set_rdma_reg_vld_c4"/>
<output name="tag_siu_req_en_c52"/>
<output name="tag_store_inst_c3"/>
<output name="scan_out"/>
<output name="tag_misbuf_par_err_c3"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="2197" nStmts="0" nExprs="868" nInputs="88" nOutputs="61" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="460" nOther="869" />
</block>
<block name="l2t_tagd_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="arbadr_ncu_l2t_pm_n_dist"/>
<input name="arbadr_2bnk_true_enbld_dist"/>
<input name="arbadr_4bnk_true_enbld_dist"/>
<input name="arbadr_dir_cam_addr_c3"/>
<input name="arbadr_arbaddr_idx_c3"/>
<input name="arbadr_arbdp_tagdata_px2"/>
<input name="tagl_tag_quad0_c3"/>
<input name="tagl_tag_quad1_c3"/>
<input name="tagl_tag_quad2_c3"/>
<input name="tagl_tag_quad3_c3"/>
<input name="tagdp_tag_quad_muxsel_c3"/>
<input name="arbadr_arbdp_tag_idx_px2"/>
<input name="mbist_l2t_index"/>
<input name="arb_tag_way_px2"/>
<input name="mbist_l2t_dec_way"/>
<input name="arb_tag_rd_px2"/>
<input name="mbist_l2t_read"/>
<input name="arb_tag_wr_px2"/>
<input name="mbist_l2t_write"/>
<input name="arbadr_tag_wrdata_px2"/>
<input name="mbist_write_data"/>
<input name="arb_evict_c3"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="tagd_dmo_evict_tag_c4"/>
<output name="tagd_diag_data_c7"/>
<output name="tagd_lkup_addr_c4"/>
<output name="tagd_lkup_row_addr_dcd_c3"/>
<output name="tagd_lkup_row_addr_icd_c3"/>
<output name="tagd_mbdata_inst_tecc_c8"/>
<output name="scan_out"/>
<output name="tagd_lkup_tag_c1"/>
<output name="tagd_arbdp_tag_idx_px2_buf_1"/>
<output name="tagd_arbdp_tag_idx_px2_buf_2"/>
<output name="tagd_mbist_l2t_index_buf"/>
<output name="tagd_arb_tag_way_px2_buf"/>
<output name="tagd_mbist_l2t_dec_way_buf"/>
<output name="tagd_arb_tag_rd_px2_buf"/>
<output name="tagd_mbist_l2t_read_buf"/>
<output name="tagd_arb_tag_wr_px2_buf"/>
<output name="tagd_mbist_l2t_write_buf"/>
<output name="tagd_tag_wrdata_px2_buf"/>
<output name="tagd_mbist_write_data_buf"/>
<output name="tagd_evict_tag_c3"/>
<output name="mbist_l2tag_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="265" nStmts="0" nExprs="118" nInputs="31" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="119" />
</block>
<block name="l2t_tagdp_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vlddir_vuad_valid_c2"/>
<input name="tag_parity_c2"/>
<input name="tag_way_sel_c2"/>
<input name="vuaddp_vuad_tagd_sel_c2_d1"/>
<input name="bist_way_px"/>
<input name="bist_enable_px"/>
<input name="vuad_dp_diag_data_c7"/>
<input name="arbadr_arbdp_diag_wr_way_c2"/>
<input name="arb_tecc_way_c2"/>
<input name="arb_normal_tagacc_c2"/>
<input name="arb_tagd_tecc_c2"/>
<input name="arb_tagd_perr_vld_c2"/>
<input name="misbuf_hit_c3"/>
<input name="mbist_run"/>
<input name="csr_l2_dir_map_on"/>
<input name="arb_l2tag_vld_c4"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="wmr_l"/>
<input name="usaloc_vuad_used_c2"/>
<input name="usaloc_vuad_alloc_c2"/>
<input name="arb_evict_vld_c2"/>
<input name="arb_pf_ice_inst_c2"/>
<output name="tag_way_sel_c2_buff"/>
<output name="tagdp_quad0_muxsel_c3"/>
<output name="tagdp_quad1_muxsel_c3"/>
<output name="tagdp_quad2_muxsel_c3"/>
<output name="tagdp_quad3_muxsel_c3"/>
<output name="tagdp_tag_quad_muxsel_c3"/>
<output name="tagdp_vuad_dp_diag_data_c7_buf"/>
<output name="tagdp_misbuf_par_err_c3"/>
<output name="tagdp_tag_par_err_c3"/>
<output name="tagdp_arb_par_err_c3"/>
<output name="tagdp_tag_error_c8"/>
<output name="scan_out"/>
<output name="tagdp_lru_way_sel_c3"/>
<output name="tagdp_evict_c3_1"/>
<output name="tagdp_evict_c3_2"/>
<output name="tagdp_invalid_evict_c3"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="849" nStmts="0" nExprs="312" nInputs="28" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="224" nOther="313" />
</block>
<block name="l2t_taghdr_ctl">
<input name="efu_hdr_write_data"/>
<input name="efu_hdr_xfer_en"/>
<input name="efu_hdr_clr"/>
<input name="sram_hdr_read_data"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io_sync_en"/>
<output name="hdr_efu_read_data"/>
<output name="hdr_efu_xfer_en"/>
<output name="hdr_sram_rvalue"/>
<output name="hdr_sram_rid"/>
<output name="hdr_sram_wr_en"/>
<output name="hdr_sram_red_clr"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="43" nStmts="0" nExprs="20" nInputs="13" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="21" />
</block>
<block name="l2t_tagl_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="way0_tag_c2"/>
<input name="way1_tag_c2"/>
<input name="way2_tag_c2"/>
<input name="way3_tag_c2"/>
<input name="way4_tag_c2"/>
<input name="way5_tag_c2"/>
<input name="way6_tag_c2"/>
<input name="way7_tag_c2"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tagdp_quad0_muxsel_c3"/>
<input name="tagdp_quad1_muxsel_c3"/>
<output name="scan_out"/>
<output name="tagl_parity_c2"/>
<output name="tagl_tag_quad0_c3"/>
<output name="tagl_tag_quad1_c3"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="125" nStmts="0" nExprs="56" nInputs="19" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="57" />
</block>
<block name="l2t_usaloc_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_muxtest"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tagdp_lru_way_sel_c3"/>
<input name="vuaddp_fill_way_c3"/>
<input name="tag_hit_way_vld_c3"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="vuadpm_bistordiag_ua_data"/>
<input name="vuaddp_vuad_evict_c3"/>
<input name="vuaddp_wr64_inst_c3"/>
<input name="vuaddp_vuad_sel_c4"/>
<input name="vuaddp_vuad_sel_rd"/>
<input name="vuaddp_vuad_sel_c2_d1"/>
<input name="vuaddp_bistordiag_wr_ua_c4"/>
<input name="vuaddp_sel_ua_wr_data_byp"/>
<input name="vuaddp_alloc_set_cond_c3"/>
<input name="vuaddp_alloc_rst_cond_c3"/>
<input name="filbuf_vuad_bypassed_c3"/>
<input name="arb_bs_or_bis_inst_c2"/>
<input name="vuad_array_rd_data_c1"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel0"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel1"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel2"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel3"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel4"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel5"/>
<output name="scan_out"/>
<output name="usaloc_vuad_array_wr_data_c4"/>
<output name="usaloc_vuad_used_c2"/>
<output name="usaloc_vuad_alloc_c2"/>
<output name="usaloc_diag_rd_ua_out"/>
<output name="usaloc_ua_ue_c2"/>
<output name="usaloc_ua_ce_c2"/>
<output name="usaloc_ua_synd_c2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="370" nStmts="0" nExprs="178" nInputs="31" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="179" />
</block>
<block name="l2t_vlddir_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="vuaddp_lru_way_c3"/>
<input name="vuaddp_fill_way_c3"/>
<input name="vuadpm_bistordiag_vd_data"/>
<input name="tag_hit_way_vld_c3"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="vuaddp_vuad_evict_c3"/>
<input name="vuaddp_wr64_inst_c3"/>
<input name="vuaddp_st_to_data_array_c3"/>
<input name="vuaddp_vuad_sel_c2"/>
<input name="vuaddp_vuad_sel_c4"/>
<input name="vuaddp_vuad_sel_rd"/>
<input name="vuaddp_vuad_sel_c2_d1"/>
<input name="vuaddp_bistordiag_wr_vd_c4"/>
<input name="vuaddp_sel_vd_wr_data_byp"/>
<input name="vuad_array_rd_data_c1"/>
<input name="mux_valid_dirty_c1_sel0"/>
<input name="mux_valid_dirty_c1_sel1"/>
<input name="mux_valid_dirty_c1_sel2"/>
<output name="scan_out"/>
<output name="vlddir_vuad_array_wr_data_c4"/>
<output name="vlddir_dirty_evict_c3"/>
<output name="vlddir_vuad_valid_c2"/>
<output name="vlddir_diag_rd_vd_out"/>
<output name="vlddir_vd_ue_c2"/>
<output name="vlddir_vd_ce_c2"/>
<output name="vlddir_vd_synd_c2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="331" nStmts="0" nExprs="158" nInputs="26" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="159" />
</block>
<block name="l2t_vuadcl_dp">
<input name="data_in_l"/>
<input name="data_in_h"/>
<input name="mux1_h_sel"/>
<input name="mux1_l_sel"/>
<input name="mux2_sel"/>
<input name="tcu_muxtest"/>
<output name="vuadcl_data_out_col"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="54" nStmts="0" nExprs="22" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="23" />
</block>
<block name="l2t_vuad_ctl">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="rd_addr1"/>
<input name="rd_addr2"/>
<input name="rd_addr_sel"/>
<input name="wr_addr"/>
<input name="wr_en0"/>
<input name="wr_en1"/>
<input name="array_rd_en"/>
<input name="bist_vuad_idx_c3"/>
<input name="evctag_vuad_idx_c3"/>
<input name="bist_wr_vd_c3"/>
<input name="arb_decdp_wr64_inst_c2"/>
<input name="arb_acc_vd_c2"/>
<input name="arb_acc_ua_c2"/>
<input name="arbadr_idx_c1c2comp_c1_n"/>
<input name="arbadr_idx_c1c3comp_c1_n"/>
<input name="arbadr_idx_c1c4comp_c1_n"/>
<input name="arbadr_idx_c1c5comp_c1_n"/>
<input name="arb_decdp_inst_int_c1"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="arb_inst_diag_c1"/>
<input name="bist_vuad_wr_en"/>
<input name="arb_inst_vld_c2"/>
<input name="arb_inst_l2vuad_vld_c3"/>
<input name="arb_decdp_st_inst_c3"/>
<input name="arbdec_arbdp_inst_fb_c2"/>
<input name="vuadpm_vd_ue_c4"/>
<input name="vuadpm_ua_ue_c4"/>
<input name="arbdec_arbdp_inst_way_c2"/>
<input name="arb_arbdp_vuadctl_pst_no_ctrue_c2"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arb_arbdp_pst_with_ctrue_c2"/>
<input name="arb_decdp_cas2_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arb_vuadctl_no_bypass_px2"/>
<input name="mbist_run"/>
<output name="scan_out"/>
<output name="vuaddp_vuad_sel_c2"/>
<output name="vuaddp_vuad_sel_c2_d1"/>
<output name="vuaddp_vuad_sel_c4"/>
<output name="vuaddp_vuad_sel_rd"/>
<output name="vuaddp_vuad_tagd_sel_c2_d1"/>
<output name="vuaddp_wr64_inst_c3"/>
<output name="vuaddp_alloc_set_cond_c3"/>
<output name="vuaddp_alloc_rst_cond_c3"/>
<output name="vuaddp_vuad_error_c8"/>
<output name="vuaddp_fill_way_c3"/>
<output name="vuaddp_bistordiag_wr_vd_c4"/>
<output name="vuaddp_bistordiag_wr_ua_c4"/>
<output name="vuaddp_sel_ua_wr_data_byp"/>
<output name="vuaddp_sel_vd_wr_data_byp"/>
<output name="vuaddp_sel_diag0_data_wr_c3"/>
<output name="vuaddp_sel_diag1_data_wr_c3"/>
<output name="vuaddp_vuad_array_wr_en0_c4"/>
<output name="vuaddp_vuad_array_wr_en1_c4"/>
<output name="vuaddp_vuad_idx_c4"/>
<output name="vuad_rd_addr1_r0"/>
<output name="vuad_rd_addr2_r0"/>
<output name="vuad_rd_addr_sel_r0"/>
<output name="vuad_wr_addr_r0"/>
<output name="vuad_word_en_r0"/>
<output name="vuad_wr_en_r0c0"/>
<output name="vuad_wr_en_r0c1"/>
<output name="vuad_mux1_h_sel_r0"/>
<output name="vuad_mux1_l_sel_r0"/>
<output name="vuad_mux2_sel_r0"/>
<output name="vuad_rd_en_r0"/>
<output name="vuad_rd_addr1_r1"/>
<output name="vuad_rd_addr2_r1"/>
<output name="vuad_rd_addr_sel_r1"/>
<output name="vuad_wr_addr_r1"/>
<output name="vuad_word_en_r1"/>
<output name="vuad_wr_en_r1c0"/>
<output name="vuad_wr_en_r1c1"/>
<output name="vuad_rd_en_r1"/>
<output name="vuad_rd_addr1_r2"/>
<output name="vuad_rd_addr2_r2"/>
<output name="vuad_rd_addr_sel_r2"/>
<output name="vuad_wr_addr_r2"/>
<output name="vuad_word_en_r2"/>
<output name="vuad_wr_en_r2c0"/>
<output name="vuad_wr_en_r2c1"/>
<output name="vuad_mux1_h_sel_r2"/>
<output name="vuad_mux1_l_sel_r2"/>
<output name="vuad_mux2_sel_r2"/>
<output name="vuad_rd_en_r2"/>
<output name="vuad_rd_addr1_r3"/>
<output name="vuad_rd_addr2_r3"/>
<output name="vuad_rd_addr_sel_r3"/>
<output name="vuad_wr_addr_r3"/>
<output name="vuad_word_en_r3"/>
<output name="vuad_wr_en_r3c0"/>
<output name="vuad_wr_en_r3c1"/>
<output name="vuad_rd_en_r3"/>
<output name="vuad_mux_sel"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel0"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel1"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel2"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel3"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel4"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel5"/>
<output name="mux_valid_dirty_c1_sel0"/>
<output name="mux_valid_dirty_c1_sel1"/>
<output name="mux_valid_dirty_c1_sel2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="608" nStmts="0" nExprs="226" nInputs="42" nOutputs="68" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="155" nOther="227" />
</block>
<block name="l2t_vuadio_dp">
<input name="data_out_col1"/>
<input name="data_out_col2"/>
<input name="array_data_in"/>
<input name="vuad_mux_sel"/>
<output name="vuadio_data_out_io"/>
<output name="vuadio_array_data_in_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="6" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="7" />
</block>
<block name="l2t_vuadpm_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="usaloc_diag_rd_ua_out"/>
<input name="vlddir_diag_rd_vd_out"/>
<input name="arb_acc_ua_c2"/>
<input name="usaloc_ua_ue_c2"/>
<input name="vlddir_vd_ue_c2"/>
<input name="usaloc_ua_synd_c2"/>
<input name="vlddir_vd_synd_c2"/>
<input name="usaloc_ua_ce_c2"/>
<input name="vlddir_vd_ce_c2"/>
<input name="arbdat_arbdata_wr_data_c2"/>
<input name="bist_vuad_data_in"/>
<input name="vuaddp_sel_diag1_data_wr_c3"/>
<input name="vuaddp_sel_diag0_data_wr_c3"/>
<input name="mbist_write_data"/>
<input name="bist_vuad_rd_en_px1"/>
<output name="scan_out"/>
<output name="vuadpm_bistordiag_ua_data"/>
<output name="vuadpm_bistordiag_vd_data"/>
<output name="vuadpm_vuad_diag_data_c7"/>
<output name="usaloc_ua_synd_c9"/>
<output name="vlddir_vd_synd_c9"/>
<output name="vuadpm_vd_ue_c4"/>
<output name="vuadpm_ua_ue_c4"/>
<output name="mbist_l2vuad_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="254" nStmts="0" nExprs="115" nInputs="22" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="116" />
</block>
<block name="l2t_wbuf_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="vlddir_dirty_evict_c3"/>
<input name="arbdec_arbdp_inst_fb_c2"/>
<input name="misbuf_wbuf_mbid_c4"/>
<input name="misbuf_hit_c4"/>
<input name="misbuf_filbuf_mcu_pick"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="wb_cam_match_c2"/>
<input name="arbadr_c1_addr_eq_wb_c4"/>
<input name="arb_wbuf_hit_off_c1"/>
<input name="arb_wbuf_inst_vld_c2"/>
<input name="mcu_l2t_wr_ack"/>
<input name="rdmat_pick_vec"/>
<input name="rdmat_or_rdmat_valid"/>
<input name="l2t_siu_delay"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_rdmatag_rd_en"/>
<input name="l2t_mb2_wbtag_wr_en"/>
<input name="l2t_mb2_wbtag_rd_en"/>
<input name="l2t_mb2_addr"/>
<input name="wb_mbist_cam_sel"/>
<output name="scan_out"/>
<output name="wbuf_wbtag_write_wl_c4"/>
<output name="wbuf_wbtag_write_en_c4"/>
<output name="wbuf_wb_read_wl"/>
<output name="wbuf_wb_read_en"/>
<output name="wbuf_wbufrpt_leave_state0"/>
<output name="l2t_l2b_wbwr_wl_c6"/>
<output name="l2t_l2b_wbwr_wen_c6"/>
<output name="l2t_l2b_wbrd_wl_r0"/>
<output name="l2t_l2b_ev_dword_r0"/>
<output name="l2t_l2b_evict_en_r0"/>
<output name="l2t_mcu_wr_req"/>
<output name="wbuf_hit_unqual_c2"/>
<output name="wbuf_misbuf_dep_rdy_en"/>
<output name="wbuf_misbuf_dep_mbid"/>
<output name="wbuf_arb_full_px1"/>
<output name="wbuf_rdmat_read_wl"/>
<output name="wbuf_rdmat_read_en"/>
<output name="wbuf_wr_addr_sel"/>
<output name="wbuf_wb_or_rdma_wr_req_en"/>
<output name="l2t_l2b_rdma_rdwl_r0"/>
<output name="wbuf_reset_rdmat_vld"/>
<output name="wbuf_set_rdmat_acked"/>
<output name="l2t_sii_wib_dequeue"/>
<output name="l2t_dbg_sii_wib_dequeue"/>
<output name="wbuf_wbufrpt_next_state_1"/>
<output name="cycle_count_less_than_7_din"/>
<output name="mcu_l2t_wr_ack_d1"/>
<output name="wb_mbist_cam_hit"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="950" nStmts="0" nExprs="376" nInputs="27" nOutputs="29" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="197" nOther="377" />
</block>
<block name="l2t_wbufrpt_dp">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="wbuf_rdmat_read_en"/>
<input name="wbuf_wb_read_en"/>
<input name="wbuf_wbufrpt_leave_state0"/>
<input name="wbuf_wbufrpt_next_state_1"/>
<input name="cycle_count_less_than_7_din"/>
<input name="mcu_l2t_wr_ack_d1"/>
<output name="scan_out"/>
<output name="l2t_l2b_wbrd_en_r0"/>
<output name="l2t_l2b_rdma_rden_r0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="57" nStmts="0" nExprs="24" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="25" />
</block>
<block name="mcu_addrdp_dp">
<input name="l2clk"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="drif_single_channel_mode"/>
<input name="l2b0_rd_ras_adr"/>
<input name="l2b0_rd_cas_adr"/>
<input name="l2b0_rd_rank_adr"/>
<input name="l2b0_rd_dimm_adr"/>
<input name="l2b0_rd_bank_adr"/>
<input name="l2b0_l2rd_req_id"/>
<input name="l2b0_wr_ras_adr"/>
<input name="l2b0_wr_cas_adr"/>
<input name="l2b0_wr_rank_adr"/>
<input name="l2b0_wr_dimm_adr"/>
<input name="l2b0_wr_bank_adr"/>
<input name="l2b1_rd_ras_adr"/>
<input name="l2b1_rd_cas_adr"/>
<input name="l2b1_rd_rank_adr"/>
<input name="l2b1_rd_dimm_adr"/>
<input name="l2b1_rd_bank_adr"/>
<input name="l2b1_l2rd_req_id"/>
<input name="l2b1_wr_ras_adr"/>
<input name="l2b1_wr_cas_adr"/>
<input name="l2b1_wr_rank_adr"/>
<input name="l2b1_wr_dimm_adr"/>
<input name="l2b1_wr_bank_adr"/>
<input name="l2b0_rd_adr_queue7_en"/>
<input name="l2b0_rd_adr_queue6_en"/>
<input name="l2b0_rd_adr_queue5_en"/>
<input name="l2b0_rd_adr_queue4_en"/>
<input name="l2b0_rd_adr_queue3_en"/>
<input name="l2b0_rd_adr_queue2_en"/>
<input name="l2b0_rd_adr_queue1_en"/>
<input name="l2b0_rd_adr_queue0_en"/>
<input name="l2b0_rd_adr_queue_sel"/>
<input name="l2b0_wr_adr_queue7_en"/>
<input name="l2b0_wr_adr_queue6_en"/>
<input name="l2b0_wr_adr_queue5_en"/>
<input name="l2b0_wr_adr_queue4_en"/>
<input name="l2b0_wr_adr_queue3_en"/>
<input name="l2b0_wr_adr_queue2_en"/>
<input name="l2b0_wr_adr_queue1_en"/>
<input name="l2b0_wr_adr_queue0_en"/>
<input name="l2b0_req_rdwr_addr_sel"/>
<input name="l2b1_rd_adr_queue7_en"/>
<input name="l2b1_rd_adr_queue6_en"/>
<input name="l2b1_rd_adr_queue5_en"/>
<input name="l2b1_rd_adr_queue4_en"/>
<input name="l2b1_rd_adr_queue3_en"/>
<input name="l2b1_rd_adr_queue2_en"/>
<input name="l2b1_rd_adr_queue1_en"/>
<input name="l2b1_rd_adr_queue0_en"/>
<input name="l2b1_rd_adr_queue_sel"/>
<input name="l2b1_wr_adr_queue7_en"/>
<input name="l2b1_wr_adr_queue6_en"/>
<input name="l2b1_wr_adr_queue5_en"/>
<input name="l2b1_wr_adr_queue4_en"/>
<input name="l2b1_wr_adr_queue3_en"/>
<input name="l2b1_wr_adr_queue2_en"/>
<input name="l2b1_wr_adr_queue1_en"/>
<input name="l2b1_wr_adr_queue0_en"/>
<input name="l2b1_req_rdwr_addr_sel"/>
<input name="rascas_adr_sel"/>
<input name="rascas_wr1_adr_sel"/>
<input name="rascas_wr2_adr_sel"/>
<input name="wr_adr_queue_sel"/>
<input name="wr1_adr_queue_sel"/>
<input name="wr2_adr_queue_sel"/>
<output name="scan_out"/>
<output name="l2b0_rd_wr_adr7_eq"/>
<output name="l2b0_rd_wr_adr6_eq"/>
<output name="l2b0_rd_wr_adr5_eq"/>
<output name="l2b0_rd_wr_adr4_eq"/>
<output name="l2b0_rd_wr_adr3_eq"/>
<output name="l2b0_rd_wr_adr2_eq"/>
<output name="l2b0_rd_wr_adr1_eq"/>
<output name="l2b0_rd_wr_adr0_eq"/>
<output name="l2b1_rd_wr_adr7_eq"/>
<output name="l2b1_rd_wr_adr6_eq"/>
<output name="l2b1_rd_wr_adr5_eq"/>
<output name="l2b1_rd_wr_adr4_eq"/>
<output name="l2b1_rd_wr_adr3_eq"/>
<output name="l2b1_rd_wr_adr2_eq"/>
<output name="l2b1_rd_wr_adr1_eq"/>
<output name="l2b1_rd_wr_adr0_eq"/>
<output name="ras_adr_queue"/>
<output name="cas_adr_queue"/>
<output name="rd_req_id_queue"/>
<output name="ras_wr1_adr_queue"/>
<output name="cas_wr1_adr_queue"/>
<output name="ras_wr2_adr_queue"/>
<output name="cas_wr2_adr_queue"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="224" nStmts="0" nExprs="107" nInputs="72" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="108" />
</block>
<block name="mcu_adrgen_ctl">
<input name="addr_39to9"/>
<input name="addr_6to5"/>
<input name="stacked_dimm"/>
<input name="addr_bank_low_sel"/>
<input name="mem_type"/>
<input name="sngl_chnl_mode"/>
<input name="num_dimms"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="adrgen_rank"/>
<output name="adrgen_dimm"/>
<output name="adrgen_bank"/>
<output name="adrgen_row_addr"/>
<output name="adrgen_col_addr"/>
<output name="adrgen_addr_err"/>
<output name="adrgen_addr_parity"/>
<output name="scan_out"/>
<complexity cyclo1="49" cyclo2="49" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="48" />
<volume nNodes="96" nStmts="0" nExprs="20" nInputs="12" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="55" nOther="21" />
</block>
<block name="mcu_adrgen_dp">
<input name="addr_in_39to9"/>
<input name="addr_in_6to4"/>
<input name="addr_insel"/>
<input name="ras_bit13sel"/>
<input name="ras_bit14sel"/>
<input name="cas_adr_bit2sel"/>
<input name="cas_adr_bit3sel"/>
<input name="cas_adr_bit4sel"/>
<input name="dimmloadr_sel"/>
<input name="dimmhiadr_sel"/>
<input name="dimmadr_sel"/>
<input name="dimmadr_sel_l"/>
<input name="rankadr_sel"/>
<input name="bank_adr_bit2sel"/>
<input name="addr_err_sel"/>
<output name="ras_adr"/>
<output name="cas_adr"/>
<output name="dimm_adr"/>
<output name="rank_adr"/>
<output name="bank_adr"/>
<output name="addr_err"/>
<output name="addr_parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="429" nStmts="0" nExprs="209" nInputs="15" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="210" />
</block>
<block name="mcu_adrq_dp">
<input name="l2clk"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="drif_scm"/>
<input name="rd_rank_adr"/>
<input name="rd_bank_adr"/>
<input name="rd_ras_adr"/>
<input name="rd_cas_adr"/>
<input name="l2rd_req_id"/>
<input name="wr_rank_adr"/>
<input name="wr_bank_adr"/>
<input name="wr_ras_adr"/>
<input name="wr_cas_adr"/>
<input name="rd_adr_queue7_en"/>
<input name="rd_adr_queue6_en"/>
<input name="rd_adr_queue5_en"/>
<input name="rd_adr_queue4_en"/>
<input name="rd_adr_queue3_en"/>
<input name="rd_adr_queue2_en"/>
<input name="rd_adr_queue1_en"/>
<input name="rd_adr_queue0_en"/>
<input name="rd_adr_queue_sel"/>
<input name="wr_adr_queue7_en"/>
<input name="wr_adr_queue6_en"/>
<input name="wr_adr_queue5_en"/>
<input name="wr_adr_queue4_en"/>
<input name="wr_adr_queue3_en"/>
<input name="wr_adr_queue2_en"/>
<input name="wr_adr_queue1_en"/>
<input name="wr_adr_queue0_en"/>
<input name="wr_adr_queue_sel"/>
<input name="wr1_adr_queue_sel"/>
<input name="wr2_adr_queue_sel"/>
<input name="req_rdwr_addr_sel"/>
<output name="scan_out"/>
<output name="ras_adr_queue"/>
<output name="cas_adr_queue"/>
<output name="rd_req_id_queue"/>
<output name="ras_wr1_adr_queue"/>
<output name="cas_wr1_adr_queue"/>
<output name="ras_wr2_adr_queue"/>
<output name="cas_wr2_adr_queue"/>
<output name="rd_wr_adr7_eq"/>
<output name="rd_wr_adr6_eq"/>
<output name="rd_wr_adr5_eq"/>
<output name="rd_wr_adr4_eq"/>
<output name="rd_wr_adr3_eq"/>
<output name="rd_wr_adr2_eq"/>
<output name="rd_wr_adr1_eq"/>
<output name="rd_wr_adr0_eq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="445" nStmts="0" nExprs="210" nInputs="38" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="24" nOther="211" />
</block>
<block name="mcu_algnbf_dp">
<input name="din"/>
<input name="inc_rptr"/>
<input name="inc_wptr"/>
<input name="clr_ptrs"/>
<input name="lfsr_bit"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="wmr_scan_in"/>
<input name="aclk_wmr"/>
<output name="dout"/>
<output name="ts0_hdr_match"/>
<output name="status_parity"/>
<output name="idle_match"/>
<output name="alert_match"/>
<output name="alert_asserted"/>
<output name="nbde"/>
<output name="thermal_trip"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="343" nStmts="0" nExprs="164" nInputs="13" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="165" />
</block>
<block name="mcu_bnksm_ctl">
<input name="drif_abnk_ras_picked"/>
<input name="drif_abnk_cas_picked"/>
<input name="drif_bcbnk_ras_picked"/>
<input name="drif_bcbnk_cas_picked"/>
<input name="drif_cmd_picked_d1"/>
<input name="rcd_reg"/>
<input name="rc_reg"/>
<input name="dal_reg"/>
<input name="ral_reg"/>
<input name="fbdic_sync_frame_req_l"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="rcd_cnt_is_zero"/>
<output name="rc_cnt_is_zero"/>
<output name="dal_cnt_is_zero"/>
<output name="scan_out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="46" nStmts="0" nExprs="15" nInputs="15" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="16" />
</block>
<block name="mcu_bscan_ctl">
<input name="fsr0_mcu_stsrx_bsrxp"/>
<input name="fsr1_mcu_stsrx_bsrxp"/>
<input name="fsr0_mcu_stsrx_bsrxn"/>
<input name="fsr1_mcu_stsrx_bsrxn"/>
<input name="mcu_sbs_scan_in"/>
<input name="tcu_sbs_scan_en"/>
<input name="tcu_sbs_clk"/>
<input name="tcu_sbs_uclk"/>
<input name="tcu_sbs_aclk"/>
<input name="tcu_sbs_bclk"/>
<output name="mcu_fsr0_cfgtx_bstx"/>
<output name="mcu_fsr1_cfgtx_bstx"/>
<output name="mcu_sbs_scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="778" nStmts="0" nExprs="385" nInputs="10" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="386" />
</block>
<block name="mcu_crcn_ctl">
<input name="bd00"/>
<input name="bd01"/>
<input name="bd10"/>
<input name="bd11"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="crcnd_crc0_0"/>
<output name="crcnd_crc0_1"/>
<output name="crcnd_crc1_0"/>
<output name="crcnd_crc1_1"/>
<output name="crcndf_crc0_0"/>
<output name="crcndf_crc0_1"/>
<output name="crcndf_crc1_0"/>
<output name="crcndf_crc1_1"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="53" nStmts="0" nExprs="23" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="24" />
</block>
<block name="mcu_crcnd_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="1" />
</block>
<block name="mcu_crcnd_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1909" nStmts="0" nExprs="932" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="44" nOther="933" />
</block>
<block name="mcu_crcndf_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="1" />
</block>
<block name="mcu_crcndf_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="897" nStmts="0" nExprs="438" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="439" />
</block>
<block name="mcu_crcsc_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="15" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="1" />
</block>
<block name="mcu_crcsc_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="686" nStmts="0" nExprs="328" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="29" nOther="329" />
</block>
<block name="mcu_crcscf_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="1" />
</block>
<block name="mcu_crcscf_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="542" nStmts="0" nExprs="258" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="259" />
</block>
<block name="mcu_crcs_ctl">
<input name="bc"/>
<input name="bd0"/>
<input name="bd1"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="crcsc_crc"/>
<output name="crcscf_crc"/>
<output name="crcsd0_crc"/>
<output name="crcsdf0_crc"/>
<output name="crcsd1_crc"/>
<output name="crcsdf1_crc"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="45" nStmts="0" nExprs="19" nInputs="9" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="20" />
</block>
<block name="mcu_crcsd_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="23" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="1" />
</block>
<block name="mcu_crcsd_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3054" nStmts="0" nExprs="1484" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="85" nOther="1485" />
</block>
<block name="mcu_crcsdf_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="1" />
</block>
<block name="mcu_crcsdf_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1507" nStmts="0" nExprs="737" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="32" nOther="738" />
</block>
<block name="mcu_dmmdly_ctl">
<input name="rrd_reg"/>
<input name="rtw_reg"/>
<input name="wtr_reg"/>
<input name="faw_reg"/>
<input name="drif_rd_ras_picked"/>
<input name="drif_wr_ras_picked"/>
<input name="drif_wrbc_ras_picked"/>
<input name="fbdic_sync_frame_req_l"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="rrd_cnt_is_zero"/>
<output name="rtw_cnt_is_zero"/>
<output name="wtr_cnt_is_zero"/>
<output name="rtr_cnt_is_zero"/>
<output name="wtw_cnt_is_zero"/>
<output name="dmmdly_4_activate_stall"/>
<output name="scan_out"/>
<complexity cyclo1="25" cyclo2="25" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="24" />
<volume nNodes="136" nStmts="0" nExprs="50" nInputs="13" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="35" nOther="51" />
</block>
<block name="mcu_drif_ctl">
<input name="rdata_drif_rd_req_vld"/>
<input name="rdata_drif_wr_req_vld"/>
<input name="rdata_drif_addr"/>
<input name="rdata_drif_data"/>
<input name="rdata_mcu_selfrsh"/>
<input name="rdpctl_err_addr_reg"/>
<input name="rdpctl_err_sts_reg"/>
<input name="rdpctl_err_loc"/>
<input name="rdpctl_err_cnt"/>
<input name="rdpctl_err_retry_reg"/>
<input name="rdpctl_dbg_trig_enable"/>
<input name="rdpctl_kp_lnk_up"/>
<input name="rdpctl_mask_err"/>
<input name="rdpctl_dtm_mask_chnl"/>
<input name="rdpctl_dtm_atspeed"/>
<input name="rdpctl_drq0_clear_ent"/>
<input name="rdpctl_drq1_clear_ent"/>
<input name="rdpctl_scrub_wren"/>
<input name="rdpctl_scrub_addrinc_en"/>
<input name="readdp_ecc_multi_err"/>
<input name="addrdp_ras_adr_queue"/>
<input name="addrdp_cas_adr_queue"/>
<input name="addrdp_rd_req_id_queue"/>
<input name="addrdp_ras_wr1_adr_queue"/>
<input name="addrdp_cas_wr1_adr_queue"/>
<input name="addrdp_ras_wr2_adr_queue"/>
<input name="addrdp_cas_wr2_adr_queue"/>
<input name="l2b0_rd_rank_adr"/>
<input name="l2b0_rd_dimm_adr"/>
<input name="l2b0_rd_bank_adr"/>
<input name="l2b0_rd_addr_err"/>
<input name="l2b0_rd_addr_par"/>
<input name="l2b1_rd_rank_adr"/>
<input name="l2b1_rd_dimm_adr"/>
<input name="l2b1_rd_bank_adr"/>
<input name="l2b1_rd_addr_err"/>
<input name="l2b1_rd_addr_par"/>
<input name="l2b0_wr_rank_adr"/>
<input name="l2b0_wr_dimm_adr"/>
<input name="l2b0_wr_bank_adr"/>
<input name="l2b0_wr_addr_err"/>
<input name="l2b0_wr_addr_par"/>
<input name="l2b1_wr_rank_adr"/>
<input name="l2b1_wr_dimm_adr"/>
<input name="l2b1_wr_bank_adr"/>
<input name="l2b1_wr_addr_err"/>
<input name="l2b1_wr_addr_par"/>
<input name="l2if0_rd_req"/>
<input name="l2if0_wr_req"/>
<input name="l2if0_data_wr_addr"/>
<input name="l2if0_wdq_rd_inh"/>
<input name="l2if0_wdq_in_cntr"/>
<input name="l2if1_rd_req"/>
<input name="l2if1_wr_req"/>
<input name="l2if1_data_wr_addr"/>
<input name="l2if1_wdq_rd_inh"/>
<input name="l2if1_wdq_in_cntr"/>
<input name="mcu_pt_sync_in0"/>
<input name="mcu_pt_sync_in1"/>
<input name="mcu_pt_sync_in2"/>
<input name="addrdp0_rd_wr_adr0_eq"/>
<input name="addrdp0_rd_wr_adr1_eq"/>
<input name="addrdp0_rd_wr_adr2_eq"/>
<input name="addrdp0_rd_wr_adr3_eq"/>
<input name="addrdp0_rd_wr_adr4_eq"/>
<input name="addrdp0_rd_wr_adr5_eq"/>
<input name="addrdp0_rd_wr_adr6_eq"/>
<input name="addrdp0_rd_wr_adr7_eq"/>
<input name="addrdp1_rd_wr_adr0_eq"/>
<input name="addrdp1_rd_wr_adr1_eq"/>
<input name="addrdp1_rd_wr_adr2_eq"/>
<input name="addrdp1_rd_wr_adr3_eq"/>
<input name="addrdp1_rd_wr_adr4_eq"/>
<input name="addrdp1_rd_wr_adr5_eq"/>
<input name="addrdp1_rd_wr_adr6_eq"/>
<input name="addrdp1_rd_wr_adr7_eq"/>
<input name="rdpctl_scrub_read_done"/>
<input name="wdqrf00_data_mecc"/>
<input name="wdqrf01_data_mecc"/>
<input name="wdqrf10_data_mecc"/>
<input name="wdqrf11_data_mecc"/>
<input name="rdpctl_err_fifo_enq"/>
<input name="rdpctl_err_fifo_data"/>
<input name="rdpctl_fifo_empty"/>
<input name="rdpctl_fifo_full"/>
<input name="rdpctl_no_crc_err"/>
<input name="rdpctl_crc_err"/>
<input name="fbdic_ucb_rd_data"/>
<input name="fbdic_sync_frame_req_early3"/>
<input name="fbdic_sync_frame_req_early2"/>
<input name="fbdic_sync_frame_req_early1"/>
<input name="fbdic_sync_frame_req"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="fbdic_l0_state"/>
<input name="fbdic_woq_free"/>
<input name="fbdic_clear_wrq_ent"/>
<input name="fbdic_error_mode"/>
<input name="fbdic_l0s_lfsr_stall"/>
<input name="fbdic_err_fast_reset_done"/>
<input name="fbdic_chnl_reset_error_mode"/>
<input name="fbdic_mcu_idle"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="wmr_scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="aclk_wmr"/>
<input name="tcu_scan_en"/>
<input name="wmr_protect"/>
<output name="drif_fail_over_mode"/>
<output name="drif_fail_over_mask"/>
<output name="drif_fail_over_mask_l"/>
<output name="drq0_rdq_free"/>
<output name="drq1_rdq_free"/>
<output name="woq0_wdq_entry_free"/>
<output name="woq1_wdq_entry_free"/>
<output name="drif_num_dimms"/>
<output name="drif_addr_bank_low_sel"/>
<output name="drif_mem_type"/>
<output name="drif_stacked_dimm"/>
<output name="drif_single_channel_mode"/>
<output name="drif_branch_disabled"/>
<output name="drif_wdata_sel"/>
<output name="drif_rdata_ack_vld"/>
<output name="drif_rdata_nack_vld"/>
<output name="drif_rdata_data"/>
<output name="drif_err_inj_enable"/>
<output name="drif_err_mask_reg"/>
<output name="drif_send_info_val"/>
<output name="drif_send_info"/>
<output name="drif0_wdq_rd"/>
<output name="drif1_wdq_rd"/>
<output name="drif_wdq_radr"/>
<output name="drif_rascas_adr_sel"/>
<output name="drif_rascas_wr1_adr_sel"/>
<output name="drif_rascas_wr2_adr_sel"/>
<output name="drif_scrub_addr"/>
<output name="drq0_rd_adr_queue7_en"/>
<output name="drq0_rd_adr_queue6_en"/>
<output name="drq0_rd_adr_queue5_en"/>
<output name="drq0_rd_adr_queue4_en"/>
<output name="drq0_rd_adr_queue3_en"/>
<output name="drq0_rd_adr_queue2_en"/>
<output name="drq0_rd_adr_queue1_en"/>
<output name="drq0_rd_adr_queue0_en"/>
<output name="drq1_rd_adr_queue7_en"/>
<output name="drq1_rd_adr_queue6_en"/>
<output name="drq1_rd_adr_queue5_en"/>
<output name="drq1_rd_adr_queue4_en"/>
<output name="drq1_rd_adr_queue3_en"/>
<output name="drq1_rd_adr_queue2_en"/>
<output name="drq1_rd_adr_queue1_en"/>
<output name="drq1_rd_adr_queue0_en"/>
<output name="drq0_wr_adr_queue7_en"/>
<output name="drq0_wr_adr_queue6_en"/>
<output name="drq0_wr_adr_queue5_en"/>
<output name="drq0_wr_adr_queue4_en"/>
<output name="drq0_wr_adr_queue3_en"/>
<output name="drq0_wr_adr_queue2_en"/>
<output name="drq0_wr_adr_queue1_en"/>
<output name="drq0_wr_adr_queue0_en"/>
<output name="drq1_wr_adr_queue7_en"/>
<output name="drq1_wr_adr_queue6_en"/>
<output name="drq1_wr_adr_queue5_en"/>
<output name="drq1_wr_adr_queue4_en"/>
<output name="drq1_wr_adr_queue3_en"/>
<output name="drq1_wr_adr_queue2_en"/>
<output name="drq1_wr_adr_queue1_en"/>
<output name="drq1_wr_adr_queue0_en"/>
<output name="drif0_rd_adr_queue_sel"/>
<output name="drif1_rd_adr_queue_sel"/>
<output name="woq_wr_adr_queue_sel"/>
<output name="woq_wr1_adr_queue_sel"/>
<output name="woq_wr2_adr_queue_sel"/>
<output name="drif0_req_rdwr_addr_sel"/>
<output name="drif1_req_rdwr_addr_sel"/>
<output name="drif_l2poison_qw"/>
<output name="drif_wadr_parity"/>
<output name="mcu_pt_sync_out"/>
<output name="drif_scrub_rwen"/>
<output name="drif_io_wdata_sel"/>
<output name="drif_ucb_wr_req_vld"/>
<output name="drif_ucb_rd_req_vld"/>
<output name="drif_ucb_addr"/>
<output name="drif_ucb_data"/>
<output name="drif_err_sts_reg_ld"/>
<output name="drif_err_addr_reg_ld"/>
<output name="drif_err_cnt_reg_ld"/>
<output name="drif_err_loc_reg_ld"/>
<output name="drif_err_retry_reg_ld"/>
<output name="drif_dbg_trig_reg_ld"/>
<output name="drif_dram_cmd_a"/>
<output name="drif_dram_addr_a"/>
<output name="drif_dram_bank_a"/>
<output name="drif_dram_rank_a"/>
<output name="drif_dram_dimm_a"/>
<output name="drif_dram_cmd_b"/>
<output name="drif_dram_addr_b"/>
<output name="drif_dram_bank_b"/>
<output name="drif_dram_rank_b"/>
<output name="drif_dram_dimm_b"/>
<output name="drif_dram_cmd_c"/>
<output name="drif_dram_addr_c"/>
<output name="drif_dram_bank_c"/>
<output name="drif_dram_rank_c"/>
<output name="drif_dram_dimm_c"/>
<output name="drif_wdata_wsn"/>
<output name="woq_err_st_wait_free"/>
<output name="drif_crc_rd_picked"/>
<output name="drif_err_fifo_empty"/>
<output name="woq_err_fifo_empty"/>
<output name="woq_wr_req_out"/>
<output name="drif_mcu_error_mode"/>
<output name="drif_err_state_crc_fr"/>
<output name="drif_mcu_idle"/>
<output name="drif_cke_reg"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="240" cyclo2="233" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="231" />
<volume nNodes="8353" nStmts="16" nExprs="3733" nInputs="110" nOutputs="109" nParams="0" nAlwaysClocks="26" nBAssign="37" nNBAssign="0" nWAssign="820" nOther="3721" />
</block>
<block name="mcu_drq_ctl">
<input name="l2b_rank_rd_adr"/>
<input name="l2b_dimm_rd_adr"/>
<input name="l2b_bank_rd_adr"/>
<input name="l2b_addr_rd_err"/>
<input name="l2b_addr_rd_par"/>
<input name="l2b_rank_wr_adr"/>
<input name="l2b_dimm_wr_adr"/>
<input name="l2b_bank_wr_adr"/>
<input name="l2b_addr_wr_err"/>
<input name="l2b_addr_wr_par"/>
<input name="l2if_wr_req"/>
<input name="l2if_rd_req"/>
<input name="drq_cpu_wr_addr"/>
<input name="l2if_wdq_in_cntr"/>
<input name="drif_init"/>
<input name="drif_init_mcu_done"/>
<input name="drif_mcu_state_1"/>
<input name="drif_mcu_state_2"/>
<input name="drif_mcu_state_4"/>
<input name="drif_cmd_picked"/>
<input name="drif_rd_entry_picked"/>
<input name="drif_wr_entry_picked"/>
<input name="drif_blk_new_openbank"/>
<input name="pdmc_rank_avail"/>
<input name="drif_dimm_rd_available"/>
<input name="drif_refresh_rank"/>
<input name="drif_rd_picked"/>
<input name="drif_wr_picked"/>
<input name="drif_raw_hazard"/>
<input name="rdpctl_drq_clear_ent"/>
<input name="woq_wrq_clear_ent"/>
<input name="drif_drq_clear_ent"/>
<input name="woq_wr_queue_clear"/>
<input name="woq_wr_entry_picked"/>
<input name="drif_eight_bank_mode"/>
<input name="drif_stacked_dimm"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="drq_wrbuf_valids"/>
<output name="drq_pending_wr_req"/>
<output name="drq_write_queue_cnt"/>
<output name="drq_rdbuf_valids"/>
<output name="drq_read_queue_cnt"/>
<output name="drq_rdq_full"/>
<output name="drq_rdq_free"/>
<output name="drq_empty"/>
<output name="drq_rd_req"/>
<output name="drq_wr_req"/>
<output name="drq_rd_entry7_val"/>
<output name="drq_rd_entry6_val"/>
<output name="drq_rd_entry5_val"/>
<output name="drq_rd_entry4_val"/>
<output name="drq_rd_entry3_val"/>
<output name="drq_rd_entry2_val"/>
<output name="drq_rd_entry1_val"/>
<output name="drq_rd_entry0_val"/>
<output name="drq_rd_bank_val"/>
<output name="drq_rd_entry0_rank"/>
<output name="drq_rd_entry1_rank"/>
<output name="drq_rd_entry2_rank"/>
<output name="drq_rd_entry3_rank"/>
<output name="drq_rd_entry4_rank"/>
<output name="drq_rd_entry5_rank"/>
<output name="drq_rd_entry6_rank"/>
<output name="drq_rd_entry7_rank"/>
<output name="drq_rd_entry0_dimm"/>
<output name="drq_rd_entry1_dimm"/>
<output name="drq_rd_entry2_dimm"/>
<output name="drq_rd_entry3_dimm"/>
<output name="drq_rd_entry4_dimm"/>
<output name="drq_rd_entry5_dimm"/>
<output name="drq_rd_entry6_dimm"/>
<output name="drq_rd_entry7_dimm"/>
<output name="drq_wr_entry0_rank"/>
<output name="drq_wr_entry1_rank"/>
<output name="drq_wr_entry2_rank"/>
<output name="drq_wr_entry3_rank"/>
<output name="drq_wr_entry4_rank"/>
<output name="drq_wr_entry5_rank"/>
<output name="drq_wr_entry6_rank"/>
<output name="drq_wr_entry7_rank"/>
<output name="drq_wr_entry0_dimm"/>
<output name="drq_wr_entry1_dimm"/>
<output name="drq_wr_entry2_dimm"/>
<output name="drq_wr_entry3_dimm"/>
<output name="drq_wr_entry4_dimm"/>
<output name="drq_wr_entry5_dimm"/>
<output name="drq_wr_entry6_dimm"/>
<output name="drq_wr_entry7_dimm"/>
<output name="drq_wr_queue_ent0"/>
<output name="drq_wr_queue_ent1"/>
<output name="drq_wr_queue_ent2"/>
<output name="drq_wr_queue_ent3"/>
<output name="drq_wr_queue_ent4"/>
<output name="drq_wr_queue_ent5"/>
<output name="drq_wr_queue_ent6"/>
<output name="drq_wr_queue_ent7"/>
<output name="drq_wdq_valid"/>
<output name="drq_rd_index_picked"/>
<output name="drq_wr_index_picked"/>
<output name="drq_wr_id_picked"/>
<output name="drq_rd_addr_picked"/>
<output name="drq_pd_mode_rd_incr"/>
<output name="drq_pd_mode_rd_decr"/>
<output name="drq_pd_mode_wr_incr"/>
<output name="drq_rd_adr_queue7_en"/>
<output name="drq_rd_adr_queue6_en"/>
<output name="drq_rd_adr_queue5_en"/>
<output name="drq_rd_adr_queue4_en"/>
<output name="drq_rd_adr_queue3_en"/>
<output name="drq_rd_adr_queue2_en"/>
<output name="drq_rd_adr_queue1_en"/>
<output name="drq_rd_adr_queue0_en"/>
<output name="drq_wr_adr_queue7_en"/>
<output name="drq_wr_adr_queue6_en"/>
<output name="drq_wr_adr_queue5_en"/>
<output name="drq_wr_adr_queue4_en"/>
<output name="drq_wr_adr_queue3_en"/>
<output name="drq_wr_adr_queue2_en"/>
<output name="drq_wr_adr_queue1_en"/>
<output name="drq_wr_adr_queue0_en"/>
<output name="drq_rd_adr_queue_sel"/>
<output name="drq_req_rdwr_addr_sel"/>
<output name="scan_out"/>
<complexity cyclo1="99" cyclo2="99" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="98" />
<volume nNodes="539" nStmts="0" nExprs="157" nInputs="41" nOutputs="86" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="224" nOther="158" />
</block>
<block name="mcu_ecccor_dp">
<input name="fail_over_mode"/>
<input name="ecc_result_d1"/>
<input name="rdecc_d1"/>
<output name="diff_ecc0_in"/>
<output name="diff_ecc1_in"/>
<output name="diff_ecc2_in"/>
<output name="diff_ecc3_in"/>
<output name="secc_err"/>
<output name="err_nibble"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="89" nStmts="0" nExprs="44" nInputs="3" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="45" />
</block>
<block name="mcu_eccgen_dp">
<input name="din"/>
<input name="adr_parity"/>
<input name="ecc0_in"/>
<input name="ecc1_in"/>
<input name="ecc2_in"/>
<input name="ecc3_in"/>
<output name="ecc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2705" nStmts="0" nExprs="1352" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1353" />
</block>
<block name="mcu_errq_ctl">
<input name="errq_enq"/>
<input name="errq_deq"/>
<input name="errq_din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="errq_dout"/>
<output name="errq_full"/>
<output name="errq_empty"/>
<output name="scan_out"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="274" nStmts="0" nExprs="114" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="45" nOther="115" />
</block>
<block name="mcu_fbd_dp">
<input name="fsr_data"/>
<input name="fsr_stsrx_losdtct"/>
<input name="fsr_stsrx_sync"/>
<input name="fsr_stsrx_testfail"/>
<input name="fsr_rxbclk"/>
<input name="fdout_frame_lock"/>
<input name="fbdic_enable_sync_count"/>
<input name="fdout_rptr0"/>
<input name="fdout_rptr1"/>
<input name="fdout_rptr2"/>
<input name="fdout_rptr3"/>
<input name="fdout_rptr4"/>
<input name="fdout_rptr5"/>
<input name="fdout_rptr6"/>
<input name="fdout_rptr7"/>
<input name="fdout_rptr8"/>
<input name="fdout_rptr9"/>
<input name="fdout_rptr10"/>
<input name="fdout_rptr11"/>
<input name="fdout_rptr12"/>
<input name="fdout_rptr13"/>
<input name="drl2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_mcu_testmode"/>
<input name="tcu_atpg_mode"/>
<output name="fbd_data"/>
<output name="fbd_elect_idle"/>
<output name="fbd_frame_lock"/>
<output name="fbd_testfail"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="408" nStmts="0" nExprs="196" nInputs="30" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="197" />
</block>
<block name="mcu_fbdic_ctl">
<input name="fbd0_elect_idle"/>
<input name="fbd1_elect_idle"/>
<input name="fbd0_frame_lock"/>
<input name="fbd1_frame_lock"/>
<input name="fbd0_testfail"/>
<input name="fbd1_testfail"/>
<input name="drif_ucb_wr_req_vld"/>
<input name="drif_ucb_rd_req_vld"/>
<input name="drif_ucb_addr"/>
<input name="drif_ucb_data"/>
<input name="lndskw0_data"/>
<input name="lndskw1_data"/>
<input name="fbdird_ibrx_data"/>
<input name="drif_dram_cmd_a"/>
<input name="drif_dram_addr_a"/>
<input name="drif_dram_bank_a"/>
<input name="drif_dram_dimm_a"/>
<input name="drif_dram_rank_a"/>
<input name="drif_dram_cmd_b"/>
<input name="drif_dram_addr_b"/>
<input name="drif_dram_bank_b"/>
<input name="drif_dram_dimm_b"/>
<input name="drif_dram_rank_b"/>
<input name="drif_wdata_wsn"/>
<input name="woq_err_st_wait_free"/>
<input name="drif_dram_cmd_c"/>
<input name="drif_dram_addr_c"/>
<input name="drif_dram_bank_c"/>
<input name="drif_dram_dimm_c"/>
<input name="drif_dram_rank_c"/>
<input name="drif_single_channel_mode"/>
<input name="drif_branch_disabled"/>
<input name="drif_mcu_idle"/>
<input name="drif_cke_reg"/>
<input name="drif_stacked_dimm"/>
<input name="drif_num_dimms"/>
<input name="rdpctl_fifo_empty"/>
<input name="rdpctl_crc_recov_err"/>
<input name="rdpctl_crc_unrecov_err"/>
<input name="rdpctl_mask_err"/>
<input name="drif_dbg_trig_reg_ld"/>
<input name="fdout_link_cnt"/>
<input name="drif_err_state_crc_fr"/>
<input name="rdata_err_fbui"/>
<input name="rdata_err_fbri"/>
<input name="fbdird_crc_cmp0_0"/>
<input name="fbdird_crc_cmp0_1"/>
<input name="fbdird_crc_cmp1_0"/>
<input name="fbdird_crc_cmp1_1"/>
<input name="lndskw0_ts0_hdr_match"/>
<input name="lndskw1_ts0_hdr_match"/>
<input name="lndskw0_status_parity"/>
<input name="lndskw1_status_parity"/>
<input name="lndskw0_idle_match"/>
<input name="lndskw1_idle_match"/>
<input name="lndskw0_alert_match"/>
<input name="lndskw1_alert_match"/>
<input name="lndskw0_alert_asserted"/>
<input name="lndskw1_alert_asserted"/>
<input name="lndskw0_nbde"/>
<input name="lndskw1_nbde"/>
<input name="lndskw0_thermal_trip"/>
<input name="lndskw1_thermal_trip"/>
<input name="fbdird0_cnfgreg_data"/>
<input name="fbdird1_cnfgreg_data"/>
<input name="fsr0_mcu_stspll_lock"/>
<input name="fsr1_mcu_stspll_lock"/>
<input name="fsr0_mcu_ststx_testfail"/>
<input name="fsr1_mcu_ststx_testfail"/>
<input name="rdpctl_dtm_atspeed"/>
<input name="ccu_serdes_dtm"/>
<input name="mcu_gnd"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="wmr_scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="aclk_wmr"/>
<input name="tcu_scan_en"/>
<input name="wmr_protect"/>
<input name="tcu_mcu_testmode"/>
<input name="fbdtm_si"/>
<input name="fbdtm_wmr_si"/>
<output name="fbdic_data_sel"/>
<output name="fbdic0_ts_data"/>
<output name="fbdic1_ts_data"/>
<output name="fbdic_ibist_data"/>
<output name="fbdic_f"/>
<output name="fbdic_f_1_l"/>
<output name="fbdic0_chnl_disable"/>
<output name="fbdic1_chnl_disable"/>
<output name="fbdic_a_cmd"/>
<output name="fbdic_bc_cmd"/>
<output name="fbdic0_cmd_crc_sel"/>
<output name="fbdic0_data_crc_sel"/>
<output name="fbdic0_sb_failover"/>
<output name="fbdic0_sb_failover_l"/>
<output name="fbdic0_sb_failover_mask"/>
<output name="fbdic0_sb_failover_mask_l"/>
<output name="fbdic0_nb_failover"/>
<output name="fbdic0_nb_failover_l"/>
<output name="fbdic0_nb_failover_mask"/>
<output name="fbdic0_nb_failover_mask_l"/>
<output name="fbdic1_cmd_crc_sel"/>
<output name="fbdic1_data_crc_sel"/>
<output name="fbdic1_sb_failover"/>
<output name="fbdic1_sb_failover_l"/>
<output name="fbdic1_sb_failover_mask"/>
<output name="fbdic1_sb_failover_mask_l"/>
<output name="fbdic1_nb_failover"/>
<output name="fbdic1_nb_failover_l"/>
<output name="fbdic1_nb_failover_mask"/>
<output name="fbdic1_nb_failover_mask_l"/>
<output name="fbdic_ucb_rd_data"/>
<output name="fbdic_train_state"/>
<output name="fbdic_disable_state"/>
<output name="fbdic_enable_sync_count"/>
<output name="fbdic_sync_frame_req_early3"/>
<output name="fbdic_sync_frame_req_early2"/>
<output name="fbdic_sync_frame_req_early1"/>
<output name="fbdic_sync_frame_req"/>
<output name="fbdic_sync_frame_req_d1"/>
<output name="fbdic_scr_frame_req_d4"/>
<output name="fbdic_l0_state"/>
<output name="fbdic_l0s_lfsr_stall"/>
<output name="fbdic_err_fast_reset_done"/>
<output name="fbdic_chnl_reset_error"/>
<output name="fbdic_chnl_reset_error_mode"/>
<output name="fbdic_special_cmd"/>
<output name="fbdic_special_cmd_l"/>
<output name="fbdic_ibrx_data_sel"/>
<output name="fbdic_ibrx_data_sel_l"/>
<output name="fbdic_rddata_vld"/>
<output name="fbdic_rddata_vld_l"/>
<output name="fbdic_woq_free"/>
<output name="fbdic_clear_wrq_ent"/>
<output name="fbdic_error_mode"/>
<output name="fbdic_fbd_error"/>
<output name="fbdic_crc_error"/>
<output name="fbdic_err_unrecov"/>
<output name="fbdic_err_recov"/>
<output name="fbdic_err_fbr"/>
<output name="fbdic0_inc_wptr"/>
<output name="fbdic0_inc_rptr"/>
<output name="fbdic0_clr_ptrs"/>
<output name="fbdic1_inc_wptr"/>
<output name="fbdic1_inc_rptr"/>
<output name="fbdic1_clr_ptrs"/>
<output name="fbdic_idle_lfsr_reset"/>
<output name="mcu_fsr0_cfgpll_enpll"/>
<output name="mcu_fsr1_cfgpll_enpll"/>
<output name="mcu_fsr01_cfgpll_lb"/>
<output name="mcu_fsr01_cfgpll_mpy"/>
<output name="mcu_fsr0_cfgrx_enrx"/>
<output name="mcu_fsr1_cfgrx_enrx"/>
<output name="mcu_fsr0_cfgrx_entest"/>
<output name="mcu_fsr1_cfgrx_entest"/>
<output name="mcu_fsr0_cfgrx_align"/>
<output name="mcu_fsr1_cfgrx_align"/>
<output name="mcu_fsr0_cfgrx_invpair"/>
<output name="mcu_fsr1_cfgrx_invpair"/>
<output name="mcu_fsr01_cfgrx_eq"/>
<output name="mcu_fsr01_cfgrx_cdr"/>
<output name="mcu_fsr01_cfgrx_term"/>
<output name="mcu_fsr0_cfgtx_entx"/>
<output name="mcu_fsr1_cfgtx_entx"/>
<output name="mcu_fsr0_cfgtx_entest"/>
<output name="mcu_fsr1_cfgtx_entest"/>
<output name="mcu_fsr0_cfgtx_enidl"/>
<output name="mcu_fsr1_cfgtx_enidl"/>
<output name="mcu_fsr0_cfgtx_invpair"/>
<output name="mcu_fsr1_cfgtx_invpair"/>
<output name="mcu_fsr01_cfgtx_enftp"/>
<output name="mcu_fsr01_cfgtx_de"/>
<output name="mcu_fsr01_cfgtx_swing"/>
<output name="mcu_fsr01_cfgtx_cm"/>
<output name="mcu_fsr01_cfgrtx_rate"/>
<output name="mcu_fsr0_testcfg"/>
<output name="mcu_fsr1_testcfg"/>
<output name="fbdic_link_cnt_en"/>
<output name="fbdic_link_cnt_reset"/>
<output name="rdpctl_kp_lnk_up"/>
<output name="rdpctl_kp_lnk_up_clr"/>
<output name="fbdic_serdes_dtm"/>
<output name="fbdic_srds_dtm_muxsel"/>
<output name="fbdic_cfgrd_crc_error"/>
<output name="fbdic_mcu_idle"/>
<output name="scan_out"/>
<output name="fbdic_wmr_scanout"/>
<output name="fbdtm_so"/>
<output name="fbdtm_wmr_so"/>
<complexity cyclo1="247" cyclo2="240" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="238" />
<volume nNodes="4500" nStmts="12" nExprs="1892" nInputs="84" nOutputs="108" nParams="0" nAlwaysClocks="18" nBAssign="19" nNBAssign="0" nWAssign="675" nOther="1884" />
</block>
<block name="mcu_fbdird_dp">
<input name="fbdic0_failover"/>
<input name="fbdic0_failover_l"/>
<input name="fbdic1_failover"/>
<input name="fbdic1_failover_l"/>
<input name="fbdic_rddata_vld"/>
<input name="fbdic_rddata_vld_l"/>
<input name="fbdic_ibrx_data_sel"/>
<input name="fbdic_ibrx_data_sel_l"/>
<input name="fbd0_data"/>
<input name="fbd1_data"/>
<input name="fbdic_idle_lfsr_reset"/>
<input name="fbdic_train_state"/>
<input name="fbdic_disable_state"/>
<input name="lndskw0_data"/>
<input name="lndskw1_data"/>
<input name="crcnd_crc0_0"/>
<input name="crcnd_crc0_1"/>
<input name="crcnd_crc1_0"/>
<input name="crcnd_crc1_1"/>
<input name="crcndf_crc0_0"/>
<input name="crcndf_crc0_1"/>
<input name="crcndf_crc1_0"/>
<input name="crcndf_crc1_1"/>
<input name="drif_single_channel_mode"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_scan_en"/>
<output name="fbdird0_data"/>
<output name="fbdird1_data"/>
<output name="fbdird_ibrx_data"/>
<output name="fbdird_crc_cmp0_0"/>
<output name="fbdird_crc_cmp0_1"/>
<output name="fbdird_crc_cmp1_0"/>
<output name="fbdird_crc_cmp1_1"/>
<output name="bd00"/>
<output name="bd01"/>
<output name="bd10"/>
<output name="bd11"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="221" nStmts="0" nExprs="98" nInputs="32" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="24" nOther="99" />
</block>
<block name="mcu_fbdiwr_dp">
<input name="fbdic0_ts_data"/>
<input name="fbdic1_ts_data"/>
<input name="fbdic_ibist_data"/>
<input name="fbdic_f"/>
<input name="fbdic_f_1_l"/>
<input name="fbdic0_chnl_disable"/>
<input name="fbdic1_chnl_disable"/>
<input name="fbdic_a_cmd"/>
<input name="fbdic_bc_cmd"/>
<input name="fbdic0_cmd_crc_sel"/>
<input name="fbdic1_cmd_crc_sel"/>
<input name="fbdic0_data_crc_sel"/>
<input name="fbdic1_data_crc_sel"/>
<input name="fbdic_special_cmd"/>
<input name="fbdic_special_cmd_l"/>
<input name="fbdic0_failover_mask"/>
<input name="fbdic0_failover_mask_l"/>
<input name="fbdic1_failover_mask"/>
<input name="fbdic1_failover_mask_l"/>
<input name="wrdp_data"/>
<input name="fbd0_data"/>
<input name="fbd1_data"/>
<input name="fbdic_data_sel"/>
<input name="rdpctl_dtm_chnl_enable"/>
<input name="crcsc_crc"/>
<input name="crcscf_crc"/>
<input name="crcsd0_crc"/>
<input name="crcsdf0_crc"/>
<input name="crcsd1_crc"/>
<input name="crcsdf1_crc"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_scan_en"/>
<output name="fbdiwr0_data"/>
<output name="fbdiwr1_data"/>
<output name="fbdiwr_dtm_crc"/>
<output name="bc"/>
<output name="bd0"/>
<output name="bd1"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="429" nStmts="0" nExprs="206" nInputs="38" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="207" />
</block>
<block name="mcu_fbdtm_ctl">
<input name="drif_ucb_wr_req_vld"/>
<input name="drif_ucb_data"/>
<input name="drif_ucb_addr"/>
<input name="drif_dbg_trig_reg_ld"/>
<input name="drif_single_channel_mode"/>
<input name="fbdic_fbd_state"/>
<input name="fbd0_frame_lock"/>
<input name="fbd1_frame_lock"/>
<input name="fbdic_loopback_1"/>
<input name="fbdic_disable_state"/>
<input name="fbdic_serdes_dtm"/>
<input name="fbdic_status_frame"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="wmr_scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="fbdic_aclk_wmr"/>
<input name="tcu_scan_en"/>
<input name="wmr_protect"/>
<input name="tcu_mcu_testmode"/>
<input name="fbdtm_si"/>
<input name="fbdtm_wmr_si"/>
<output name="fbdic_sync_frm_period"/>
<output name="fbdic_sds_config"/>
<output name="fbdic_sds_invert"/>
<output name="fbdic_sds_testcfg"/>
<output name="rdpctl_kp_lnk_up"/>
<output name="rdpctl_kp_lnk_up_clr"/>
<output name="fbdic_idle_lfsr_reset"/>
<output name="mcu_fsr0_cfgrx_align"/>
<output name="mcu_fsr1_cfgrx_align"/>
<output name="mcu_fsr0_cfgtx_enidl"/>
<output name="mcu_fsr1_cfgtx_enidl"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<output name="fbdtm_so"/>
<output name="fbdtm_wmr_so"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="156" nStmts="0" nExprs="54" nInputs="24" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="47" nOther="55" />
</block>
<block name="mcu_fdoklu_ctl">
<input name="rdpctl_kp_lnk_up"/>
<input name="fbdic_link_cnt_en"/>
<input name="fbdic_idle_lfsr_reset"/>
<input name="fbdic_link_cnt_reset"/>
<input name="fbdic_l0_state"/>
<input name="fbd0_frame_lock"/>
<input name="fbd1_frame_lock"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_atpg_mode"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_mcu_testmode"/>
<output name="fdout0_frame_lock_sync"/>
<output name="fdout1_frame_lock_sync"/>
<output name="fdout0_rptr0"/>
<output name="fdout0_rptr1"/>
<output name="fdout0_rptr2"/>
<output name="fdout0_rptr3"/>
<output name="fdout0_rptr4"/>
<output name="fdout0_rptr5"/>
<output name="fdout0_rptr6"/>
<output name="fdout0_rptr7"/>
<output name="fdout0_rptr8"/>
<output name="fdout0_rptr9"/>
<output name="fdout0_rptr10"/>
<output name="fdout0_rptr11"/>
<output name="fdout0_rptr12"/>
<output name="fdout0_rptr13"/>
<output name="fdout1_rptr0"/>
<output name="fdout1_rptr1"/>
<output name="fdout1_rptr2"/>
<output name="fdout1_rptr3"/>
<output name="fdout1_rptr4"/>
<output name="fdout1_rptr5"/>
<output name="fdout1_rptr6"/>
<output name="fdout1_rptr7"/>
<output name="fdout1_rptr8"/>
<output name="fdout1_rptr9"/>
<output name="fdout1_rptr10"/>
<output name="fdout1_rptr11"/>
<output name="fdout1_rptr12"/>
<output name="fdout1_rptr13"/>
<output name="fdout_idle_lfsr"/>
<output name="fdout_idle_lfsr_l_0"/>
<output name="fdout_link_cnt"/>
<output name="fbdic_link_cnt_eq_0_d1"/>
<output name="scan_out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="649" nStmts="0" nExprs="275" nInputs="16" nOutputs="35" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="98" nOther="276" />
</block>
<block name="mcu_fdout_ctl">
<input name="fbdiwr0_data"/>
<input name="fbdiwr1_data"/>
<input name="rdpctl_kp_lnk_up"/>
<input name="fbdic_link_cnt_eq_0_d1"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_atpg_mode"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_mcu_testmode"/>
<output name="mcu_fsr0_data"/>
<output name="mcu_fsr1_data"/>
<output name="scan_out"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="133" nStmts="0" nExprs="59" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="60" />
</block>
<block name="mcu_frdbuf_dp">
<input name="fsr_data"/>
<input name="fsr_stsrx_sync"/>
<input name="fsr_stsrx_losdtct"/>
<input name="fsr_stsrx_testfail"/>
<input name="fdout_rptr"/>
<input name="fdout_frame_lock"/>
<input name="fbdic_enable_sync_count"/>
<input name="rxbclk"/>
<input name="drl2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_mcu_testmode"/>
<input name="tcu_atpg_mode"/>
<input name="scan_in"/>
<output name="frdbuf_data"/>
<output name="frdbuf_elect_idle_sync"/>
<output name="frdbuf_frame_lock"/>
<output name="frdbuf_testfail_sync"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="716" nStmts="0" nExprs="350" nInputs="17" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="351" />
</block>
<block name="mcu_ibist_ctl">
<input name="fbdic_sbfibportctl"/>
<input name="fbdic_sbfibpgctl"/>
<input name="fbdic_sbfibpattbuf1"/>
<input name="fbdic_sbfibtxmsk"/>
<input name="fbdic_sbfibtxshft"/>
<input name="fbdic_sbfibpattbuf2"/>
<input name="fbdic_sbfibpatt2en"/>
<input name="fbdic_txstart"/>
<input name="fbdic_nbfibportctl"/>
<input name="fbdic_nbfibpgctl"/>
<input name="fbdic_nbfibpattbuf1"/>
<input name="fbdic_nbfibrxmsk"/>
<input name="fbdic_nbfibrxshft"/>
<input name="fbdic_nbfibrxlnerr"/>
<input name="fbdic_nbfibpattbuf2"/>
<input name="fbdic_nbfibpatt2en"/>
<input name="fbdic_rxstart"/>
<input name="fbdic_ibrx_start_ld"/>
<input name="fbdic_nbfibportctl_en"/>
<input name="fbdic_errcnt_clr"/>
<input name="fbdic_errstat_clr"/>
<input name="ibist_rxdata"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="ibist_txdata"/>
<output name="ibtx_done"/>
<output name="ibrx_done"/>
<output name="ibrx_rxerrstat"/>
<output name="ibrx_errcnt"/>
<output name="ibrx_errlnnum"/>
<output name="ibrx_errstat"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="19" nStmts="0" nExprs="6" nInputs="27" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="7" />
</block>
<block name="mcu_ibrxcn_ctl">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="rxloopcnt_ld"/>
<input name="rxloopcnt_en"/>
<input name="ovrrxloopcnt"/>
<input name="rxinv_shift"/>
<input name="rxauto_inv_en"/>
<input name="rxinv_en_data"/>
<input name="rxpatcnt_ld"/>
<input name="rxpatcnt_en"/>
<input name="rxpat_data"/>
<input name="rxmodcnt_ld"/>
<input name="rxmodcnt_en"/>
<input name="rxmod_data"/>
<input name="rxcnstcnt_ld"/>
<input name="rxcnstcnt_en"/>
<input name="rxcnst_data"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="scan_out"/>
<output name="rxovrloopcnt"/>
<output name="rxpatloopcnt"/>
<output name="rxmodloopcnt"/>
<output name="rxcnstgencnt"/>
<output name="rxinv_en_pat"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="65" nStmts="0" nExprs="25" nInputs="20" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="26" />
</block>
<block name="mcu_ibrx_ctl">
<input name="fbdic_nbfibportctl"/>
<input name="fbdic_nbfibpgctl"/>
<input name="fbdic_nbfibpattbuf1"/>
<input name="fbdic_nbfibrxmsk"/>
<input name="fbdic_nbfibrxshft"/>
<input name="fbdic_nbfibrxlnerr"/>
<input name="fbdic_nbfibpattbuf2"/>
<input name="fbdic_nbfibpatt2en"/>
<input name="fbdic_rxstart"/>
<input name="fbdic_ibrx_start_ld"/>
<input name="fbdic_nbfibportctl_en"/>
<input name="fbdic_errcnt_clr"/>
<input name="fbdic_errstat_clr"/>
<input name="ibist_rxdata"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l1clk"/>
<output name="ibrx_done"/>
<output name="ibrx_rxerrstat"/>
<output name="ibrx_errcnt"/>
<output name="ibrx_errlnnum"/>
<output name="ibrx_errstat"/>
<output name="scan_out"/>
<complexity cyclo1="80" cyclo2="76" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="74" />
<volume nNodes="285" nStmts="8" nExprs="72" nInputs="19" nOutputs="6" nParams="0" nAlwaysClocks="24" nBAssign="12" nNBAssign="0" nWAssign="101" nOther="68" />
</block>
<block name="mcu_ibrxla_ctl">
<input name="txstart_en"/>
<input name="rxfibpattbuf1"/>
<input name="rxfibpattbuf2"/>
<input name="rxstop_data1"/>
<input name="rxstop_data2"/>
<input name="rxfibpatt2en"/>
<input name="rxcnstgenset"/>
<input name="fibrxmsk"/>
<input name="rxinv_en_pat"/>
<input name="rxupper"/>
<input name="rxpat_sel"/>
<input name="rxsel_pat"/>
<input name="rxstop_sel"/>
<input name="rx_check_period"/>
<input name="rx_datain"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="l1clk"/>
<output name="rxerr_count"/>
<output name="rxerrlnnum"/>
<output name="rx_out"/>
<output name="scan_out"/>
<complexity cyclo1="49" cyclo2="35" nCaseStmts="1" nCaseItems="15" nLoops="0" nIfStmts="33" />
<volume nNodes="637" nStmts="1" nExprs="268" nInputs="20" nOutputs="4" nParams="0" nAlwaysClocks="14" nBAssign="15" nNBAssign="0" nWAssign="68" nOther="271" />
</block>
<block name="mcu_ibrxlg_ctl">
<input name="rxpat1_data"/>
<input name="rxstop_data1"/>
<input name="rxstop_data2"/>
<input name="rxfibpattbuf2"/>
<input name="rxinv"/>
<input name="rxpat_sel"/>
<input name="rxstop_sel"/>
<input name="rxsel_pat"/>
<input name="rxfibpatt2en"/>
<input name="rxcnstgenset"/>
<input name="fibrxmsk"/>
<output name="rx_out"/>
<complexity cyclo1="15" cyclo2="5" nCaseStmts="2" nCaseItems="12" nLoops="0" nIfStmts="2" />
<volume nNodes="55" nStmts="2" nExprs="14" nInputs="11" nOutputs="1" nParams="0" nAlwaysClocks="7" nBAssign="12" nNBAssign="0" nWAssign="3" nOther="17" />
</block>
<block name="mcu_ibtxcn_ctl">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="loopcnt_ld"/>
<input name="loopcnt_en"/>
<input name="txovrloopcnt"/>
<input name="inv_shift"/>
<input name="txauto_inv_en"/>
<input name="txinv_en_data"/>
<input name="patcnt_ld"/>
<input name="patcnt_en"/>
<input name="txpat_data"/>
<input name="modcnt_ld"/>
<input name="modcnt_en"/>
<input name="txmod_data"/>
<input name="cnstcnt_ld"/>
<input name="cnstcnt_en"/>
<input name="txcnst_data"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="scan_out"/>
<output name="ovrloopcnt"/>
<output name="patloopcnt"/>
<output name="modloopcnt"/>
<output name="cnstgencnt"/>
<output name="inv_en_pat"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="65" nStmts="0" nExprs="25" nInputs="20" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="26" />
</block>
<block name="mcu_ibtx_ctl">
<input name="fbdic_sbfibportctl"/>
<input name="fbdic_sbfibpgctl"/>
<input name="fbdic_sbfibpattbuf1"/>
<input name="fbdic_sbfibtxmsk"/>
<input name="fbdic_sbfibtxshft"/>
<input name="fbdic_sbfibpattbuf2"/>
<input name="fbdic_sbfibpatt2en"/>
<input name="fbdic_txstart"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l1clk"/>
<output name="ibist_txdata"/>
<output name="ibtx_done"/>
<output name="scan_out"/>
<complexity cyclo1="47" cyclo2="43" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="41" />
<volume nNodes="208" nStmts="5" nExprs="49" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="22" nBAssign="9" nNBAssign="0" nWAssign="75" nOther="48" />
</block>
<block name="mcu_ibtxla_ctl">
<input name="txfibpattbuf1"/>
<input name="txfibpattbuf2"/>
<input name="inv_en_pat"/>
<input name="upper"/>
<input name="pat_sel"/>
<input name="sel_pat"/>
<input name="txfibpatt2en"/>
<input name="txcnstgenset"/>
<input name="txfibtxmsk"/>
<output name="tx_out"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="192" nStmts="0" nExprs="90" nInputs="9" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="91" />
</block>
<block name="mcu_ibtxlg_ctl">
<input name="pat1_data"/>
<input name="fibpattbuf2"/>
<input name="inv"/>
<input name="pat_sel"/>
<input name="sel_pat"/>
<input name="fibpatt2en"/>
<input name="cnstgenset"/>
<input name="fibtxmsk"/>
<output name="tx_out"/>
<complexity cyclo1="13" cyclo2="3" nCaseStmts="2" nCaseItems="12" nLoops="0" nIfStmts="0" />
<volume nNodes="54" nStmts="2" nExprs="14" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="7" nBAssign="12" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="mcu_ibtxsm_ctl">
<input name="txstart_en"/>
<input name="ovrloopcnt"/>
<input name="cnstgencnt"/>
<input name="modloopcnt"/>
<input name="patloopcnt"/>
<input name="txmodperiod"/>
<input name="txptgenord"/>
<input name="txloopcon"/>
<input name="txstoponerr"/>
<input name="txinitr"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="ibist_sel"/>
<output name="pat_sel"/>
<output name="sel_pat"/>
<output name="inv_shift"/>
<output name="patcnt_en"/>
<output name="modcnt_en"/>
<output name="cnstcnt_en"/>
<output name="loopcnt_en"/>
<output name="patcnt_ld"/>
<output name="modcnt_ld"/>
<output name="cnstcnt_ld"/>
<output name="loopcnt_ld"/>
<output name="upper"/>
<output name="tx_done"/>
<output name="txerrstat"/>
<output name="scan_out"/>
<complexity cyclo1="234" cyclo2="29" nCaseStmts="5" nCaseItems="210" nLoops="0" nIfStmts="23" />
<volume nNodes="901" nStmts="28" nExprs="238" nInputs="15" nOutputs="16" nParams="0" nAlwaysClocks="8" nBAssign="392" nNBAssign="0" nWAssign="17" nOther="218" />
</block>
<block name="mcu_l2ecc_dp">
<input name="din"/>
<input name="mecc_err"/>
<input name="pa_err"/>
<output name="parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="403" nStmts="0" nExprs="201" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="202" />
</block>
<block name="mcu_l2if_ctl">
<input name="l2t_mcu_rd_req"/>
<input name="l2t_mcu_rd_dummy_req"/>
<input name="l2t_mcu_rd_req_id"/>
<input name="l2t_mcu_addr"/>
<input name="l2t_mcu_wr_req"/>
<input name="l2b_mcu_data_vld"/>
<input name="l2b_mcu_data_mecc"/>
<input name="drq_rdq_free"/>
<input name="woq_wdq_entry_free"/>
<input name="drif_stacked_dimm"/>
<input name="drif_addr_bank_low_sel"/>
<input name="drif_mem_type"/>
<input name="drif_num_dimms"/>
<input name="drif_single_channel_mode"/>
<input name="rdata_pm_1mcu"/>
<input name="rdata_pm_2mcu"/>
<input name="rdpctl_dummy_data_valid"/>
<input name="mbist_run"/>
<input name="mbist_addr"/>
<input name="mbist_wdata_0"/>
<input name="mbist_wdqrf0_wr_en"/>
<input name="mbist_wdqrf1_wr_en"/>
<input name="ccu_mcu_ddr_cmp_sync_en"/>
<input name="ccu_mcu_cmp_ddr_sync_en"/>
<input name="ccu_mcu_cmp_io_sync_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="mcu_ucb_rd_req_in"/>
<output name="mcu_ucb_wr_req_in"/>
<output name="mcu_l2t_rd_ack"/>
<output name="mcu_l2t_wr_ack"/>
<output name="l2if_mcu_data_mecc"/>
<output name="l2if_data_wr_addr"/>
<output name="l2if_wdq_rd_inh"/>
<output name="l2if_wdq_we"/>
<output name="l2if_wdq_wadr"/>
<output name="l2if_wdq_in_cntr"/>
<output name="l2if_wr_req"/>
<output name="l2if_rd_req"/>
<output name="l2if_rd_dummy_req"/>
<output name="l2if_rd_dummy_req_addr5"/>
<output name="l2if_rd_dummy_req_id"/>
<output name="l2if_rd_dummy_addr_err"/>
<output name="l2if_rd_rank_adr"/>
<output name="l2if_rd_dimm_adr"/>
<output name="l2if_rd_bank_adr"/>
<output name="l2if_rd_ras_adr"/>
<output name="l2if_rd_cas_adr"/>
<output name="l2if_rd_addr_err"/>
<output name="l2if_rd_addr_parity"/>
<output name="l2if_rd_req_id"/>
<output name="l2if_wr_rank_adr"/>
<output name="l2if_wr_dimm_adr"/>
<output name="l2if_wr_bank_adr"/>
<output name="l2if_wr_ras_adr"/>
<output name="l2if_wr_cas_adr"/>
<output name="l2if_wr_addr_err"/>
<output name="l2if_wr_addr_parity"/>
<output name="scan_out"/>
<complexity cyclo1="32" cyclo2="32" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="31" />
<volume nNodes="652" nStmts="0" nExprs="273" nInputs="31" nOutputs="32" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="105" nOther="274" />
</block>
<block name="mcu_l2rdmx_dp">
<input name="mbist_run_d1"/>
<input name="mbist_run_d1_l"/>
<input name="mbist_wdata"/>
<input name="l2b0_mcu_wr_data_r5"/>
<input name="l2b1_mcu_wr_data_r5"/>
<input name="rddata_sel"/>
<input name="pa_err"/>
<input name="dr_secc_err"/>
<input name="dr_mecc_err"/>
<input name="rddata"/>
<input name="rdpctl_l2t0_data_valid"/>
<input name="rdpctl_l2t1_data_valid"/>
<input name="rdpctl_qword_id"/>
<input name="rdpctl_rd_req_id"/>
<input name="l2if0_rd_rank_adr"/>
<input name="l2if0_rd_dimm_adr"/>
<input name="l2if0_rd_bank_adr"/>
<input name="l2if0_rd_ras_adr"/>
<input name="l2if0_rd_cas_adr"/>
<input name="l2if0_rd_addr_err"/>
<input name="l2if0_rd_addr_parity"/>
<input name="l2if0_rd_req_id"/>
<input name="l2if0_wr_rank_adr"/>
<input name="l2if0_wr_dimm_adr"/>
<input name="l2if0_wr_bank_adr"/>
<input name="l2if0_wr_ras_adr"/>
<input name="l2if0_wr_cas_adr"/>
<input name="l2if0_wr_addr_err"/>
<input name="l2if0_wr_addr_parity"/>
<input name="l2if1_rd_rank_adr"/>
<input name="l2if1_rd_dimm_adr"/>
<input name="l2if1_rd_bank_adr"/>
<input name="l2if1_rd_ras_adr"/>
<input name="l2if1_rd_cas_adr"/>
<input name="l2if1_rd_addr_err"/>
<input name="l2if1_rd_addr_parity"/>
<input name="l2if1_rd_req_id"/>
<input name="l2if1_wr_rank_adr"/>
<input name="l2if1_wr_dimm_adr"/>
<input name="l2if1_wr_bank_adr"/>
<input name="l2if1_wr_ras_adr"/>
<input name="l2if1_wr_cas_adr"/>
<input name="l2if1_wr_addr_err"/>
<input name="l2if1_wr_addr_parity"/>
<input name="l2clk"/>
<input name="ddr_cmp_sync_en"/>
<input name="cmp_ddr_sync_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="bank0_l2wr_data"/>
<output name="bank1_l2wr_data"/>
<output name="l2_secc_err_dly1"/>
<output name="l2_mecc_err_dly1"/>
<output name="mcu_rddata"/>
<output name="mcu_rdecc"/>
<output name="mcu_l2t0_qword_id_r0"/>
<output name="mcu_l2t0_data_vld_r0"/>
<output name="mcu_l2t0_rd_req_id_r0"/>
<output name="mcu_l2t1_qword_id_r0"/>
<output name="mcu_l2t1_data_vld_r0"/>
<output name="mcu_l2t1_rd_req_id_r0"/>
<output name="l2b0_rd_rank_adr"/>
<output name="l2b0_rd_dimm_adr"/>
<output name="l2b0_rd_bank_adr"/>
<output name="l2b0_rd_ras_adr"/>
<output name="l2b0_rd_cas_adr"/>
<output name="l2b0_rd_addr_err"/>
<output name="l2b0_rd_addr_par"/>
<output name="l2b0_l2rd_req_id"/>
<output name="l2b0_wr_rank_adr"/>
<output name="l2b0_wr_dimm_adr"/>
<output name="l2b0_wr_bank_adr"/>
<output name="l2b0_wr_ras_adr"/>
<output name="l2b0_wr_cas_adr"/>
<output name="l2b0_wr_addr_err"/>
<output name="l2b0_wr_addr_par"/>
<output name="l2b1_rd_rank_adr"/>
<output name="l2b1_rd_dimm_adr"/>
<output name="l2b1_rd_bank_adr"/>
<output name="l2b1_rd_ras_adr"/>
<output name="l2b1_rd_cas_adr"/>
<output name="l2b1_rd_addr_err"/>
<output name="l2b1_rd_addr_par"/>
<output name="l2b1_l2rd_req_id"/>
<output name="l2b1_wr_rank_adr"/>
<output name="l2b1_wr_dimm_adr"/>
<output name="l2b1_wr_bank_adr"/>
<output name="l2b1_wr_ras_adr"/>
<output name="l2b1_wr_cas_adr"/>
<output name="l2b1_wr_addr_err"/>
<output name="l2b1_wr_addr_par"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="318" nStmts="0" nExprs="147" nInputs="52" nOutputs="43" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="148" />
</block>
<block name="mcu_latq_ctl">
<input name="latq_enq"/>
<input name="latq_deq"/>
<input name="latq_din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="latq_dout"/>
<output name="latq_full"/>
<output name="latq_empty"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="484" nStmts="0" nExprs="204" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="75" nOther="205" />
</block>
<block name="mcu_lndskw_dp">
<input name="fbd_data"/>
<input name="fbdic_clr_ptrs"/>
<input name="fbdic_inc_wptr"/>
<input name="fbdic_inc_rptr"/>
<input name="fbdic_failover_mask"/>
<input name="fbdic_failover_mask_l"/>
<input name="fdout_idle_lfsr"/>
<input name="fdout_idle_lfsr_l_0"/>
<input name="fdout_idle_lfsr_0"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="wmr_scan_in"/>
<input name="aclk_wmr"/>
<output name="lndskw_data"/>
<output name="lndskw_ts0_hdr_match"/>
<output name="lndskw_status_parity"/>
<output name="lndskw_idle_match"/>
<output name="lndskw_alert_match"/>
<output name="lndskw_alert_asserted"/>
<output name="lndskw_nbde"/>
<output name="lndskw_thermal_trip"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="666" nStmts="0" nExprs="317" nInputs="17" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="31" nOther="318" />
</block>
<block name="mcu_mbist_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mcu_mbist_start"/>
<input name="mcu_mbist_bisi_mode"/>
<input name="mcu_mbist_user_mode"/>
<input name="read_data"/>
<output name="mcu_mbist_run"/>
<output name="mcu_mbist_addr"/>
<output name="mcu_mbist_sel_bank0or1"/>
<output name="mcu_mbist_sel_hiorlo_72bits"/>
<output name="mcu_mbist_wdata"/>
<output name="mcu_mbist_wdqrf00_wr_en"/>
<output name="mcu_mbist_wdqrf00_rd_en"/>
<output name="mcu_mbist_wdqrf01_wr_en"/>
<output name="mcu_mbist_wdqrf01_rd_en"/>
<output name="mcu_mbist_wdqrf10_wr_en"/>
<output name="mcu_mbist_wdqrf10_rd_en"/>
<output name="mcu_mbist_wdqrf11_wr_en"/>
<output name="mcu_mbist_wdqrf11_rd_en"/>
<output name="scan_out"/>
<output name="mcu_mbist_done"/>
<output name="mcu_mbist_fail"/>
<complexity cyclo1="61" cyclo2="61" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="60" />
<volume nNodes="473" nStmts="0" nExprs="155" nInputs="10" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="162" nOther="156" />
</block>
<block name="mcu_nibcor_dp">
<input name="diffecc2_nz"/>
<input name="diff_ecc2"/>
<input name="diff_ecc1"/>
<output name="result"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="930" nStmts="0" nExprs="464" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="465" />
</block>
<block name="mcu_otq_ctl">
<input name="otq_enq"/>
<input name="otq_deq"/>
<input name="otq_din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="otq_dout"/>
<output name="next_otq_dout_9"/>
<output name="otq_full"/>
<output name="otq_empty"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="256" nStmts="0" nExprs="106" nInputs="8" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="43" nOther="107" />
</block>
<block name="mcu_pdmc_ctl">
<input name="drq0_pd_mode_rd_incr"/>
<input name="drq1_pd_mode_rd_incr"/>
<input name="drq0_pd_mode_wr_incr"/>
<input name="drq1_pd_mode_wr_incr"/>
<input name="drif_pd_mode_scrub_incr"/>
<input name="drif_pd_mode_err_incr"/>
<input name="woq_pd_mode_wr_err_incr"/>
<input name="drq0_pd_mode_rd_decr"/>
<input name="drq1_pd_mode_rd_decr"/>
<input name="woq_pd_mode_wr_decr"/>
<input name="drif_pd_mode_scrub_decr"/>
<input name="drif_pd_mode_err_decr"/>
<input name="woq_pd_mode_wr_err_decr"/>
<input name="drif_pdx_issued"/>
<input name="drif_pde_issued"/>
<input name="fbdic_l0_state"/>
<input name="drif_pdmc_enable"/>
<input name="drif_refresh_mode"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="drif_pdmc_idle"/>
<input name="dal_reg"/>
<input name="ral_reg"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="pdmc_pde_pending"/>
<output name="pdmc_pdx_pending"/>
<output name="pdmc_rank_avail"/>
<output name="scan_out"/>
<complexity cyclo1="19" cyclo2="15" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="13" />
<volume nNodes="122" nStmts="7" nExprs="36" nInputs="27" nOutputs="4" nParams="0" nAlwaysClocks="7" nBAssign="11" nNBAssign="0" nWAssign="28" nOther="33" />
</block>
<block name="mcu_pdmchi_ctl">
<input name="drq0_pd_mode_rd_incr"/>
<input name="drq1_pd_mode_rd_incr"/>
<input name="drq0_pd_mode_wr_incr"/>
<input name="drq1_pd_mode_wr_incr"/>
<input name="drif_pd_mode_scrub_incr"/>
<input name="drif_pd_mode_err_incr"/>
<input name="woq_pd_mode_wr_err_incr"/>
<input name="drq0_pd_mode_rd_decr"/>
<input name="drq1_pd_mode_rd_decr"/>
<input name="woq_pd_mode_wr_decr"/>
<input name="drif_pd_mode_scrub_decr"/>
<input name="drif_pd_mode_err_decr"/>
<input name="woq_pd_mode_wr_err_decr"/>
<input name="drif_pdx_issued"/>
<input name="drif_pde_issued"/>
<input name="fbdic_l0_state"/>
<input name="drif_pdmc_enable"/>
<input name="drif_refresh_mode"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="dal_reg"/>
<input name="ral_reg"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="pdmc_pde_pending"/>
<output name="pdmc_pdx_pending"/>
<output name="pdmc_rank_avail"/>
<output name="scan_out"/>
<complexity cyclo1="19" cyclo2="15" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="13" />
<volume nNodes="122" nStmts="7" nExprs="36" nInputs="26" nOutputs="4" nParams="0" nAlwaysClocks="7" nBAssign="11" nNBAssign="0" nWAssign="28" nOther="33" />
</block>
<block name="mcu_rdata_ctl">
<input name="ccu_mcu_cmp_io_sync_en"/>
<input name="ccu_mcu_cmp_ddr_sync_en"/>
<input name="ccu_mcu_ddr_cmp_sync_en"/>
<input name="ccu_mcu_io_cmp_sync_en"/>
<input name="ucb_rdata_selfrsh"/>
<input name="ucb_mcu_rd_req_vld"/>
<input name="ucb_mcu_wr_req_vld"/>
<input name="ucb_mcu_addr"/>
<input name="ucb_mcu_data"/>
<input name="ucb_err_ecci"/>
<input name="ucb_err_fbri"/>
<input name="ucb_err_fbui"/>
<input name="drif_rdata_ack_vld"/>
<input name="drif_rdata_nack_vld"/>
<input name="drif_rdata_data"/>
<input name="fbdic_err_fbr"/>
<input name="rdpctl_l2t0_data_valid"/>
<input name="rdpctl_l2t1_data_valid"/>
<input name="rdpctl_qword_id"/>
<input name="rdpctl_rd_req_id"/>
<input name="rdpctl_pa_err"/>
<input name="rdpctl_scrb0_err_valid"/>
<input name="rdpctl_scrb1_err_valid"/>
<input name="rdpctl_fbd0_recov_err"/>
<input name="rdpctl_fbd1_recov_err"/>
<input name="rdpctl_fbd_unrecov_err"/>
<input name="rdpctl_secc_cnt_intr"/>
<input name="rdpctl_dbg_trig_enable"/>
<input name="fbdic_fbd_error"/>
<input name="drif_mcu_error_mode"/>
<input name="woq_wr_req_out"/>
<input name="ucb_pm"/>
<input name="ucb_pm_ba01"/>
<input name="ucb_pm_ba23"/>
<input name="ucb_pm_ba45"/>
<input name="ucb_pm_ba67"/>
<input name="readdp_l2_secc_err_dly1"/>
<input name="readdp_l2_mecc_err_dly1"/>
<input name="mbist_run"/>
<input name="mbist_addr"/>
<input name="mbist_sel_bank0or1"/>
<input name="mbist_sel_hiorlo_72bits"/>
<input name="mbist_wdqrf00_rd_en"/>
<input name="mbist_wdqrf01_rd_en"/>
<input name="mbist_wdqrf10_rd_en"/>
<input name="mbist_wdqrf11_rd_en"/>
<input name="drif0_wdq_rd"/>
<input name="drif1_wdq_rd"/>
<input name="drif_wdq_radr"/>
<input name="wdqrf00_data"/>
<input name="wdqrf01_data"/>
<input name="wdqrf10_data"/>
<input name="wdqrf11_data"/>
<input name="fbdic_srds_dtm_muxsel"/>
<input name="cmp_array_wr_inhibit"/>
<input name="dr_array_wr_inhibit"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="mcu_ucb_rd_request_out"/>
<output name="mcu_ucb_wr_req_out"/>
<output name="mcu_ucb_mecc_err"/>
<output name="mcu_ucb_secc_err"/>
<output name="mcu_ucb_fbd_err"/>
<output name="mcu_ucb_err_mode"/>
<output name="mcu_ucb_err_event"/>
<output name="mcu_l2t0_qword_id_r0"/>
<output name="mcu_l2t0_data_vld_r0"/>
<output name="mcu_l2t0_rd_req_id_r0"/>
<output name="mcu_l2t0_mecc_err_r3"/>
<output name="mcu_l2t0_secc_err_r3"/>
<output name="mcu_l2t0_scb_mecc_err"/>
<output name="mcu_l2t0_scb_secc_err"/>
<output name="mcu_l2t1_qword_id_r0"/>
<output name="mcu_l2t1_data_vld_r0"/>
<output name="mcu_l2t1_rd_req_id_r0"/>
<output name="mcu_l2t1_mecc_err_r3"/>
<output name="mcu_l2t1_secc_err_r3"/>
<output name="mcu_l2t1_scb_mecc_err"/>
<output name="mcu_l2t1_scb_secc_err"/>
<output name="rdata_drif_rd_req_vld"/>
<output name="rdata_drif_wr_req_vld"/>
<output name="rdata_drif_addr"/>
<output name="rdata_drif_data"/>
<output name="rdata_mcu_selfrsh"/>
<output name="rdata_err_ecci"/>
<output name="rdata_err_fbri"/>
<output name="rdata_err_fbui"/>
<output name="mcu_ucb_ack_vld"/>
<output name="mcu_ucb_nack_vld"/>
<output name="mcu_ucb_data"/>
<output name="rdata_err_intr"/>
<output name="rdata_err_fbr"/>
<output name="rdata_cmp_ddr_sync_en"/>
<output name="rdata_ddr_cmp_sync_en"/>
<output name="rdata_rddata_sel"/>
<output name="rdata_pa_err"/>
<output name="rdata_pm_1mcu"/>
<output name="rdata_pm_2mcu"/>
<output name="mbist_read_data"/>
<output name="rdata0_wdq_rd"/>
<output name="rdata1_wdq_rd"/>
<output name="rdata_wdq_radr"/>
<output name="mbist_run_d1"/>
<output name="mbist_run_d1_l"/>
<output name="mbist_sel_hiorlo_72bits_d1"/>
<output name="mbist_sel_bank0or1_d1"/>
<output name="rdata_serdes_dtm"/>
<output name="array_wr_inhibit"/>
<output name="scan_out"/>
<complexity cyclo1="26" cyclo2="26" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="25" />
<volume nNodes="909" nStmts="0" nExprs="388" nInputs="62" nOutputs="51" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="132" nOther="389" />
</block>
<block name="mcu_rdpctl_ctl">
<input name="fbdic_serdes_dtm"/>
<input name="fbdic_rddata_vld"/>
<input name="fbdic_crc_error"/>
<input name="fbdic_chnl_reset_error"/>
<input name="drif_err_state_crc_fr"/>
<input name="fbdic_chnl_reset_error_mode"/>
<input name="fbdic_err_unrecov"/>
<input name="fbdic_err_recov"/>
<input name="fbdic_cfgrd_crc_error"/>
<input name="drif_send_info_val"/>
<input name="drif_send_info"/>
<input name="readdp_ecc_single_err"/>
<input name="readdp_ecc_multi_err"/>
<input name="readdp0_syndrome"/>
<input name="readdp1_syndrome"/>
<input name="readdp0_ecc_loc"/>
<input name="readdp1_ecc_loc"/>
<input name="drif_scrub_addr"/>
<input name="mcu_id"/>
<input name="drif_single_channel_mode"/>
<input name="l2if0_rd_dummy_req"/>
<input name="l2if0_rd_dummy_req_addr5"/>
<input name="l2if0_rd_dummy_req_id"/>
<input name="l2if0_rd_dummy_addr_err"/>
<input name="l2if1_rd_dummy_req"/>
<input name="l2if1_rd_dummy_req_addr5"/>
<input name="l2if1_rd_dummy_req_id"/>
<input name="l2if1_rd_dummy_addr_err"/>
<input name="drif_ucb_data_39to0"/>
<input name="drif_ucb_data_63to54"/>
<input name="drif_err_sts_reg_ld"/>
<input name="drif_err_addr_reg_ld"/>
<input name="drif_err_cnt_reg_ld"/>
<input name="drif_err_loc_reg_ld"/>
<input name="drif_err_retry_reg_ld"/>
<input name="drif_dbg_trig_reg_ld"/>
<input name="rdata_err_ecci"/>
<input name="rdata_pm_1mcu"/>
<input name="rdata_pm_2mcu"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="wmr_scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="aclk_wmr"/>
<input name="tcu_scan_en"/>
<input name="wmr_protect"/>
<output name="rdpctl_scrub_addrinc_en"/>
<output name="rdpctl_err_addr_reg"/>
<output name="rdpctl_err_sts_reg"/>
<output name="rdpctl_err_loc"/>
<output name="rdpctl_err_cnt"/>
<output name="rdpctl_err_retry_reg"/>
<output name="rdpctl_dbg_trig_enable"/>
<output name="rdpctl_drq0_clear_ent"/>
<output name="rdpctl_drq1_clear_ent"/>
<output name="rdpctl_err_fifo_enq"/>
<output name="rdpctl_err_fifo_data"/>
<output name="rdpctl_fifo_empty"/>
<output name="rdpctl_fifo_full"/>
<output name="rdpctl_no_crc_err"/>
<output name="rdpctl_crc_err"/>
<output name="rdpctl_fbd0_recov_err"/>
<output name="rdpctl_fbd1_recov_err"/>
<output name="rdpctl_fbd_unrecov_err"/>
<output name="rdpctl_crc_recov_err"/>
<output name="rdpctl_crc_unrecov_err"/>
<output name="rdpctl_scrub_read_done"/>
<output name="rdpctl_scrb0_err_valid"/>
<output name="rdpctl_scrb1_err_valid"/>
<output name="rdpctl_l2t0_data_valid"/>
<output name="rdpctl_l2t1_data_valid"/>
<output name="rdpctl_qword_id"/>
<output name="rdpctl_rd_req_id"/>
<output name="rdpctl_pa_err"/>
<output name="rdpctl_radr_parity"/>
<output name="rdpctl_rddata_en"/>
<output name="rdpctl_inj_ecc_err"/>
<output name="rdpctl0_dummy_data_valid"/>
<output name="rdpctl1_dummy_data_valid"/>
<output name="rdpctl_secc_cnt_intr"/>
<output name="rdpctl_scrub_wren"/>
<output name="rdpctl_mask_err"/>
<output name="rdpctl_dtm_mask_chnl"/>
<output name="rdpctl_dtm_atspeed"/>
<output name="rdpctl_dtm_chnl_enable"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="49" cyclo2="49" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="48" />
<volume nNodes="879" nStmts="0" nExprs="338" nInputs="48" nOutputs="41" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="202" nOther="339" />
</block>
<block name="mcu_readdp_dp">
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="rddata_en"/>
<input name="radr_parity"/>
<input name="inj_ecc_err"/>
<input name="io_mcu_ecc_in"/>
<input name="io_mcu_data_in"/>
<input name="fail_over_mode"/>
<input name="fail_over_mask"/>
<input name="fail_over_mask_l"/>
<input name="fbdic_rddata_vld"/>
<output name="scan_out"/>
<output name="dr_secc_err"/>
<output name="dr_mecc_err"/>
<output name="rddata"/>
<output name="ecc_loc"/>
<output name="cor_rddata"/>
<output name="syndrome"/>
<output name="mcu_gnd"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2216" nStmts="0" nExprs="1099" nInputs="15" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="1100" />
</block>
<block name="mcu_reqq_ctl">
<input name="drif0_raw_hazard"/>
<input name="l2if0_rd_req"/>
<input name="l2if0_wr_req"/>
<input name="drif0_cpu_wr_addr"/>
<input name="l2if0_wdq_in_cntr"/>
<input name="l2b0_rd_rank_adr"/>
<input name="l2b0_rd_dimm_adr"/>
<input name="l2b0_rd_bank_adr"/>
<input name="l2b0_rd_addr_err"/>
<input name="l2b0_rd_addr_par"/>
<input name="l2b0_wr_rank_adr"/>
<input name="l2b0_wr_dimm_adr"/>
<input name="l2b0_wr_bank_adr"/>
<input name="l2b0_wr_addr_err"/>
<input name="l2b0_wr_addr_par"/>
<input name="rdpctl_drq0_clear_ent"/>
<input name="drif_drq0_clear_ent"/>
<input name="drif0_rd_entry_picked"/>
<input name="drif1_raw_hazard"/>
<input name="l2if1_rd_req"/>
<input name="l2if1_wr_req"/>
<input name="drif1_cpu_wr_addr"/>
<input name="l2if1_wdq_in_cntr"/>
<input name="l2b1_rd_rank_adr"/>
<input name="l2b1_rd_dimm_adr"/>
<input name="l2b1_rd_bank_adr"/>
<input name="l2b1_rd_addr_err"/>
<input name="l2b1_rd_addr_par"/>
<input name="l2b1_wr_rank_adr"/>
<input name="l2b1_wr_dimm_adr"/>
<input name="l2b1_wr_bank_adr"/>
<input name="l2b1_wr_addr_err"/>
<input name="l2b1_wr_addr_par"/>
<input name="rdpctl_drq1_clear_ent"/>
<input name="drif_drq1_clear_ent"/>
<input name="drif1_rd_entry_picked"/>
<input name="drif_wr_entry_picked"/>
<input name="drif_mcu_state_1"/>
<input name="drif_mcu_state_2"/>
<input name="drif_mcu_state_3"/>
<input name="drif_mcu_state_4"/>
<input name="drif_mcu_state_5"/>
<input name="drif_mcu_state_6"/>
<input name="drif_init"/>
<input name="drif_init_mcu_done"/>
<input name="drif_cmd_picked"/>
<input name="drif_blk_new_openbank"/>
<input name="drif_refresh_rank"/>
<input name="drif_rd_picked"/>
<input name="drif_wr_picked"/>
<input name="drif_eight_bank_mode"/>
<input name="drif_stacked_dimm"/>
<input name="drif_sync_frame_req_l"/>
<input name="drif_sync_frame_req_early3_l"/>
<input name="drif_single_channel_mode"/>
<input name="drif_pd_mode_pending"/>
<input name="drif_err_fifo_empty"/>
<input name="pdmc_rank_avail"/>
<input name="drif_dimm_rd_available"/>
<input name="drif_dimm_wr_available"/>
<input name="drif_wr_bc_stall"/>
<input name="drif_hw_selfrsh"/>
<input name="fbdic_l0_state"/>
<input name="fbdic_chnl_reset_error_mode"/>
<input name="drif_woq_free"/>
<input name="fbdic_clear_wrq_ent"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="fbdic_error_mode"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="woq_entry0"/>
<output name="woq_entry1"/>
<output name="woq_entry_valid"/>
<output name="woq_entry0_val"/>
<output name="woq_entry1_val"/>
<output name="woq_wr_bank_val"/>
<output name="woq_wdq_radr"/>
<output name="woq_io_wdata_sel"/>
<output name="woq1_wr_picked"/>
<output name="woq_wr_addr_picked"/>
<output name="woq_wr1_addr_picked"/>
<output name="woq_wr2_addr_picked"/>
<output name="woq_wr_index_picked"/>
<output name="woq_wr1_index_picked"/>
<output name="woq_wr2_index_picked"/>
<output name="woq_wr_wdq_index_picked"/>
<output name="woq_wr1_wdq_index_picked"/>
<output name="woq_wr2_wdq_index_picked"/>
<output name="woq_wr_adr_queue_sel"/>
<output name="woq_wr1_adr_queue_sel"/>
<output name="woq_wr2_adr_queue_sel"/>
<output name="woq_wadr_parity"/>
<output name="woq_wdata_wsn"/>
<output name="woq_err_st_wait_free"/>
<output name="woq_err_fifo_empty"/>
<output name="woq_wr_req_out"/>
<output name="woq_pd_mode_wr_decr"/>
<output name="woq_owr_empty"/>
<output name="woq_empty"/>
<output name="woq_wr_error_mode"/>
<output name="woq_wdata_send"/>
<output name="drq0_rd_adr_queue7_en"/>
<output name="drq0_rd_adr_queue6_en"/>
<output name="drq0_rd_adr_queue5_en"/>
<output name="drq0_rd_adr_queue4_en"/>
<output name="drq0_rd_adr_queue3_en"/>
<output name="drq0_rd_adr_queue2_en"/>
<output name="drq0_rd_adr_queue1_en"/>
<output name="drq0_rd_adr_queue0_en"/>
<output name="drq0_rd_adr_queue_sel"/>
<output name="drq0_wr_adr_queue7_en"/>
<output name="drq0_wr_adr_queue6_en"/>
<output name="drq0_wr_adr_queue5_en"/>
<output name="drq0_wr_adr_queue4_en"/>
<output name="drq0_wr_adr_queue3_en"/>
<output name="drq0_wr_adr_queue2_en"/>
<output name="drq0_wr_adr_queue1_en"/>
<output name="drq0_wr_adr_queue0_en"/>
<output name="drq0_req_rdwr_addr_sel"/>
<output name="drq0_rdbuf_valids"/>
<output name="drq0_wrbuf_valids"/>
<output name="drq0_pending_wr_req"/>
<output name="drq0_read_queue_cnt"/>
<output name="drq0_write_queue_cnt"/>
<output name="drq0_rd_entry0_val"/>
<output name="drq0_rd_entry1_val"/>
<output name="drq0_rd_entry2_val"/>
<output name="drq0_rd_entry3_val"/>
<output name="drq0_rd_entry4_val"/>
<output name="drq0_rd_entry5_val"/>
<output name="drq0_rd_entry6_val"/>
<output name="drq0_rd_entry7_val"/>
<output name="drq0_rd_bank_val"/>
<output name="drq0_rd_entry0_rank"/>
<output name="drq0_rd_entry1_rank"/>
<output name="drq0_rd_entry2_rank"/>
<output name="drq0_rd_entry3_rank"/>
<output name="drq0_rd_entry4_rank"/>
<output name="drq0_rd_entry5_rank"/>
<output name="drq0_rd_entry6_rank"/>
<output name="drq0_rd_entry7_rank"/>
<output name="drq0_wr_entry0_rank"/>
<output name="drq0_wr_entry1_rank"/>
<output name="drq0_wr_entry2_rank"/>
<output name="drq0_wr_entry3_rank"/>
<output name="drq0_wr_entry4_rank"/>
<output name="drq0_wr_entry5_rank"/>
<output name="drq0_wr_entry6_rank"/>
<output name="drq0_wr_entry7_rank"/>
<output name="drq0_rd_entry0_dimm"/>
<output name="drq0_rd_entry1_dimm"/>
<output name="drq0_rd_entry2_dimm"/>
<output name="drq0_rd_entry3_dimm"/>
<output name="drq0_rd_entry4_dimm"/>
<output name="drq0_rd_entry5_dimm"/>
<output name="drq0_rd_entry6_dimm"/>
<output name="drq0_rd_entry7_dimm"/>
<output name="drq0_wr_entry0_dimm"/>
<output name="drq0_wr_entry1_dimm"/>
<output name="drq0_wr_entry2_dimm"/>
<output name="drq0_wr_entry3_dimm"/>
<output name="drq0_wr_entry4_dimm"/>
<output name="drq0_wr_entry5_dimm"/>
<output name="drq0_wr_entry6_dimm"/>
<output name="drq0_wr_entry7_dimm"/>
<output name="drq0_rd_addr_picked"/>
<output name="drq0_rdq_free"/>
<output name="drq0_rdq_full"/>
<output name="drq0_empty"/>
<output name="drq0_rd_index_picked"/>
<output name="drq0_wr_index_picked"/>
<output name="drq0_wr_id_picked"/>
<output name="drq0_pd_mode_rd_incr"/>
<output name="drq0_pd_mode_rd_decr"/>
<output name="drq0_pd_mode_wr_incr"/>
<output name="woq0_wdq_rd"/>
<output name="woq0_wdq_entry_free"/>
<output name="drq0_rd_req"/>
<output name="drq0_wr_req"/>
<output name="drq1_rd_adr_queue7_en"/>
<output name="drq1_rd_adr_queue6_en"/>
<output name="drq1_rd_adr_queue5_en"/>
<output name="drq1_rd_adr_queue4_en"/>
<output name="drq1_rd_adr_queue3_en"/>
<output name="drq1_rd_adr_queue2_en"/>
<output name="drq1_rd_adr_queue1_en"/>
<output name="drq1_rd_adr_queue0_en"/>
<output name="drq1_rd_adr_queue_sel"/>
<output name="drq1_wr_adr_queue7_en"/>
<output name="drq1_wr_adr_queue6_en"/>
<output name="drq1_wr_adr_queue5_en"/>
<output name="drq1_wr_adr_queue4_en"/>
<output name="drq1_wr_adr_queue3_en"/>
<output name="drq1_wr_adr_queue2_en"/>
<output name="drq1_wr_adr_queue1_en"/>
<output name="drq1_wr_adr_queue0_en"/>
<output name="drq1_req_rdwr_addr_sel"/>
<output name="drq1_rdbuf_valids"/>
<output name="drq1_wrbuf_valids"/>
<output name="drq1_pending_wr_req"/>
<output name="drq1_read_queue_cnt"/>
<output name="drq1_write_queue_cnt"/>
<output name="drq1_rd_entry0_val"/>
<output name="drq1_rd_entry1_val"/>
<output name="drq1_rd_entry2_val"/>
<output name="drq1_rd_entry3_val"/>
<output name="drq1_rd_entry4_val"/>
<output name="drq1_rd_entry5_val"/>
<output name="drq1_rd_entry6_val"/>
<output name="drq1_rd_entry7_val"/>
<output name="drq1_rd_bank_val"/>
<output name="drq1_rd_entry0_rank"/>
<output name="drq1_rd_entry1_rank"/>
<output name="drq1_rd_entry2_rank"/>
<output name="drq1_rd_entry3_rank"/>
<output name="drq1_rd_entry4_rank"/>
<output name="drq1_rd_entry5_rank"/>
<output name="drq1_rd_entry6_rank"/>
<output name="drq1_rd_entry7_rank"/>
<output name="drq1_wr_entry0_rank"/>
<output name="drq1_wr_entry1_rank"/>
<output name="drq1_wr_entry2_rank"/>
<output name="drq1_wr_entry3_rank"/>
<output name="drq1_wr_entry4_rank"/>
<output name="drq1_wr_entry5_rank"/>
<output name="drq1_wr_entry6_rank"/>
<output name="drq1_wr_entry7_rank"/>
<output name="drq1_rd_entry0_dimm"/>
<output name="drq1_rd_entry1_dimm"/>
<output name="drq1_rd_entry2_dimm"/>
<output name="drq1_rd_entry3_dimm"/>
<output name="drq1_rd_entry4_dimm"/>
<output name="drq1_rd_entry5_dimm"/>
<output name="drq1_rd_entry6_dimm"/>
<output name="drq1_rd_entry7_dimm"/>
<output name="drq1_wr_entry0_dimm"/>
<output name="drq1_wr_entry1_dimm"/>
<output name="drq1_wr_entry2_dimm"/>
<output name="drq1_wr_entry3_dimm"/>
<output name="drq1_wr_entry4_dimm"/>
<output name="drq1_wr_entry5_dimm"/>
<output name="drq1_wr_entry6_dimm"/>
<output name="drq1_wr_entry7_dimm"/>
<output name="drq1_rd_addr_picked"/>
<output name="drq1_rdq_free"/>
<output name="woq1_wdq_entry_free"/>
<output name="drq1_rdq_full"/>
<output name="drq1_empty"/>
<output name="drq1_rd_index_picked"/>
<output name="drq1_wr_index_picked"/>
<output name="drq1_wr_id_picked"/>
<output name="drq1_pd_mode_rd_incr"/>
<output name="drq1_pd_mode_rd_decr"/>
<output name="drq1_pd_mode_wr_incr"/>
<output name="woq1_wdq_rd"/>
<output name="drq1_rd_req"/>
<output name="drq1_wr_req"/>
<output name="woq_err_pdm_wr_incr"/>
<output name="woq_err_pdm_wr_decr"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="451" nStmts="0" nExprs="223" nInputs="73" nOutputs="190" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="224" />
</block>
<block name="mcu_scrub_dp">
<input name="l2clk"/>
<input name="l2_mcu_tx_sync"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_siclk_in"/>
<input name="tcu_soclk_in"/>
<input name="scrub_wdata_en3"/>
<input name="scrub_wdata_en2"/>
<input name="scrub_wdata_en1"/>
<input name="scrub_wdata_en0"/>
<input name="cor_data_d1"/>
<input name="rdecc_d3"/>
<output name="scan_out"/>
<output name="mcu_scrub_wrecc"/>
<output name="mcu_scrub_wdata"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="227" nStmts="0" nExprs="102" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="103" />
</block>
<block name="mcu">
<input name="fsr0_mcu_rxbclk"/>
<input name="fsr1_mcu_rxbclk"/>
<input name="fsr0_mcu_data"/>
<input name="fsr1_mcu_data"/>
<input name="fsr0_mcu_stspll_lock"/>
<input name="fsr1_mcu_stspll_lock"/>
<input name="fsr0_mcu_stsrx_testfail"/>
<input name="fsr1_mcu_stsrx_testfail"/>
<input name="fsr0_mcu_stsrx_sync"/>
<input name="fsr1_mcu_stsrx_sync"/>
<input name="fsr0_mcu_stsrx_losdtct"/>
<input name="fsr1_mcu_stsrx_losdtct"/>
<input name="fsr0_mcu_stsrx_bsrxp"/>
<input name="fsr1_mcu_stsrx_bsrxp"/>
<input name="fsr0_mcu_stsrx_bsrxn"/>
<input name="fsr1_mcu_stsrx_bsrxn"/>
<input name="fsr0_mcu_ststx_testfail"/>
<input name="fsr1_mcu_ststx_testfail"/>
<input name="ncu_mcu_data"/>
<input name="ncu_mcu_stall"/>
<input name="ncu_mcu_vld"/>
<input name="ncu_mcu_ecci"/>
<input name="ncu_mcu_fbui"/>
<input name="ncu_mcu_fbri"/>
<input name="ncu_mcu_pm"/>
<input name="ncu_mcu_ba01"/>
<input name="ncu_mcu_ba23"/>
<input name="ncu_mcu_ba45"/>
<input name="ncu_mcu_ba67"/>
<input name="l2b0_mcu_data_mecc_r5"/>
<input name="l2b0_mcu_data_vld_r5"/>
<input name="l2b0_mcu_wr_data_r5"/>
<input name="l2t0_mcu_addr_39to7"/>
<input name="l2t0_mcu_addr_5"/>
<input name="l2t0_mcu_rd_dummy_req"/>
<input name="l2t0_mcu_rd_req"/>
<input name="l2t0_mcu_rd_req_id"/>
<input name="l2t0_mcu_wr_req"/>
<input name="l2b1_mcu_data_mecc_r5"/>
<input name="l2b1_mcu_data_vld_r5"/>
<input name="l2b1_mcu_wr_data_r5"/>
<input name="l2t1_mcu_addr_39to7"/>
<input name="l2t1_mcu_addr_5"/>
<input name="l2t1_mcu_rd_dummy_req"/>
<input name="l2t1_mcu_rd_req"/>
<input name="l2t1_mcu_rd_req_id"/>
<input name="l2t1_mcu_wr_req"/>
<input name="mcu_pt_sync_in0"/>
<input name="mcu_pt_sync_in1"/>
<input name="mcu_pt_sync_in2"/>
<input name="mcu_id"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_mcu_mbist_start"/>
<input name="tcu_mcu_mbist_scan_in"/>
<input name="tcu_sbs_scan_en"/>
<input name="tcu_sbs_aclk"/>
<input name="tcu_sbs_bclk"/>
<input name="tcu_sbs_clk"/>
<input name="tcu_sbs_uclk"/>
<input name="mcu_sbs_scan_in"/>
<input name="ccu_dr_sync_en"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="rst_mcu_selfrsh"/>
<input name="rst_wmr_protect"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_mcu_clk_stop"/>
<input name="tcu_mcu_dr_clk_stop"/>
<input name="tcu_mcu_io_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_mcu_testmode"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_array_bypass"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_div_bypass"/>
<input name="ccu_io_out"/>
<input name="ccu_serdes_dtm"/>
<input name="dr_gclk"/>
<input name="gclk"/>
<output name="mcu_fsr0_data"/>
<output name="mcu_fsr1_data"/>
<output name="mcu_fsr0_cfgpll_enpll"/>
<output name="mcu_fsr1_cfgpll_enpll"/>
<output name="mcu_fsr01_cfgpll_lb"/>
<output name="mcu_fsr01_cfgpll_mpy"/>
<output name="mcu_fsr0_cfgrx_enrx"/>
<output name="mcu_fsr1_cfgrx_enrx"/>
<output name="mcu_fsr0_cfgrx_entest"/>
<output name="mcu_fsr1_cfgrx_entest"/>
<output name="mcu_fsr0_cfgrx_align"/>
<output name="mcu_fsr1_cfgrx_align"/>
<output name="mcu_fsr0_cfgrx_invpair"/>
<output name="mcu_fsr1_cfgrx_invpair"/>
<output name="mcu_fsr01_cfgrx_eq"/>
<output name="mcu_fsr01_cfgrx_cdr"/>
<output name="mcu_fsr01_cfgrx_term"/>
<output name="mcu_fsr0_cfgtx_entx"/>
<output name="mcu_fsr1_cfgtx_entx"/>
<output name="mcu_fsr0_cfgtx_entest"/>
<output name="mcu_fsr1_cfgtx_entest"/>
<output name="mcu_fsr0_cfgtx_enidl"/>
<output name="mcu_fsr1_cfgtx_enidl"/>
<output name="mcu_fsr0_cfgtx_invpair"/>
<output name="mcu_fsr1_cfgtx_invpair"/>
<output name="mcu_fsr0_cfgtx_bstx"/>
<output name="mcu_fsr1_cfgtx_bstx"/>
<output name="mcu_fsr01_cfgtx_enftp"/>
<output name="mcu_fsr01_cfgtx_de"/>
<output name="mcu_fsr01_cfgtx_swing"/>
<output name="mcu_fsr01_cfgtx_cm"/>
<output name="mcu_fsr01_cfgrtx_rate"/>
<output name="mcu_fsr0_testcfg"/>
<output name="mcu_fsr1_testcfg"/>
<output name="mcu_l2t0_data_vld_r0"/>
<output name="mcu_l2t0_rd_ack"/>
<output name="mcu_l2t0_scb_mecc_err"/>
<output name="mcu_l2t0_scb_secc_err"/>
<output name="mcu_l2t0_wr_ack"/>
<output name="mcu_l2t0_qword_id_r0"/>
<output name="mcu_l2t0_mecc_err_r3"/>
<output name="mcu_l2t0_rd_req_id_r0"/>
<output name="mcu_l2t0_secc_err_r3"/>
<output name="mcu_l2t1_data_vld_r0"/>
<output name="mcu_l2t1_rd_ack"/>
<output name="mcu_l2t1_scb_mecc_err"/>
<output name="mcu_l2t1_scb_secc_err"/>
<output name="mcu_l2t1_wr_ack"/>
<output name="mcu_l2t1_qword_id_r0"/>
<output name="mcu_l2t1_mecc_err_r3"/>
<output name="mcu_l2t1_rd_req_id_r0"/>
<output name="mcu_l2t1_secc_err_r3"/>
<output name="mcu_l2b_data_r3"/>
<output name="mcu_l2b_ecc_r3"/>
<output name="mcu_pt_sync_out"/>
<output name="mcu_ncu_data"/>
<output name="mcu_ncu_stall"/>
<output name="mcu_ncu_vld"/>
<output name="mcu_ncu_ecc"/>
<output name="mcu_ncu_fbr"/>
<output name="mcu_dbg1_rd_req_in_0"/>
<output name="mcu_dbg1_rd_req_in_1"/>
<output name="mcu_dbg1_rd_req_out"/>
<output name="mcu_dbg1_wr_req_in_0"/>
<output name="mcu_dbg1_wr_req_in_1"/>
<output name="mcu_dbg1_wr_req_out"/>
<output name="mcu_dbg1_mecc_err"/>
<output name="mcu_dbg1_secc_err"/>
<output name="mcu_dbg1_fbd_err"/>
<output name="mcu_dbg1_err_mode"/>
<output name="mcu_dbg1_crc21"/>
<output name="mcu_dbg1_err_event"/>
<output name="mcu_tcu_mbist_done"/>
<output name="mcu_tcu_mbist_fail"/>
<output name="mcu_tcu_mbist_scan_out"/>
<output name="mcu_sbs_scan_out"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1358" nStmts="0" nExprs="659" nInputs="87" nOutputs="77" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="39" nOther="660" />
</block>
<block name="mcu_ucbbuf_ctl">
<input name="iob_ucb_vld"/>
<input name="iob_ucb_data"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data128"/>
<input name="data_out"/>
<input name="int_vld"/>
<input name="int_typ"/>
<input name="int_thr_id"/>
<input name="dev_id"/>
<input name="int_stat"/>
<input name="int_vec"/>
<input name="iob_ucb_stall"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="ucb_iob_stall"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="size_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<output name="int_busy"/>
<output name="ucb_iob_vld"/>
<output name="ucb_iob_data"/>
<output name="scan_out"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="248" nStmts="0" nExprs="93" nInputs="21" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="61" nOther="94" />
</block>
<block name="mcu_ucb_ctl">
<input name="mcu_ucb_rd_request_out"/>
<input name="mcu_ucb_wr_req_out"/>
<input name="mcu_ucb_mecc_err"/>
<input name="mcu_ucb_secc_err"/>
<input name="mcu_ucb_fbd_err"/>
<input name="mcu_ucb_err_mode"/>
<input name="mcu_ucb_err_event"/>
<input name="mcu_ucb_rd_req_in_0"/>
<input name="mcu_ucb_wr_req_in_0"/>
<input name="mcu_ucb_rd_req_in_1"/>
<input name="mcu_ucb_wr_req_in_1"/>
<input name="clspine_mcu_selfrsh"/>
<input name="ncu_mcu_vld"/>
<input name="ncu_mcu_data"/>
<input name="ncu_mcu_stall"/>
<input name="ncu_mcu_ecci"/>
<input name="ncu_mcu_fbui"/>
<input name="ncu_mcu_fbri"/>
<input name="ncu_mcu_pm"/>
<input name="ncu_mcu_ba01"/>
<input name="ncu_mcu_ba23"/>
<input name="ncu_mcu_ba45"/>
<input name="ncu_mcu_ba67"/>
<input name="mcu_ucb_ack_vld0"/>
<input name="mcu_ucb_nack_vld0"/>
<input name="mcu_ucb_data0"/>
<input name="rdata_err_intr0"/>
<input name="rdata_err_fbr"/>
<input name="fbdiwr_dtm_crc"/>
<input name="rdata_serdes_dtm"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="mcu_dbg1_rd_req_out"/>
<output name="mcu_dbg1_wr_req_out"/>
<output name="mcu_dbg1_mecc_err"/>
<output name="mcu_dbg1_secc_err"/>
<output name="mcu_dbg1_fbd_err"/>
<output name="mcu_dbg1_err_mode"/>
<output name="mcu_dbg1_err_event"/>
<output name="mcu_dbg1_rd_req_in_0"/>
<output name="mcu_dbg1_wr_req_in_0"/>
<output name="mcu_dbg1_rd_req_in_1"/>
<output name="mcu_dbg1_wr_req_in_1"/>
<output name="mcu_dbg1_crc21"/>
<output name="ucb_mcu_rd_req_vld0"/>
<output name="ucb_mcu_wr_req_vld0"/>
<output name="ucb_mcu_addr"/>
<output name="ucb_mcu_data"/>
<output name="ucb_rdata_selfrsh"/>
<output name="ucb_err_ecci"/>
<output name="ucb_err_fbui"/>
<output name="ucb_err_fbri"/>
<output name="ucb_pm"/>
<output name="ucb_pm_ba01"/>
<output name="ucb_pm_ba23"/>
<output name="ucb_pm_ba45"/>
<output name="ucb_pm_ba67"/>
<output name="mcu_ncu_vld"/>
<output name="mcu_ncu_data"/>
<output name="mcu_ncu_stall"/>
<output name="mcu_ncu_ecc"/>
<output name="mcu_ncu_fbr"/>
<output name="scan_out"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="632" nStmts="0" nExprs="275" nInputs="36" nOutputs="31" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="81" nOther="276" />
</block>
<block name="mcu_ucbin_ctl">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="175" nStmts="0" nExprs="74" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="26" nOther="75" />
</block>
<block name="mcu_ucbout_ctl">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="45" nStmts="0" nExprs="15" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="16" />
</block>
<block name="mcu_woq_ctl">
<input name="drq0_wr_queue_ent0"/>
<input name="drq0_wr_queue_ent1"/>
<input name="drq0_wr_queue_ent2"/>
<input name="drq0_wr_queue_ent3"/>
<input name="drq0_wr_queue_ent4"/>
<input name="drq0_wr_queue_ent5"/>
<input name="drq0_wr_queue_ent6"/>
<input name="drq0_wr_queue_ent7"/>
<input name="drq0_wdq_valid"/>
<input name="drq1_wr_queue_ent0"/>
<input name="drq1_wr_queue_ent1"/>
<input name="drq1_wr_queue_ent2"/>
<input name="drq1_wr_queue_ent3"/>
<input name="drq1_wr_queue_ent4"/>
<input name="drq1_wr_queue_ent5"/>
<input name="drq1_wr_queue_ent6"/>
<input name="drq1_wr_queue_ent7"/>
<input name="drq1_wdq_valid"/>
<input name="drif_wr_entry_picked"/>
<input name="drif_init"/>
<input name="drif_init_mcu_done"/>
<input name="drif_mcu_state_1"/>
<input name="drif_mcu_state_2"/>
<input name="drif_mcu_state_3"/>
<input name="drif_mcu_state_4"/>
<input name="drif_mcu_state_5"/>
<input name="drif_mcu_state_6"/>
<input name="drif_sync_frame_req_l"/>
<input name="drif_sync_frame_req_early3_l"/>
<input name="drif_single_channel_mode"/>
<input name="drif_pd_mode_pending"/>
<input name="drif_eight_bank_mode"/>
<input name="drif_stacked_dimm"/>
<input name="drif_blk_new_openbank"/>
<input name="drif_err_fifo_empty"/>
<input name="drif_wr_bc_stall"/>
<input name="drif_refresh_rank"/>
<input name="drif_hw_selfrsh"/>
<input name="fbdic_l0_state"/>
<input name="fbdic_chnl_reset_error_mode"/>
<input name="drif_woq_free"/>
<input name="fbdic_clear_wrq_ent"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="fbdic_error_mode"/>
<input name="pdmc_rank_avail"/>
<input name="drif_dimm_wr_available"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="woq0_wdq_rd"/>
<output name="woq0_wr_queue_clear"/>
<output name="woq1_wdq_rd"/>
<output name="woq1_wr_queue_clear"/>
<output name="woq_wdq_radr"/>
<output name="woq_wadr_parity"/>
<output name="woq_io_wdata_sel"/>
<output name="woq_entry0"/>
<output name="woq_entry1"/>
<output name="woq_entry_valid"/>
<output name="woq_entry0_val"/>
<output name="woq_entry1_val"/>
<output name="woq_wr_bank_val"/>
<output name="woq_wr_addr_picked"/>
<output name="woq_wr1_addr_picked"/>
<output name="woq_wr2_addr_picked"/>
<output name="woq_wr_index_picked"/>
<output name="woq_wr1_index_picked"/>
<output name="woq_wr2_index_picked"/>
<output name="woq_wr_wdq_index_picked"/>
<output name="woq_wr1_wdq_index_picked"/>
<output name="woq_wr2_wdq_index_picked"/>
<output name="woq_wr_adr_queue_sel"/>
<output name="woq_wr1_adr_queue_sel"/>
<output name="woq_wr2_adr_queue_sel"/>
<output name="woq0_wr_entry_picked"/>
<output name="woq1_wr_entry_picked"/>
<output name="woq1_wr_picked"/>
<output name="woq_wdata_wsn"/>
<output name="woq_err_st_wait_free"/>
<output name="woq_err_fifo_empty"/>
<output name="woq_wr_req_out"/>
<output name="woq_pd_mode_wr_decr"/>
<output name="woq0_wdq_entry_free"/>
<output name="woq1_wdq_entry_free"/>
<output name="woq0_wrq_clear_ent"/>
<output name="woq1_wrq_clear_ent"/>
<output name="woq_owr_empty"/>
<output name="woq_empty"/>
<output name="woq_wr_error_mode"/>
<output name="woq_wdata_send"/>
<output name="woq_err_pdm_wr_incr"/>
<output name="woq_err_pdm_wr_decr"/>
<output name="scan_out"/>
<complexity cyclo1="72" cyclo2="68" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="66" />
<volume nNodes="700" nStmts="5" nExprs="238" nInputs="51" nOutputs="44" nParams="0" nAlwaysClocks="12" nBAssign="12" nNBAssign="0" nWAssign="196" nOther="237" />
</block>
<block name="mcu_wrdp_dp">
<input name="l2clk"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="cmp_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="bank0_wdata"/>
<input name="bank1_wdata"/>
<input name="scrub_rwen"/>
<input name="mcu_scrub_wdata"/>
<input name="wdata_sel"/>
<input name="err_inj_reg"/>
<input name="err_mask_reg"/>
<input name="wadr_parity"/>
<input name="l2poison_qw"/>
<input name="fail_over_mask"/>
<input name="fail_over_mask_l"/>
<input name="io_wdata_sel"/>
<input name="mbist_run"/>
<input name="mbist_sel_hiorlo_72bits"/>
<input name="mbist_sel_bank0or1"/>
<input name="lfsr_in"/>
<output name="scan_out"/>
<output name="mcu_io_data_out"/>
<output name="mbist_read_data"/>
<output name="lfsr_out"/>
<output name="lfsr_out_0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="807" nStmts="0" nExprs="391" nInputs="24" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="24" nOther="392" />
</block>
<block name="mcu_wrecc_dp">
<input name="mux_wdata"/>
<input name="scrub_wrecc"/>
<input name="mux_scrub_wdata_sel"/>
<input name="err_inj_reg"/>
<input name="err_mask_reg"/>
<input name="wadr_parity"/>
<input name="l2poison_qw_1"/>
<input name="l2poison_qw_0"/>
<output name="err_inj_ecc_hi"/>
<output name="err_inj_ecc_lo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="89" nStmts="0" nExprs="43" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="46" />
</block>
<block name="n2_i_pcm_pmo">
<input name="cluster_arst_l"/>
<input name="ccu_io_out"/>
<input name="tcu_div_bypass"/>
<input name="tcu_atpg_mode"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="ro_in"/>
<input name="mio1_mio0_testmode"/>
<input name="DBG_DQ_165_160"/>
<input name="DBG_DQ_157_82"/>
<input name="TRIGIN"/>
<input name="niu_mio_debug_data"/>
<input name="niu_mio_debug_clock"/>
<input name="dbg0_mio_debug_bus_a"/>
<input name="dbg0_mio_debug_bus_b"/>
<input name="peu_mio_debug_bus_a"/>
<input name="peu_mio_debug_bus_b"/>
<input name="peu_mio_pipe_txdata_63_58"/>
<input name="peu_mio_pipe_txdata_55_0"/>
<input name="peu_mio_pipe_txdatak"/>
<input name="peu_mio_debug_clk"/>
<input name="ccu_mio_pll_char_out"/>
<input name="dbg1_mio_dbg_dq_165_160"/>
<input name="dbg1_mio_dbg_dq_157_82"/>
<input name="tcu_mio_trigout"/>
<input name="dbg1_mio_drv_en_op_only"/>
<input name="dbg1_mio_drv_en_muxtest_inp"/>
<input name="dbg1_mio_drv_en_muxtestpll_inp"/>
<input name="dbg1_mio_drv_en_muxtest_op"/>
<input name="VDDO_PCM"/>
<input name="PMI"/>
<input name="BURNIN"/>
<input name="PB_RST_L"/>
<input name="BUTTON_XIR_L"/>
<input name="PWRON_RST_L"/>
<input name="SSI_MISO"/>
<input name="SSI_EXT_INT_L"/>
<input name="VREG_SELBG_L"/>
<input name="PLL_TESTMODE"/>
<input name="PWR_THRTTL_0"/>
<input name="PWR_THRTTL_1"/>
<input name="rst_mio_pex_reset_l"/>
<input name="rst_mio_rst_state"/>
<input name="ncu_mio_ssi_mosi"/>
<input name="ncu_mio_ssi_sck"/>
<input name="rst_mio_ssi_sync_l"/>
<input name="gclk"/>
<input name="gl_mio_clk_stop_c2_left"/>
<input name="gl_mio_io2x_sync_en_c2_left"/>
<input name="dbg1_mio_sel_niu_debug_mode"/>
<input name="dbg1_mio_sel_pcix_debug_mode"/>
<input name="dbg1_mio_sel_soc_obs_mode"/>
<input name="dbg1_mio_drv_imped"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="mio1_mio0_scanout"/>
<input name="tcu_mio_pins_scan_out_23"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="mio1_mio0_bs_scan_out"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="cmp_io2x_sync_en_out"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="din"/>
<input name="en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="iol2clk"/>
<input name="dbg0_mio_debug_bus_a"/>
<input name="dbg0_mio_debug_bus_b"/>
<input name="ncu_mio_ssi_mosi"/>
<input name="ncu_mio_ssi_sck"/>
<input name="mio_ncu_ssi_miso_pin"/>
<input name="dbg1_mio_sel_niu_debug_mode"/>
<input name="dbg1_mio_sel_pcix_debug_mode"/>
<input name="dbg1_mio_sel_soc_obs_mode"/>
<input name="mio_tcu_testmode"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="muxsel_scanin"/>
<input name="l2clk"/>
<input name="se"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="l2clk"/>
<input name="se"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="data_oe"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="dbg1_mio_drv_imped"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="ain_mux_data"/>
<input name="dtm_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="din0"/>
<input name="sel0"/>
<input name="din1"/>
<input name="sel1"/>
<input name="din"/>
<input name="en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din0"/>
<input name="sel0"/>
<input name="din1"/>
<input name="sel1"/>
<input name="din2"/>
<input name="sel2"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="data_oe"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="dbg1_mio_drv_imped"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="dtm_data"/>
<input name="ain_mux_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="pad"/>
<input name="pad"/>
<input name="data_oe"/>
<input name="dbg1_mio_drv_imped"/>
<input name="data_from_core"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="data_oe"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="dbg1_mio_drv_imped"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="dtm_data"/>
<input name="ain_mux_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="data_oe"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="dbg1_mio_drv_imped"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="dtm_data"/>
<input name="ain_mux_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="ain_mux_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="se"/>
<input name="l2clk"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="se"/>
<input name="sel_m3"/>
<input name="vdd_pcm"/>
<input name="vss_pcm"/>
<input name="vddo_pcm"/>
<input name="pmi"/>
<input name="burnin_pcm"/>
<input name="pcm_reset_l"/>
<input name="ro_in"/>
<input name="pmi0"/>
<input name="pmi1"/>
<input name="jt_burnin"/>
<input name="reset_l"/>
<input name="pmi0"/>
<input name="ck"/>
<input name="pmi1"/>
<input name="reset_l"/>
<input name="q"/>
<input name="burnin"/>
<input name="bypass"/>
<input name="burnin"/>
<input name="q"/>
<output name="io_burnin"/>
<output name="sel59"/>
<output name="sel60"/>
<output name="sel61"/>
<output name="mio_tcu_testmode_l"/>
<output name="DBG_DQ_165_160"/>
<output name="DBG_DQ_157_82"/>
<output name="DBG_CK0"/>
<output name="TRIGOUT"/>
<output name="mio_pll_testmode"/>
<output name="mio_ccu_pll_char_in"/>
<output name="mio_ccu_pll_div2"/>
<output name="mio_ccu_pll_trst_l"/>
<output name="mio_ccu_pll_clamp_fltr"/>
<output name="mio_ccu_pll_div4"/>
<output name="mio_ext_dr_clk"/>
<output name="mio_ext_cmp_clk"/>
<output name="mio_ccu_vreg_selbg_l"/>
<output name="mio_tcu_io_ac_testmode"/>
<output name="mio_tcu_io_ac_testtrig"/>
<output name="mio_tcu_io_aclk"/>
<output name="mio_tcu_io_bclk"/>
<output name="mio_tcu_io_scan_in"/>
<output name="mio_tcu_peu_clk_ext"/>
<output name="mio_tcu_niu_clk_ext_5"/>
<output name="mio_tcu_niu_clk_ext_0"/>
<output name="mio_tcu_trigin"/>
<output name="PMO"/>
<output name="PEX_RESET_L"/>
<output name="SSI_MOSI"/>
<output name="SSI_SCK"/>
<output name="SSI_SYNC_L"/>
<output name="PLL_CHAR_OUT"/>
<output name="mio_rst_pb_rst_l"/>
<output name="mio_rst_button_xir_l"/>
<output name="mio_rst_pwron_rst_l"/>
<output name="mio_ncu_ssi_miso"/>
<output name="mio_ncu_ext_int_l"/>
<output name="mio_spc_pwr_throttle_0"/>
<output name="mio_spc_pwr_throttle_1"/>
<output name="scan_out"/>
<output name="mio_tcu_bs_scan_out"/>
<output name="cmp_io2x_sync_en_fnl"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dbg0_mio_debug_bus_a_r"/>
<output name="dbg0_mio_debug_bus_b_r"/>
<output name="ncu_mio_ssi_mosi_r"/>
<output name="ncu_mio_ssi_sck_r"/>
<output name="mio_ncu_ssi_miso"/>
<output name="dbg1_mio_sel_niu_debug_mode_l"/>
<output name="dbg1_mio_sel_pcix_debug_mode_l"/>
<output name="dbg1_mio_sel_soc_obs_mode_l"/>
<output name="mio_tcu_testmode_l"/>
<output name="muxsel_scanout"/>
<output name="l1clk"/>
<output name="l1clk"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="data_to_core"/>
<output name="data_to_core"/>
<output name="pad"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="l1clk"/>
<output name="l1clk"/>
<output name="pmo"/>
<output name="sel59"/>
<output name="sel60"/>
<output name="sel61"/>
<output name="qcorepcm"/>
<output name="out"/>
<output name="out"/>
<output name="qcorepcm"/>
<output name="sel59"/>
<output name="sel60"/>
<output name="sel61"/>
<output name="out"/>
<output name="sel56"/>
<output name="sel57"/>
<output name="sel58"/>
<output name="sel59"/>
<output name="sel60"/>
<output name="sel61"/>
<output name="pmo"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="7823" nStmts="3" nExprs="3518" nInputs="303" nOutputs="109" nParams="0" nAlwaysClocks="2" nBAssign="4" nNBAssign="0" nWAssign="323" nOther="3973" />
</block>
<block name="mio_muxsel_ctl1">
<input name="cluster_arst_l"/>
<input name="tcu_atpg_mode"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="rst_mio_fatal_error"/>
<input name="BYP_CMT_STCI"/>
<input name="TCK"/>
<input name="TDI"/>
<input name="TMS"/>
<input name="TRST_L"/>
<input name="TESTMODE"/>
<input name="STCID"/>
<input name="STCICFG"/>
<input name="STCICLK"/>
<input name="TESTCLKT"/>
<input name="TESTCLKR"/>
<input name="DIVIDER_BYPASS"/>
<input name="PLL_CMP_BYPASS"/>
<input name="tcu_mio_tdo"/>
<input name="mio_tcu_testmode_l"/>
<input name="tcu_mio_tdo_en"/>
<input name="tcu_mio_stciq"/>
<input name="DBG_DQ_159_158"/>
<input name="DBG_DQ_81_0"/>
<input name="tcu_mio_scan_out31"/>
<input name="peu_mio_pipe_txdata_57_56"/>
<input name="tcu_mio_pins_scan_out_30_24"/>
<input name="tcu_mio_pins_scan_out_22_0"/>
<input name="tcu_mio_dmo_data"/>
<input name="tcu_mio_mbist_done"/>
<input name="tcu_mio_mbist_fail"/>
<input name="tcu_mio_dmo_sync"/>
<input name="dbg1_mio_dbg_dq_159_158"/>
<input name="dbg1_mio_dbg_dq_81_0"/>
<input name="dbg1_mio_drv_en_op_only"/>
<input name="dbg1_mio_drv_en_muxtest_inp"/>
<input name="dbg1_mio_drv_en_muxtest_op"/>
<input name="dbg1_mio_drv_en_muxbist_op"/>
<input name="tcu_mio_pins_scan_out_23"/>
<input name="PGRM_EN"/>
<input name="SPARE"/>
<input name="ssr0_mio1_cmtclk_out0"/>
<input name="ssr1_mio1_cmtclk_out1"/>
<input name="gclk"/>
<input name="gl_mio_clk_stop_c2_right"/>
<input name="gl_mio_io2x_sync_en_c2_right"/>
<input name="tcu_mio_jtag_membist_mode"/>
<input name="dbg1_mio_drv_imped"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="scan_in"/>
<input name="tcu_mio_bs_scan_in"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="mio_testclkt"/>
<input name="mio_testclkr"/>
<input name="tcu_mio_jtag_membist_mode"/>
<output name="FATAL_ERROR"/>
<output name="BYP_CMT_STCI"/>
<output name="mio_ssr_byp_cmt_stci"/>
<output name="TDO"/>
<output name="STCIQ"/>
<output name="mio_tcu_tck"/>
<output name="mio_tcu_tdi"/>
<output name="mio_tcu_tms"/>
<output name="mio_tcu_trst_l"/>
<output name="mio_tcu_testmode"/>
<output name="mio1_mio0_testmode"/>
<output name="mio_tcu_stcid"/>
<output name="mio_tcu_stcicfg"/>
<output name="mio_tcu_stciclk"/>
<output name="mio_tcu_divider_bypass"/>
<output name="mio_tcu_pll_cmp_bypass"/>
<output name="mio_fsr_testclkt"/>
<output name="mio_psr_testclkt"/>
<output name="mio_ssr_testclkt"/>
<output name="mio_ssr_lite_testclkt"/>
<output name="mio_fsr_testclkr"/>
<output name="mio_psr_testclkr"/>
<output name="mio_ssr_testclkr"/>
<output name="mio_ssr_lite_testclkr"/>
<output name="DBG_DQ_159_158"/>
<output name="DBG_DQ_81_0"/>
<output name="mio_tcu_scan_in31"/>
<output name="mio_tcu_niu_clk_ext_4_1"/>
<output name="mio_tcu_io_scan_en"/>
<output name="SPARE"/>
<output name="SPARE_OUT"/>
<output name="CMTCLK_OUT0"/>
<output name="CMTCLK_OUT1"/>
<output name="mio_efu_prgm_en"/>
<output name="mio1_mio0_scanout"/>
<output name="mio1_mio0_bs_scan_out"/>
<output name="mio_fsr_testclkt"/>
<output name="mio_psr_testclkt"/>
<output name="mio_ssr_testclkt"/>
<output name="mio_ssr_lite_testclkt"/>
<output name="mio_fsr_testclkr"/>
<output name="mio_psr_testclkr"/>
<output name="mio_ssr_testclkr"/>
<output name="mio_ssr_lite_testclkr"/>
<output name="tcu_mio_jtag_membist_mode_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="6045" nStmts="0" nExprs="2859" nInputs="63" nOutputs="45" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="210" nOther="2976" />
</block>
<block name="n2_rptr_m10h_24_48x_12">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m10h_24_48x">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m4v_99">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m5h_18">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m79h_59">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m7h_35">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m8v_49">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m8v_72">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m8v_98_48x">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="n2_rptr_m8v_98">
<input name="in"/>
<output name="out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="ncu_c2ibuf32_ctl">
<input name="iol2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dbr_gateoff"/>
<input name="c2i_packet_vld"/>
<input name="ucb_sel"/>
<input name="c2i_packet"/>
<input name="ucb_iob_stall"/>
<output name="scan_out"/>
<output name="ucb_buf_acpt"/>
<output name="iob_ucb_vld"/>
<output name="iob_ucb_data"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="183" nStmts="0" nExprs="71" nInputs="12" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="72" />
</block>
<block name="ncu_c2ibuf4_ctl">
<input name="iol2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="c2i_packet_vld"/>
<input name="ucb_sel"/>
<input name="c2i_packet"/>
<input name="ucb_iob_stall"/>
<output name="scan_out"/>
<output name="ucb_buf_acpt"/>
<output name="iob_ucb_vld"/>
<output name="iob_ucb_data"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="183" nStmts="0" nExprs="71" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="72" />
</block>
<block name="ncu_c2ibufpio_ctl">
<input name="iol2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dbr_gateoff"/>
<input name="c2i_packet"/>
<input name="dmupio_addr35to24"/>
<input name="c2i_packet_vld"/>
<input name="ucb_sel"/>
<input name="com_map"/>
<input name="mmufsh_data"/>
<input name="mmufsh_vld"/>
<input name="dmu_ncu_wrack_vld"/>
<input name="dmu_ncu_wrack_tag"/>
<input name="dmu_ncu_wrack_par"/>
<input name="dmu_cr_id_rtn_erri"/>
<input name="sii_cr_id_rtn_vld"/>
<input name="sii_cr_id_rtn"/>
<input name="dmubuf0_dout"/>
<input name="dmubuf1_dout"/>
<input name="iobuf_avail"/>
<input name="dmubuf_pei"/>
<input name="mb1_dmubuf0_wr_en"/>
<input name="mb1_dmubuf1_wr_en"/>
<input name="mb1_dmubuf0_rd_en"/>
<input name="mb1_dmubuf1_rd_en"/>
<input name="mb1_addr"/>
<input name="mb1_wdata"/>
<input name="mb1_run"/>
<output name="scan_out"/>
<output name="ucb_buf_acpt"/>
<output name="mmu_ld"/>
<output name="dmu_cr_id_rtn_err"/>
<output name="dmubuf_din"/>
<output name="dmubuf0_wr"/>
<output name="dmubuf1_wr"/>
<output name="dmubuf_waddr"/>
<output name="dmubuf_raddr"/>
<output name="dmubuf_rden"/>
<output name="dmupio_wack_iopkt"/>
<output name="dmupio_srvc_wack"/>
<output name="c2i_wait"/>
<output name="ncu_dmu_pio_data"/>
<output name="ncu_dmu_pio_hdr_vld"/>
<output name="ncu_dmu_mmu_addr_vld"/>
<output name="ncu_dmu_dpar"/>
<output name="dmubufsyn"/>
<output name="dmubuf_pue"/>
<complexity cyclo1="38" cyclo2="22" nCaseStmts="1" nCaseItems="17" nLoops="0" nIfStmts="20" />
<volume nNodes="508" nStmts="1" nExprs="182" nInputs="32" nOutputs="19" nParams="0" nAlwaysClocks="1" nBAssign="17" nNBAssign="0" nWAssign="122" nOther="185" />
</block>
<block name="ncu_c2ifc_ctl">
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="pcx_ncu_data_rdy_px1"/>
<input name="pcx_ncu_vld"/>
<input name="pcx_ncu_req"/>
<input name="pcx_ncu_addr"/>
<input name="pcx_ncu_cputhr"/>
<input name="cpubuf_head_s"/>
<input name="intbuf_hit_hwm"/>
<input name="io_mondo_data_wr_s"/>
<input name="io_mondo_data_wr_addr_s"/>
<input name="tap_mondo_acc_addr_s"/>
<input name="tap_mondo_acc_seq_s"/>
<input name="tap_mondo_wr_s"/>
<input name="mb0_mondo_wr_en"/>
<input name="mb0_waddr"/>
<input name="mb0_raddr"/>
<input name="mb0_run"/>
<input name="mb1_run"/>
<input name="mb1_waddr"/>
<input name="mb1_cpubuf_wr_en"/>
<input name="mb0_intbuf_wr_en"/>
<output name="scan_out"/>
<output name="ncu_pcx_stall_pq"/>
<output name="io_mondo_data_wr"/>
<output name="mondo_data_bypass_d2"/>
<output name="mondo_addr_creg_mdata0_dec_d2"/>
<output name="mondo_addr_creg_mdata1_dec_d2"/>
<output name="mondo_addr_creg_mbusy_dec_d2"/>
<output name="tap_mondo_rd_d2"/>
<output name="cpu_mondo_addr_invld_d2"/>
<output name="cpubuf_tail_f"/>
<output name="intbuf_wr"/>
<output name="intbuf_wr2i2c"/>
<output name="cpu_mondo_rd_d2"/>
<output name="tap_mondo_acc_addr_invld_d2_f"/>
<output name="tap_mondo_acc_seq_d2_f"/>
<output name="mondo_data_addr_p0"/>
<output name="mondo_busy_addr_p0"/>
<output name="mondo_data_addr_p1"/>
<output name="mondo_busy_addr_p1"/>
<output name="mondo_busy_wr_p1"/>
<output name="mondo_busy_addr_p2"/>
<output name="mondo_busy_wr_p2"/>
<output name="mondo_data0_wr"/>
<output name="mondo_data1_wr"/>
<output name="cpubuf_wr"/>
<output name="cpubuf_tail_ptr"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="534" nStmts="0" nExprs="218" nInputs="29" nOutputs="26" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="97" nOther="219" />
</block>
<block name="ncu_c2ifcd_ctl">
<input name="cmp_io_sync_en"/>
<input name="cpubuf_head_s"/>
<input name="intbuf_hit_hwm"/>
<input name="io_cmp_sync_en"/>
<input name="io_mondo_data0_din_s"/>
<input name="io_mondo_data1_din_s"/>
<input name="io_mondo_data_wr_addr_s"/>
<input name="io_mondo_data_wr_s"/>
<input name="l2clk"/>
<input name="mondo_data0_dout"/>
<input name="mondo_data1_dout"/>
<input name="pcx_ncu_data_px2"/>
<input name="pcx_ncu_data_rdy_px1"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tap_mondo_acc_addr_s"/>
<input name="tap_mondo_acc_seq_s"/>
<input name="tap_mondo_din_s"/>
<input name="tap_mondo_wr_s"/>
<input name="tcu_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="mb0_mondo_rd_en"/>
<input name="mb0_mondo_wr_en"/>
<input name="mb0_intbuf_wr_en"/>
<input name="mb0_waddr"/>
<input name="mb0_raddr"/>
<input name="mb0_wdata"/>
<input name="mb0_run"/>
<input name="mb1_run"/>
<input name="mb1_wdata"/>
<input name="mb1_cpubuf_wr_en"/>
<input name="mb1_addr"/>
<input name="mondotbl_pei"/>
<output name="cpubuf_din"/>
<output name="cpubuf_tail_f"/>
<output name="cpubuf_tail_ptr"/>
<output name="cpubuf_wr"/>
<output name="intbuf_wr"/>
<output name="intbuf_din"/>
<output name="mondo_busy_vec_f"/>
<output name="mondo_data0_din"/>
<output name="mondo_data0_wr"/>
<output name="mondo_data1_din"/>
<output name="mondo_data1_wr"/>
<output name="mondo_data_addr_p0"/>
<output name="mondo_data_addr_p1"/>
<output name="mondo_rd_en"/>
<output name="ncu_pcx_stall_pq"/>
<output name="scan_out"/>
<output name="tap_mondo_acc_addr_invld_d2_f"/>
<output name="tap_mondo_acc_seq_d2_f"/>
<output name="tap_mondo_dout_d2_f"/>
<output name="intbuf_wr2i2c"/>
<output name="mondotbl_pe_f"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="209" nStmts="0" nExprs="102" nInputs="35" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="103" />
</block>
<block name="ncu_c2ifd_ctl">
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="pcx_ncu_data_px2"/>
<input name="io_mondo_data_wr"/>
<input name="mondo_data_bypass_d2"/>
<input name="mondo_addr_creg_mdata0_dec_d2"/>
<input name="mondo_addr_creg_mdata1_dec_d2"/>
<input name="mondo_addr_creg_mbusy_dec_d2"/>
<input name="tap_mondo_rd_d2"/>
<input name="cpu_mondo_rd_d2"/>
<input name="cpu_mondo_addr_invld_d2"/>
<input name="io_mondo_data0_din_s"/>
<input name="io_mondo_data1_din_s"/>
<input name="tap_mondo_din_s"/>
<input name="mb0_mondo_wr_en"/>
<input name="mb0_wdata"/>
<input name="mb0_run"/>
<input name="mondotbl_pei"/>
<input name="mb1_run"/>
<input name="mb1_wdata"/>
<input name="mb1_cpubuf_wr_en"/>
<input name="mb1_addr"/>
<input name="mondo_data0_dout"/>
<input name="mondo_data1_dout"/>
<input name="mondo_busy_addr_p0"/>
<input name="mondo_busy_addr_p1"/>
<input name="mondo_busy_wr_p1"/>
<input name="mondo_busy_addr_p2"/>
<input name="mondo_busy_wr_p2"/>
<output name="scan_out"/>
<output name="pcx_ncu_vld"/>
<output name="pcx_ncu_req"/>
<output name="pcx_ncu_addr"/>
<output name="pcx_ncu_cputhr"/>
<output name="tap_mondo_dout_d2_f"/>
<output name="mondotbl_pe_f"/>
<output name="intbuf_din"/>
<output name="mondo_data0_din"/>
<output name="mondo_data1_din"/>
<output name="mondo_busy_vec_f"/>
<output name="cpubuf_din"/>
<complexity cyclo1="140" cyclo2="140" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="139" />
<volume nNodes="621" nStmts="0" nExprs="215" nInputs="36" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="190" nOther="216" />
</block>
<block name="ncu_c2isc_ctl">
<input name="iol2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="pcx_packet"/>
<input name="pcx_packet_ue"/>
<input name="pcx_packet_pe"/>
<input name="c2i_packet_addr"/>
<input name="cpubuf_tail_f"/>
<input name="mem32_base"/>
<input name="mem32_mask"/>
<input name="mem32_en"/>
<input name="mem64_base"/>
<input name="mem64_mask"/>
<input name="mem64_en"/>
<input name="iocon_base"/>
<input name="iocon_mask"/>
<input name="iocon_en"/>
<input name="mb0_raddr"/>
<input name="mb1_run"/>
<input name="mb1_addr"/>
<input name="mb1_cpubuf_rd_en"/>
<input name="dmupio_ucb_buf_acpt"/>
<input name="dmucsr_ucb_buf_acpt"/>
<input name="ssi_ucb_buf_acpt"/>
<input name="mcu0_ucb_buf_acpt"/>
<input name="mcu1_ucb_buf_acpt"/>
<input name="mcu2_ucb_buf_acpt"/>
<input name="mcu3_ucb_buf_acpt"/>
<input name="ccu_ucb_buf_acpt"/>
<input name="rcu_ucb_buf_acpt"/>
<input name="dbg1_ucb_buf_acpt"/>
<input name="niu_ucb_buf_acpt"/>
<input name="ncu_man_ucb_buf_acpt"/>
<input name="ncu_int_ucb_buf_acpt"/>
<input name="bounce_ucb_buf_acpt"/>
<input name="rd_nack_ucb_buf_acpt"/>
<input name="iobuf_avail"/>
<input name="c2i_wait"/>
<input name="tap_iob_packet_vld"/>
<input name="tap_iob_packet"/>
<output name="scan_out"/>
<output name="pas"/>
<output name="pa_ld"/>
<output name="cpubuf_rd"/>
<output name="cpu_packet_type"/>
<output name="cpu_packet_size"/>
<output name="cpubuf_head_s"/>
<output name="cpubuf_head_ptr"/>
<output name="cpubuf_rden"/>
<output name="cpubuf_pe"/>
<output name="cpubuf_ue"/>
<output name="c2i_packet_vld"/>
<output name="c2i_packet_is_rd_req"/>
<output name="c2i_packet_is_wr_req"/>
<output name="dmupio_ucb_sel"/>
<output name="com_map"/>
<output name="dmupio_addr35to24"/>
<output name="dmucsr_ucb_sel"/>
<output name="ssi_ucb_sel"/>
<output name="mcu0_ucb_sel"/>
<output name="mcu1_ucb_sel"/>
<output name="mcu2_ucb_sel"/>
<output name="mcu3_ucb_sel"/>
<output name="ccu_ucb_sel"/>
<output name="rcu_ucb_sel"/>
<output name="dbg1_ucb_sel"/>
<output name="niu_ucb_sel"/>
<output name="ncu_man_ucb_sel"/>
<output name="ncu_int_ucb_sel"/>
<output name="bounce_ucb_sel"/>
<output name="rd_nack_ucb_sel"/>
<output name="srvc_wr_ack"/>
<output name="iob_tap_busy"/>
<output name="tap_sel"/>
<complexity cyclo1="29" cyclo2="22" nCaseStmts="2" nCaseItems="9" nLoops="0" nIfStmts="19" />
<volume nNodes="237" nStmts="2" nExprs="55" nInputs="44" nOutputs="34" nParams="0" nAlwaysClocks="3" nBAssign="40" nNBAssign="0" nWAssign="78" nOther="59" />
</block>
<block name="ncu_c2iscd_ctl">
<input name="bounce_ack_rd"/>
<input name="ccu_ncu_stall"/>
<input name="core_running_status"/>
<input name="cpubuf_dout"/>
<input name="cpubuf_tail_f"/>
<input name="dmu_ncu_stall"/>
<input name="dmu_ncu_wrack_tag"/>
<input name="dmu_ncu_wrack_vld"/>
<input name="dmu_ncu_wrack_par"/>
<input name="efu_ncu_bankavail_dshift"/>
<input name="efu_ncu_coreavail_dshift"/>
<input name="efu_ncu_fuse_data"/>
<input name="efu_ncu_fusestat_dshift"/>
<input name="efu_ncu_sernum0_dshift"/>
<input name="efu_ncu_sernum1_dshift"/>
<input name="efu_ncu_sernum2_dshift"/>
<input name="intman_tbl_dout"/>
<input name="dmubuf0_dout"/>
<input name="dmubuf1_dout"/>
<input name="iobuf_avail"/>
<input name="io_intman_addr"/>
<input name="iol2clk"/>
<input name="mcu0_ncu_stall"/>
<input name="mcu1_ncu_stall"/>
<input name="mcu2_ncu_stall"/>
<input name="mcu3_ncu_stall"/>
<input name="ncu_int_ack_rd"/>
<input name="ncu_man_ack_rd"/>
<input name="ncu_man_int_rd"/>
<input name="niu_ncu_stall"/>
<input name="rcu_ncu_stall"/>
<input name="rd_nack_rd"/>
<input name="aclk_wmr"/>
<input name="wmr_protect"/>
<input name="dbg1_ncu_stall"/>
<input name="rst_ncu_unpark_thread"/>
<input name="rst_ncu_xir_"/>
<input name="scan_in"/>
<input name="sii_cr_id_rtn"/>
<input name="sii_cr_id_rtn_vld"/>
<input name="ssi_ncu_stall"/>
<input name="tap_mondo_acc_addr_invld_d2_f"/>
<input name="tap_mondo_acc_seq_d2_f"/>
<input name="tap_mondo_dout_d2_f"/>
<input name="tcu_ncu_data"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_clk_stop"/>
<input name="tcu_ncu_vld"/>
<input name="tcu_pce_ov"/>
<input name="tcu_scan_en"/>
<input name="tcu_dbr_gateoff"/>
<input name="mb0_addr"/>
<input name="mb0_wdata"/>
<input name="mb0_run"/>
<input name="mb0_iobuf_wr_en"/>
<input name="tcu_mbist_bisi_en"/>
<input name="mb1_start"/>
<input name="mb1_scanin"/>
<input name="tcu_mbist_user_mode"/>
<input name="dmu_ncu_d_pe"/>
<input name="dmu_ncu_siicr_pe"/>
<input name="dmu_ncu_ctag_ue"/>
<input name="dmu_ncu_ctag_ce"/>
<input name="dmu_ncu_ncucr_pe"/>
<input name="dmu_ncu_ie"/>
<input name="niu_ncu_d_pe"/>
<input name="niu_ncu_ctag_ue"/>
<input name="niu_ncu_ctag_ce"/>
<input name="sio_ncu_ctag_ce"/>
<input name="sio_ncu_ctag_ue"/>
<input name="sii_ncu_dmuctag_ce"/>
<input name="sii_ncu_dmuctag_ue"/>
<input name="sii_ncu_dmua_pe"/>
<input name="sii_ncu_dmud_pe"/>
<input name="sii_ncu_niuctag_ce"/>
<input name="sii_ncu_niuctag_ue"/>
<input name="sii_ncu_niua_pe"/>
<input name="sii_ncu_niud_pe"/>
<input name="mcu0_ncu_ecc"/>
<input name="mcu0_ncu_fbr"/>
<input name="mcu0_ncu_fbu"/>
<input name="mcu1_ncu_ecc"/>
<input name="mcu1_ncu_fbr"/>
<input name="mcu1_ncu_fbu"/>
<input name="mcu2_ncu_ecc"/>
<input name="mcu2_ncu_fbr"/>
<input name="mcu2_ncu_fbu"/>
<input name="mcu3_ncu_ecc"/>
<input name="mcu3_ncu_fbr"/>
<input name="mcu3_ncu_fbu"/>
<input name="siierrsyn"/>
<input name="siierrsyn_done"/>
<input name="io_rd_intman_d2"/>
<input name="ncuctag_ue"/>
<input name="ncuctag_ce"/>
<input name="ncusiid_pe"/>
<input name="ncudpsyn"/>
<input name="iobuf_ue_f"/>
<input name="intbuf_ue_f"/>
<input name="mondotbl_pe_f"/>
<output name="mb1_run"/>
<output name="mb1_addr"/>
<output name="mb1_wdata"/>
<output name="mb1_cpubuf_wr_en"/>
<output name="mb1_scanout"/>
<output name="mb1_done"/>
<output name="mb1_fail"/>
<output name="ncu_rst_fatal_error"/>
<output name="ncu_tcu_soc_error"/>
<output name="raserrce"/>
<output name="raserrue"/>
<output name="ncu_dmu_d_pei"/>
<output name="ncu_dmu_siicr_pei"/>
<output name="ncu_dmu_ctag_uei"/>
<output name="ncu_dmu_ctag_cei"/>
<output name="ncu_dmu_ncucr_pei"/>
<output name="ncu_dmu_iei"/>
<output name="ncu_niu_d_pei"/>
<output name="ncu_niu_ctag_uei"/>
<output name="ncu_niu_ctag_cei"/>
<output name="ncu_sio_ctag_cei"/>
<output name="ncu_sio_ctag_uei"/>
<output name="ncu_sio_d_pei"/>
<output name="ncu_sii_dmuctag_cei"/>
<output name="ncu_sii_dmuctag_uei"/>
<output name="ncu_sii_dmua_pei"/>
<output name="ncu_sii_dmud_pei"/>
<output name="ncu_sii_niuctag_cei"/>
<output name="ncu_sii_niuctag_uei"/>
<output name="ncu_sii_niua_pei"/>
<output name="ncu_sii_niud_pei"/>
<output name="ncu_mcu0_ecci"/>
<output name="ncu_mcu0_fbri"/>
<output name="ncu_mcu0_fbui"/>
<output name="ncu_mcu1_ecci"/>
<output name="ncu_mcu1_fbri"/>
<output name="ncu_mcu1_fbui"/>
<output name="ncu_mcu2_ecci"/>
<output name="ncu_mcu2_fbri"/>
<output name="ncu_mcu2_fbui"/>
<output name="ncu_mcu3_ecci"/>
<output name="ncu_mcu3_fbri"/>
<output name="ncu_mcu3_fbui"/>
<output name="ncuctag_uei"/>
<output name="ncuctag_cei"/>
<output name="ncusiid_pei"/>
<output name="iobuf_uei"/>
<output name="intbuf_uei"/>
<output name="mondotbl_pei"/>
<output name="bounce_ack_packet"/>
<output name="bounce_ack_vld"/>
<output name="ncu_spc7_core_enable_status"/>
<output name="ncu_spc6_core_enable_status"/>
<output name="ncu_spc5_core_enable_status"/>
<output name="ncu_spc4_core_enable_status"/>
<output name="ncu_spc3_core_enable_status"/>
<output name="ncu_spc2_core_enable_status"/>
<output name="ncu_spc1_core_enable_status"/>
<output name="ncu_spc0_core_enable_status"/>
<output name="core_running"/>
<output name="coreavail"/>
<output name="cpubuf_head_ptr"/>
<output name="cpubuf_head_s"/>
<output name="cpubuf_rden"/>
<output name="intman_pchkf2i2c"/>
<output name="intman_tbl_raddr"/>
<output name="intman_tbl_waddr"/>
<output name="intman_tbl_din"/>
<output name="intman_tbl_rden"/>
<output name="intman_tbl_wr"/>
<output name="dmubuf_din"/>
<output name="dmubuf_raddr"/>
<output name="dmubuf_waddr"/>
<output name="dmubuf_rden"/>
<output name="dmubuf0_wr"/>
<output name="dmubuf1_wr"/>
<output name="l2pm"/>
<output name="ncu_spc_pm"/>
<output name="ncu_spc_ba01"/>
<output name="l2idxhs_en_status"/>
<output name="lhs_intman_acc"/>
<output name="mondoinvec"/>
<output name="ncu_ccu_data"/>
<output name="ncu_ccu_vld"/>
<output name="ncu_dmu_data"/>
<output name="ncu_dmu_mmu_addr_vld"/>
<output name="ncu_dmu_dpar"/>
<output name="ncu_dmu_pio_data"/>
<output name="ncu_dmu_pio_hdr_vld"/>
<output name="ncu_dmu_vld"/>
<output name="ncu_int_ack_packet"/>
<output name="ncu_int_ack_vld"/>
<output name="ncu_man_ack_packet"/>
<output name="ncu_man_ack_vld"/>
<output name="ncu_man_int_packet"/>
<output name="ncu_man_int_vld"/>
<output name="ncu_mcu0_data"/>
<output name="ncu_mcu0_vld"/>
<output name="ncu_mcu1_data"/>
<output name="ncu_mcu1_vld"/>
<output name="ncu_mcu2_data"/>
<output name="ncu_mcu2_vld"/>
<output name="ncu_mcu3_data"/>
<output name="ncu_mcu3_vld"/>
<output name="ncu_niu_data"/>
<output name="ncu_niu_vld"/>
<output name="ncu_rcu_data"/>
<output name="ncu_rcu_vld"/>
<output name="ncu_dbg1_data"/>
<output name="ncu_dbg1_vld"/>
<output name="ncu_rst_xir_done"/>
<output name="ncu_ssi_data"/>
<output name="ncu_ssi_vld"/>
<output name="ncu_tcu_stall"/>
<output name="ncu_tcu_bank_avail"/>
<output name="rd_nack_packet"/>
<output name="rd_nack_vld"/>
<output name="scan_out"/>
<output name="srvc_wr_ack"/>
<output name="tap_mondo_acc_addr_s"/>
<output name="tap_mondo_acc_seq_s"/>
<output name="tap_mondo_din_s"/>
<output name="tap_mondo_wr_s"/>
<output name="wr_ack_iopkt"/>
<output name="cpubuf_mb0_data"/>
<output name="dmupio_wack_iopkt"/>
<output name="dmupio_srvc_wack"/>
<output name="ncu_dbg1_error_event"/>
<output name="tcu_wmr_vec_mask"/>
<output name="cmp_tick_enable"/>
<output name="ncu_scksel"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1107" nStmts="0" nExprs="545" nInputs="101" nOutputs="131" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="546" />
</block>
<block name="ncu_c2isd_ctl">
<input name="iol2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tap_iob_packet"/>
<input name="cpubuf_dout"/>
<input name="cpubuf_rd"/>
<input name="pas"/>
<input name="pa_ld"/>
<input name="cpubuf_uei"/>
<input name="cpubuf_pei"/>
<input name="tap_sel"/>
<input name="cpu_packet_type"/>
<input name="cpu_packet_size"/>
<input name="mb0_cpubuf_bus_sel"/>
<output name="scan_out"/>
<output name="pcx_packet"/>
<output name="pcx_packet_ue"/>
<output name="pcx_packet_pe"/>
<output name="c2i_packet_addr"/>
<output name="c2i_packet"/>
<output name="c2i_rd_nack_packet"/>
<output name="wr_ack_iopkt"/>
<output name="cpubuf_mb0_data"/>
<output name="cpubufsyn"/>
<complexity cyclo1="21" cyclo2="5" nCaseStmts="1" nCaseItems="17" nLoops="0" nIfStmts="3" />
<volume nNodes="168" nStmts="1" nExprs="56" nInputs="18" nOutputs="10" nParams="0" nAlwaysClocks="2" nBAssign="17" nNBAssign="0" nWAssign="33" nOther="59" />
</block>
<block name="ncu_ctrl_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dbr_gateoff"/>
<input name="ncu_man_ucb_sel"/>
<input name="ncu_int_ucb_sel"/>
<input name="bounce_ucb_sel"/>
<input name="c2i_packet_vld"/>
<input name="c2i_packet_is_rd_req"/>
<input name="c2i_packet_is_wr_req"/>
<input name="c2i_packet"/>
<input name="rd_nack_ucb_sel"/>
<input name="c2i_rd_nack_packet"/>
<input name="tap_mondo_acc_seq_d2_f"/>
<input name="tap_mondo_acc_addr_invld_d2_f"/>
<input name="tap_mondo_dout_d2_f"/>
<input name="mmu_ld"/>
<input name="ncu_man_int_rd"/>
<input name="ncu_man_ack_rd"/>
<input name="ncu_int_ack_rd"/>
<input name="bounce_ack_rd"/>
<input name="rd_nack_rd"/>
<input name="io_intman_addr"/>
<input name="io_rd_intman_d2"/>
<input name="efu_ncu_fuse_data"/>
<input name="efu_ncu_coreavail_dshift"/>
<input name="efu_ncu_bankavail_dshift"/>
<input name="efu_ncu_fusestat_dshift"/>
<input name="efu_ncu_sernum0_dshift"/>
<input name="efu_ncu_sernum1_dshift"/>
<input name="efu_ncu_sernum2_dshift"/>
<input name="rst_ncu_unpark_thread"/>
<input name="rst_ncu_xir_inv"/>
<input name="core_running_status"/>
<input name="intman_tbl_dout"/>
<input name="mb1_raddr"/>
<input name="mb1_waddr"/>
<input name="mb1_wdata"/>
<input name="mb1_intman_wr_en"/>
<input name="mb1_intman_rd_en"/>
<input name="mb1_run"/>
<input name="niu_ncu_d_pe"/>
<input name="niu_ncu_ctag_ue"/>
<input name="niu_ncu_ctag_ce"/>
<input name="sio_ncu_ctag_ce"/>
<input name="sio_ncu_ctag_ue"/>
<input name="dmu_cr_id_rtn_err"/>
<input name="dmu_ncu_d_pe"/>
<input name="dmu_ncu_siicr_pe"/>
<input name="dmu_ncu_ctag_ue"/>
<input name="dmu_ncu_ctag_ce"/>
<input name="dmu_ncu_ncucr_pe"/>
<input name="dmu_ncu_ie"/>
<input name="sii_ncu_dmua_pe"/>
<input name="sii_ncu_niud_pe"/>
<input name="sii_ncu_dmud_pe"/>
<input name="sii_ncu_niua_pe"/>
<input name="sii_ncu_dmuctag_ce"/>
<input name="sii_ncu_niuctag_ce"/>
<input name="sii_ncu_dmuctag_ue"/>
<input name="sii_ncu_niuctag_ue"/>
<input name="mcu0_ncu_ecc"/>
<input name="mcu0_ncu_fbr"/>
<input name="mcu0_ncu_fbu"/>
<input name="mcu1_ncu_ecc"/>
<input name="mcu1_ncu_fbr"/>
<input name="mcu1_ncu_fbu"/>
<input name="mcu2_ncu_ecc"/>
<input name="mcu2_ncu_fbr"/>
<input name="mcu2_ncu_fbu"/>
<input name="mcu3_ncu_ecc"/>
<input name="mcu3_ncu_fbr"/>
<input name="mcu3_ncu_fbu"/>
<input name="ncuctag_ce"/>
<input name="ncuctag_ue"/>
<input name="ncusiid_pe"/>
<input name="dmubuf_pue"/>
<input name="iobuf_ue_f"/>
<input name="cpubuf_ue"/>
<input name="cpubuf_pe"/>
<input name="intbuf_ue_f"/>
<input name="mondotbl_pe_f"/>
<input name="siierrsyn"/>
<input name="siierrsyn_done"/>
<input name="dmubufsyn"/>
<input name="cpubufsyn"/>
<input name="ncudpsyn"/>
<input name="wmr_protect"/>
<input name="aclk_wmr"/>
<output name="scan_out"/>
<output name="ncu_scksel_sh"/>
<output name="ncu_man_ucb_buf_acpt"/>
<output name="ncu_int_ucb_buf_acpt"/>
<output name="bounce_ucb_buf_acpt"/>
<output name="rd_nack_ucb_buf_acpt"/>
<output name="tap_mondo_acc_addr_s"/>
<output name="tap_mondo_acc_seq_s"/>
<output name="tap_mondo_wr_s"/>
<output name="tap_mondo_din_s"/>
<output name="mmufsh_data"/>
<output name="mmufsh_vld"/>
<output name="mem32_mask"/>
<output name="mem32_base"/>
<output name="mem32_en"/>
<output name="mem64_mask"/>
<output name="mem64_base"/>
<output name="mem64_en"/>
<output name="iocon_mask"/>
<output name="iocon_base"/>
<output name="iocon_en"/>
<output name="ncu_man_int_vld"/>
<output name="ncu_man_int_packet"/>
<output name="ncu_man_ack_vld"/>
<output name="ncu_man_ack_packet"/>
<output name="ncu_int_ack_vld"/>
<output name="ncu_int_ack_packet"/>
<output name="bounce_ack_vld"/>
<output name="bounce_ack_packet"/>
<output name="rd_nack_vld"/>
<output name="rd_nack_packet"/>
<output name="mondoinvec"/>
<output name="lhs_intman_acc"/>
<output name="intman_pchkf2i2c"/>
<output name="ncu_tcu_bank_avail"/>
<output name="ncu_rst_xir_done"/>
<output name="ncu_spc7_core_enable_status"/>
<output name="ncu_spc6_core_enable_status"/>
<output name="ncu_spc5_core_enable_status"/>
<output name="ncu_spc4_core_enable_status"/>
<output name="ncu_spc3_core_enable_status"/>
<output name="ncu_spc2_core_enable_status"/>
<output name="ncu_spc1_core_enable_status"/>
<output name="ncu_spc0_core_enable_status"/>
<output name="core_running"/>
<output name="coreavail"/>
<output name="ncu_dbg1_error_event"/>
<output name="tcu_wmr_vec_mask"/>
<output name="cmp_tick_enable"/>
<output name="l2pm"/>
<output name="ncu_spc_pm"/>
<output name="ncu_spc_ba01"/>
<output name="l2idxhs_en_status"/>
<output name="intman_tbl_raddr"/>
<output name="intman_tbl_waddr"/>
<output name="intman_tbl_wr"/>
<output name="intman_tbl_rden"/>
<output name="intman_tbl_din"/>
<output name="ncu_rst_fatal_error"/>
<output name="ncu_tcu_soc_error"/>
<output name="raserrce"/>
<output name="raserrue"/>
<output name="ncu_niu_d_pei"/>
<output name="ncu_niu_ctag_uei"/>
<output name="ncu_niu_ctag_cei"/>
<output name="ncu_sio_ctag_cei"/>
<output name="ncu_sio_ctag_uei"/>
<output name="ncu_sio_d_pei"/>
<output name="dmu_cr_id_rtn_erri"/>
<output name="ncu_dmu_d_pei"/>
<output name="ncu_dmu_siicr_pei"/>
<output name="ncu_dmu_ctag_uei"/>
<output name="ncu_dmu_ctag_cei"/>
<output name="ncu_dmu_ncucr_pei"/>
<output name="ncu_dmu_iei"/>
<output name="ncu_sii_dmua_pei"/>
<output name="ncu_sii_niud_pei"/>
<output name="ncu_sii_dmud_pei"/>
<output name="ncu_sii_niua_pei"/>
<output name="ncu_sii_dmuctag_cei"/>
<output name="ncu_sii_niuctag_cei"/>
<output name="ncu_sii_dmuctag_uei"/>
<output name="ncu_sii_niuctag_uei"/>
<output name="ncu_mcu0_ecci"/>
<output name="ncu_mcu0_fbri"/>
<output name="ncu_mcu0_fbui"/>
<output name="ncu_mcu1_ecci"/>
<output name="ncu_mcu1_fbri"/>
<output name="ncu_mcu1_fbui"/>
<output name="ncu_mcu2_ecci"/>
<output name="ncu_mcu2_fbri"/>
<output name="ncu_mcu2_fbui"/>
<output name="ncu_mcu3_ecci"/>
<output name="ncu_mcu3_fbri"/>
<output name="ncu_mcu3_fbui"/>
<output name="ncuctag_cei"/>
<output name="ncuctag_uei"/>
<output name="ncusiid_pei"/>
<output name="dmubuf_pei"/>
<output name="iobuf_uei"/>
<output name="cpubuf_uei"/>
<output name="cpubuf_pei"/>
<output name="intbuf_uei"/>
<output name="mondotbl_pei"/>
<complexity cyclo1="107" cyclo2="80" nCaseStmts="4" nCaseItems="31" nLoops="0" nIfStmts="75" />
<volume nNodes="2508" nStmts="4" nExprs="961" nInputs="93" nOutputs="104" nParams="0" nAlwaysClocks="4" nBAssign="49" nNBAssign="0" nWAssign="520" nOther="970" />
</block>
<block name="ncu_eccchk11_ctl">
<input name="din"/>
<input name="ci"/>
<output name="ue"/>
<output name="ce"/>
<output name="dout"/>
<output name="co"/>
<complexity cyclo1="19" cyclo2="2" nCaseStmts="1" nCaseItems="18" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="1" nExprs="18" nInputs="2" nOutputs="4" nParams="0" nAlwaysClocks="3" nBAssign="28" nNBAssign="0" nWAssign="5" nOther="21" />
</block>
<block name="ncu_eccchk16_ctl">
<input name="din"/>
<input name="ci"/>
<output name="ue"/>
<output name="ce"/>
<output name="dout"/>
<output name="co"/>
<complexity cyclo1="25" cyclo2="2" nCaseStmts="1" nCaseItems="24" nLoops="0" nIfStmts="0" />
<volume nNodes="95" nStmts="1" nExprs="24" nInputs="2" nOutputs="4" nParams="0" nAlwaysClocks="3" nBAssign="34" nNBAssign="0" nWAssign="6" nOther="27" />
</block>
<block name="ncu_eccchk6_ctl">
<input name="din"/>
<input name="ci"/>
<output name="ue"/>
<output name="ce"/>
<output name="dout"/>
<output name="co"/>
<complexity cyclo1="14" cyclo2="2" nCaseStmts="1" nCaseItems="13" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="1" nExprs="13" nInputs="2" nOutputs="4" nParams="0" nAlwaysClocks="3" nBAssign="23" nNBAssign="0" nWAssign="5" nOther="16" />
</block>
<block name="ncu_eccgen11_ctl">
<input name="din"/>
<output name="dout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="6" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="1" />
</block>
<block name="ncu_eccgen6_ctl">
<input name="din"/>
<output name="dout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="6" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="1" />
</block>
<block name="ncu_fcd_ctl">
<input name="mb1_run"/>
<input name="mb1_wdata"/>
<input name="mb1_cpubuf_wr_en"/>
<input name="mb1_addr"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_mbist_bisi_en"/>
<input name="cmp_io_sync_en"/>
<input name="cpubuf_head_s"/>
<input name="cpx_ncu_grant_cx"/>
<input name="intbuf_dout"/>
<input name="iobuf_dout"/>
<input name="iobuf_tail_s"/>
<input name="io_cmp_sync_en"/>
<input name="io_mondo_data0_din_s"/>
<input name="io_mondo_data1_din_s"/>
<input name="io_mondo_data_wr_addr_s"/>
<input name="io_mondo_data_wr_s"/>
<input name="l2clk"/>
<input name="mondo_data0_dout"/>
<input name="mondo_data1_dout"/>
<input name="pcx_ncu_data_px2"/>
<input name="pcx_ncu_data_rdy_px1"/>
<input name="scan_in"/>
<input name="tap_mondo_acc_addr_s"/>
<input name="tap_mondo_acc_seq_s"/>
<input name="tap_mondo_din_s"/>
<input name="tap_mondo_wr_s"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_scan_en"/>
<input name="cpubuf_mb0_data"/>
<input name="mb0_start"/>
<input name="mb0_scanin"/>
<input name="iobuf_uei"/>
<input name="intbuf_uei"/>
<input name="mondotbl_pei"/>
<input name="array_wr_inhibit_io"/>
<input name="array_wr_inhibit_cmp"/>
<output name="cpubuf_din"/>
<output name="cpubuf_tail_f"/>
<output name="cpubuf_tail_ptr"/>
<output name="cpubuf_wr"/>
<output name="intbuf_din"/>
<output name="intbuf_head_ptr"/>
<output name="intbuf_tail_ptr"/>
<output name="intbuf_wr"/>
<output name="intbuf_rden"/>
<output name="iobuf_head_f"/>
<output name="iobuf_head_ptr"/>
<output name="iobuf_rden"/>
<output name="mondo_busy_vec_f"/>
<output name="mondo_data0_din"/>
<output name="mondo_data0_wr"/>
<output name="mondo_data1_din"/>
<output name="mondo_data1_wr"/>
<output name="mondo_data_addr_p0"/>
<output name="mondo_data_addr_p1"/>
<output name="mondo_rd_en"/>
<output name="ncu_cpx_data_ca"/>
<output name="ncu_cpx_req_cq"/>
<output name="ncu_pcx_stall_pq"/>
<output name="tap_mondo_acc_addr_invld_d2_f"/>
<output name="tap_mondo_acc_seq_d2_f"/>
<output name="tap_mondo_dout_d2_f"/>
<output name="scan_out"/>
<output name="mb0_wdata"/>
<output name="mb0_run"/>
<output name="mb0_addr"/>
<output name="mb0_iobuf_wr_en"/>
<output name="mb0_scanout"/>
<output name="mb0_done"/>
<output name="mb0_fail"/>
<output name="iobuf_ue_f"/>
<output name="intbuf_ue_f"/>
<output name="mondotbl_pe_f"/>
<output name="array_wr_inhibit_gate"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="270" nStmts="0" nExprs="129" nInputs="40" nOutputs="38" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="130" />
</block>
<block name="ncu_i2cbuf32_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dbr_gateoff"/>
<input name="ucb_iob_vld"/>
<input name="ucb_iob_data"/>
<input name="rd_req_ack_dbl_buf"/>
<input name="rd_int_dbl_buf"/>
<output name="scan_out"/>
<output name="iob_ucb_stall"/>
<output name="req_ack_obj"/>
<output name="req_ack_vld"/>
<output name="int_obj"/>
<output name="int_vld"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="364" nStmts="0" nExprs="147" nInputs="12" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="69" nOther="148" />
</block>
<block name="ncu_i2cbuf32_ni_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dbr_gateoff"/>
<input name="ucb_iob_vld"/>
<input name="ucb_iob_data"/>
<input name="rd_req_ack_dbl_buf"/>
<output name="scan_out"/>
<output name="iob_ucb_stall"/>
<output name="req_ack_obj"/>
<output name="req_ack_vld"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="285" nStmts="0" nExprs="117" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="50" nOther="118" />
</block>
<block name="ncu_i2cbuf4_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="ucb_iob_vld"/>
<input name="ucb_iob_data"/>
<input name="rd_req_ack_dbl_buf"/>
<input name="rd_int_dbl_buf"/>
<output name="scan_out"/>
<output name="iob_ucb_stall"/>
<output name="req_ack_obj"/>
<output name="req_ack_vld"/>
<output name="int_obj"/>
<output name="int_vld"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="363" nStmts="0" nExprs="147" nInputs="11" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="68" nOther="148" />
</block>
<block name="ncu_i2cbuf4_ni_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="ucb_iob_vld"/>
<input name="ucb_iob_data"/>
<input name="rd_req_ack_dbl_buf"/>
<output name="scan_out"/>
<output name="iob_ucb_stall"/>
<output name="req_ack_obj"/>
<output name="req_ack_vld"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="284" nStmts="0" nExprs="117" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="49" nOther="118" />
</block>
<block name="ncu_i2cbufsii_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="sii_ncu_data"/>
<input name="sii_ncu_dparity"/>
<input name="sii_ncu_req"/>
<input name="sii_ncu_syn_data"/>
<input name="sii_ncu_syn_vld"/>
<input name="sii_mondo_rd"/>
<input name="rd_req_ack_dbl_buf"/>
<input name="ncuctag_uei"/>
<input name="ncuctag_cei"/>
<input name="ncusiid_pei"/>
<output name="scan_out"/>
<output name="ncu_sii_gnt"/>
<output name="sii_mondo_vld"/>
<output name="sii_mondo_data0"/>
<output name="sii_mondo_data1"/>
<output name="sii_mondo_target"/>
<output name="sii_mondo_ctagerr"/>
<output name="ncu_dmu_mondo_id"/>
<output name="ncu_dmu_mondo_id_par"/>
<output name="sii_cr_id_rtn"/>
<output name="sii_cr_id_rtn_vld"/>
<output name="req_ack_obj"/>
<output name="req_ack_vld"/>
<output name="ncuctag_ue"/>
<output name="ncuctag_ce"/>
<output name="ncusiid_pe"/>
<output name="ncudpsyn"/>
<output name="siierrsyn"/>
<output name="siierrsyn_done"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="554" nStmts="0" nExprs="230" nInputs="17" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="93" nOther="231" />
</block>
<block name="ncu_i2cbuftcu_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="stall"/>
<input name="iob_tap_packet"/>
<input name="iob_tap_packet_vld"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="tap_iob_busy"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="104" nStmts="0" nExprs="40" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="41" />
</block>
<block name="ncu_i2cfc_ctl">
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="cpx_ncu_grant_cx"/>
<input name="intbuf_cpx_req"/>
<input name="iobuf_cpx_req"/>
<input name="ncu_cpx_req_next"/>
<input name="iobuf_dout_d1_ue"/>
<input name="intbuf_dout_d1_ue"/>
<input name="iobuf_tail_s"/>
<input name="intbuf_wr2i2c"/>
<input name="mb0_raddr"/>
<input name="mb0_waddr"/>
<input name="mb0_intbuf_rd_en"/>
<input name="mb0_iobuf_rd_en"/>
<input name="mb0_run"/>
<output name="scan_out"/>
<output name="intbuf_sel_next"/>
<output name="iobuf_sel_next"/>
<output name="intbuf_rd"/>
<output name="iobuf_rd"/>
<output name="iobuf_vld"/>
<output name="io_pa_ld"/>
<output name="io_pas"/>
<output name="intbuf_vld"/>
<output name="int_pa_ld"/>
<output name="int_pas"/>
<output name="intbuf_hit_hwm"/>
<output name="iobuf_head_f"/>
<output name="intbuf_tail_ptr"/>
<output name="intbuf_head_ptr"/>
<output name="iobuf_head_ptr"/>
<output name="iobuf_rden"/>
<output name="intbuf_rden"/>
<complexity cyclo1="42" cyclo2="26" nCaseStmts="8" nCaseItems="24" nLoops="0" nIfStmts="17" />
<volume nNodes="523" nStmts="8" nExprs="164" nInputs="22" nOutputs="18" nParams="0" nAlwaysClocks="40" nBAssign="24" nNBAssign="0" nWAssign="106" nOther="181" />
</block>
<block name="ncu_i2cfcd_ctl">
<input name="cmp_io_sync_en"/>
<input name="cpx_ncu_grant_cx"/>
<input name="intbuf_dout"/>
<input name="iobuf_dout"/>
<input name="iobuf_tail_s"/>
<input name="io_cmp_sync_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="mb0_raddr"/>
<input name="mb0_waddr"/>
<input name="mb0_intbuf_wr_en"/>
<input name="mb0_intbuf_rd_en"/>
<input name="mb0_iobuf_rd_en"/>
<input name="mb0_run"/>
<input name="intbuf_wr2i2c"/>
<input name="iobuf_uei"/>
<input name="intbuf_uei"/>
<output name="intbuf_head_ptr"/>
<output name="intbuf_hit_hwm"/>
<output name="intbuf_tail_ptr"/>
<output name="intbuf_rden"/>
<output name="iobuf_head_f"/>
<output name="iobuf_head_ptr"/>
<output name="iobuf_rden"/>
<output name="ncu_cpx_data_ca"/>
<output name="ncu_cpx_req_cq"/>
<output name="scan_out"/>
<output name="iobuf_ue_f"/>
<output name="intbuf_ue_f"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="150" nStmts="0" nExprs="73" nInputs="22" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="74" />
</block>
<block name="ncu_i2cfd_ctl">
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="intbuf_sel_next"/>
<input name="iobuf_sel_next"/>
<input name="intbuf_rd"/>
<input name="iobuf_rd"/>
<input name="iobuf_vld"/>
<input name="io_pa_ld"/>
<input name="io_pas"/>
<input name="intbuf_vld"/>
<input name="int_pa_ld"/>
<input name="int_pas"/>
<input name="intbuf_dout"/>
<input name="iobuf_dout"/>
<input name="iobuf_uei"/>
<input name="intbuf_uei"/>
<output name="scan_out"/>
<output name="ncu_cpx_req_cq"/>
<output name="ncu_cpx_data_ca"/>
<output name="intbuf_cpx_req"/>
<output name="iobuf_cpx_req"/>
<output name="iobuf_dout_d1_ue"/>
<output name="intbuf_dout_d1_ue"/>
<output name="ncu_cpx_req_next"/>
<output name="iobuf_ue_f"/>
<output name="intbuf_ue_f"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="284" nStmts="0" nExprs="105" nInputs="23" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="73" nOther="106" />
</block>
<block name="ncu_i2csc_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dbr_gateoff"/>
<input name="sii_mondo_vld"/>
<input name="sii_mondo_target"/>
<input name="sii_mondo_ctagerr"/>
<input name="ssi_int_vld"/>
<input name="mcu0_int_vld"/>
<input name="mcu1_int_vld"/>
<input name="mcu2_int_vld"/>
<input name="mcu3_int_vld"/>
<input name="niu_int_vld"/>
<input name="ncu_man_int_vld"/>
<input name="siipio_ack_vld"/>
<input name="dmucsr_ack_vld"/>
<input name="ccu_ack_vld"/>
<input name="mcu0_ack_vld"/>
<input name="mcu1_ack_vld"/>
<input name="mcu2_ack_vld"/>
<input name="mcu3_ack_vld"/>
<input name="ssi_ack_vld"/>
<input name="rcu_ack_vld"/>
<input name="dbg1_ack_vld"/>
<input name="niu_ack_vld"/>
<input name="ncu_man_ack_vld"/>
<input name="ncu_int_ack_vld"/>
<input name="bounce_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="tap_iob_busy"/>
<input name="ucb_ack_packet_d1"/>
<input name="iobuf_head_f"/>
<input name="mondo_busy_vec_f"/>
<input name="srvc_wr_ack"/>
<input name="dmupio_srvc_wack"/>
<input name="lhs_intman_acc"/>
<input name="intman_pchkf2i2c"/>
<input name="intman_dout_v"/>
<input name="mb0_waddr"/>
<input name="mb0_iobuf_wr_en"/>
<input name="mb0_run"/>
<output name="scan_out"/>
<output name="sii_mondo_rd"/>
<output name="ncu_dmu_mondo_ack"/>
<output name="ncu_dmu_mondo_nack"/>
<output name="ssi_int_rd"/>
<output name="mcu0_int_rd"/>
<output name="mcu1_int_rd"/>
<output name="mcu2_int_rd"/>
<output name="mcu3_int_rd"/>
<output name="niu_int_rd"/>
<output name="ncu_man_int_rd"/>
<output name="siipio_ack_rd"/>
<output name="dmucsr_ack_rd"/>
<output name="ccu_ack_rd"/>
<output name="mcu0_ack_rd"/>
<output name="mcu1_ack_rd"/>
<output name="mcu2_ack_rd"/>
<output name="mcu3_ack_rd"/>
<output name="ssi_ack_rd"/>
<output name="rcu_ack_rd"/>
<output name="dbg1_ack_rd"/>
<output name="niu_ack_rd"/>
<output name="ncu_man_ack_rd"/>
<output name="ncu_int_ack_rd"/>
<output name="bounce_ack_rd"/>
<output name="rd_nack_rd"/>
<output name="iob_tap_packet_vld"/>
<output name="int_sel"/>
<output name="ack_sel"/>
<output name="mondo_srvcd_d1"/>
<output name="int_srvcd_d2"/>
<output name="ack_srvcd_d1"/>
<output name="iobuf_tail_s"/>
<output name="io_mondo_data_wr_s"/>
<output name="iobuf_avail"/>
<output name="iobuf_wr"/>
<output name="iobuf_tail_ptr"/>
<complexity cyclo1="33" cyclo2="11" nCaseStmts="2" nCaseItems="24" nLoops="0" nIfStmts="8" />
<volume nNodes="361" nStmts="2" nExprs="124" nInputs="45" nOutputs="37" nParams="0" nAlwaysClocks="2" nBAssign="25" nNBAssign="0" nWAssign="79" nOther="129" />
</block>
<block name="ncu_i2cscd_ctl">
<input name="bounce_ack_packet"/>
<input name="bounce_ack_vld"/>
<input name="ccu_ncu_data"/>
<input name="ccu_ncu_vld"/>
<input name="dmu_ncu_data"/>
<input name="dmu_ncu_vld"/>
<input name="intman_tbl_dout"/>
<input name="intman_pchkf2i2c"/>
<input name="iobuf_head_f"/>
<input name="iol2clk"/>
<input name="lhs_intman_acc"/>
<input name="mcu0_ncu_data"/>
<input name="mcu0_ncu_vld"/>
<input name="mcu1_ncu_data"/>
<input name="mcu1_ncu_vld"/>
<input name="mcu2_ncu_data"/>
<input name="mcu2_ncu_vld"/>
<input name="mcu3_ncu_data"/>
<input name="mcu3_ncu_vld"/>
<input name="mondo_busy_vec_f"/>
<input name="mondoinvec"/>
<input name="ncu_int_ack_packet"/>
<input name="ncu_int_ack_vld"/>
<input name="ncu_man_ack_packet"/>
<input name="ncu_man_ack_vld"/>
<input name="ncu_man_int_packet"/>
<input name="ncu_man_int_vld"/>
<input name="niu_ncu_data"/>
<input name="niu_ncu_vld"/>
<input name="rcu_ncu_data"/>
<input name="rcu_ncu_vld"/>
<input name="rd_nack_packet"/>
<input name="rd_nack_vld"/>
<input name="dbg1_ncu_data"/>
<input name="dbg1_ncu_vld"/>
<input name="scan_in"/>
<input name="sii_ncu_dparity"/>
<input name="sii_ncu_data"/>
<input name="sii_ncu_req"/>
<input name="sii_ncu_syn_data"/>
<input name="sii_ncu_syn_vld"/>
<input name="srvc_wr_ack"/>
<input name="ssi_ncu_data"/>
<input name="ssi_ncu_vld"/>
<input name="tcu_clk_stop"/>
<input name="tcu_ncu_stall"/>
<input name="tcu_pce_ov"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dbr_gateoff"/>
<input name="wr_ack_iopkt"/>
<input name="mb0_run"/>
<input name="mb0_iobuf_wr_en"/>
<input name="mb0_addr"/>
<input name="mb0_wdata"/>
<input name="dmupio_wack_iopkt"/>
<input name="dmupio_srvc_wack"/>
<input name="raserrce"/>
<input name="raserrue"/>
<input name="ncuctag_uei"/>
<input name="ncuctag_cei"/>
<input name="ncusiid_pei"/>
<output name="bounce_ack_rd"/>
<output name="iobuf_avail"/>
<output name="iobuf_din"/>
<output name="iobuf_tail_ptr"/>
<output name="iobuf_tail_s"/>
<output name="iobuf_wr"/>
<output name="io_intman_addr"/>
<output name="io_mondo_data0_din_s"/>
<output name="io_mondo_data1_din_s"/>
<output name="io_mondo_data_wr_addr_s"/>
<output name="io_mondo_data_wr_s"/>
<output name="ncu_ccu_stall"/>
<output name="ncu_dmu_mondo_ack"/>
<output name="ncu_dmu_mondo_id"/>
<output name="ncu_dmu_mondo_id_par"/>
<output name="ncu_dmu_mondo_nack"/>
<output name="ncu_dmu_stall"/>
<output name="ncu_int_ack_rd"/>
<output name="ncu_man_ack_rd"/>
<output name="ncu_man_int_rd"/>
<output name="ncu_mcu0_stall"/>
<output name="ncu_mcu1_stall"/>
<output name="ncu_mcu2_stall"/>
<output name="ncu_mcu3_stall"/>
<output name="ncu_niu_stall"/>
<output name="ncu_rcu_stall"/>
<output name="ncu_dbg1_stall"/>
<output name="ncu_sii_gnt"/>
<output name="ncu_ssi_stall"/>
<output name="ncu_tcu_data"/>
<output name="ncu_tcu_vld"/>
<output name="rd_nack_rd"/>
<output name="scan_out"/>
<output name="sii_cr_id_rtn"/>
<output name="sii_cr_id_rtn_vld"/>
<output name="io_rd_intman_d2"/>
<output name="siierrsyn"/>
<output name="siierrsyn_done"/>
<output name="ncudpsyn"/>
<output name="ncuctag_ue"/>
<output name="ncuctag_ce"/>
<output name="ncusiid_pe"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="718" nStmts="0" nExprs="351" nInputs="63" nOutputs="42" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="352" />
</block>
<block name="ncu_i2csd_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="sii_mondo_data0"/>
<input name="sii_mondo_data1"/>
<input name="sii_mondo_target"/>
<input name="sii_mondo_ctagerr"/>
<input name="ssi_int_packet"/>
<input name="mcu0_int_packet"/>
<input name="mcu1_int_packet"/>
<input name="mcu2_int_packet"/>
<input name="mcu3_int_packet"/>
<input name="niu_int_packet"/>
<input name="ncu_man_int_packet"/>
<input name="siipio_ack_packet"/>
<input name="dmucsr_ack_packet"/>
<input name="ccu_ack_packet"/>
<input name="mcu0_ack_packet"/>
<input name="mcu1_ack_packet"/>
<input name="mcu2_ack_packet"/>
<input name="mcu3_ack_packet"/>
<input name="ssi_ack_packet"/>
<input name="rcu_ack_packet"/>
<input name="dbg1_ack_packet"/>
<input name="niu_ack_packet"/>
<input name="ncu_man_ack_packet"/>
<input name="ncu_int_ack_packet"/>
<input name="bounce_ack_packet"/>
<input name="rd_nack_packet"/>
<input name="intman_tbl_dout"/>
<input name="int_sel"/>
<input name="ack_sel"/>
<input name="mondo_srvcd_d1"/>
<input name="int_srvcd_d2"/>
<input name="ack_srvcd_d1"/>
<input name="mb0_wdata"/>
<input name="mb0_iobuf_wr_en"/>
<input name="mb0_run"/>
<input name="mb0_addr"/>
<input name="wr_ack_iopkt"/>
<input name="dmupio_wack_iopkt"/>
<input name="srvc_wr_ack"/>
<input name="mondoinvec"/>
<input name="raserrce"/>
<input name="raserrue"/>
<output name="scan_out"/>
<output name="io_mondo_data_wr_addr_s"/>
<output name="io_mondo_data0_din_s"/>
<output name="io_mondo_data1_din_s"/>
<output name="io_intman_addr"/>
<output name="io_rd_intman_d2"/>
<output name="intman_dout_v"/>
<output name="ucb_ack_packet_d1"/>
<output name="iobuf_din"/>
<output name="iob_tap_packet"/>
<complexity cyclo1="41" cyclo2="19" nCaseStmts="2" nCaseItems="24" nLoops="0" nIfStmts="16" />
<volume nNodes="324" nStmts="2" nExprs="102" nInputs="49" nOutputs="10" nParams="0" nAlwaysClocks="24" nBAssign="25" nNBAssign="0" nWAssign="64" nOther="107" />
</block>
<block name="ncu_mb0_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mb0_start"/>
<input name="mb0_bisi_mode"/>
<input name="mb0_user_mode"/>
<input name="intbuf_dout"/>
<input name="iobuf_dout"/>
<input name="mondo_data0_dout"/>
<input name="mondo_data1_dout"/>
<output name="mb0_run"/>
<output name="mb0_addr"/>
<output name="mb0_wdata"/>
<output name="mb0_intbuf_wr_en"/>
<output name="mb0_intbuf_rd_en"/>
<output name="mb0_mondo_wr_en"/>
<output name="mb0_mondo_rd_en"/>
<output name="mb0_iobuf_wr_en"/>
<output name="mb0_iobuf_rd_en"/>
<output name="mb0_done"/>
<output name="mb0_fail"/>
<output name="scan_out"/>
<complexity cyclo1="77" cyclo2="67" nCaseStmts="1" nCaseItems="11" nLoops="0" nIfStmts="65" />
<volume nNodes="459" nStmts="1" nExprs="142" nInputs="14" nOutputs="12" nParams="0" nAlwaysClocks="8" nBAssign="11" nNBAssign="0" nWAssign="152" nOther="145" />
</block>
<block name="ncu_mb1_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mb1_start"/>
<input name="mb1_bisi_mode"/>
<input name="mb1_user_mode"/>
<input name="intman_dout"/>
<input name="cpubuf_dout"/>
<input name="dmubuf0_dout"/>
<input name="dmubuf1_dout"/>
<output name="mb1_run"/>
<output name="mb1_addr"/>
<output name="mb1_wdata"/>
<output name="mb1_intman_wr_en"/>
<output name="mb1_intman_rd_en"/>
<output name="mb1_dmubuf0_wr_en"/>
<output name="mb1_dmubuf0_rd_en"/>
<output name="mb1_dmubuf1_wr_en"/>
<output name="mb1_dmubuf1_rd_en"/>
<output name="mb1_cpubuf_wr_en"/>
<output name="mb1_cpubuf_rd_en"/>
<output name="mb1_done"/>
<output name="mb1_fail"/>
<output name="scan_out"/>
<complexity cyclo1="79" cyclo2="66" nCaseStmts="1" nCaseItems="14" nLoops="0" nIfStmts="64" />
<volume nNodes="484" nStmts="1" nExprs="149" nInputs="14" nOutputs="14" nParams="0" nAlwaysClocks="9" nBAssign="14" nNBAssign="0" nWAssign="159" nOther="152" />
</block>
<block name="ncu_scd_ctl">
<input name="ccu_ncu_data"/>
<input name="ccu_ncu_stall"/>
<input name="ccu_ncu_vld"/>
<input name="core_running_status"/>
<input name="cpubuf_dout"/>
<input name="cpubuf_tail_f"/>
<input name="dmu_ncu_data"/>
<input name="dmu_ncu_stall"/>
<input name="dmu_ncu_vld"/>
<input name="dmu_ncu_wrack_tag"/>
<input name="dmu_ncu_wrack_vld"/>
<input name="dmu_ncu_wrack_par"/>
<input name="efu_ncu_bankavail_dshift"/>
<input name="efu_ncu_coreavail_dshift"/>
<input name="efu_ncu_fuse_data"/>
<input name="efu_ncu_fusestat_dshift"/>
<input name="efu_ncu_sernum0_dshift"/>
<input name="efu_ncu_sernum1_dshift"/>
<input name="efu_ncu_sernum2_dshift"/>
<input name="intman_tbl_dout"/>
<input name="iobuf_head_f"/>
<input name="iol2clk"/>
<input name="mcu0_ncu_data"/>
<input name="mcu0_ncu_stall"/>
<input name="mcu0_ncu_vld"/>
<input name="mcu1_ncu_data"/>
<input name="mcu1_ncu_stall"/>
<input name="mcu1_ncu_vld"/>
<input name="mcu2_ncu_data"/>
<input name="mcu2_ncu_stall"/>
<input name="mcu2_ncu_vld"/>
<input name="mcu3_ncu_data"/>
<input name="mcu3_ncu_stall"/>
<input name="mcu3_ncu_vld"/>
<input name="mondo_busy_vec_f"/>
<input name="niu_ncu_data"/>
<input name="niu_ncu_stall"/>
<input name="niu_ncu_vld"/>
<input name="rcu_ncu_data"/>
<input name="rcu_ncu_stall"/>
<input name="rcu_ncu_vld"/>
<input name="dbg1_ncu_data"/>
<input name="dbg1_ncu_stall"/>
<input name="dbg1_ncu_vld"/>
<input name="rst_ncu_unpark_thread"/>
<input name="rst_ncu_xir_"/>
<input name="scan_in"/>
<input name="sii_ncu_data"/>
<input name="sii_ncu_req"/>
<input name="sii_ncu_dparity"/>
<input name="ssi_ncu_data"/>
<input name="ssi_ncu_stall"/>
<input name="ssi_ncu_vld"/>
<input name="tap_mondo_acc_addr_invld_d2_f"/>
<input name="tap_mondo_acc_seq_d2_f"/>
<input name="tap_mondo_dout_d2_f"/>
<input name="tcu_clk_stop"/>
<input name="tcu_ncu_data"/>
<input name="tcu_ncu_stall"/>
<input name="tcu_ncu_vld"/>
<input name="tcu_pce_ov"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="dmubuf0_dout"/>
<input name="dmubuf1_dout"/>
<input name="mb0_run"/>
<input name="mb0_iobuf_wr_en"/>
<input name="mb0_addr"/>
<input name="mb0_wdata"/>
<input name="tcu_dbr_gateoff"/>
<input name="tcu_mbist_bisi_en"/>
<input name="mb1_start"/>
<input name="mb1_scanin"/>
<input name="tcu_mbist_user_mode"/>
<input name="aclk_wmr"/>
<input name="wmr_protect"/>
<input name="dmu_ncu_d_pe"/>
<input name="dmu_ncu_siicr_pe"/>
<input name="dmu_ncu_ctag_ue"/>
<input name="dmu_ncu_ctag_ce"/>
<input name="dmu_ncu_ncucr_pe"/>
<input name="dmu_ncu_ie"/>
<input name="niu_ncu_d_pe"/>
<input name="niu_ncu_ctag_ue"/>
<input name="niu_ncu_ctag_ce"/>
<input name="sio_ncu_ctag_ce"/>
<input name="sio_ncu_ctag_ue"/>
<input name="mcu0_ncu_ecc"/>
<input name="mcu0_ncu_fbr"/>
<input name="mcu0_ncu_fbu"/>
<input name="mcu1_ncu_ecc"/>
<input name="mcu1_ncu_fbr"/>
<input name="mcu1_ncu_fbu"/>
<input name="mcu2_ncu_ecc"/>
<input name="mcu2_ncu_fbr"/>
<input name="mcu2_ncu_fbu"/>
<input name="mcu3_ncu_ecc"/>
<input name="mcu3_ncu_fbr"/>
<input name="mcu3_ncu_fbu"/>
<input name="sii_ncu_syn_data"/>
<input name="sii_ncu_syn_vld"/>
<input name="sii_ncu_dmuctag_ce"/>
<input name="sii_ncu_dmuctag_ue"/>
<input name="sii_ncu_dmua_pe"/>
<input name="sii_ncu_dmud_pe"/>
<input name="sii_ncu_niuctag_ce"/>
<input name="sii_ncu_niuctag_ue"/>
<input name="sii_ncu_niua_pe"/>
<input name="sii_ncu_niud_pe"/>
<input name="iobuf_ue_f"/>
<input name="intbuf_ue_f"/>
<input name="mondotbl_pe_f"/>
<output name="mb1_run"/>
<output name="mb1_addr"/>
<output name="mb1_wdata"/>
<output name="mb1_cpubuf_wr_en"/>
<output name="mb1_scanout"/>
<output name="mb1_done"/>
<output name="mb1_fail"/>
<output name="ncu_spc_pm"/>
<output name="ncu_spc_ba67"/>
<output name="ncu_spc_ba45"/>
<output name="ncu_spc_ba23"/>
<output name="ncu_spc_ba01"/>
<output name="ncu_spc_l2_idx_hash_en"/>
<output name="ncu_sii_pm"/>
<output name="ncu_sii_ba67"/>
<output name="ncu_sii_ba45"/>
<output name="ncu_sii_ba23"/>
<output name="ncu_sii_ba01"/>
<output name="ncu_sii_l2_idx_hash_en"/>
<output name="ncu_l2t_pm"/>
<output name="ncu_l2t_ba67"/>
<output name="ncu_l2t_ba45"/>
<output name="ncu_l2t_ba23"/>
<output name="ncu_l2t_ba01"/>
<output name="ncu_mcu_pm"/>
<output name="ncu_mcu_ba67"/>
<output name="ncu_mcu_ba45"/>
<output name="ncu_mcu_ba23"/>
<output name="ncu_mcu_ba01"/>
<output name="cpubuf_mb0_data"/>
<output name="ncu_spc7_core_enable_status"/>
<output name="ncu_spc6_core_enable_status"/>
<output name="ncu_spc5_core_enable_status"/>
<output name="ncu_spc4_core_enable_status"/>
<output name="ncu_spc3_core_enable_status"/>
<output name="ncu_spc2_core_enable_status"/>
<output name="ncu_spc1_core_enable_status"/>
<output name="ncu_spc0_core_enable_status"/>
<output name="core_running"/>
<output name="coreavail"/>
<output name="cpubuf_head_ptr"/>
<output name="cpubuf_head_s"/>
<output name="cpubuf_rden"/>
<output name="intman_tbl_raddr"/>
<output name="intman_tbl_waddr"/>
<output name="intman_tbl_din"/>
<output name="intman_tbl_rden"/>
<output name="intman_tbl_wr"/>
<output name="iobuf_din"/>
<output name="iobuf_tail_ptr"/>
<output name="iobuf_tail_s"/>
<output name="iobuf_wr"/>
<output name="io_mondo_data0_din_s"/>
<output name="io_mondo_data1_din_s"/>
<output name="io_mondo_data_wr_addr_s"/>
<output name="io_mondo_data_wr_s"/>
<output name="ncu_ccu_data"/>
<output name="ncu_ccu_stall"/>
<output name="ncu_ccu_vld"/>
<output name="ncu_dmu_data"/>
<output name="ncu_dmu_mmu_addr_vld"/>
<output name="ncu_dmu_mondo_ack"/>
<output name="ncu_dmu_mondo_id"/>
<output name="ncu_dmu_mondo_id_par"/>
<output name="ncu_dmu_mondo_nack"/>
<output name="ncu_dmu_dpar"/>
<output name="ncu_dmu_pio_data"/>
<output name="ncu_dmu_pio_hdr_vld"/>
<output name="ncu_dmu_stall"/>
<output name="ncu_dmu_vld"/>
<output name="ncu_mcu0_data"/>
<output name="ncu_mcu0_stall"/>
<output name="ncu_mcu0_vld"/>
<output name="ncu_mcu1_data"/>
<output name="ncu_mcu1_stall"/>
<output name="ncu_mcu1_vld"/>
<output name="ncu_mcu2_data"/>
<output name="ncu_mcu2_stall"/>
<output name="ncu_mcu2_vld"/>
<output name="ncu_mcu3_data"/>
<output name="ncu_mcu3_stall"/>
<output name="ncu_mcu3_vld"/>
<output name="ncu_niu_data"/>
<output name="ncu_niu_stall"/>
<output name="ncu_niu_vld"/>
<output name="ncu_rcu_data"/>
<output name="ncu_rcu_stall"/>
<output name="ncu_rcu_vld"/>
<output name="ncu_dbg1_data"/>
<output name="ncu_dbg1_stall"/>
<output name="ncu_dbg1_vld"/>
<output name="ncu_rst_xir_done"/>
<output name="ncu_sii_gnt"/>
<output name="ncu_ssi_data"/>
<output name="ncu_ssi_stall"/>
<output name="ncu_ssi_vld"/>
<output name="ncu_tcu_data"/>
<output name="ncu_tcu_stall"/>
<output name="ncu_tcu_vld"/>
<output name="scan_out"/>
<output name="tap_mondo_acc_addr_s"/>
<output name="tap_mondo_acc_seq_s"/>
<output name="tap_mondo_din_s"/>
<output name="tap_mondo_wr_s"/>
<output name="dmubuf_din"/>
<output name="dmubuf_raddr"/>
<output name="dmubuf_waddr"/>
<output name="dmubuf0_wr"/>
<output name="dmubuf1_wr"/>
<output name="dmubuf_rden"/>
<output name="ncu_dmu_d_pei"/>
<output name="ncu_dmu_siicr_pei"/>
<output name="ncu_dmu_ctag_uei"/>
<output name="ncu_dmu_ctag_cei"/>
<output name="ncu_dmu_ncucr_pei"/>
<output name="ncu_dmu_iei"/>
<output name="ncu_niu_d_pei"/>
<output name="ncu_niu_ctag_uei"/>
<output name="ncu_niu_ctag_cei"/>
<output name="ncu_sio_ctag_cei"/>
<output name="ncu_sio_ctag_uei"/>
<output name="ncu_sio_d_pei"/>
<output name="ncu_mcu0_ecci"/>
<output name="ncu_mcu0_fbri"/>
<output name="ncu_mcu0_fbui"/>
<output name="ncu_mcu1_ecci"/>
<output name="ncu_mcu1_fbri"/>
<output name="ncu_mcu1_fbui"/>
<output name="ncu_mcu2_ecci"/>
<output name="ncu_mcu2_fbri"/>
<output name="ncu_mcu2_fbui"/>
<output name="ncu_mcu3_ecci"/>
<output name="ncu_mcu3_fbri"/>
<output name="ncu_mcu3_fbui"/>
<output name="ncu_sii_dmuctag_cei"/>
<output name="ncu_sii_dmuctag_uei"/>
<output name="ncu_sii_dmua_pei"/>
<output name="ncu_sii_dmud_pei"/>
<output name="ncu_sii_niuctag_cei"/>
<output name="ncu_sii_niuctag_uei"/>
<output name="ncu_sii_niua_pei"/>
<output name="ncu_sii_niud_pei"/>
<output name="ncu_rst_fatal_error"/>
<output name="ncu_tcu_soc_error"/>
<output name="ncu_tcu_bank_avail"/>
<output name="iobuf_uei"/>
<output name="intbuf_uei"/>
<output name="mondotbl_pei"/>
<output name="ncu_dbg1_error_event"/>
<output name="cmp_tick_enable"/>
<output name="tcu_wmr_vec_mask"/>
<output name="ncu_scksel"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="689" nStmts="0" nExprs="332" nInputs="113" nOutputs="152" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="24" nOther="333" />
</block>
<block name="ncu_ssiflow_ctl">
<input name="iol2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="scan_in"/>
<input name="sck_cntexp"/>
<input name="iob_ucb_vld"/>
<input name="iob_ucb_data"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="ifill_ack_vld"/>
<input name="ifill_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data_out"/>
<input name="int_vld"/>
<input name="int_typ"/>
<input name="int_thr_id"/>
<input name="dev_id"/>
<input name="int_stat"/>
<input name="int_vec"/>
<input name="iob_ucb_stall"/>
<output name="scan_out"/>
<output name="ucb_iob_stall"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="ifill_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="size_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<output name="int_busy"/>
<output name="ucb_iob_vld"/>
<output name="ucb_iob_data"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="283" nStmts="0" nExprs="110" nInputs="25" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="62" nOther="111" />
</block>
<block name="ncu_ssisif_ctl">
<input name="iol2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="scan_in"/>
<input name="ucbif_sif_timeval"/>
<input name="ucbif_sif_timeout_accpt"/>
<input name="ncu_scksel"/>
<input name="ucbif_sif_vld"/>
<input name="ucbif_sif_rw"/>
<input name="ucbif_sif_size"/>
<input name="ucbif_sif_addr"/>
<input name="ucbif_sif_wdata"/>
<input name="ucbif_sif_rdata_accpt"/>
<input name="io_jbi_ssi_miso"/>
<input name="tcu_sck_bypass"/>
<output name="scan_out"/>
<output name="sif_ucbif_timeout"/>
<output name="sif_ucbif_timeout_rw"/>
<output name="sif_ucbif_par_err"/>
<output name="sif_ucbif_busy"/>
<output name="sif_ucbif_rdata"/>
<output name="sif_ucbif_rdata_vld"/>
<output name="jbi_io_ssi_mosi"/>
<output name="jbi_io_ssi_sck"/>
<output name="sck_cntexp"/>
<complexity cyclo1="51" cyclo2="27" nCaseStmts="6" nCaseItems="30" nLoops="0" nIfStmts="20" />
<volume nNodes="760" nStmts="16" nExprs="287" nInputs="18" nOutputs="10" nParams="0" nAlwaysClocks="30" nBAssign="43" nNBAssign="0" nWAssign="99" nOther="285" />
</block>
<block name="ncu_ssisrg64_ctl">
<input name="iol2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="scan_in"/>
<input name="s_in"/>
<input name="shift_n"/>
<output name="scan_out"/>
<output name="p_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="25" nStmts="0" nExprs="8" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="9" />
</block>
<block name="ncu_ssisrg8_ctl">
<input name="iol2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="scan_in"/>
<input name="s_in"/>
<input name="p_in"/>
<input name="shift_n"/>
<input name="load_n"/>
<output name="scan_out"/>
<output name="p_out"/>
<complexity cyclo1="4" cyclo2="2" nCaseStmts="1" nCaseItems="3" nLoops="0" nIfStmts="0" />
<volume nNodes="41" nStmts="1" nExprs="11" nInputs="11" nOutputs="2" nParams="0" nAlwaysClocks="5" nBAssign="3" nNBAssign="0" nWAssign="7" nOther="14" />
</block>
<block name="ncu_ssitop_ctl">
<input name="iol2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="ncu_scksel"/>
<input name="scan_in"/>
<input name="io_jbi_ssi_miso"/>
<input name="io_jbi_ext_int_l"/>
<input name="iob_jbi_spi_vld"/>
<input name="iob_jbi_spi_data"/>
<input name="iob_jbi_spi_stall"/>
<input name="tcu_sck_bypass"/>
<output name="scan_out"/>
<output name="jbi_io_ssi_mosi"/>
<output name="jbi_io_ssi_sck"/>
<output name="jbi_iob_spi_vld"/>
<output name="jbi_iob_spi_data"/>
<output name="jbi_iob_spi_stall"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="227" nStmts="0" nExprs="111" nInputs="14" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="112" />
</block>
<block name="ncu_ssiui4_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="183" nStmts="0" nExprs="77" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="78" />
</block>
<block name="ncu_ssiuif_ctl">
<input name="iol2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="scan_in"/>
<input name="io_jbi_ext_int_l"/>
<input name="ucb_ucbif_rd_req_vld"/>
<input name="ucb_ucbif_ifill_req_vld"/>
<input name="ucb_ucbif_wr_req_vld"/>
<input name="ucb_ucbif_thr_id_in"/>
<input name="ucb_ucbif_buf_id_in"/>
<input name="ucb_ucbif_size_in"/>
<input name="ucb_ucbif_addr_in"/>
<input name="ucb_ucbif_data_in"/>
<input name="ucb_ucbif_ack_busy"/>
<input name="ucb_ucbif_int_busy"/>
<input name="sif_ucbif_busy"/>
<input name="sif_ucbif_rdata"/>
<input name="sif_ucbif_rdata_vld"/>
<input name="sif_ucbif_timeout"/>
<input name="sif_ucbif_timeout_rw"/>
<input name="sif_ucbif_par_err"/>
<output name="scan_out"/>
<output name="ucbif_ucb_req_acpted"/>
<output name="ucbif_ucb_rd_ack_vld"/>
<output name="ucbif_ucb_rd_nack_vld"/>
<output name="ucbif_ucb_ifill_ack_vld"/>
<output name="ucbif_ucb_ifill_nack_vld"/>
<output name="ucbif_ucb_thr_id_out"/>
<output name="ucbif_ucb_buf_id_out"/>
<output name="ucbif_ucb_data_out"/>
<output name="ucbif_ucb_int_vld"/>
<output name="ucbif_ucb_int_type"/>
<output name="ucbif_ucb_dev_id"/>
<output name="ucbif_sif_vld"/>
<output name="ucbif_sif_rw"/>
<output name="ucbif_sif_size"/>
<output name="ucbif_sif_addr"/>
<output name="ucbif_sif_wdata"/>
<output name="ucbif_sif_rdata_accpt"/>
<output name="ucbif_sif_timeout_accpt"/>
<output name="ucbif_sif_timeval"/>
<complexity cyclo1="25" cyclo2="20" nCaseStmts="2" nCaseItems="7" nLoops="0" nIfStmts="17" />
<volume nNodes="416" nStmts="15" nExprs="141" nInputs="24" nOutputs="20" nParams="0" nAlwaysClocks="25" nBAssign="24" nNBAssign="0" nWAssign="70" nOther="141" />
</block>
<block name="ncu_ssiuo4_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="53" nStmts="0" nExprs="18" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="19" />
</block>
<block name="ncu">
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_ncu_io_clk_stop"/>
<input name="tcu_ncu_clk_stop"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dbr_gateoff"/>
<input name="tcu_ncu_mbist_start"/>
<input name="tcu_ncu_mbist_scan_in"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_mbist_bisi_en"/>
<input name="pcx_ncu_data_px2"/>
<input name="pcx_ncu_data_rdy_px1"/>
<input name="cpx_ncu_grant_cx"/>
<input name="dmu_ncu_wrack_vld"/>
<input name="dmu_ncu_wrack_tag"/>
<input name="dmu_ncu_stall"/>
<input name="dmu_ncu_vld"/>
<input name="dmu_ncu_data"/>
<input name="ccu_ncu_data"/>
<input name="ccu_ncu_vld"/>
<input name="ccu_ncu_stall"/>
<input name="mcu0_ncu_stall"/>
<input name="mcu0_ncu_vld"/>
<input name="mcu0_ncu_data"/>
<input name="mcu1_ncu_stall"/>
<input name="mcu1_ncu_vld"/>
<input name="mcu1_ncu_data"/>
<input name="mcu2_ncu_stall"/>
<input name="mcu2_ncu_vld"/>
<input name="mcu2_ncu_data"/>
<input name="mcu3_ncu_stall"/>
<input name="mcu3_ncu_vld"/>
<input name="mcu3_ncu_data"/>
<input name="niu_ncu_stall"/>
<input name="niu_ncu_vld"/>
<input name="niu_ncu_data"/>
<input name="tcu_ncu_stall"/>
<input name="tcu_ncu_vld"/>
<input name="tcu_ncu_data"/>
<input name="mio_ncu_ssi_miso"/>
<input name="mio_ncu_ext_int_l"/>
<input name="rst_ncu_stall"/>
<input name="rst_ncu_vld"/>
<input name="rst_ncu_data"/>
<input name="efu_ncu_fuse_data"/>
<input name="efu_ncu_srlnum0_xfer_en"/>
<input name="efu_ncu_srlnum1_xfer_en"/>
<input name="efu_ncu_srlnum2_xfer_en"/>
<input name="efu_ncu_fusestat_xfer_en"/>
<input name="efu_ncu_coreavl_xfer_en"/>
<input name="efu_ncu_bankavl_xfer_en"/>
<input name="sii_ncu_req"/>
<input name="sii_ncu_data"/>
<input name="rst_ncu_unpark_thread"/>
<input name="rst_ncu_xir_"/>
<input name="spc0_ncu_core_running_status"/>
<input name="spc1_ncu_core_running_status"/>
<input name="spc2_ncu_core_running_status"/>
<input name="spc3_ncu_core_running_status"/>
<input name="spc4_ncu_core_running_status"/>
<input name="spc5_ncu_core_running_status"/>
<input name="spc6_ncu_core_running_status"/>
<input name="spc7_ncu_core_running_status"/>
<input name="sii_ncu_dparity"/>
<input name="sii_ncu_niuctag_ue"/>
<input name="sii_ncu_niuctag_ce"/>
<input name="sii_ncu_niua_pe"/>
<input name="sii_ncu_niud_pe"/>
<input name="sii_ncu_dmuctag_ue"/>
<input name="sii_ncu_dmuctag_ce"/>
<input name="sii_ncu_dmua_pe"/>
<input name="sii_ncu_dmud_pe"/>
<input name="sii_ncu_syn_vld"/>
<input name="sii_ncu_syn_data"/>
<input name="tcu_sck_bypass"/>
<input name="sio_ncu_ctag_ce"/>
<input name="sio_ncu_ctag_ue"/>
<input name="niu_ncu_ctag_ue"/>
<input name="niu_ncu_ctag_ce"/>
<input name="niu_ncu_d_pe"/>
<input name="dmu_ncu_wrack_par"/>
<input name="dmu_ncu_d_pe"/>
<input name="dmu_ncu_siicr_pe"/>
<input name="dmu_ncu_ctag_ue"/>
<input name="dmu_ncu_ctag_ce"/>
<input name="dmu_ncu_ncucr_pe"/>
<input name="dmu_ncu_ie"/>
<input name="mcu0_ncu_ecc"/>
<input name="mcu0_ncu_fbr"/>
<input name="mcu1_ncu_ecc"/>
<input name="mcu1_ncu_fbr"/>
<input name="mcu2_ncu_ecc"/>
<input name="mcu2_ncu_fbr"/>
<input name="mcu3_ncu_ecc"/>
<input name="mcu3_ncu_fbr"/>
<input name="rst_wmr_protect"/>
<input name="cluster_arst_l"/>
<input name="ccu_serdes_dtm"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ccu_io_out"/>
<input name="gclk"/>
<input name="tcu_div_bypass"/>
<input name="tcu_atpg_mode"/>
<input name="dbg1_ncu_stall"/>
<input name="dbg1_ncu_vld"/>
<input name="dbg1_ncu_data"/>
<output name="scan_out"/>
<output name="ncu_tcu_mbist_done"/>
<output name="ncu_tcu_mbist_fail"/>
<output name="ncu_tcu_mbist_scan_out"/>
<output name="ncu_pcx_stall_pq"/>
<output name="ncu_cpx_data_ca"/>
<output name="ncu_cpx_req_cq"/>
<output name="ncu_dmu_pio_data"/>
<output name="ncu_dmu_pio_hdr_vld"/>
<output name="ncu_dmu_mmu_addr_vld"/>
<output name="ncu_dmu_mondo_ack"/>
<output name="ncu_dmu_mondo_nack"/>
<output name="ncu_dmu_mondo_id"/>
<output name="ncu_dmu_vld"/>
<output name="ncu_dmu_data"/>
<output name="ncu_dmu_stall"/>
<output name="ncu_ccu_vld"/>
<output name="ncu_ccu_data"/>
<output name="ncu_ccu_stall"/>
<output name="ncu_mcu0_vld"/>
<output name="ncu_mcu0_data"/>
<output name="ncu_mcu0_stall"/>
<output name="ncu_mcu1_vld"/>
<output name="ncu_mcu1_data"/>
<output name="ncu_mcu1_stall"/>
<output name="ncu_mcu2_vld"/>
<output name="ncu_mcu2_data"/>
<output name="ncu_mcu2_stall"/>
<output name="ncu_mcu3_vld"/>
<output name="ncu_mcu3_data"/>
<output name="ncu_mcu3_stall"/>
<output name="ncu_niu_vld"/>
<output name="ncu_niu_data"/>
<output name="ncu_niu_stall"/>
<output name="ncu_tcu_vld"/>
<output name="ncu_tcu_data"/>
<output name="ncu_tcu_stall"/>
<output name="ncu_mio_ssi_mosi"/>
<output name="ncu_mio_ssi_sck"/>
<output name="ncu_rst_vld"/>
<output name="ncu_rst_data"/>
<output name="ncu_rst_stall"/>
<output name="ncu_sii_gnt"/>
<output name="ncu_rst_xir_done"/>
<output name="ncu_cmp_tick_enable"/>
<output name="ncu_wmr_vec_mask"/>
<output name="ncu_spc0_core_available"/>
<output name="ncu_spc1_core_available"/>
<output name="ncu_spc2_core_available"/>
<output name="ncu_spc3_core_available"/>
<output name="ncu_spc4_core_available"/>
<output name="ncu_spc5_core_available"/>
<output name="ncu_spc6_core_available"/>
<output name="ncu_spc7_core_available"/>
<output name="ncu_spc0_core_enable_status"/>
<output name="ncu_spc1_core_enable_status"/>
<output name="ncu_spc2_core_enable_status"/>
<output name="ncu_spc3_core_enable_status"/>
<output name="ncu_spc4_core_enable_status"/>
<output name="ncu_spc5_core_enable_status"/>
<output name="ncu_spc6_core_enable_status"/>
<output name="ncu_spc7_core_enable_status"/>
<output name="ncu_spc0_core_running"/>
<output name="ncu_spc1_core_running"/>
<output name="ncu_spc2_core_running"/>
<output name="ncu_spc3_core_running"/>
<output name="ncu_spc4_core_running"/>
<output name="ncu_spc5_core_running"/>
<output name="ncu_spc6_core_running"/>
<output name="ncu_spc7_core_running"/>
<output name="ncu_spc_pm"/>
<output name="ncu_spc_ba01"/>
<output name="ncu_spc_ba23"/>
<output name="ncu_spc_ba45"/>
<output name="ncu_spc_ba67"/>
<output name="ncu_spc_l2_idx_hash_en"/>
<output name="ncu_sii_pm"/>
<output name="ncu_sii_ba01"/>
<output name="ncu_sii_ba23"/>
<output name="ncu_sii_ba45"/>
<output name="ncu_sii_ba67"/>
<output name="ncu_sii_l2_idx_hash_en"/>
<output name="ncu_l2t_pm"/>
<output name="ncu_l2t_ba01"/>
<output name="ncu_l2t_ba23"/>
<output name="ncu_l2t_ba45"/>
<output name="ncu_l2t_ba67"/>
<output name="ncu_mcu_pm"/>
<output name="ncu_mcu_ba01"/>
<output name="ncu_mcu_ba23"/>
<output name="ncu_mcu_ba45"/>
<output name="ncu_mcu_ba67"/>
<output name="ncu_rst_fatal_error"/>
<output name="ncu_tcu_bank_avail"/>
<output name="ncu_sii_niuctag_uei"/>
<output name="ncu_sii_niuctag_cei"/>
<output name="ncu_sii_niua_pei"/>
<output name="ncu_sii_niud_pei"/>
<output name="ncu_sii_dmuctag_uei"/>
<output name="ncu_sii_dmuctag_cei"/>
<output name="ncu_sii_dmua_pei"/>
<output name="ncu_sii_dmud_pei"/>
<output name="ncu_sio_ctag_cei"/>
<output name="ncu_sio_ctag_uei"/>
<output name="ncu_sio_d_pei"/>
<output name="ncu_niu_ctag_uei"/>
<output name="ncu_niu_ctag_cei"/>
<output name="ncu_niu_d_pei"/>
<output name="ncu_dmu_mondo_id_par"/>
<output name="ncu_dmu_d_pei"/>
<output name="ncu_dmu_siicr_pei"/>
<output name="ncu_dmu_ctag_uei"/>
<output name="ncu_dmu_ctag_cei"/>
<output name="ncu_dmu_ncucr_pei"/>
<output name="ncu_dmu_iei"/>
<output name="ncu_mcu0_ecci"/>
<output name="ncu_mcu0_fbri"/>
<output name="ncu_mcu0_fbui"/>
<output name="ncu_mcu1_ecci"/>
<output name="ncu_mcu1_fbri"/>
<output name="ncu_mcu1_fbui"/>
<output name="ncu_mcu2_ecci"/>
<output name="ncu_mcu2_fbri"/>
<output name="ncu_mcu2_fbui"/>
<output name="ncu_mcu3_ecci"/>
<output name="ncu_mcu3_fbri"/>
<output name="ncu_mcu3_fbui"/>
<output name="ncu_dbg1_error_event"/>
<output name="ncu_dbg1_stall"/>
<output name="ncu_dbg1_vld"/>
<output name="ncu_dbg1_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1214" nStmts="0" nExprs="595" nInputs="112" nOutputs="131" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="596" />
</block>
<block name="ncu_ucbbusin8_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="205" nStmts="0" nExprs="87" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="30" nOther="88" />
</block>
<block name="niagara2_refclk_bottom1">
<input name="clkpci"/>
<input name="clkpcix"/>
<input name="clkpci_pwrdn"/>
<output name="clkpci_b_34"/>
<output name="clkpci_b_34x"/>
<output name="clkpci_b_32"/>
<output name="clkpci_b_32x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="20" nStmts="0" nExprs="0" nInputs="3" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="8" />
</block>
<block name="pcx_bfd_dp">
<input name="pcx_scache_data_px_"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="pcx_sctag_data_px2"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="msffiz_macro"/>
<instance name="msffiz_macro"/>
<instance name="msffiz_macro"/>
<instance name="msffiz_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="81" nStmts="0" nExprs="28" nInputs="7" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="35" />
</block>
<block name="pcx_bfg_dp">
<input name="pcx_spc_grant_pa"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="pcx_spc_grant_px"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="36" nStmts="0" nExprs="12" nInputs="7" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="17" />
</block>
<block name="pcx_dpa">
<input name="arb0_grant_l_a"/>
<input name="arb0_q0_holdbar_l_a"/>
<input name="arb0_qsel0_l_a"/>
<input name="arb0_qsel1_l_a"/>
<input name="arb0_shift_l_a"/>
<input name="arb1_grant_l_a"/>
<input name="arb1_q0_holdbar_l_a"/>
<input name="arb1_qsel0_l_a"/>
<input name="arb1_qsel1_l_a"/>
<input name="arb1_shift_l_a"/>
<input name="arb2_grant_l_a"/>
<input name="arb2_q0_holdbar_l_a"/>
<input name="arb2_qsel0_l_a"/>
<input name="arb2_qsel1_l_a"/>
<input name="arb2_shift_l_a"/>
<input name="arb3_grant_l_a"/>
<input name="arb3_q0_holdbar_l_a"/>
<input name="arb3_qsel0_l_a"/>
<input name="arb3_qsel1_l_a"/>
<input name="arb3_shift_l_a"/>
<input name="arb4_grant_l_a"/>
<input name="arb4_q0_holdbar_l_a"/>
<input name="arb4_qsel0_l_a"/>
<input name="arb4_qsel1_l_a"/>
<input name="arb4_shift_l_a"/>
<input name="arb5_grant_l_a"/>
<input name="arb5_q0_holdbar_l_a"/>
<input name="arb5_qsel0_l_a"/>
<input name="arb5_qsel1_l_a"/>
<input name="arb5_shift_l_a"/>
<input name="arb6_grant_l_a"/>
<input name="arb6_q0_holdbar_l_a"/>
<input name="arb6_qsel0_l_a"/>
<input name="arb6_qsel1_l_a"/>
<input name="arb6_shift_l_a"/>
<input name="arb7_grant_l_a"/>
<input name="arb7_q0_holdbar_l_a"/>
<input name="arb7_qsel0_l_a"/>
<input name="arb7_qsel1_l_a"/>
<input name="arb7_shift_l_a"/>
<input name="arb8_grant_l_a"/>
<input name="arb8_q0_holdbar_l_a"/>
<input name="arb8_qsel0_l_a"/>
<input name="arb8_qsel1_l_a"/>
<input name="arb8_shift_l_a"/>
<input name="arb0_grant_r_a"/>
<input name="arb0_q0_holdbar_r_a"/>
<input name="arb0_qsel0_r_a"/>
<input name="arb0_qsel1_r_a"/>
<input name="arb0_shift_r_a"/>
<input name="arb1_grant_r_a"/>
<input name="arb1_q0_holdbar_r_a"/>
<input name="arb1_qsel0_r_a"/>
<input name="arb1_qsel1_r_a"/>
<input name="arb1_shift_r_a"/>
<input name="arb2_grant_r_a"/>
<input name="arb2_q0_holdbar_r_a"/>
<input name="arb2_qsel0_r_a"/>
<input name="arb2_qsel1_r_a"/>
<input name="arb2_shift_r_a"/>
<input name="arb3_grant_r_a"/>
<input name="arb3_q0_holdbar_r_a"/>
<input name="arb3_qsel0_r_a"/>
<input name="arb3_qsel1_r_a"/>
<input name="arb3_shift_r_a"/>
<input name="arb4_grant_r_a"/>
<input name="arb4_q0_holdbar_r_a"/>
<input name="arb4_qsel0_r_a"/>
<input name="arb4_qsel1_r_a"/>
<input name="arb4_shift_r_a"/>
<input name="arb5_grant_r_a"/>
<input name="arb5_q0_holdbar_r_a"/>
<input name="arb5_qsel0_r_a"/>
<input name="arb5_qsel1_r_a"/>
<input name="arb5_shift_r_a"/>
<input name="arb6_grant_r_a"/>
<input name="arb6_q0_holdbar_r_a"/>
<input name="arb6_qsel0_r_a"/>
<input name="arb6_qsel1_r_a"/>
<input name="arb6_shift_r_a"/>
<input name="arb7_grant_r_a"/>
<input name="arb7_q0_holdbar_r_a"/>
<input name="arb7_qsel0_r_a"/>
<input name="arb7_qsel1_r_a"/>
<input name="arb7_shift_r_a"/>
<input name="arb8_grant_r_a"/>
<input name="arb8_q0_holdbar_r_a"/>
<input name="arb8_qsel0_r_a"/>
<input name="arb8_qsel1_r_a"/>
<input name="arb8_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov_t"/>
<input name="tcu_scan_en_t"/>
<input name="ccx_aclk_t"/>
<input name="ccx_bclk_t"/>
<input name="tcu_pce_ov_b"/>
<input name="tcu_scan_en_b"/>
<input name="ccx_aclk_b"/>
<input name="ccx_bclk_b"/>
<output name="pcx_io_data_x_"/>
<output name="pcx_scache0_data_x_"/>
<output name="pcx_scache1_data_x_"/>
<output name="pcx_scache2_data_x_"/>
<output name="pcx_scache3_data_x_"/>
<output name="pcx_scache4_data_x_"/>
<output name="pcx_scache5_data_x_"/>
<output name="pcx_scache6_data_x_"/>
<output name="pcx_scache7_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_dpsa"/>
<instance name="pcx_dpsc"/>
<instance name="pcx_dpsb"/>
<instance name="pcx_dpsd"/>
<instance name="pcx_dpsg"/>
<instance name="pcx_dpse"/>
<instance name="pcx_dpsh"/>
<instance name="pcx_dpsf"/>
<instance name="pcx_dpsa"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="488" nStmts="0" nExprs="234" nInputs="108" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="244" />
</block>
<block name="pcx_dpsa">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_rep_dp"/>
<instance name="pcx_mcl_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="349" nStmts="0" nExprs="152" nInputs="24" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="35" nOther="162" />
</block>
<block name="pcx_dpsb">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_rep_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mcl_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="349" nStmts="0" nExprs="152" nInputs="24" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="35" nOther="162" />
</block>
<block name="pcx_dpsc">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_rep_dp"/>
<instance name="pcx_mal_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mcl_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="346" nStmts="0" nExprs="151" nInputs="24" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="34" nOther="161" />
</block>
<block name="pcx_dpsd">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_rep_dp"/>
<instance name="pcx_mal_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mcl_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="346" nStmts="0" nExprs="151" nInputs="24" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="34" nOther="161" />
</block>
<block name="pcx_dpse">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_rep_dp"/>
<instance name="pcx_mal_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mcr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="346" nStmts="0" nExprs="151" nInputs="24" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="34" nOther="161" />
</block>
<block name="pcx_dpsf">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_rep_dp"/>
<instance name="pcx_mal_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mcr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mar_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="346" nStmts="0" nExprs="151" nInputs="24" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="34" nOther="161" />
</block>
<block name="pcx_dpsg">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_rep_dp"/>
<instance name="pcx_mal_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mcr_dp"/>
<instance name="pcx_mbr_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="349" nStmts="0" nExprs="152" nInputs="24" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="35" nOther="162" />
</block>
<block name="pcx_dpsh">
<input name="arb_grant_l_a"/>
<input name="arb_q0_holdbar_l_a"/>
<input name="arb_qsel0_l_a"/>
<input name="arb_qsel1_l_a"/>
<input name="arb_shift_l_a"/>
<input name="arb_grant_r_a"/>
<input name="arb_q0_holdbar_r_a"/>
<input name="arb_qsel0_r_a"/>
<input name="arb_qsel1_r_a"/>
<input name="arb_shift_r_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_rep_dp"/>
<instance name="pcx_mal_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mcr_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="349" nStmts="0" nExprs="152" nInputs="24" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="35" nOther="162" />
</block>
<block name="pcx_dps">
<input name="arb_grant_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_shift_a"/>
<input name="spc0_pcx_data_a"/>
<input name="spc1_pcx_data_a"/>
<input name="spc2_pcx_data_a"/>
<input name="spc3_pcx_data_a"/>
<input name="spc4_pcx_data_a"/>
<input name="spc5_pcx_data_a"/>
<input name="spc6_pcx_data_a"/>
<input name="spc7_pcx_data_a"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="scan_in"/>
<output name="pcx_scache_data_x_"/>
<output name="scan_out"/>
<instance name="pcx_mar_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mbr_dp"/>
<instance name="pcx_mcr_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mbl_dp"/>
<instance name="pcx_mal_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="256" nStmts="0" nExprs="119" nInputs="20" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="128" />
</block>
<block name="pcx_mal_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_pcx_data_a"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="443" nStmts="0" nExprs="203" nInputs="12" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="220" />
</block>
<block name="pcx_mar_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_pcx_data_a"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="443" nStmts="0" nExprs="203" nInputs="12" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="220" />
</block>
<block name="pcx_mbl_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_pcx_data_a"/>
<input name="data_prev_x_"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="469" nStmts="0" nExprs="216" nInputs="13" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="233" />
</block>
<block name="pcx_mbr_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_pcx_data_a"/>
<input name="data_prev_x_"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="469" nStmts="0" nExprs="216" nInputs="13" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="233" />
</block>
<block name="pcx_mcl_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_pcx_data_a"/>
<input name="data_crit_x_"/>
<input name="data_ncrit_x_"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="495" nStmts="0" nExprs="229" nInputs="14" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="246" />
</block>
<block name="pcx_mcr_dp">
<input name="arb_grant_a"/>
<input name="arb_qsel0_a"/>
<input name="arb_qsel1_a"/>
<input name="arb_q0_holdbar_a"/>
<input name="arb_shift_a"/>
<input name="src_pcx_data_a"/>
<input name="data_crit_x_"/>
<input name="data_ncrit_x_"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<input name="tcu_scan_en"/>
<output name="data_out_x_"/>
<output name="scan_out"/>
<output name="ccx_aclk_out"/>
<output name="ccx_bclk_out"/>
<output name="tcu_pce_ov_out"/>
<output name="tcu_scan_en_out"/>
<instance name="buff_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_l1clkhdr_ctl_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<instance name="ccx_new_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="495" nStmts="0" nExprs="229" nInputs="14" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="246" />
</block>
<block name="pcx_ob1_dp">
<input name="pcx_sctag_data_px2_prebuf"/>
<output name="pcx_sctag_data_px2"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="4" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="7" />
</block>
<block name="pcx_ob2_dp">
<input name="pcx_sctag_data_px2_prebuf"/>
<output name="pcx_sctag_data_px2"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="4" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="7" />
</block>
<block name="pcx_rep_dp">
<input name="mac0_rep_in"/>
<input name="mac1_rep_in"/>
<input name="mac2_rep_in"/>
<input name="mac3_rep_in"/>
<input name="mac4_rep_in"/>
<input name="mac5_rep_in"/>
<input name="mac6_rep_in"/>
<input name="scan_rep_in"/>
<output name="mac0_rep_out"/>
<output name="mac1_rep_out"/>
<output name="mac2_rep_out"/>
<output name="mac3_rep_out"/>
<output name="mac4_rep_out"/>
<output name="mac5_rep_out"/>
<output name="mac6_rep_out"/>
<output name="scan_rep_out"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="71" nStmts="0" nExprs="28" nInputs="8" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="43" />
</block>
<block name="pcx">
<input name="io_pcx_stall_pq"/>
<input name="sctag0_pcx_stall_pq"/>
<input name="sctag1_pcx_stall_pq"/>
<input name="sctag2_pcx_stall_pq"/>
<input name="sctag3_pcx_stall_pq"/>
<input name="sctag4_pcx_stall_pq"/>
<input name="sctag5_pcx_stall_pq"/>
<input name="sctag6_pcx_stall_pq"/>
<input name="sctag7_pcx_stall_pq"/>
<input name="spc0_pcx_data_pa"/>
<input name="spc0_pcx_req_pq"/>
<input name="spc0_pcx_atm_pq"/>
<input name="spc1_pcx_data_pa"/>
<input name="spc1_pcx_req_pq"/>
<input name="spc1_pcx_atm_pq"/>
<input name="spc2_pcx_data_pa"/>
<input name="spc2_pcx_req_pq"/>
<input name="spc2_pcx_atm_pq"/>
<input name="spc3_pcx_data_pa"/>
<input name="spc3_pcx_req_pq"/>
<input name="spc3_pcx_atm_pq"/>
<input name="spc4_pcx_data_pa"/>
<input name="spc4_pcx_req_pq"/>
<input name="spc4_pcx_atm_pq"/>
<input name="spc5_pcx_data_pa"/>
<input name="spc5_pcx_req_pq"/>
<input name="spc5_pcx_atm_pq"/>
<input name="spc6_pcx_data_pa"/>
<input name="spc6_pcx_req_pq"/>
<input name="spc6_pcx_atm_pq"/>
<input name="spc7_pcx_data_pa"/>
<input name="spc7_pcx_req_pq"/>
<input name="spc7_pcx_atm_pq"/>
<input name="tcu_scan_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="ccx_aclk"/>
<input name="ccx_bclk"/>
<output name="pcx_fpio_data_px2"/>
<output name="pcx_fpio_data_rdy_px1"/>
<output name="pcx_sctag0_atm_px1"/>
<output name="pcx_sctag0_data_px2"/>
<output name="pcx_sctag0_data_rdy_px1"/>
<output name="pcx_sctag1_atm_px1"/>
<output name="pcx_sctag1_data_px2"/>
<output name="pcx_sctag1_data_rdy_px1"/>
<output name="pcx_sctag2_atm_px1"/>
<output name="pcx_sctag2_data_px2"/>
<output name="pcx_sctag2_data_rdy_px1"/>
<output name="pcx_sctag3_atm_px1"/>
<output name="pcx_sctag3_data_px2"/>
<output name="pcx_sctag3_data_rdy_px1"/>
<output name="pcx_sctag4_atm_px1"/>
<output name="pcx_sctag4_data_px2"/>
<output name="pcx_sctag4_data_rdy_px1"/>
<output name="pcx_sctag5_atm_px1"/>
<output name="pcx_sctag5_data_px2"/>
<output name="pcx_sctag5_data_rdy_px1"/>
<output name="pcx_sctag6_atm_px1"/>
<output name="pcx_sctag6_data_px2"/>
<output name="pcx_sctag6_data_rdy_px1"/>
<output name="pcx_sctag7_atm_px1"/>
<output name="pcx_sctag7_data_px2"/>
<output name="pcx_sctag7_data_rdy_px1"/>
<output name="pcx_spc0_grant_px"/>
<output name="pcx_spc1_grant_px"/>
<output name="pcx_spc2_grant_px"/>
<output name="pcx_spc3_grant_px"/>
<output name="pcx_spc4_grant_px"/>
<output name="pcx_spc5_grant_px"/>
<output name="pcx_spc6_grant_px"/>
<output name="pcx_spc7_grant_px"/>
<output name="scan_out"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="pcx_bfg_dp"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="pcx_dpa"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_ob1_dp"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_ob1_dp"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_ob1_dp"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_ob1_dp"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_ob1_dp"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_ob1_dp"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_ob1_dp"/>
<instance name="pcx_bfd_dp"/>
<instance name="pcx_ob1_dp"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<instance name="ccx_arb"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2692" nStmts="0" nExprs="1264" nInputs="39" nOutputs="35" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="48" nOther="1380" />
</block>
<block name="psr">
<input name="PEX_RX_N"/>
<input name="PEX_RX_P"/>
<input name="PEX_REFCLK_N"/>
<input name="PEX_REFCLK_P"/>
<input name="dmu_psr_rate_scale_rx_b0sds0"/>
<input name="dmu_psr_rate_scale_rx_b1sds0"/>
<input name="dmu_psr_rate_scale_rx_b2sds0"/>
<input name="dmu_psr_rate_scale_rx_b3sds0"/>
<input name="dmu_psr_rate_scale_rx_b0sds1"/>
<input name="dmu_psr_rate_scale_rx_b1sds1"/>
<input name="dmu_psr_rate_scale_rx_b2sds1"/>
<input name="dmu_psr_rate_scale_rx_b3sds1"/>
<input name="dmu_psr_rate_scale_tx_b0sds0"/>
<input name="dmu_psr_rate_scale_tx_b1sds0"/>
<input name="dmu_psr_rate_scale_tx_b2sds0"/>
<input name="dmu_psr_rate_scale_tx_b3sds0"/>
<input name="dmu_psr_rate_scale_tx_b0sds1"/>
<input name="dmu_psr_rate_scale_tx_b1sds1"/>
<input name="dmu_psr_rate_scale_tx_b2sds1"/>
<input name="dmu_psr_rate_scale_tx_b3sds1"/>
<input name="dmu_psr_pll_en_sds0"/>
<input name="dmu_psr_pll_en_sds1"/>
<input name="dmu_psr_rx_en_b0_sds0"/>
<input name="dmu_psr_rx_en_b1_sds0"/>
<input name="dmu_psr_rx_en_b2_sds0"/>
<input name="dmu_psr_rx_en_b3_sds0"/>
<input name="dmu_psr_rx_en_b0_sds1"/>
<input name="dmu_psr_rx_en_b1_sds1"/>
<input name="dmu_psr_rx_en_b2_sds1"/>
<input name="dmu_psr_rx_en_b3_sds1"/>
<input name="dmu_psr_tx_en_b0_sds0"/>
<input name="dmu_psr_tx_en_b1_sds0"/>
<input name="dmu_psr_tx_en_b2_sds0"/>
<input name="dmu_psr_tx_en_b3_sds0"/>
<input name="dmu_psr_tx_en_b0_sds1"/>
<input name="dmu_psr_tx_en_b1_sds1"/>
<input name="dmu_psr_tx_en_b2_sds1"/>
<input name="dmu_psr_tx_en_b3_sds1"/>
<input name="peu_psr_td_b0sds0"/>
<input name="peu_psr_td_b1sds0"/>
<input name="peu_psr_td_b2sds0"/>
<input name="peu_psr_td_b3sds0"/>
<input name="peu_psr_td_b0sds1"/>
<input name="peu_psr_td_b1sds1"/>
<input name="peu_psr_td_b2sds1"/>
<input name="peu_psr_td_b3sds1"/>
<input name="peu_psr_invpair_b0sds0"/>
<input name="peu_psr_invpair_b1sds0"/>
<input name="peu_psr_invpair_b2sds0"/>
<input name="peu_psr_invpair_b3sds0"/>
<input name="peu_psr_invpair_b0sds1"/>
<input name="peu_psr_invpair_b1sds1"/>
<input name="peu_psr_invpair_b2sds1"/>
<input name="peu_psr_invpair_b3sds1"/>
<input name="peu_psr_rx_lane_ctl_0"/>
<input name="peu_psr_rx_lane_ctl_1"/>
<input name="peu_psr_rx_lane_ctl_2"/>
<input name="peu_psr_rx_lane_ctl_3"/>
<input name="peu_psr_rx_lane_ctl_4"/>
<input name="peu_psr_rx_lane_ctl_5"/>
<input name="peu_psr_rx_lane_ctl_6"/>
<input name="peu_psr_rx_lane_ctl_7"/>
<input name="peu_psr_rdtct_b0sds0"/>
<input name="peu_psr_rdtct_b1sds0"/>
<input name="peu_psr_rdtct_b2sds0"/>
<input name="peu_psr_rdtct_b3sds0"/>
<input name="peu_psr_rdtct_b0sds1"/>
<input name="peu_psr_rdtct_b1sds1"/>
<input name="peu_psr_rdtct_b2sds1"/>
<input name="peu_psr_rdtct_b3sds1"/>
<input name="peu_psr_enidl_b0sds0"/>
<input name="peu_psr_enidl_b1sds0"/>
<input name="peu_psr_enidl_b2sds0"/>
<input name="peu_psr_enidl_b3sds0"/>
<input name="peu_psr_enidl_b0sds1"/>
<input name="peu_psr_enidl_b1sds1"/>
<input name="peu_psr_enidl_b2sds1"/>
<input name="peu_psr_enidl_b3sds1"/>
<input name="peu_psr_bstx_b0sds0"/>
<input name="peu_psr_bstx_b1sds0"/>
<input name="peu_psr_bstx_b2sds0"/>
<input name="peu_psr_bstx_b3sds0"/>
<input name="peu_psr_bstx_b0sds1"/>
<input name="peu_psr_bstx_b1sds1"/>
<input name="peu_psr_bstx_b2sds1"/>
<input name="peu_psr_bstx_b3sds1"/>
<input name="peu_psr_tx_lane_ctl_0"/>
<input name="peu_psr_tx_lane_ctl_1"/>
<input name="peu_psr_tx_lane_ctl_2"/>
<input name="peu_psr_tx_lane_ctl_3"/>
<input name="peu_psr_tx_lane_ctl_4"/>
<input name="peu_psr_tx_lane_ctl_5"/>
<input name="peu_psr_tx_lane_ctl_6"/>
<input name="peu_psr_tx_lane_ctl_7"/>
<input name="peu_psr_txbclkin"/>
<input name="peu_psr_rxbclkin"/>
<input name="tcu_srd_atpgse_sds0"/>
<input name="tcu_srd_atpgmode_sds0"/>
<input name="peu_psr_testcfg_sds0"/>
<input name="tcu_srd_atpgse_sds1"/>
<input name="tcu_srd_atpgmode_sds1"/>
<input name="peu_psr_testcfg_sds1"/>
<input name="peu_psr_pll_mpy_sds0"/>
<input name="peu_psr_pll_lb_sds0"/>
<input name="peu_psr_pll_mpy_sds1"/>
<input name="peu_psr_pll_lb_sds1"/>
<input name="psr_atpgd"/>
<input name="bsinitclk_sds0"/>
<input name="bsinitclk_sds1"/>
<input name="tcu_stciclk_sds0"/>
<input name="tcu_stcicfg_sds0"/>
<input name="psr_stcid_sds0"/>
<input name="tcu_stciclk_sds1"/>
<input name="tcu_stcicfg_sds1"/>
<input name="psr_stcid_sds1"/>
<input name="efu_psr_fclk_sds0"/>
<input name="efu_psr_fclrz_sds0"/>
<input name="efu_psr_fclk_sds1"/>
<input name="efu_psr_fclrz_sds1"/>
<input name="psr_fdi_sds0"/>
<input name="psr_fdi_sds1"/>
<input name="mio_psr_testclkr_sds0"/>
<input name="mio_psr_testclkt_sds0"/>
<input name="mio_psr_testclkr_sds1"/>
<input name="mio_psr_testclkt_sds1"/>
<input name="VDDT"/>
<input name="VDDD"/>
<input name="VDDC"/>
<input name="VDDA"/>
<input name="VDDR"/>
<input name="VSSA"/>
<output name="PEX_TX_N"/>
<output name="PEX_TX_P"/>
<output name="PEX_AMUX"/>
<output name="psr_peu_rd_b0sds0"/>
<output name="psr_peu_rd_b1sds0"/>
<output name="psr_peu_rd_b2sds0"/>
<output name="psr_peu_rd_b3sds0"/>
<output name="psr_peu_rd_b0sds1"/>
<output name="psr_peu_rd_b1sds1"/>
<output name="psr_peu_rd_b2sds1"/>
<output name="psr_peu_rd_b3sds1"/>
<output name="psr_peu_rxbclk_b0sds0"/>
<output name="psr_peu_rxbclk_b1sds0"/>
<output name="psr_peu_rxbclk_b2sds0"/>
<output name="psr_peu_rxbclk_b3sds0"/>
<output name="psr_peu_rxbclk_b0sds1"/>
<output name="psr_peu_rxbclk_b1sds1"/>
<output name="psr_peu_rxbclk_b2sds1"/>
<output name="psr_peu_rxbclk_b3sds1"/>
<output name="psr_peu_bsrxn_b0sds0"/>
<output name="psr_peu_bsrxn_b1sds0"/>
<output name="psr_peu_bsrxn_b2sds0"/>
<output name="psr_peu_bsrxn_b3sds0"/>
<output name="psr_peu_bsrxn_b0sds1"/>
<output name="psr_peu_bsrxn_b1sds1"/>
<output name="psr_peu_bsrxn_b2sds1"/>
<output name="psr_peu_bsrxn_b3sds1"/>
<output name="psr_peu_bsrxp_b0sds0"/>
<output name="psr_peu_bsrxp_b1sds0"/>
<output name="psr_peu_bsrxp_b2sds0"/>
<output name="psr_peu_bsrxp_b3sds0"/>
<output name="psr_peu_bsrxp_b0sds1"/>
<output name="psr_peu_bsrxp_b1sds1"/>
<output name="psr_peu_bsrxp_b2sds1"/>
<output name="psr_peu_bsrxp_b3sds1"/>
<output name="psr_peu_losdtct_b0sds0"/>
<output name="psr_peu_losdtct_b1sds0"/>
<output name="psr_peu_losdtct_b2sds0"/>
<output name="psr_peu_losdtct_b3sds0"/>
<output name="psr_peu_losdtct_b0sds1"/>
<output name="psr_peu_losdtct_b1sds1"/>
<output name="psr_peu_losdtct_b2sds1"/>
<output name="psr_peu_losdtct_b3sds1"/>
<output name="psr_peu_sync_b0sds0"/>
<output name="psr_peu_sync_b1sds0"/>
<output name="psr_peu_sync_b2sds0"/>
<output name="psr_peu_sync_b3sds0"/>
<output name="psr_peu_sync_b0sds1"/>
<output name="psr_peu_sync_b1sds1"/>
<output name="psr_peu_sync_b2sds1"/>
<output name="psr_peu_sync_b3sds1"/>
<output name="psr_peu_rx_tstfail_b0sds0"/>
<output name="psr_peu_rx_tstfail_b1sds0"/>
<output name="psr_peu_rx_tstfail_b2sds0"/>
<output name="psr_peu_rx_tstfail_b3sds0"/>
<output name="psr_peu_rx_tstfail_b0sds1"/>
<output name="psr_peu_rx_tstfail_b1sds1"/>
<output name="psr_peu_rx_tstfail_b2sds1"/>
<output name="psr_peu_rx_tstfail_b3sds1"/>
<output name="psr_peu_rdtcip_b0sds0"/>
<output name="psr_peu_rdtcip_b1sds0"/>
<output name="psr_peu_rdtcip_b2sds0"/>
<output name="psr_peu_rdtcip_b3sds0"/>
<output name="psr_peu_rdtcip_b0sds1"/>
<output name="psr_peu_rdtcip_b1sds1"/>
<output name="psr_peu_rdtcip_b2sds1"/>
<output name="psr_peu_rdtcip_b3sds1"/>
<output name="psr_peu_tx_tstfail_b0sds0"/>
<output name="psr_peu_tx_tstfail_b1sds0"/>
<output name="psr_peu_tx_tstfail_b2sds0"/>
<output name="psr_peu_tx_tstfail_b3sds0"/>
<output name="psr_peu_tx_tstfail_b0sds1"/>
<output name="psr_peu_tx_tstfail_b1sds1"/>
<output name="psr_peu_tx_tstfail_b2sds1"/>
<output name="psr_peu_tx_tstfail_b3sds1"/>
<output name="psr_peu_lock_sds0"/>
<output name="psr_peu_lock_sds1"/>
<output name="psr_peu_txbclk0"/>
<output name="psr_atpgq"/>
<output name="psr_stciq_sds0"/>
<output name="psr_stciq_sds1"/>
<output name="psr_fdo_sds0"/>
<output name="psr_fdo_sds1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="558" nStmts="0" nExprs="171" nInputs="131" nOutputs="83" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="387" />
</block>
<block name="rst_cmp_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="rst_aclk"/>
<input name="rst_bclk"/>
<input name="rst_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="rst_clk_stop"/>
<input name="tcu_rst_scan_mode"/>
<input name="ccu_cmp_sys_sync_en"/>
<input name="ccu_sys_cmp_sync_en"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="rst_cmp_ctl_wmr_sys2_"/>
<input name="mio_rst_pwron_rst_l"/>
<input name="tcu_rst_flush_init_ack"/>
<input name="tcu_rst_flush_stop_ack"/>
<input name="tcu_rst_asicflush_stop_ack"/>
<input name="rst_mcu_selfrsh_sys2"/>
<input name="rst_l2_por_sys2_"/>
<input name="rst_l2_wmr_sys2_"/>
<input name="rst_dmu_peu_por_sys2_"/>
<input name="rst_dmu_peu_wmr_sys2_"/>
<input name="rst_niu_mac_sys2_"/>
<input name="rst_niu_wmr_sys2_"/>
<input name="rst_tcu_clk_stop_sys2"/>
<input name="rst_ncu_unpark_thread_sys2"/>
<input name="rst_ncu_xir_sys2_"/>
<input name="ncu_rst_xir_done_io"/>
<input name="tcu_rst_efu_done"/>
<input name="tcu_bisx_done"/>
<input name="tcu_test_protect_io"/>
<input name="ccu_rst_change_io"/>
<input name="l2ta_rst_fatal_error_io"/>
<input name="ncu_rst_fatal_error_io"/>
<input name="rt_flush_init_req_sys2"/>
<input name="rt_flush_stop_req_sys2"/>
<input name="rt_asicflush_stop_req_sys2"/>
<input name="rd_req_vld_io"/>
<input name="wr_req_vld_io"/>
<input name="req_acpted_sys"/>
<input name="rd_ack_vld_sys"/>
<input name="rd_nack_vld_sys"/>
<input name="addr_in_io"/>
<input name="data_in_io"/>
<input name="thr_id_in_io"/>
<input name="buf_id_in_io"/>
<input name="ack_busy_io"/>
<input name="data_out_sys2"/>
<input name="thr_id_out_sys"/>
<input name="buf_id_out_sys"/>
<input name="reset_gen_dbr_gen_q"/>
<input name="rst_rst_pwron_rst_l_sys2_"/>
<input name="mio_rst_pb_rst_sys_"/>
<input name="rst_rst_por_sys2_"/>
<input name="rst_rst_wmr_sys2_"/>
<output name="scan_out"/>
<output name="tr_flush_init_ack_cmp"/>
<output name="tr_flush_stop_ack_cmp"/>
<output name="tr_asicflush_stop_ack_cmp"/>
<output name="rst_tcu_flush_init_req"/>
<output name="rst_tcu_flush_stop_req"/>
<output name="rst_tcu_asicflush_stop_req"/>
<output name="rd_req_vld_sys"/>
<output name="wr_req_vld_sys"/>
<output name="req_acpted_cmp2"/>
<output name="rd_ack_vld_cmp2"/>
<output name="rd_nack_vld_cmp2"/>
<output name="addr_in_sys"/>
<output name="data_in_sys"/>
<output name="thr_id_in_sys"/>
<output name="buf_id_in_sys"/>
<output name="ack_busy_sys"/>
<output name="data_out_cmp2"/>
<output name="thr_id_out_cmp2"/>
<output name="buf_id_out_cmp2"/>
<output name="rst_mcu_selfrsh_cmp2"/>
<output name="rst_dmu_peu_por_"/>
<output name="rst_dmu_peu_wmr_"/>
<output name="rst_niu_mac_"/>
<output name="rst_niu_wmr_"/>
<output name="rst_tcu_clk_stop"/>
<output name="rst_tcu_clk_stop_io"/>
<output name="rst_l2_por_"/>
<output name="rst_l2_wmr_"/>
<output name="rst_ncu_unpark_thread_cmp2"/>
<output name="rst_ncu_xir_cmp2_"/>
<output name="ncu_rst_xir_done_sys"/>
<output name="tcu_rst_efu_done_cmp"/>
<output name="tcu_bisx_done_cmp"/>
<output name="ncu_rst_fatal_error_cmp"/>
<output name="tcu_test_protect_cmp"/>
<output name="ccu_rst_change_cmp"/>
<output name="l2t7_rst_fatal_error_cmp"/>
<output name="l2t6_rst_fatal_error_cmp"/>
<output name="l2t5_rst_fatal_error_cmp"/>
<output name="l2t4_rst_fatal_error_cmp"/>
<output name="l2t3_rst_fatal_error_cmp"/>
<output name="l2t2_rst_fatal_error_cmp"/>
<output name="l2t1_rst_fatal_error_cmp"/>
<output name="l2t0_rst_fatal_error_cmp"/>
<output name="pwron_rst_h_scan_mode_en"/>
<output name="rst_tcu_dbr_gen"/>
<output name="rst_tcu_pwron_rst_l"/>
<output name="rst_rst_pwron_rst_l_io0_"/>
<output name="mio_rst_pb_rst_sys2_"/>
<output name="rst_rst_por_io0_"/>
<output name="rst_rst_wmr_io0_"/>
<complexity cyclo1="16" cyclo2="16" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="15" />
<volume nNodes="1151" nStmts="0" nExprs="526" nInputs="55" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="98" nOther="527" />
</block>
<block name="rst_fsm_ctl">
<input name="ref_clk"/>
<input name="scan_in"/>
<input name="rst_aclk"/>
<input name="rst_bclk"/>
<input name="rst_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="rst_clk_stop"/>
<input name="rd_req_vld_sys"/>
<input name="wr_req_vld_sys"/>
<input name="addr_in_sys"/>
<input name="data_in_sys"/>
<input name="thr_id_in_sys"/>
<input name="buf_id_in_sys"/>
<input name="ack_busy_sys"/>
<input name="mio_rst_pwron_rst_l"/>
<input name="mio_rst_button_xir_l"/>
<input name="ncu_rst_xir_done_sys"/>
<input name="mio_rst_pb_rst_l"/>
<input name="ccu_rst_change_cmp"/>
<input name="tcu_bisx_done_cmp"/>
<input name="tcu_rst_efu_done_cmp"/>
<input name="tr_flush_init_ack_cmp"/>
<input name="tr_flush_stop_ack_cmp"/>
<input name="tr_asicflush_stop_ack_cmp"/>
<input name="ncu_rst_fatal_error_cmp"/>
<input name="l2t0_rst_fatal_error_cmp"/>
<input name="l2t1_rst_fatal_error_cmp"/>
<input name="l2t2_rst_fatal_error_cmp"/>
<input name="l2t3_rst_fatal_error_cmp"/>
<input name="l2t4_rst_fatal_error_cmp"/>
<input name="l2t5_rst_fatal_error_cmp"/>
<input name="l2t6_rst_fatal_error_cmp"/>
<input name="l2t7_rst_fatal_error_cmp"/>
<input name="tcu_rst_scan_mode"/>
<input name="mio_rst_pb_rst_sys2_"/>
<input name="tcu_test_protect_cmp"/>
<output name="rst_fsm_ctl_scanout"/>
<output name="req_acpted_sys"/>
<output name="rd_ack_vld_sys"/>
<output name="rd_nack_vld_sys"/>
<output name="data_out_sys2"/>
<output name="thr_id_out_sys"/>
<output name="buf_id_out_sys"/>
<output name="rst_ccu_pll_"/>
<output name="rst_ccu_"/>
<output name="rst_l2_por_sys2_"/>
<output name="rst_l2_wmr_sys2_"/>
<output name="rst_cmp_ctl_wmr_sys2_"/>
<output name="rst_wmr_protect"/>
<output name="rst_tcu_clk_stop_sys2"/>
<output name="rst_mcu_selfrsh_sys2"/>
<output name="rst_dmu_peu_por_sys2_"/>
<output name="rst_dmu_peu_wmr_sys2_"/>
<output name="rt_flush_init_req_sys2"/>
<output name="rt_flush_stop_req_sys2"/>
<output name="rt_asicflush_stop_req_sys2"/>
<output name="rst_niu_mac_sys2_"/>
<output name="rst_niu_wmr_sys2_"/>
<output name="rst_ncu_unpark_thread_sys2"/>
<output name="rst_ncu_xir_sys2_"/>
<output name="rst_mio_pex_reset_l"/>
<output name="rst_mio_ssi_sync_l"/>
<output name="rst_mio_rst_state"/>
<output name="cluster_arst_l"/>
<output name="rst_dmu_async_por_"/>
<output name="rst_rst_pwron_rst_l_sys2_"/>
<output name="reset_gen_dbr_gen_q"/>
<output name="rst_rst_por_sys2_"/>
<output name="rst_rst_wmr_sys2_"/>
<output name="mio_rst_pb_rst_sys_"/>
<complexity cyclo1="172" cyclo2="98" nCaseStmts="5" nCaseItems="79" nLoops="0" nIfStmts="92" />
<volume nNodes="2305" nStmts="49" nExprs="751" nInputs="36" nOutputs="34" nParams="0" nAlwaysClocks="30" nBAssign="510" nNBAssign="0" nWAssign="247" nOther="718" />
</block>
<block name="rst_io_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="rst_aclk"/>
<input name="rst_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="rst_clk_stop"/>
<input name="tcu_rst_scan_mode"/>
<input name="rst_rst_por_io0_"/>
<input name="rst_rst_wmr_io0_"/>
<input name="rd_req_vld"/>
<input name="wr_req_vld"/>
<input name="req_acpted_cmp2"/>
<input name="rd_ack_vld_cmp2"/>
<input name="rd_nack_vld_cmp2"/>
<input name="addr_in"/>
<input name="data_in"/>
<input name="thr_id_in"/>
<input name="buf_id_in"/>
<input name="ack_busy"/>
<input name="data_out_cmp2"/>
<input name="thr_id_out_cmp2"/>
<input name="buf_id_out_cmp2"/>
<input name="rst_ncu_unpark_thread_cmp2"/>
<input name="rst_ncu_xir_cmp2_"/>
<input name="ncu_rst_xir_done"/>
<input name="ccu_rst_change"/>
<input name="l2t0_rst_fatal_error"/>
<input name="l2t1_rst_fatal_error"/>
<input name="l2t2_rst_fatal_error"/>
<input name="l2t3_rst_fatal_error"/>
<input name="l2t4_rst_fatal_error"/>
<input name="l2t5_rst_fatal_error"/>
<input name="l2t6_rst_fatal_error"/>
<input name="l2t7_rst_fatal_error"/>
<input name="ncu_rst_fatal_error"/>
<input name="tcu_test_protect"/>
<input name="rst_mcu_selfrsh_cmp2"/>
<input name="rst_rst_pwron_rst_l_io0_"/>
<output name="scan_out"/>
<output name="rd_req_vld_io"/>
<output name="wr_req_vld_io"/>
<output name="req_acpted"/>
<output name="rd_ack_vld"/>
<output name="rd_nack_vld"/>
<output name="addr_in_io"/>
<output name="data_in_io"/>
<output name="thr_id_in_io"/>
<output name="buf_id_in_io"/>
<output name="ack_busy_io"/>
<output name="data_out"/>
<output name="thr_id_out"/>
<output name="buf_id_out"/>
<output name="rst_ncu_unpark_thread"/>
<output name="rst_ncu_xir_"/>
<output name="ncu_rst_xir_done_io"/>
<output name="ccu_rst_change_io"/>
<output name="l2ta_rst_fatal_error_io"/>
<output name="ncu_rst_fatal_error_io"/>
<output name="tcu_test_protect_io"/>
<output name="rst_rst_wmr_io_"/>
<output name="rst_mcu_selfrsh"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="396" nStmts="0" nExprs="173" nInputs="39" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="49" nOther="174" />
</block>
<block name="rst">
<input name="ccu_rst_sys_clk"/>
<input name="gclk"/>
<input name="ccu_io_out"/>
<input name="scan_in"/>
<input name="tcu_div_bypass"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_rst_clk_stop"/>
<input name="tcu_rst_io_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="ccu_cmp_sys_sync_en"/>
<input name="ccu_sys_cmp_sync_en"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ncu_rst_vld"/>
<input name="ncu_rst_data"/>
<input name="ncu_rst_stall"/>
<input name="mio_rst_pwron_rst_l"/>
<input name="mio_rst_button_xir_l"/>
<input name="ncu_rst_xir_done"/>
<input name="tcu_rst_flush_init_ack"/>
<input name="tcu_rst_flush_stop_ack"/>
<input name="tcu_rst_asicflush_stop_ack"/>
<input name="mio_rst_pb_rst_l"/>
<input name="ccu_rst_change"/>
<input name="tcu_bisx_done"/>
<input name="tcu_rst_efu_done"/>
<input name="l2t0_rst_fatal_error"/>
<input name="l2t1_rst_fatal_error"/>
<input name="l2t2_rst_fatal_error"/>
<input name="l2t3_rst_fatal_error"/>
<input name="l2t4_rst_fatal_error"/>
<input name="l2t5_rst_fatal_error"/>
<input name="l2t6_rst_fatal_error"/>
<input name="l2t7_rst_fatal_error"/>
<input name="ncu_rst_fatal_error"/>
<input name="tcu_rst_scan_mode"/>
<input name="ccu_rst_sync_stable"/>
<input name="tcu_test_protect"/>
<output name="scan_out"/>
<output name="rst_ncu_stall"/>
<output name="rst_ncu_vld"/>
<output name="rst_ncu_data"/>
<output name="rst_l2_por_"/>
<output name="rst_l2_wmr_"/>
<output name="rst_ccu_pll_"/>
<output name="rst_ccu_"/>
<output name="rst_wmr_protect"/>
<output name="rst_tcu_clk_stop"/>
<output name="rst_mcu_selfrsh"/>
<output name="rst_tcu_flush_init_req"/>
<output name="rst_tcu_flush_stop_req"/>
<output name="rst_tcu_asicflush_stop_req"/>
<output name="rst_niu_mac_"/>
<output name="rst_niu_wmr_"/>
<output name="rst_dmu_peu_por_"/>
<output name="rst_dmu_peu_wmr_"/>
<output name="rst_ncu_unpark_thread"/>
<output name="rst_ncu_xir_"/>
<output name="rst_mio_pex_reset_l"/>
<output name="rst_mio_ssi_sync_l"/>
<output name="rst_mio_rst_state"/>
<output name="cluster_arst_l"/>
<output name="rst_tcu_dbr_gen"/>
<output name="rst_dmu_async_por_"/>
<output name="rst_tcu_pwron_rst_l"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="222" nStmts="0" nExprs="107" nInputs="41" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="108" />
</block>
<block name="rst_ucbbusin4_ctl">
<input name="iol2clk"/>
<input name="ucb_clr_io_"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="211" nStmts="0" nExprs="91" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="92" />
</block>
<block name="rst_ucbbusout4_ctl">
<input name="iol2clk"/>
<input name="ucb_clr_io_"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="61" nStmts="0" nExprs="22" nInputs="12" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="23" />
</block>
<block name="rst_ucbflow_ctl">
<input name="iol2clk"/>
<input name="ucb_clr_io_"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="rst_clk_stop"/>
<input name="rst_aclk"/>
<input name="rst_bclk"/>
<input name="rst_scan_en"/>
<input name="tcu_rst_scan_mode"/>
<input name="ncu_rst_vld"/>
<input name="ncu_rst_data"/>
<input name="ncu_rst_stall"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data_out"/>
<output name="ucb_ctl_scanout"/>
<output name="rst_ncu_stall"/>
<output name="rst_ncu_vld"/>
<output name="rst_ncu_data"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="278" nStmts="0" nExprs="110" nInputs="18" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="111" />
</block>
<block name="sii_ilc_ctl">
<input name="l2t_sii_iq_dequeue"/>
<input name="l2t_sii_wib_dequeue"/>
<input name="sio_sii_olc_ilc_dequeue_r"/>
<input name="ipcc_data_58_56"/>
<input name="ipcc_ildq_wr_addr"/>
<input name="ipcc_ildq_wr_en"/>
<input name="ipcc_ilc_be"/>
<input name="ipcc_ilc_cmd"/>
<input name="ild_ilc_curhdr"/>
<input name="sii_mb0_run"/>
<input name="sii_mb0_rd_en"/>
<input name="sii_mb0_addr"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="sii_l2t_req_vld"/>
<output name="sii_dbg_l2t_req"/>
<output name="ilc_ipcc_stop"/>
<output name="ilc_ipcc_dmu_wrm_dq"/>
<output name="ilc_ipcc_niu_wrm_dq"/>
<output name="ilc_ipcc_dmu_wrm"/>
<output name="ilc_ipcc_niu_wrm"/>
<output name="ilc_ild_de_sel"/>
<output name="ilc_ild_hdr_sel"/>
<output name="ilc_ild_cyc_sel"/>
<output name="ilc_ild_newhdr"/>
<output name="ilc_ild_ldhdr"/>
<output name="ilc_ild_addr_h"/>
<output name="ilc_ild_addr_lo"/>
<output name="ilc_ildq_rd_addr_m"/>
<output name="ilc_ildq_rd_en_m"/>
<output name="scan_out"/>
<complexity cyclo1="106" cyclo2="80" nCaseStmts="5" nCaseItems="31" nLoops="0" nIfStmts="74" />
<volume nNodes="987" nStmts="13" nExprs="367" nInputs="19" nOutputs="17" nParams="0" nAlwaysClocks="19" nBAssign="48" nNBAssign="0" nWAssign="170" nOther="370" />
</block>
<block name="sii_ild_dp">
<input name="ilc_ild_de_sel"/>
<input name="ilc_ild_ldhdr"/>
<input name="ilc_ild_addr_h"/>
<input name="ilc_ild_addr_lo"/>
<input name="ilc_ild_hdr_sel"/>
<input name="ilc_ild_cyc_sel"/>
<input name="ilc_ild_newhdr"/>
<input name="ildq_ild_dout"/>
<input name="ipcc_data_out"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="sii_mb0_wdata"/>
<output name="sii_l2t_req"/>
<output name="sii_l2b_ecc"/>
<output name="ild_ilc_curhdr"/>
<output name="scan_out"/>
<output name="sii_mb0_ild_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="248" nStmts="0" nExprs="112" nInputs="17" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="113" />
</block>
<block name="sii_inc_ctl">
<input name="ncu_sii_gnt"/>
<input name="indq_inc_dout"/>
<input name="ipcc_indq_wr_addr"/>
<input name="ipcc_indq_wr_en"/>
<input name="ipcc_inc_wr_ovfl"/>
<input name="l2clk"/>
<input name="cmp_io_sync_en_in"/>
<input name="io_cmp_sync_en_in"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="sii_mb0_run"/>
<input name="sii_mb0_ind_rd_en"/>
<input name="sii_mb0_addr"/>
<input name="sii_mb0_wdata"/>
<output name="sii_ncu_req"/>
<output name="sii_ncu_data"/>
<output name="sii_ncu_dparity"/>
<output name="inc_indq_rd_addr"/>
<output name="inc_indq_rd_en"/>
<output name="inc_ipcc_stop"/>
<output name="scan_out"/>
<output name="sii_mb0_ind_fail"/>
<complexity cyclo1="27" cyclo2="22" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="20" />
<volume nNodes="351" nStmts="8" nExprs="133" nInputs="18" nOutputs="8" nParams="0" nAlwaysClocks="8" nBAssign="13" nNBAssign="0" nWAssign="60" nOther="129" />
</block>
<block name="sii_ipcc_ctl">
<input name="ilc_ipcc_stop0"/>
<input name="ilc_ipcc_stop1"/>
<input name="ilc_ipcc_stop2"/>
<input name="ilc_ipcc_stop3"/>
<input name="ilc_ipcc_stop4"/>
<input name="ilc_ipcc_stop5"/>
<input name="ilc_ipcc_stop6"/>
<input name="ilc_ipcc_stop7"/>
<input name="ilc_ipcc_dmu_wrm0"/>
<input name="ilc_ipcc_dmu_wrm1"/>
<input name="ilc_ipcc_dmu_wrm2"/>
<input name="ilc_ipcc_dmu_wrm3"/>
<input name="ilc_ipcc_dmu_wrm4"/>
<input name="ilc_ipcc_dmu_wrm5"/>
<input name="ilc_ipcc_dmu_wrm6"/>
<input name="ilc_ipcc_dmu_wrm7"/>
<input name="ilc_ipcc_niu_wrm0"/>
<input name="ilc_ipcc_niu_wrm1"/>
<input name="ilc_ipcc_niu_wrm2"/>
<input name="ilc_ipcc_niu_wrm3"/>
<input name="ilc_ipcc_niu_wrm4"/>
<input name="ilc_ipcc_niu_wrm5"/>
<input name="ilc_ipcc_niu_wrm6"/>
<input name="ilc_ipcc_niu_wrm7"/>
<input name="ilc_ipcc_dmu_wrm_dq0"/>
<input name="ilc_ipcc_dmu_wrm_dq1"/>
<input name="ilc_ipcc_dmu_wrm_dq2"/>
<input name="ilc_ipcc_dmu_wrm_dq3"/>
<input name="ilc_ipcc_dmu_wrm_dq4"/>
<input name="ilc_ipcc_dmu_wrm_dq5"/>
<input name="ilc_ipcc_dmu_wrm_dq6"/>
<input name="ilc_ipcc_dmu_wrm_dq7"/>
<input name="ilc_ipcc_niu_wrm_dq0"/>
<input name="ilc_ipcc_niu_wrm_dq1"/>
<input name="ilc_ipcc_niu_wrm_dq2"/>
<input name="ilc_ipcc_niu_wrm_dq3"/>
<input name="ilc_ipcc_niu_wrm_dq4"/>
<input name="ilc_ipcc_niu_wrm_dq5"/>
<input name="ilc_ipcc_niu_wrm_dq6"/>
<input name="ilc_ipcc_niu_wrm_dq7"/>
<input name="array_wr_inhibit_cmp"/>
<input name="array_wr_inhibit_io"/>
<input name="inc_ipcc_stop"/>
<input name="ncu_sii_pm_in"/>
<input name="ncu_sii_ba01_in"/>
<input name="ncu_sii_ba23_in"/>
<input name="ncu_sii_ba45_in"/>
<input name="ncu_sii_ba67_in"/>
<input name="ncu_sii_l2_idx_hash_en_in"/>
<input name="sio_sii_opcc_ipcc_dmu_or_deq_r"/>
<input name="sio_sii_opcc_ipcc_dmu_by_deq_r"/>
<input name="sio_sii_opcc_ipcc_niu_or_deq_r"/>
<input name="sio_sii_opcc_ipcc_niu_by_deq_r"/>
<input name="sio_sii_opcc_ipcc_dmu_by_cnt_r"/>
<input name="sio_sii_opcc_ipcc_niu_by_cnt_r"/>
<input name="ipcc_dp_par_data"/>
<input name="curhdr"/>
<input name="ipcs_ipcc_dmu_or_dep"/>
<input name="ipcs_ipcc_dmu_by_dep"/>
<input name="ipcs_ipcc_niu_or_dep"/>
<input name="ipcs_ipcc_niu_by_dep"/>
<input name="ipcs_ipcc_add_dmu_or"/>
<input name="ipcs_ipcc_add_dmu_by"/>
<input name="ipcs_ipcc_add_niu_or"/>
<input name="ipcs_ipcc_add_niu_by"/>
<input name="sii_mb0_run"/>
<input name="sii_mb0_addr"/>
<input name="sii_mb0_wr_en"/>
<input name="sii_mb0_ind_wr_en"/>
<input name="sii_mb1_1of4ipd_sel"/>
<input name="sii_mb1_ipd_data_or_hdr_sel"/>
<input name="sii_mb1_ipd_data_hibits_sel"/>
<input name="sii_mb1_run"/>
<input name="sii_mb1_addr"/>
<input name="sii_mb1_ipdohq0_rd_en"/>
<input name="sii_mb1_ipdbhq0_rd_en"/>
<input name="sii_mb1_ipdodq0_rd_en"/>
<input name="sii_mb1_ipdbdq0_rd_en"/>
<input name="sii_mb1_ipdohq1_rd_en"/>
<input name="sii_mb1_ipdbhq1_rd_en"/>
<input name="sii_mb1_ipdodq1_rd_en"/>
<input name="sii_mb1_ipdbdq1_rd_en"/>
<input name="ipdohq0_dout58"/>
<input name="ipdbhq0_dout58"/>
<input name="ipdohq1_dout58"/>
<input name="ipdbhq1_dout58"/>
<input name="dmu_or_bank_ext"/>
<input name="dmu_by_bank_ext"/>
<input name="niu_or_bank_ext"/>
<input name="niu_by_bank_ext"/>
<input name="ipcs_ipdohq0_wr_en"/>
<input name="ipcs_ipdbhq0_wr_en"/>
<input name="ipcs_ipdodq0_wr_en"/>
<input name="ipcs_ipdbdq0_wr_en"/>
<input name="ipcs_ipdohq0_wr_addr"/>
<input name="ipcs_ipdbhq0_wr_addr"/>
<input name="ipcs_ipdodq0_wr_addr"/>
<input name="ipcs_ipdbdq0_wr_addr"/>
<input name="ipcs_ipdohq1_wr_addr"/>
<input name="ipcs_ipdbhq1_wr_addr"/>
<input name="ipcs_ipdodq1_wr_addr"/>
<input name="ipcs_ipdbdq1_wr_addr"/>
<input name="ipcs_ipdohq1_wr_en"/>
<input name="ipcs_ipdbhq1_wr_en"/>
<input name="ipcs_ipdodq1_wr_en"/>
<input name="ipcs_ipdbdq1_wr_en"/>
<input name="l2clk"/>
<input name="io_cmp_sync_en_in"/>
<input name="cmp_io_sync_en_in"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_sii_data"/>
<input name="tcu_sii_vld"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="ipcc_ilc_cmd0"/>
<output name="ipcc_ilc_cmd1"/>
<output name="ipcc_ilc_cmd2"/>
<output name="ipcc_ilc_cmd3"/>
<output name="ipcc_ilc_cmd4"/>
<output name="ipcc_ilc_cmd5"/>
<output name="ipcc_ilc_cmd6"/>
<output name="ipcc_ilc_cmd7"/>
<output name="array_wr_inhibit"/>
<output name="sii_ncu_niuctag_ue"/>
<output name="sii_ncu_niuctag_ce"/>
<output name="sii_ncu_niua_pe"/>
<output name="sii_ncu_niud_pe"/>
<output name="sii_ncu_dmuctag_ue"/>
<output name="sii_ncu_dmuctag_ce"/>
<output name="sii_ncu_dmua_pe"/>
<output name="sii_ncu_dmud_pe"/>
<output name="sii_ncu_syn_data"/>
<output name="sii_ncu_syn_vld"/>
<output name="data_sel"/>
<output name="gnt0_r_m"/>
<output name="hdr_data_sel"/>
<output name="newhdr_l2"/>
<output name="newhdr_nc"/>
<output name="new_c"/>
<output name="data_parity_err"/>
<output name="tcu_hdr"/>
<output name="tcu_data"/>
<output name="tcu_be_par"/>
<output name="ipcc_ipcs_dmu_or_go_lv"/>
<output name="ipcc_ipcs_dmu_by_go_lv"/>
<output name="ipcc_ipcs_dmu_or_ptr"/>
<output name="ipcc_ipcs_dmu_by_ptr"/>
<output name="ipcc_ipcs_dmu_tag"/>
<output name="ipcc_ipcs_wrack_lv"/>
<output name="ipcc_ipcs_dmu_wrack_p"/>
<output name="ipcc_ipcs_niu_or_go_lv"/>
<output name="ipcc_ipcs_niu_by_go_lv"/>
<output name="ipcc_ipcs_niu_or_ptr"/>
<output name="ipcc_ipcs_niu_by_ptr"/>
<output name="sii_mb1_run_r"/>
<output name="ipcc_ildq_wr_addr0_m"/>
<output name="ipcc_ildq_wr_addr1_m"/>
<output name="ipcc_ildq_wr_addr2_m"/>
<output name="ipcc_ildq_wr_addr3_m"/>
<output name="ipcc_ildq_wr_addr4_m"/>
<output name="ipcc_ildq_wr_addr5_m"/>
<output name="ipcc_ildq_wr_addr6_m"/>
<output name="ipcc_ildq_wr_addr7_m"/>
<output name="ipcc_ildq_wr_en0_m"/>
<output name="ipcc_ildq_wr_en1_m"/>
<output name="ipcc_ildq_wr_en2_m"/>
<output name="ipcc_ildq_wr_en3_m"/>
<output name="ipcc_ildq_wr_en4_m"/>
<output name="ipcc_ildq_wr_en5_m"/>
<output name="ipcc_ildq_wr_en6_m"/>
<output name="ipcc_ildq_wr_en7_m"/>
<output name="ipcc_ildq_wr_addr0"/>
<output name="ipcc_ildq_wr_addr1"/>
<output name="ipcc_ildq_wr_addr2"/>
<output name="ipcc_ildq_wr_addr3"/>
<output name="ipcc_ildq_wr_addr4"/>
<output name="ipcc_ildq_wr_addr5"/>
<output name="ipcc_ildq_wr_addr6"/>
<output name="ipcc_ildq_wr_addr7"/>
<output name="ipcc_ildq_wr_en0"/>
<output name="ipcc_ildq_wr_en1"/>
<output name="ipcc_ildq_wr_en2"/>
<output name="ipcc_ildq_wr_en3"/>
<output name="ipcc_ildq_wr_en4"/>
<output name="ipcc_ildq_wr_en5"/>
<output name="ipcc_ildq_wr_en6"/>
<output name="ipcc_ildq_wr_en7"/>
<output name="ipcc_indq_wr_addr"/>
<output name="ipcc_indq_wr_en"/>
<output name="ipcc_inc_wr_ovfl"/>
<output name="ipcc_ipdodq0_rd_addr_m"/>
<output name="ipcc_ipdbdq0_rd_addr_m"/>
<output name="ipcc_ipdohq0_rd_addr_m"/>
<output name="ipcc_ipdbhq0_rd_addr_m"/>
<output name="ipcc_ipdohq0_rd_en_m"/>
<output name="ipcc_ipdbhq0_rd_en_m"/>
<output name="ipcc_ipdodq0_rd_en_m"/>
<output name="ipcc_ipdbdq0_rd_en_m"/>
<output name="ipcc_ipdodq1_rd_addr_m"/>
<output name="ipcc_ipdbdq1_rd_addr_m"/>
<output name="ipcc_ipdohq1_rd_addr_m"/>
<output name="ipcc_ipdbhq1_rd_addr_m"/>
<output name="ipcc_ipdohq1_rd_en_m"/>
<output name="ipcc_ipdbhq1_rd_en_m"/>
<output name="ipcc_ipdodq1_rd_en_m"/>
<output name="ipcc_ipdbdq1_rd_en_m"/>
<output name="scan_out"/>
<complexity cyclo1="452" cyclo2="230" nCaseStmts="18" nCaseItems="240" nLoops="0" nIfStmts="211" />
<volume nNodes="3950" nStmts="31" nExprs="1561" nInputs="117" nOutputs="93" nParams="0" nAlwaysClocks="92" nBAssign="267" nNBAssign="0" nWAssign="416" nOther="1583" />
</block>
<block name="sii_ipcc_dp">
<input name="data_sel"/>
<input name="gnt0_r_m"/>
<input name="hdr_data_sel"/>
<input name="new_c"/>
<input name="data_parity_err"/>
<input name="newhdr_l2"/>
<input name="newhdr_nc"/>
<input name="ipdohq0_dout"/>
<input name="ipdbhq0_dout"/>
<input name="ipdohq1_dout"/>
<input name="ipdbhq1_dout"/>
<input name="ipdodq0_dout"/>
<input name="ipdbdq0_dout"/>
<input name="ipdodq1_dout"/>
<input name="ipdbdq1_dout"/>
<input name="tcu_hdr"/>
<input name="tcu_data"/>
<input name="tcu_be_par"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="sii_mb0_wdata"/>
<input name="sii_mb0_run"/>
<output name="ipcc_data_all0"/>
<output name="ipcc_data_all1"/>
<output name="ipcc_data_all2"/>
<output name="ipcc_data_all3"/>
<output name="sii_mb1_read_data"/>
<output name="ipcc_dp_par_data"/>
<output name="curhdr"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="731" nStmts="0" nExprs="336" nInputs="29" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="58" nOther="337" />
</block>
<block name="sii_ipcs_ctl">
<input name="ext_sii_hdr_vld"/>
<input name="ext_sii_reqbypass"/>
<input name="ext_sii_datareq"/>
<input name="ext_sii_datareq16"/>
<input name="ext_sii_data"/>
<input name="ext_sii_be"/>
<input name="ext_sii_parity"/>
<input name="ext_sii_be_parity"/>
<input name="ncu_sii_ctag_uei"/>
<input name="ncu_sii_ctag_cei"/>
<input name="ncu_sii_a_pei"/>
<input name="ncu_sii_d_pei"/>
<input name="ipcc_ipcs_or_go_lv"/>
<input name="ipcc_ipcs_by_go_lv"/>
<input name="ipcc_ipcs_or_ptr"/>
<input name="ipcc_ipcs_by_ptr"/>
<input name="ipcc_ipcs_dmu_tag"/>
<input name="ipcc_ipcs_dmu_wrack_p"/>
<input name="ipcc_ipcs_wrack_lv"/>
<input name="dmu_mode"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_dbr_gateoff"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="sii_mb1_ipdodq_wr_en"/>
<input name="sii_mb1_ipdbdq_wr_en"/>
<input name="sii_mb1_ipdohq_wr_en"/>
<input name="sii_mb1_ipdbhq_wr_en"/>
<input name="sii_mb1_run_r"/>
<input name="sii_mb1_wr_addr"/>
<input name="sii_mb1_wdata"/>
<output name="sii_ext_wrack_tag"/>
<output name="sii_ext_wrack_vld"/>
<output name="sii_ext_wrack_parity"/>
<output name="sii_ext_oqdq"/>
<output name="sii_ext_bqdq"/>
<output name="ipcs_ipcc_or_dep"/>
<output name="ipcs_ipcc_by_dep"/>
<output name="ipcs_ipcc_add_or"/>
<output name="ipcs_ipcc_add_by"/>
<output name="ipdohq_din"/>
<output name="ipdbhq_din"/>
<output name="ipdodq_din"/>
<output name="ipdbdq_din"/>
<output name="ipcs_ipdohq_wr_addr"/>
<output name="ipcs_ipdohq_wr_en"/>
<output name="ipcs_ipdbhq_wr_addr"/>
<output name="ipcs_ipdbhq_wr_en"/>
<output name="ipcs_ipdodq_wr_addr"/>
<output name="ipcs_ipdodq_wr_en"/>
<output name="ipcs_ipdbdq_wr_addr"/>
<output name="ipcs_ipdbdq_wr_en"/>
<output name="scan_out"/>
<complexity cyclo1="307" cyclo2="300" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="298" />
<volume nNodes="1478" nStmts="109" nExprs="397" nInputs="35" nOutputs="22" nParams="0" nAlwaysClocks="205" nBAssign="148" nNBAssign="0" nWAssign="263" nOther="356" />
</block>
<block name="sii_mb0_ctl">
<input name="l2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_sii_mb0_start"/>
<input name="sii_mb0_bisi_mode"/>
<input name="sii_mb0_user_mode"/>
<input name="sii_mb0_ild0_fail"/>
<input name="sii_mb0_ild1_fail"/>
<input name="sii_mb0_ild2_fail"/>
<input name="sii_mb0_ild3_fail"/>
<input name="sii_mb0_ild4_fail"/>
<input name="sii_mb0_ild5_fail"/>
<input name="sii_mb0_ild6_fail"/>
<input name="sii_mb0_ild7_fail"/>
<input name="sii_mb0_ind_fail"/>
<output name="sii_mb0_run"/>
<output name="sii_mb0_addr"/>
<output name="sii_mb0_wdata"/>
<output name="sii_mb0_wr_en"/>
<output name="sii_mb0_rd_en"/>
<output name="sii_mb0_ind_wr_en"/>
<output name="sii_mb0_ind_rd_en"/>
<output name="sii_mb0_done"/>
<output name="sii_mb0_fail"/>
<output name="scan_out"/>
<complexity cyclo1="55" cyclo2="55" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="54" />
<volume nNodes="477" nStmts="0" nExprs="162" nInputs="19" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="152" nOther="163" />
</block>
<block name="sii_mb1_ctl">
<input name="l2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_sii_mb1_start"/>
<input name="sii_mb1_bisi_mode"/>
<input name="sii_mb1_user_mode"/>
<input name="sii_mb1_read_data"/>
<output name="sii_mb1_run"/>
<output name="sii_mb1_addr"/>
<output name="sii_mb1_wr_addr"/>
<output name="sii_mb1_1of4ipd_sel"/>
<output name="sii_mb1_ipd_data_or_hdr_sel"/>
<output name="sii_mb1_ipd_data_hibits_sel"/>
<output name="sii_mb1_wdata"/>
<output name="sii_mb1_ipdodq0_wr_en"/>
<output name="sii_mb1_ipdodq0_rd_en"/>
<output name="sii_mb1_ipdodq1_wr_en"/>
<output name="sii_mb1_ipdodq1_rd_en"/>
<output name="sii_mb1_ipdbdq0_wr_en"/>
<output name="sii_mb1_ipdbdq0_rd_en"/>
<output name="sii_mb1_ipdbdq1_wr_en"/>
<output name="sii_mb1_ipdbdq1_rd_en"/>
<output name="sii_mb1_ipdohq0_wr_en"/>
<output name="sii_mb1_ipdohq0_rd_en"/>
<output name="sii_mb1_ipdohq1_wr_en"/>
<output name="sii_mb1_ipdohq1_rd_en"/>
<output name="sii_mb1_ipdbhq0_wr_en"/>
<output name="sii_mb1_ipdbhq0_rd_en"/>
<output name="sii_mb1_ipdbhq1_wr_en"/>
<output name="sii_mb1_ipdbhq1_rd_en"/>
<output name="sii_mb1_done"/>
<output name="sii_mb1_fail"/>
<output name="scan_out"/>
<complexity cyclo1="86" cyclo2="86" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="85" />
<volume nNodes="752" nStmts="0" nExprs="262" nInputs="11" nOutputs="26" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="227" nOther="263" />
</block>
<block name="sii_stgsio_dp">
<input name="l2clk"/>
<input name="sio_sii_opcc_ipcc_dmu_or_deq"/>
<input name="sio_sii_opcc_ipcc_dmu_by_deq"/>
<input name="sio_sii_opcc_ipcc_niu_or_deq"/>
<input name="sio_sii_opcc_ipcc_niu_by_deq"/>
<input name="sio_sii_opcc_ipcc_dmu_by_cnt"/>
<input name="sio_sii_opcc_ipcc_niu_by_cnt"/>
<input name="sio_sii_olc0_ilc0_dequeue"/>
<input name="sio_sii_olc1_ilc1_dequeue"/>
<input name="sio_sii_olc2_ilc2_dequeue"/>
<input name="sio_sii_olc3_ilc3_dequeue"/>
<input name="sio_sii_olc4_ilc4_dequeue"/>
<input name="sio_sii_olc5_ilc5_dequeue"/>
<input name="sio_sii_olc6_ilc6_dequeue"/>
<input name="sio_sii_olc7_ilc7_dequeue"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="sio_sii_opcc_ipcc_dmu_or_deq_r"/>
<output name="sio_sii_opcc_ipcc_dmu_by_deq_r"/>
<output name="sio_sii_opcc_ipcc_niu_or_deq_r"/>
<output name="sio_sii_opcc_ipcc_niu_by_deq_r"/>
<output name="sio_sii_opcc_ipcc_dmu_by_cnt_r"/>
<output name="sio_sii_opcc_ipcc_niu_by_cnt_r"/>
<output name="sio_sii_olc0_ilc0_dequeue_r"/>
<output name="sio_sii_olc1_ilc1_dequeue_r"/>
<output name="sio_sii_olc2_ilc2_dequeue_r"/>
<output name="sio_sii_olc3_ilc3_dequeue_r"/>
<output name="sio_sii_olc4_ilc4_dequeue_r"/>
<output name="sio_sii_olc5_ilc5_dequeue_r"/>
<output name="sio_sii_olc6_ilc6_dequeue_r"/>
<output name="sio_sii_olc7_ilc7_dequeue_r"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="74" nStmts="0" nExprs="30" nInputs="23" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="31" />
</block>
<block name="sii">
<input name="gclk"/>
<input name="ccu_io_out"/>
<input name="scan_in"/>
<input name="tcu_dbr_gateoff"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_pce_ov_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_sii_data"/>
<input name="tcu_sii_vld"/>
<input name="cluster_arst_l"/>
<input name="tcu_div_bypass"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_sii_clk_stop"/>
<input name="tcu_sii_io_clk_stop"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_sii_mbist_start"/>
<input name="tcu_sii_mbist_scan_in"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="l2t0_sii_iq_dequeue"/>
<input name="l2t0_sii_wib_dequeue"/>
<input name="l2t1_sii_iq_dequeue"/>
<input name="l2t1_sii_wib_dequeue"/>
<input name="l2t2_sii_iq_dequeue"/>
<input name="l2t2_sii_wib_dequeue"/>
<input name="l2t3_sii_iq_dequeue"/>
<input name="l2t3_sii_wib_dequeue"/>
<input name="l2t4_sii_iq_dequeue"/>
<input name="l2t4_sii_wib_dequeue"/>
<input name="l2t5_sii_iq_dequeue"/>
<input name="l2t5_sii_wib_dequeue"/>
<input name="l2t6_sii_iq_dequeue"/>
<input name="l2t6_sii_wib_dequeue"/>
<input name="l2t7_sii_iq_dequeue"/>
<input name="l2t7_sii_wib_dequeue"/>
<input name="ncu_sii_niuctag_uei"/>
<input name="ncu_sii_niuctag_cei"/>
<input name="ncu_sii_niua_pei"/>
<input name="ncu_sii_niud_pei"/>
<input name="ncu_sii_dmuctag_uei"/>
<input name="ncu_sii_dmuctag_cei"/>
<input name="ncu_sii_dmua_pei"/>
<input name="ncu_sii_dmud_pei"/>
<input name="ncu_sii_gnt"/>
<input name="ncu_sii_pm"/>
<input name="ncu_sii_ba01"/>
<input name="ncu_sii_ba23"/>
<input name="ncu_sii_ba45"/>
<input name="ncu_sii_ba67"/>
<input name="ncu_sii_l2_idx_hash_en"/>
<input name="niu_sii_hdr_vld"/>
<input name="niu_sii_reqbypass"/>
<input name="niu_sii_datareq"/>
<input name="niu_sii_data"/>
<input name="niu_sii_parity"/>
<input name="dmu_sii_hdr_vld"/>
<input name="dmu_sii_reqbypass"/>
<input name="dmu_sii_datareq"/>
<input name="dmu_sii_datareq16"/>
<input name="dmu_sii_data"/>
<input name="dmu_sii_parity"/>
<input name="dmu_sii_be_parity"/>
<input name="dmu_sii_be"/>
<input name="sio_sii_opcc_ipcc_niu_by_deq"/>
<input name="sio_sii_opcc_ipcc_niu_by_cnt"/>
<input name="sio_sii_opcc_ipcc_niu_or_deq"/>
<input name="sio_sii_opcc_ipcc_dmu_by_deq"/>
<input name="sio_sii_opcc_ipcc_dmu_by_cnt"/>
<input name="sio_sii_opcc_ipcc_dmu_or_deq"/>
<input name="sio_sii_olc0_ilc0_dequeue"/>
<input name="sio_sii_olc1_ilc1_dequeue"/>
<input name="sio_sii_olc2_ilc2_dequeue"/>
<input name="sio_sii_olc3_ilc3_dequeue"/>
<input name="sio_sii_olc4_ilc4_dequeue"/>
<input name="sio_sii_olc5_ilc5_dequeue"/>
<input name="sio_sii_olc6_ilc6_dequeue"/>
<input name="sio_sii_olc7_ilc7_dequeue"/>
<output name="sii_tcu_mbist_done"/>
<output name="sii_tcu_mbist_fail"/>
<output name="sii_tcu_mbist_scan_out"/>
<output name="scan_out"/>
<output name="sii_l2t0_req_vld"/>
<output name="sii_l2t0_req"/>
<output name="sii_l2b0_ecc"/>
<output name="sii_dbg1_l2t0_req"/>
<output name="sii_l2t1_req_vld"/>
<output name="sii_l2t1_req"/>
<output name="sii_l2b1_ecc"/>
<output name="sii_dbg1_l2t1_req"/>
<output name="sii_l2t2_req_vld"/>
<output name="sii_l2t2_req"/>
<output name="sii_l2b2_ecc"/>
<output name="sii_dbg1_l2t2_req"/>
<output name="sii_l2t3_req_vld"/>
<output name="sii_l2t3_req"/>
<output name="sii_l2b3_ecc"/>
<output name="sii_dbg1_l2t3_req"/>
<output name="sii_l2t4_req_vld"/>
<output name="sii_l2t4_req"/>
<output name="sii_l2b4_ecc"/>
<output name="sii_dbg1_l2t4_req"/>
<output name="sii_l2t5_req_vld"/>
<output name="sii_l2t5_req"/>
<output name="sii_l2b5_ecc"/>
<output name="sii_dbg1_l2t5_req"/>
<output name="sii_l2t6_req_vld"/>
<output name="sii_l2t6_req"/>
<output name="sii_l2b6_ecc"/>
<output name="sii_dbg1_l2t6_req"/>
<output name="sii_l2t7_req_vld"/>
<output name="sii_l2t7_req"/>
<output name="sii_l2b7_ecc"/>
<output name="sii_dbg1_l2t7_req"/>
<output name="sii_ncu_niuctag_ue"/>
<output name="sii_ncu_niuctag_ce"/>
<output name="sii_ncu_niua_pe"/>
<output name="sii_ncu_niud_pe"/>
<output name="sii_ncu_dmuctag_ue"/>
<output name="sii_ncu_dmuctag_ce"/>
<output name="sii_ncu_dmua_pe"/>
<output name="sii_ncu_dmud_pe"/>
<output name="sii_ncu_syn_data"/>
<output name="sii_ncu_syn_vld"/>
<output name="sii_ncu_dparity"/>
<output name="sii_ncu_data"/>
<output name="sii_ncu_req"/>
<output name="sii_niu_oqdq"/>
<output name="sii_niu_bqdq"/>
<output name="sii_dmu_wrack_vld"/>
<output name="sii_dmu_wrack_tag"/>
<output name="sii_dmu_wrack_parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2915" nStmts="0" nExprs="1382" nInputs="84" nOutputs="54" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="150" nOther="1383" />
</block>
<block name="sio_mb0_ctl">
<input name="l2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_sio_mb0_start"/>
<input name="sio_mb0_bisi_mode"/>
<input name="sio_mb0_user_mode"/>
<input name="read_data_top"/>
<input name="read_data_bot"/>
<output name="sio_mb0_run"/>
<output name="sio_mb0_old_addr"/>
<output name="sio_mb0_wdata"/>
<output name="sio_mb0_sel_l1"/>
<output name="sio_mb0_sel_l2"/>
<output name="sio_mb0_old0x_wr_en"/>
<output name="sio_mb0_old0x_rd_en"/>
<output name="sio_mb0_old1x_wr_en"/>
<output name="sio_mb0_old1x_rd_en"/>
<output name="sio_mb0_old2x_wr_en"/>
<output name="sio_mb0_old2x_rd_en"/>
<output name="sio_mb0_old3x_wr_en"/>
<output name="sio_mb0_old3x_rd_en"/>
<output name="sio_mb0_old4x_wr_en"/>
<output name="sio_mb0_old4x_rd_en"/>
<output name="sio_mb0_old5x_wr_en"/>
<output name="sio_mb0_old5x_rd_en"/>
<output name="sio_mb0_old6x_wr_en"/>
<output name="sio_mb0_old6x_rd_en"/>
<output name="sio_mb0_old7x_wr_en"/>
<output name="sio_mb0_old7x_rd_en"/>
<output name="sio_mb0_done"/>
<output name="sio_mb0_fail"/>
<output name="scan_out"/>
<complexity cyclo1="62" cyclo2="62" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="61" />
<volume nNodes="536" nStmts="0" nExprs="174" nInputs="12" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="187" nOther="175" />
</block>
<block name="sio_mb1_ctl">
<input name="iol2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_sio_mb1_start"/>
<input name="sio_mb1_bisi_mode"/>
<input name="sio_mb1_user_mode"/>
<input name="opd0_read_data"/>
<input name="opd1_read_data"/>
<output name="sio_mb1_run"/>
<output name="sio_mb1_addr"/>
<output name="sio_mb1_wdata"/>
<output name="sio_mb1_opddq00_wr_en"/>
<output name="sio_mb1_opddq00_rd_en"/>
<output name="sio_mb1_opddq01_wr_en"/>
<output name="sio_mb1_opddq01_rd_en"/>
<output name="sio_mb1_opddq10_wr_en"/>
<output name="sio_mb1_opddq10_rd_en"/>
<output name="sio_mb1_opddq11_wr_en"/>
<output name="sio_mb1_opddq11_rd_en"/>
<output name="sio_mb1_opdhq0_wr_en"/>
<output name="sio_mb1_opdhq0_rd_en"/>
<output name="sio_mb1_opdhq1_wr_en"/>
<output name="sio_mb1_opdhq1_rd_en"/>
<output name="sio_mb1_opdhq_sel"/>
<output name="sio_mb1_opddq0_sel"/>
<output name="sio_mb1_opddq1_sel"/>
<output name="sio_mb1_done"/>
<output name="sio_mb1_fail"/>
<output name="scan_out"/>
<complexity cyclo1="73" cyclo2="73" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="72" />
<volume nNodes="520" nStmts="0" nExprs="166" nInputs="12" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="187" nOther="167" />
</block>
<block name="sio_mbist_ctl">
<input name="l2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="sio_mb_old0_run"/>
<output name="sio_mb_old00_wr_en"/>
<output name="sio_mb_old00_rd_en"/>
<output name="sio_mb_old00_waddr"/>
<output name="sio_mb_old00_raddr"/>
<output name="sio_mb_old0x_wdata"/>
<output name="sio_mb_old01_wr_en"/>
<output name="sio_mb_old01_rd_en"/>
<output name="sio_mb_old01_waddr"/>
<output name="sio_mb_old01_raddr"/>
<output name="sio_mb_old1_run"/>
<output name="sio_mb_old10_wr_en"/>
<output name="sio_mb_old10_rd_en"/>
<output name="sio_mb_old10_waddr"/>
<output name="sio_mb_old10_raddr"/>
<output name="sio_mb_old1x_wdata"/>
<output name="sio_mb_old11_wr_en"/>
<output name="sio_mb_old11_rd_en"/>
<output name="sio_mb_old11_waddr"/>
<output name="sio_mb_old11_raddr"/>
<output name="sio_mb_old2_run"/>
<output name="sio_mb_old20_wr_en"/>
<output name="sio_mb_old20_rd_en"/>
<output name="sio_mb_old20_waddr"/>
<output name="sio_mb_old20_raddr"/>
<output name="sio_mb_old2x_wdata"/>
<output name="sio_mb_old21_wr_en"/>
<output name="sio_mb_old21_rd_en"/>
<output name="sio_mb_old21_waddr"/>
<output name="sio_mb_old21_raddr"/>
<output name="sio_mb_old3_run"/>
<output name="sio_mb_old30_wr_en"/>
<output name="sio_mb_old30_rd_en"/>
<output name="sio_mb_old30_waddr"/>
<output name="sio_mb_old30_raddr"/>
<output name="sio_mb_old3x_wdata"/>
<output name="sio_mb_old31_wr_en"/>
<output name="sio_mb_old31_rd_en"/>
<output name="sio_mb_old31_waddr"/>
<output name="sio_mb_old31_raddr"/>
<output name="sio_mb_old4_run"/>
<output name="sio_mb_old40_wr_en"/>
<output name="sio_mb_old40_rd_en"/>
<output name="sio_mb_old40_waddr"/>
<output name="sio_mb_old40_raddr"/>
<output name="sio_mb_old4x_wdata"/>
<output name="sio_mb_old41_wr_en"/>
<output name="sio_mb_old41_rd_en"/>
<output name="sio_mb_old41_waddr"/>
<output name="sio_mb_old41_raddr"/>
<output name="sio_mb_old5_run"/>
<output name="sio_mb_old50_wr_en"/>
<output name="sio_mb_old50_rd_en"/>
<output name="sio_mb_old50_waddr"/>
<output name="sio_mb_old50_raddr"/>
<output name="sio_mb_old5x_wdata"/>
<output name="sio_mb_old51_wr_en"/>
<output name="sio_mb_old51_rd_en"/>
<output name="sio_mb_old51_waddr"/>
<output name="sio_mb_old51_raddr"/>
<output name="sio_mb_old6_run"/>
<output name="sio_mb_old60_wr_en"/>
<output name="sio_mb_old60_rd_en"/>
<output name="sio_mb_old60_waddr"/>
<output name="sio_mb_old60_raddr"/>
<output name="sio_mb_old6x_wdata"/>
<output name="sio_mb_old61_wr_en"/>
<output name="sio_mb_old61_rd_en"/>
<output name="sio_mb_old61_waddr"/>
<output name="sio_mb_old61_raddr"/>
<output name="sio_mb_old7_run"/>
<output name="sio_mb_old70_wr_en"/>
<output name="sio_mb_old70_rd_en"/>
<output name="sio_mb_old70_waddr"/>
<output name="sio_mb_old70_raddr"/>
<output name="sio_mb_old7x_wdata"/>
<output name="sio_mb_old71_wr_en"/>
<output name="sio_mb_old71_rd_en"/>
<output name="sio_mb_old71_waddr"/>
<output name="sio_mb_old71_raddr"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="463" nStmts="0" nExprs="183" nInputs="7" nOutputs="81" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="96" nOther="184" />
</block>
<block name="sio_olc_ctl">
<input name="l2clk"/>
<input name="l2sio_v_bit"/>
<input name="l2sio_r_bit"/>
<input name="l2sio_p_bit"/>
<input name="l2sio_j_bit"/>
<input name="l2b_sio_ue_err_r"/>
<input name="opcc_olc_gnt"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="olc_oldue_check_clrerr"/>
<output name="olc_oldue_check_en"/>
<output name="olc_oldue_wr_en"/>
<output name="olc_oldue_rd_addr"/>
<output name="olc_oldue_selfwd"/>
<output name="olc_oldue_pass_late_ue"/>
<output name="olc_old_selhdr"/>
<output name="olc_oldhq_wr_en"/>
<output name="olc_oldhq_rd_addr"/>
<output name="olc_olddq0_wr_en"/>
<output name="olc_olddq0_wr_addr"/>
<output name="olc_olddq0_rd_en"/>
<output name="olc_olddq0_rd_addr"/>
<output name="olc_olddq1_wr_en"/>
<output name="olc_olddq1_wr_addr"/>
<output name="olc_olddq1_rd_en"/>
<output name="olc_olddq1_rd_addr"/>
<output name="olc_opcc_req"/>
<output name="sio_sii_olc_ilc_dequeue"/>
<output name="ojc_old_wr_en"/>
<output name="ojc_old_jtagsr_en"/>
<output name="ojc_opcc_sync"/>
<output name="ojc_opcc_ack"/>
<output name="scan_out"/>
<complexity cyclo1="18" cyclo2="15" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="13" />
<volume nNodes="423" nStmts="1" nExprs="154" nInputs="13" nOutputs="24" nParams="0" nAlwaysClocks="5" nBAssign="4" nNBAssign="0" nWAssign="103" nOther="156" />
</block>
<block name="sio_old_dp">
<input name="l2clk"/>
<input name="din"/>
<input name="parity"/>
<input name="ue"/>
<input name="olc_oldue_check_clrerr"/>
<input name="olc_oldue_check_en"/>
<input name="olc_oldue_wr_en"/>
<input name="olc_oldue_rd_addr"/>
<input name="olddq0_dout"/>
<input name="olddq1_dout"/>
<input name="olc_old_selhdr"/>
<input name="olc_oldue_selfwd"/>
<input name="olc_oldue_pass_late_ue"/>
<input name="olc_oldhq_wr_en"/>
<input name="olc_oldhq_rd_addr"/>
<input name="oldhq_din"/>
<input name="ojc_old_jtagsr_en"/>
<input name="ojc_old_wr_en"/>
<input name="sio_mbi_run"/>
<input name="sio_mbi_old_addr"/>
<input name="sio_mbi_old_wdata"/>
<input name="sio_mbi_oldx_wr_en"/>
<input name="sio_mbi_oldx_rd_en"/>
<input name="olc_old_olddqx0_wr_en"/>
<input name="olc_old_olddqx0_rd_en"/>
<input name="olc_old_olddqx0_waddr"/>
<input name="olc_old_olddqx0_raddr"/>
<input name="olc_old_olddqx1_wr_en"/>
<input name="olc_old_olddqx1_rd_en"/>
<input name="olc_old_olddqx1_waddr"/>
<input name="olc_old_olddqx1_raddr"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="oldhq_dout_r_bit"/>
<output name="oldhq_dout_s_bit"/>
<output name="old_opd_data"/>
<output name="old_opcc_jtag"/>
<output name="old_olddqx0_wr_en"/>
<output name="old_olddqx0_rd_en"/>
<output name="old_olddqx0_waddr"/>
<output name="old_olddqx0_raddr"/>
<output name="old_olddqx0_din"/>
<output name="old_olddqx1_wr_en"/>
<output name="old_olddqx1_rd_en"/>
<output name="old_olddqx1_waddr"/>
<output name="old_olddqx1_raddr"/>
<output name="old_olddqx1_din"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="332" nStmts="0" nExprs="147" nInputs="39" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="37" nOther="148" />
</block>
<block name="sio_old_rf_cust">
<input name="wrclk"/>
<input name="rdclk"/>
<input name="wr_en"/>
<input name="rd_en"/>
<input name="wr_addr"/>
<input name="rd_addr"/>
<input name="din"/>
<input name="se"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="dout"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="125" nStmts="0" nExprs="48" nInputs="13" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="64" />
</block>
<block name="sio_opcc_ctl">
<input name="l2clk"/>
<input name="olc0_opcc_req"/>
<input name="olc1_opcc_req"/>
<input name="olc2_opcc_req"/>
<input name="olc3_opcc_req"/>
<input name="olc4_opcc_req"/>
<input name="olc5_opcc_req"/>
<input name="olc6_opcc_req"/>
<input name="olc7_opcc_req"/>
<input name="olc0_opcc_dmureq"/>
<input name="olc1_opcc_dmureq"/>
<input name="olc2_opcc_dmureq"/>
<input name="olc3_opcc_dmureq"/>
<input name="olc4_opcc_dmureq"/>
<input name="olc5_opcc_dmureq"/>
<input name="olc6_opcc_dmureq"/>
<input name="olc7_opcc_dmureq"/>
<input name="olc0_opcc_datareq"/>
<input name="olc1_opcc_datareq"/>
<input name="olc2_opcc_datareq"/>
<input name="olc3_opcc_datareq"/>
<input name="olc4_opcc_datareq"/>
<input name="olc5_opcc_datareq"/>
<input name="olc6_opcc_datareq"/>
<input name="olc7_opcc_datareq"/>
<input name="l2sio_v_bits"/>
<input name="l2sio_j_bits"/>
<input name="l2sio_r_bits"/>
<input name="l2sio_o_bits"/>
<input name="l2sio_s_bits"/>
<input name="ojc0_opcc_sync"/>
<input name="ojc1_opcc_sync"/>
<input name="ojc2_opcc_sync"/>
<input name="ojc3_opcc_sync"/>
<input name="ojc4_opcc_sync"/>
<input name="ojc5_opcc_sync"/>
<input name="ojc6_opcc_sync"/>
<input name="ojc7_opcc_sync"/>
<input name="ojc0_opcc_ack"/>
<input name="ojc1_opcc_ack"/>
<input name="ojc2_opcc_ack"/>
<input name="ojc3_opcc_ack"/>
<input name="ojc4_opcc_ack"/>
<input name="ojc5_opcc_ack"/>
<input name="ojc6_opcc_ack"/>
<input name="ojc7_opcc_ack"/>
<input name="old0_opcc_jtag"/>
<input name="old1_opcc_jtag"/>
<input name="old2_opcc_jtag"/>
<input name="old3_opcc_jtag"/>
<input name="old4_opcc_jtag"/>
<input name="old5_opcc_jtag"/>
<input name="old6_opcc_jtag"/>
<input name="old7_opcc_jtag"/>
<input name="array_wr_inhibit_cmp"/>
<input name="array_wr_inhibit_io"/>
<input name="cmp_io_sync_en_in"/>
<input name="io_cmp_sync_en_in"/>
<input name="opcs_opcc_opdhq0_rd_addr"/>
<input name="opcs_opcc_opdhq1_rd_addr"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="sio_tcu_vld"/>
<output name="sio_tcu_data"/>
<output name="sio_sii_opcc_ipcc_niu_by_deq"/>
<output name="sio_sii_opcc_ipcc_niu_by_cnt"/>
<output name="sio_sii_opcc_ipcc_niu_or_deq"/>
<output name="sio_sii_opcc_ipcc_dmu_by_deq"/>
<output name="sio_sii_opcc_ipcc_dmu_by_cnt"/>
<output name="sio_sii_opcc_ipcc_dmu_or_deq"/>
<output name="array_wr_inhibit"/>
<output name="opcc_olc0_gnt"/>
<output name="opcc_olc1_gnt"/>
<output name="opcc_olc2_gnt"/>
<output name="opcc_olc3_gnt"/>
<output name="opcc_olc4_gnt"/>
<output name="opcc_olc5_gnt"/>
<output name="opcc_olc6_gnt"/>
<output name="opcc_olc7_gnt"/>
<output name="opcc_opdc_gnt0_opc0"/>
<output name="opcc_opdc_gnt2_opc0"/>
<output name="opcc_opdc_gnt4_opc0"/>
<output name="opcc_opdc_gnt6_opc0"/>
<output name="opcc_opdc_gnt01_opc1"/>
<output name="opcc_opdc_gnt45_opc1"/>
<output name="opcc_opdc_gnt0123_opc1"/>
<output name="opcc_opddq00_wr_addr"/>
<output name="opcc_opddq10_wr_addr"/>
<output name="opcc_opddq01_wr_addr"/>
<output name="opcc_opddq11_wr_addr"/>
<output name="opcc_opdhq0_wr_addr"/>
<output name="opcc_opdhq1_wr_addr"/>
<output name="opcc_opddq00_wr_en"/>
<output name="opcc_opddq10_wr_en"/>
<output name="opcc_opddq01_wr_en"/>
<output name="opcc_opddq11_wr_en"/>
<output name="opcc_opdhq0_wr_en"/>
<output name="opcc_opdhq1_wr_en"/>
<output name="opcc_opcs_opddq00_wr_addr"/>
<output name="opcc_opcs_opddq10_wr_addr"/>
<output name="opcc_opcs_opddq01_wr_addr"/>
<output name="opcc_opcs_opddq11_wr_addr"/>
<output name="opcc_opcs_opdhq0_wr_addr"/>
<output name="opcc_opcs_opdhq1_wr_addr"/>
<output name="scan_out"/>
<complexity cyclo1="30" cyclo2="30" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="29" />
<volume nNodes="525" nStmts="0" nExprs="169" nInputs="66" nOutputs="43" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="186" nOther="170" />
</block>
<block name="sio_opcs_ctl">
<input name="iol2clk"/>
<input name="ncu_sio_ctag_cei"/>
<input name="ncu_sio_ctag_uei"/>
<input name="sibling_is_elder_flag"/>
<input name="sibling_ncu_ctag_ue"/>
<input name="sibling_ncu_ctag_ce"/>
<input name="sibling_ncu_d_pe"/>
<input name="opcc_opcs_opddqx0_wr_addr"/>
<input name="opcc_opcs_opddqx1_wr_addr"/>
<input name="opcc_opcs_opdhqx_wr_addr"/>
<input name="opdhqx_dout"/>
<input name="parity_result"/>
<input name="opcs_packet_flowmode_vld"/>
<input name="opcs_packet_ack_in"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_dbr_gateoff"/>
<output name="opcs_ncu_ctag_ue"/>
<output name="opcs_ncu_ctag_ce"/>
<output name="opcs_ncu_d_pe"/>
<output name="opcs_new_opdhqx1"/>
<output name="opcs_new_opdhqx0"/>
<output name="opcs_opcc_opdhqx_rd_addr"/>
<output name="opcs_packet_req"/>
<output name="opcs_packet_datareq"/>
<output name="opcs_opddqx0_rd_addr"/>
<output name="opcs_opddqx1_rd_addr"/>
<output name="opcs_opdhqx_rd_addr"/>
<output name="opcs_opddqx0_rd_en"/>
<output name="opcs_opddqx1_rd_en"/>
<output name="opcs_opdhqx_rd_en"/>
<output name="opcs_opds_reloadhdr"/>
<output name="opcs_opds_selhdr"/>
<output name="scan_out"/>
<complexity cyclo1="48" cyclo2="18" nCaseStmts="2" nCaseItems="32" nLoops="0" nIfStmts="15" />
<volume nNodes="411" nStmts="10" nExprs="131" nInputs="21" nOutputs="17" nParams="0" nAlwaysClocks="10" nBAssign="52" nNBAssign="0" nWAssign="80" nOther="128" />
</block>
<block name="sio_opdc_dp">
<input name="l2clk"/>
<input name="old0_opd_data"/>
<input name="old1_opd_data"/>
<input name="old2_opd_data"/>
<input name="old3_opd_data"/>
<input name="old4_opd_data"/>
<input name="old5_opd_data"/>
<input name="old6_opd_data"/>
<input name="old7_opd_data"/>
<input name="opcc_opdc_gnt0_opc0"/>
<input name="opcc_opdc_gnt2_opc0"/>
<input name="opcc_opdc_gnt4_opc0"/>
<input name="opcc_opdc_gnt6_opc0"/>
<input name="opcc_opdc_gnt01_opc1"/>
<input name="opcc_opdc_gnt45_opc1"/>
<input name="opcc_opdc_gnt0123_opc1"/>
<input name="olddq0_dout"/>
<input name="olddq1_dout"/>
<input name="olddq2_dout"/>
<input name="olddq3_dout"/>
<input name="olddq4_dout"/>
<input name="olddq5_dout"/>
<input name="olddq6_dout"/>
<input name="olddq7_dout"/>
<input name="sio_mb0_sel_l1"/>
<input name="sio_mb0_sel_l2"/>
<input name="sio_mb1_run"/>
<input name="sio_mb1_wdata"/>
<input name="sio_mb1_addr"/>
<input name="opcc_opddq00_wr_en"/>
<input name="opcc_opddq01_wr_en"/>
<input name="opcc_opddq10_wr_en"/>
<input name="opcc_opddq11_wr_en"/>
<input name="opcc_opdhq0_wr_en"/>
<input name="opcc_opdhq1_wr_en"/>
<input name="sio_mb1_opddq00_wr_en"/>
<input name="sio_mb1_opddq01_wr_en"/>
<input name="sio_mb1_opdhq0_wr_en"/>
<input name="sio_mb1_opddq10_wr_en"/>
<input name="sio_mb1_opddq11_wr_en"/>
<input name="sio_mb1_opdhq1_wr_en"/>
<input name="opcc_opddq00_wr_addr"/>
<input name="opcc_opddq01_wr_addr"/>
<input name="opcc_opdhq0_wr_addr"/>
<input name="opcc_opddq10_wr_addr"/>
<input name="opcc_opddq11_wr_addr"/>
<input name="opcc_opdhq1_wr_addr"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="opdc_bank_data_opc1"/>
<output name="read_data_top"/>
<output name="read_data_bot"/>
<output name="opdc_mb1bank_data_opc1"/>
<output name="opdc_mb1bank_parity_opc1"/>
<output name="opdc_opddq00_wr_en"/>
<output name="opdc_opddq01_wr_en"/>
<output name="opdc_opdhq0_wr_en"/>
<output name="opdc_opddq10_wr_en"/>
<output name="opdc_opddq11_wr_en"/>
<output name="opdc_opdhq1_wr_en"/>
<output name="opdc_opddq00_wr_addr"/>
<output name="opdc_opddq01_wr_addr"/>
<output name="opdc_opdhq0_wr_addr"/>
<output name="opdc_opddq10_wr_addr"/>
<output name="opdc_opddq11_wr_addr"/>
<output name="opdc_opdhq1_wr_addr"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="429" nStmts="0" nExprs="200" nInputs="55" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="201" />
</block>
<block name="sio_opd_data_rf_cust">
<input name="wrclk"/>
<input name="rdclk"/>
<input name="wr_en"/>
<input name="rd_en"/>
<input name="wr_addr"/>
<input name="rd_addr"/>
<input name="din"/>
<input name="se"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="dout"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="125" nStmts="0" nExprs="48" nInputs="13" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="64" />
</block>
<block name="sio_opd_hdr_rf_cust">
<input name="wrclk"/>
<input name="rdclk"/>
<input name="wr_en"/>
<input name="rd_en"/>
<input name="wr_addr"/>
<input name="rd_addr"/>
<input name="din"/>
<input name="se"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="dout"/>
<output name="scan_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="113" nStmts="0" nExprs="42" nInputs="13" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="58" />
</block>
<block name="sio_opds_dp">
<input name="opddqx0_dout"/>
<input name="opddqx1_dout"/>
<input name="opddqx0_pout"/>
<input name="opddqx1_pout"/>
<input name="opdhqx_dout"/>
<input name="opcs_new_opdhqx1"/>
<input name="opcs_new_opdhqx0"/>
<input name="ncu_sio_d_pei"/>
<input name="opcs_opds_reloadhdr"/>
<input name="opcs_opds_selhdr"/>
<input name="sio_mb1_opdhq_sel"/>
<input name="sio_mb1_opddq0_sel"/>
<input name="sio_mb1_opddq1_sel"/>
<input name="sio_mb1_run"/>
<input name="opcs_opddq0_rd_en"/>
<input name="opcs_opddq1_rd_en"/>
<input name="opcs_opdhq_rd_en"/>
<input name="mb1_opddq0_rd_en"/>
<input name="mb1_opddq1_rd_en"/>
<input name="mb1_opdhq_rd_en"/>
<input name="opcs_opddq0_rd_addr"/>
<input name="opcs_opddq1_rd_addr"/>
<input name="opcs_opdhq_rd_addr"/>
<input name="mb1_opddq0_rd_addr"/>
<input name="mb1_opddq1_rd_addr"/>
<input name="mb1_opdhq_rd_addr"/>
<input name="iol2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="opds_packet_data"/>
<output name="opds_packet_parity"/>
<output name="opds_read_data"/>
<output name="opds_opddq0_rd_en"/>
<output name="opds_opddq1_rd_en"/>
<output name="opds_opdhq_rd_en"/>
<output name="opds_opddq0_rd_addr"/>
<output name="opds_opddq1_rd_addr"/>
<output name="opds_opdhq_rd_addr"/>
<output name="parity_result"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="184" nStmts="0" nExprs="81" nInputs="33" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="82" />
</block>
<block name="sio_stg1_dp">
<input name="l2clk"/>
<input name="l2b_sio_data"/>
<input name="l2b_sio_parity"/>
<input name="l2b_sio_ue_err"/>
<input name="l2b_sio_ctag_vld"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="l2b_sio_data_r"/>
<output name="l2b_sio_parity_r"/>
<output name="l2b_sio_ue_err_r"/>
<output name="l2b_sio_ctag_vld_r"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="22" nStmts="0" nExprs="6" nInputs="13" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="7" />
</block>
<block name="sio_stg2_dp">
<input name="l2clk"/>
<input name="l2b_sio_data"/>
<input name="l2b_sio_parity"/>
<input name="l2b_sio_ue_err"/>
<input name="l2b_sio_ctag_vld"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="l2b_sio_data_r"/>
<output name="l2b_sio_parity_r"/>
<output name="l2b_sio_ue_err_r"/>
<output name="l2b_sio_ctag_vld_r"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="35" nStmts="0" nExprs="12" nInputs="13" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="13" />
</block>
<block name="sio">
<input name="gclk"/>
<input name="ccu_io_out"/>
<input name="tcu_dbr_gateoff"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_mbist_user_mode"/>
<input name="scan_in"/>
<input name="tcu_pce_ov_in"/>
<input name="tcu_sio_clk_stop"/>
<input name="tcu_sio_io_clk_stop"/>
<input name="tcu_div_bypass"/>
<input name="cluster_arst_l"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_sio_mbist_start"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_sio_mbist_scan_in"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="l2b0_sio_ctag_vld"/>
<input name="l2b0_sio_data"/>
<input name="l2b0_sio_parity"/>
<input name="l2b0_sio_ue_err"/>
<input name="l2b1_sio_ctag_vld"/>
<input name="l2b1_sio_data"/>
<input name="l2b1_sio_parity"/>
<input name="l2b1_sio_ue_err"/>
<input name="l2b2_sio_ctag_vld"/>
<input name="l2b2_sio_data"/>
<input name="l2b2_sio_parity"/>
<input name="l2b2_sio_ue_err"/>
<input name="l2b3_sio_ctag_vld"/>
<input name="l2b3_sio_data"/>
<input name="l2b3_sio_parity"/>
<input name="l2b3_sio_ue_err"/>
<input name="l2b4_sio_ctag_vld"/>
<input name="l2b4_sio_data"/>
<input name="l2b4_sio_parity"/>
<input name="l2b4_sio_ue_err"/>
<input name="l2b5_sio_ctag_vld"/>
<input name="l2b5_sio_data"/>
<input name="l2b5_sio_parity"/>
<input name="l2b5_sio_ue_err"/>
<input name="l2b6_sio_ctag_vld"/>
<input name="l2b6_sio_data"/>
<input name="l2b6_sio_parity"/>
<input name="l2b6_sio_ue_err"/>
<input name="l2b7_sio_ctag_vld"/>
<input name="l2b7_sio_data"/>
<input name="l2b7_sio_parity"/>
<input name="l2b7_sio_ue_err"/>
<input name="niu_sio_dq"/>
<input name="ncu_sio_ctag_cei"/>
<input name="ncu_sio_ctag_uei"/>
<input name="ncu_sio_d_pei"/>
<output name="scan_out"/>
<output name="sio_tcu_vld"/>
<output name="sio_tcu_data"/>
<output name="sio_tcu_mbist_done"/>
<output name="sio_tcu_mbist_fail"/>
<output name="sio_tcu_mbist_scan_out"/>
<output name="sio_niu_hdr_vld"/>
<output name="sio_niu_datareq"/>
<output name="sio_niu_data"/>
<output name="sio_niu_parity"/>
<output name="sio_dmu_hdr_vld"/>
<output name="sio_dmu_data"/>
<output name="sio_dmu_parity"/>
<output name="sio_sii_opcc_ipcc_niu_by_deq"/>
<output name="sio_sii_opcc_ipcc_niu_by_cnt"/>
<output name="sio_sii_opcc_ipcc_niu_or_deq"/>
<output name="sio_sii_opcc_ipcc_dmu_by_deq"/>
<output name="sio_sii_opcc_ipcc_dmu_by_cnt"/>
<output name="sio_sii_opcc_ipcc_dmu_or_deq"/>
<output name="sio_sii_olc0_ilc0_dequeue"/>
<output name="sio_sii_olc1_ilc1_dequeue"/>
<output name="sio_sii_olc2_ilc2_dequeue"/>
<output name="sio_sii_olc3_ilc3_dequeue"/>
<output name="sio_sii_olc4_ilc4_dequeue"/>
<output name="sio_sii_olc5_ilc5_dequeue"/>
<output name="sio_sii_olc6_ilc6_dequeue"/>
<output name="sio_sii_olc7_ilc7_dequeue"/>
<output name="sio_ncu_ctag_ue"/>
<output name="sio_ncu_ctag_ce"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3598" nStmts="0" nExprs="1747" nInputs="60" nOutputs="29" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="101" nOther="1750" />
</block>
<block name="spc_lb_ctl">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="scan_in"/>
<input name="aclk"/>
<input name="bclk"/>
<input name="scan_en"/>
<input name="se_scancollar_in"/>
<input name="se_scancollar_out"/>
<input name="clk_stop"/>
<input name="test_mode"/>
<input name="wmr_protect"/>
<input name="array_wr_inhibit"/>
<input name="io_si"/>
<input name="mbist_si"/>
<input name="lbist_start"/>
<input name="lbist_pgm"/>
<input name="channel_so"/>
<input name="mb_channel_so"/>
<input name="slow_cmp_sync_en"/>
<output name="scan_out"/>
<output name="io_so"/>
<output name="mbist_so"/>
<output name="lbist_done"/>
<output name="lbist_run"/>
<output name="channel_si"/>
<output name="mb_channel_si"/>
<output name="core_aclk"/>
<output name="core_bclk"/>
<output name="core_scan_en"/>
<output name="core_scan_en_wmr"/>
<output name="core_se_sc_in"/>
<output name="core_se_sc_out"/>
<output name="core_clk_stop"/>
<output name="core_awi"/>
<output name="core_isolate"/>
<complexity cyclo1="47" cyclo2="47" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="46" />
<volume nNodes="273" nStmts="0" nExprs="73" nInputs="19" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="126" nOther="74" />
</block>
<block name="spc_mb0_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="lsu_misc_pmen"/>
<input name="mbist_start"/>
<input name="mbist_bisi_mode"/>
<input name="mbist_user_mode"/>
<input name="lsu_mbi_dca_fail"/>
<input name="lsu_mbi_dta_fail"/>
<input name="lsu_mbi_dva_fail"/>
<input name="lsu_mbi_lru_fail"/>
<input name="lsu_mbi_dtb_fail"/>
<input name="lsu_mbi_stb_cam_fail"/>
<input name="lsu_mbi_stb_ram_fail"/>
<input name="lsu_mbi_cpq_fail"/>
<input name="ftu_mbi_ict_fail"/>
<input name="ftu_mbi_icd_fail"/>
<input name="ftu_mbi_itb_fail"/>
<input name="ftu_mbi_icv_fail"/>
<input name="lsu_mbi_tlb_data_cmp"/>
<input name="lsu_mbi_tlb_cam_hit"/>
<input name="lsu_mbi_tlb_cam_mhit"/>
<input name="lsu_mbi_tlb_ctxt0_hit"/>
<input name="lsu_mbi_tlb_valid"/>
<input name="lsu_mbi_tlb_used"/>
<input name="lsu_mbi_scm_hit"/>
<input name="lsu_mbi_scm_mhit"/>
<input name="lsu_mbi_scm_hit_ptr"/>
<input name="lsu_mbi_scm_praw"/>
<input name="ftu_mbi_tlb_data_cmp"/>
<input name="ftu_mbi_tlb_cam_hit"/>
<input name="ftu_mbi_tlb_cam_mhit"/>
<input name="ftu_mbi_tlb_ctxt0_hit"/>
<input name="ftu_mbi_tlb_valid"/>
<input name="ftu_mbi_tlb_used"/>
<input name="mb1_mb0_fail"/>
<input name="mb2_mb0_fail"/>
<input name="mb1_mb0_done"/>
<input name="mb2_mb0_done"/>
<output name="scan_out"/>
<output name="mb0_done"/>
<output name="mb0_run"/>
<output name="mb0_addr"/>
<output name="mb0_cmpsel"/>
<output name="mb0_ict_read_en"/>
<output name="mb0_ict_write_en"/>
<output name="mb0_icd_read_en"/>
<output name="mb0_icd_write_en"/>
<output name="mb0_icv_read_en"/>
<output name="mb0_icv_write_en"/>
<output name="mb0_itb_read_en"/>
<output name="mb0_itb_write_en"/>
<output name="mb0_write_data"/>
<output name="mb0_dca_read_en"/>
<output name="mb0_dca_write_en"/>
<output name="mb0_dta_read_en"/>
<output name="mb0_dta_write_en"/>
<output name="mb0_dva_read_en"/>
<output name="mb0_dva_write_en"/>
<output name="mb0_lru_read_en"/>
<output name="mb0_lru_write_en"/>
<output name="mb0_dtb_read_en"/>
<output name="mb0_dtb_write_en"/>
<output name="mb0_stb_cam_read_en"/>
<output name="mb0_stb_cam_write_en"/>
<output name="mb0_stb_ram_read_en"/>
<output name="mb0_stb_ram_write_en"/>
<output name="mb0_cpq_read_en"/>
<output name="mb0_cpq_write_en"/>
<output name="mb0_mbist_fail"/>
<output name="mbi_cambist_run"/>
<output name="mbi_cambist_shift"/>
<output name="mbi_dis_clr_ubit"/>
<output name="mbi_init_to_zero"/>
<output name="mbi_dtb_cam_en_pre"/>
<output name="mbi_dtb_demap_en"/>
<output name="mbi_itb_cam_en_pre"/>
<output name="mbi_itb_demap_en"/>
<output name="mbi_repl_write"/>
<output name="mbi_demap_type"/>
<output name="mbi_ptag_data"/>
<output name="mbi_scm_cam_en_pre"/>
<complexity cyclo1="131" cyclo2="131" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="130" />
<volume nNodes="1114" nStmts="0" nExprs="339" nInputs="43" nOutputs="43" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="435" nOther="340" />
</block>
<block name="spc_mb1_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mb2_misc_pmen"/>
<input name="mbist_start"/>
<input name="mbist_bisi_mode"/>
<input name="mbist_user_mode"/>
<input name="mmu_mbi_mra0_fail"/>
<input name="mmu_mbi_mra1_fail"/>
<input name="mmu_mbi_scp0_fail"/>
<input name="mmu_mbi_scp1_fail"/>
<input name="tlu_mbi_tsa0_fail"/>
<input name="tlu_mbi_tsa1_fail"/>
<input name="tlu_mbi_tca_fail"/>
<output name="scan_out"/>
<output name="mb1_done"/>
<output name="mb1_run"/>
<output name="mb1_addr"/>
<output name="mb1_cmpsel"/>
<output name="mb1_write_data"/>
<output name="mb1_tsa0_read_en"/>
<output name="mb1_tsa0_write_en"/>
<output name="mb1_tsa1_read_en"/>
<output name="mb1_tsa1_write_en"/>
<output name="mb1_tca_read_en"/>
<output name="mb1_tca_write_en"/>
<output name="mb1_scp0_read_en"/>
<output name="mb1_scp0_write_en"/>
<output name="mb1_scp1_read_en"/>
<output name="mb1_scp1_write_en"/>
<output name="mb1_mra0_read_en"/>
<output name="mb1_mra0_write_en"/>
<output name="mb1_mra1_read_en"/>
<output name="mb1_mra1_write_en"/>
<output name="mb1_mbist_fail"/>
<complexity cyclo1="65" cyclo2="65" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="64" />
<volume nNodes="580" nStmts="0" nExprs="179" nInputs="18" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="221" nOther="180" />
</block>
<block name="spc_mb2_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="lsu_misc_pmen"/>
<input name="mbist_start"/>
<input name="mbist_user_mode"/>
<input name="mbist_bisi_mode"/>
<input name="spu_mbi_mam_fail_"/>
<input name="spu_mbi_mam_fail2_"/>
<input name="spu_mbi_arf_fail_"/>
<input name="spu_mbi_rrf_fail_"/>
<input name="exu0_mbi_irf_fail_"/>
<input name="exu1_mbi_irf_fail_"/>
<input name="fgu_mbi_frf_fail"/>
<output name="scan_out"/>
<output name="mb2_done"/>
<output name="mb2_run"/>
<output name="mb2_addr"/>
<output name="mb2_frf_read_en"/>
<output name="mb2_frf_write_en"/>
<output name="mb2_arf_read_en"/>
<output name="mb2_arf_write_en"/>
<output name="mb2_irf_read_en"/>
<output name="mb2_irf_write_en"/>
<output name="mb2_irf_save_en"/>
<output name="mb2_irf_restore_en"/>
<output name="mb2_mam_read_en"/>
<output name="mb2_mam_write_en"/>
<output name="mb2_rrf_read_en"/>
<output name="mb2_rrf_write_en"/>
<output name="mb2_write_data"/>
<output name="mb2_write_data_p1"/>
<output name="mb2_write_data_p2"/>
<output name="mb2_misc_pmen"/>
<output name="mb2_mbist_fail"/>
<complexity cyclo1="59" cyclo2="59" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="58" />
<volume nNodes="601" nStmts="0" nExprs="189" nInputs="18" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="222" nOther="190" />
</block>
<block name="spc_msf0_dp">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="spc_aclk"/>
<input name="spc_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_atpg_mode"/>
<input name="scan_in"/>
<input name="lb_lbist_running"/>
<input name="slow_cmp_sync_en"/>
<input name="cmp_slow_sync_en"/>
<input name="ncu_cmp_tick_enable"/>
<input name="ncu_wmr_vec_mask"/>
<input name="tcu_ss_mode"/>
<input name="tcu_do_mode"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_ss_request"/>
<input name="tcu_core_running"/>
<input name="tcu_shscan_clk_stop"/>
<input name="tcu_shscanid"/>
<input name="efu_spc_fuse_data"/>
<input name="efu_spc_fuse_ixfer_en"/>
<input name="efu_spc_fuse_dxfer_en"/>
<input name="efu_spc_fuse_iclr"/>
<input name="efu_spc_fuse_dclr"/>
<input name="spc_efu_fuse_ddata_buf"/>
<input name="spc_efu_fuse_idata_buf"/>
<input name="spc_efu_fuse_ixfer_en_buf"/>
<input name="spc_efu_fuse_dxfer_en_buf"/>
<input name="tlu_core_running_status"/>
<input name="tlu_ss_complete"/>
<input name="tlu_hardstop_request"/>
<input name="tlu_softstop_request"/>
<input name="tlu_trigger_pulse"/>
<input name="tlu_dbg_instr_cmt_grp0"/>
<input name="tlu_dbg_instr_cmt_grp1"/>
<input name="power_throttle"/>
<output name="spc_efu_fuse_ddata"/>
<output name="spc_efu_fuse_idata"/>
<output name="spc_efu_fuse_ixfer_en"/>
<output name="spc_efu_fuse_dxfer_en"/>
<output name="efu_spc_fuse_data_buf"/>
<output name="efu_spc_fuse_ixfer_en_buf"/>
<output name="efu_spc_fuse_dxfer_en_buf"/>
<output name="efu_spc_fuse_iclr_buf"/>
<output name="efu_spc_fuse_dclr_buf"/>
<output name="scan_out"/>
<output name="msf0_cmp_tick_enable"/>
<output name="msf0_wmr_vec_mask"/>
<output name="msf0_ss_mode"/>
<output name="msf0_do_mode"/>
<output name="msf0_ss_request"/>
<output name="msf0_core_running"/>
<output name="msf0_shscan_clk_stop"/>
<output name="msf0_shscanid"/>
<output name="msf0_mbist_user_mode_ff"/>
<output name="msf0_mbist_bisi_en_ff"/>
<output name="msf0_atpg_mode_buf"/>
<output name="spc_core_running_status"/>
<output name="spc_ss_complete"/>
<output name="spc_hardstop_request"/>
<output name="spc_softstop_request"/>
<output name="spc_trigger_pulse"/>
<output name="spc_dbg_instr_cmt_grp0"/>
<output name="spc_dbg_instr_cmt_grp1"/>
<output name="power_throttle_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="117" nStmts="0" nExprs="51" nInputs="38" nOutputs="29" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="52" />
</block>
<block name="spc_msf1_dp">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="spc_aclk"/>
<input name="spc_bclk"/>
<input name="tcu_se_scancollar_out"/>
<input name="scan_in"/>
<input name="tcu_spc_mbist_start"/>
<input name="spc_mbist_fail_buf"/>
<input name="spc_mbist_done_buf"/>
<output name="scan_out"/>
<output name="tcu_spc_mbist_start_ff"/>
<output name="spc_mbist_fail_ff"/>
<output name="spc_mbist_done_ff"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="23" nStmts="0" nExprs="7" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="8" />
</block>
<block name="spc_rep1_dp">
<input name="exu_address0_e"/>
<input name="exu_address1_e"/>
<input name="fgu_exu_result_fx5"/>
<input name="lsu_exu_ld_data_b"/>
<input name="fgu_cecc_fx2"/>
<input name="fgu_uecc_fx2"/>
<input name="pce_ov"/>
<input name="spc_aclk"/>
<input name="spc_bclk"/>
<input name="spc_aclk_wmr"/>
<input name="lb_scan_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_scan_en"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="rst_wmr_protect"/>
<input name="dmo_dcmuxctl"/>
<input name="hver_mask_minor_rev"/>
<input name="tcu_shscan_pce_ov"/>
<input name="tcu_shscan_aclk"/>
<input name="tcu_shscan_bclk"/>
<input name="tcu_shscan_scan_in"/>
<input name="tcu_shscan_scan_en"/>
<input name="cluster_arst_l"/>
<input name="tcu_spc_mbist_scan_in"/>
<input name="tcu_spc_mbist_start_ff"/>
<input name="tcu_spc_lbist_start"/>
<input name="tcu_spc_lbist_scan_in"/>
<input name="tcu_spc_lbist_pgm"/>
<input name="tcu_spc_test_mode"/>
<input name="scan_out_buf"/>
<input name="spc_shscan_scan_out_buf"/>
<input name="spc_mbist_fail_ff"/>
<input name="spc_mbist_done_ff"/>
<input name="spc_tcu_mbist_scan_out_buf"/>
<input name="lb_lbist_done"/>
<input name="spc_tcu_lbist_scan_out_buf"/>
<input name="ftu_instr_0_c"/>
<input name="ftu_instr_1_c"/>
<input name="ftu_instr_2_c"/>
<input name="ftu_instr_3_c"/>
<input name="ftu_instr_exceptions_c"/>
<input name="dec_spu_grant_d"/>
<output name="exu_address0_e_rep0"/>
<output name="exu_address1_e_rep0"/>
<output name="exu_address0_e_rep01"/>
<output name="exu_address1_e_rep01"/>
<output name="fgu_exu_result_fx5_rep0"/>
<output name="fgu_exu_result_fx5_rep1"/>
<output name="lsu_exu_ld_data_b_rep00"/>
<output name="lsu_exu_ld_data_b_rep01"/>
<output name="fgu_cecc_fx2_rep1"/>
<output name="fgu_uecc_fx2_rep1"/>
<output name="scan_out"/>
<output name="spc_shscan_scan_out"/>
<output name="spc_mbist_fail"/>
<output name="spc_mbist_done"/>
<output name="spc_tcu_mbist_scan_out"/>
<output name="spc_tcu_lbist_done"/>
<output name="spc_tcu_lbist_scan_out"/>
<output name="scan_in_buf"/>
<output name="tcu_pce_ov_buf"/>
<output name="tcu_aclk_buf"/>
<output name="tcu_bclk_buf"/>
<output name="tcu_dectest_buf"/>
<output name="tcu_muxtest_buf"/>
<output name="tcu_scan_en_buf"/>
<output name="tcu_array_wr_inhibit_buf"/>
<output name="tcu_se_scancollar_in_buf"/>
<output name="tcu_se_scancollar_out_buf"/>
<output name="rst_wmr_protect_buf"/>
<output name="dmo_dcmuxctl_buf"/>
<output name="hver_mask_minor_rev_buf"/>
<output name="tcu_shscan_pce_ov_buf"/>
<output name="tcu_shscan_aclk_buf"/>
<output name="tcu_shscan_bclk_buf"/>
<output name="tcu_shscan_scan_in_buf"/>
<output name="tcu_shscan_scan_en_buf"/>
<output name="cluster_arst_l_buf"/>
<output name="tcu_spc_mbist_scan_in_buf"/>
<output name="tcu_spc_mbist_start_buf0"/>
<output name="tcu_spc_lbist_start_buf"/>
<output name="tcu_spc_lbist_scan_in_buf"/>
<output name="tcu_spc_lbist_pgm_buf"/>
<output name="tcu_spc_test_mode_buf"/>
<output name="ftu_instr_0_c_rep0"/>
<output name="ftu_instr_0_c_rep1"/>
<output name="ftu_instr_0_c_rep2"/>
<output name="ftu_instr_0_c_rep3"/>
<output name="ftu_instr_1_c_rep0"/>
<output name="ftu_instr_1_c_rep1"/>
<output name="ftu_instr_1_c_rep2"/>
<output name="ftu_instr_1_c_rep3"/>
<output name="ftu_instr_2_c_rep0"/>
<output name="ftu_instr_2_c_rep1"/>
<output name="ftu_instr_2_c_rep2"/>
<output name="ftu_instr_2_c_rep3"/>
<output name="ftu_instr_3_c_rep0"/>
<output name="ftu_instr_3_c_rep1"/>
<output name="ftu_instr_3_c_rep2"/>
<output name="ftu_instr_3_c_rep3"/>
<output name="ftu_instr_0_exceptions_c_rep0"/>
<output name="ftu_instr_0_exceptions_c_rep1"/>
<output name="ftu_instr_0_exceptions_c_rep2"/>
<output name="ftu_instr_0_exceptions_c_rep3"/>
<output name="ftu_instr_1_exceptions_c_rep0"/>
<output name="ftu_instr_1_exceptions_c_rep1"/>
<output name="ftu_instr_1_exceptions_c_rep2"/>
<output name="ftu_instr_1_exceptions_c_rep3"/>
<output name="ftu_instr_2_exceptions_c_rep0"/>
<output name="ftu_instr_2_exceptions_c_rep1"/>
<output name="ftu_instr_2_exceptions_c_rep2"/>
<output name="ftu_instr_2_exceptions_c_rep3"/>
<output name="ftu_instr_3_exceptions_c_rep0"/>
<output name="ftu_instr_3_exceptions_c_rep1"/>
<output name="ftu_instr_3_exceptions_c_rep2"/>
<output name="ftu_instr_3_exceptions_c_rep3"/>
<output name="pce_ov_tl"/>
<output name="spc_aclk_tl"/>
<output name="spc_bclk_tl"/>
<output name="spc_aclk_wmr_tl"/>
<output name="lb_scan_en_tl"/>
<output name="pce_ov_tr"/>
<output name="spc_aclk_tr"/>
<output name="spc_bclk_tr"/>
<output name="spc_aclk_wmr_tr"/>
<output name="lb_scan_en_tr"/>
<output name="pce_ov_bl"/>
<output name="spc_aclk_bl"/>
<output name="spc_bclk_bl"/>
<output name="spc_aclk_wmr_bl"/>
<output name="lb_scan_en_bl"/>
<output name="pce_ov_br"/>
<output name="spc_aclk_br"/>
<output name="spc_bclk_br"/>
<output name="spc_aclk_wmr_br"/>
<output name="lb_scan_en_br"/>
<output name="dec_spu_grant_d_rep0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="137" nStmts="0" nExprs="68" nInputs="49" nOutputs="95" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="69" />
</block>
<block name="spc">
<input name="gclk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_scan_en"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_atpg_mode"/>
<input name="rst_wmr_protect"/>
<input name="tcu_shscan_pce_ov"/>
<input name="tcu_shscan_clk_stop"/>
<input name="tcu_shscan_aclk"/>
<input name="tcu_shscan_bclk"/>
<input name="tcu_shscan_scan_in"/>
<input name="tcu_shscan_scan_en"/>
<input name="tcu_shscanid"/>
<input name="cluster_arst_l"/>
<input name="tcu_spc_mbist_scan_in"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_spc_mbist_start"/>
<input name="tcu_mbist_user_mode"/>
<input name="const_cpuid"/>
<input name="tcu_ss_mode"/>
<input name="tcu_do_mode"/>
<input name="tcu_ss_request"/>
<input name="ncu_cmp_tick_enable"/>
<input name="ncu_wmr_vec_mask"/>
<input name="ncu_spc_pm"/>
<input name="ncu_spc_ba01"/>
<input name="ncu_spc_ba23"/>
<input name="ncu_spc_ba45"/>
<input name="ncu_spc_ba67"/>
<input name="efu_spc_fuse_data"/>
<input name="efu_spc_fuse_ixfer_en"/>
<input name="efu_spc_fuse_dxfer_en"/>
<input name="efu_spc_fuse_iclr"/>
<input name="efu_spc_fuse_dclr"/>
<input name="vnw_ary0"/>
<input name="vnw_ary1"/>
<input name="tcu_spc_lbist_start"/>
<input name="tcu_spc_lbist_scan_in"/>
<input name="tcu_spc_lbist_pgm"/>
<input name="tcu_spc_test_mode"/>
<input name="dmo_din"/>
<input name="dmo_coresel"/>
<input name="dmo_icmuxctl"/>
<input name="dmo_dcmuxctl"/>
<input name="ncu_spc_l2_idx_hash_en"/>
<input name="cpx_spc_data_cx"/>
<input name="pcx_spc_grant_px"/>
<input name="tcu_core_running"/>
<input name="power_throttle"/>
<input name="hver_mask_minor_rev"/>
<input name="ccu_slow_cmp_sync_en"/>
<input name="ccu_cmp_slow_sync_en"/>
<output name="scan_out"/>
<output name="spc_shscan_scan_out"/>
<output name="spc_mbist_fail"/>
<output name="spc_mbist_done"/>
<output name="spc_tcu_mbist_scan_out"/>
<output name="spc_ss_complete"/>
<output name="spc_hardstop_request"/>
<output name="spc_softstop_request"/>
<output name="spc_trigger_pulse"/>
<output name="spc_efu_fuse_ddata"/>
<output name="spc_efu_fuse_idata"/>
<output name="spc_efu_fuse_ixfer_en"/>
<output name="spc_efu_fuse_dxfer_en"/>
<output name="spc_tcu_lbist_done"/>
<output name="spc_tcu_lbist_scan_out"/>
<output name="dmo_dout"/>
<output name="spc_pcx_req_pq"/>
<output name="spc_pcx_atm_pq"/>
<output name="spc_pcx_data_pa"/>
<output name="spc_core_running_status"/>
<output name="spc_dbg_instr_cmt_grp0"/>
<output name="spc_dbg_instr_cmt_grp1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1284" nStmts="0" nExprs="639" nInputs="60" nOutputs="22" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="640" />
</block>
<block name="ssr_lite">
<input name="ssr_refclkn"/>
<input name="ssr_refclkp"/>
<input name="ssr_txbclkin"/>
<input name="ssr_fdi"/>
<input name="ssr_rxbclkin"/>
<input name="clc_ssr_testcfg0"/>
<input name="clc_ssr_testcfg1"/>
<input name="ssr_atpgse"/>
<input name="ssr_atpgmode0"/>
<input name="ssr_atpgmode1"/>
<input name="ssr_atpgd"/>
<input name="clc_ssr_cfgtx0"/>
<input name="clc_ssr_cfgtx1"/>
<input name="clc_ssr_cfgtx2"/>
<input name="clc_ssr_cfgtx3"/>
<input name="clc_ssr_cfgtx4"/>
<input name="clc_ssr_cfgtx5"/>
<input name="clc_ssr_cfgtx6"/>
<input name="clc_ssr_cfgtx7"/>
<input name="RXN"/>
<input name="RXP"/>
<input name="VDDA"/>
<input name="VDDD"/>
<input name="VDDR"/>
<input name="VDDT"/>
<input name="VSSA"/>
<input name="cfgpll"/>
<input name="clc_ssr_cfgrx0"/>
<input name="clc_ssr_cfgrx1"/>
<input name="clc_ssr_cfgrx2"/>
<input name="clc_ssr_cfgrx3"/>
<input name="clc_ssr_cfgrx4"/>
<input name="clc_ssr_cfgrx5"/>
<input name="clc_ssr_cfgrx6"/>
<input name="clc_ssr_cfgrx7"/>
<input name="clc_ssr_td0"/>
<input name="clc_ssr_td1"/>
<input name="clc_ssr_td2"/>
<input name="clc_ssr_td3"/>
<input name="clc_ssr_td4"/>
<input name="clc_ssr_td5"/>
<input name="clc_ssr_td6"/>
<input name="clc_ssr_td7"/>
<input name="ssr_bsinitclk"/>
<input name="ssr_fclrz"/>
<input name="ssr_stcicfg"/>
<input name="ssr_testclkr"/>
<input name="ssr_testclkt"/>
<input name="stciclk_in"/>
<input name="fclk_in"/>
<input name="ssr_stciin"/>
<output name="ssr_clc_ststx_testfail"/>
<output name="ssr_txbclk"/>
<output name="ssr_clc_rxbclk"/>
<output name="ssr_atpgq"/>
<output name="stciclk_out"/>
<output name="fclk_out"/>
<output name="ssr_stciout"/>
<output name="AMUX"/>
<output name="ssr_clc_rd0"/>
<output name="ssr_clc_rd1"/>
<output name="ssr_clc_rd2"/>
<output name="ssr_clc_rd3"/>
<output name="ssr_clc_rd4"/>
<output name="ssr_clc_rd5"/>
<output name="ssr_clc_rd6"/>
<output name="ssr_clc_rd7"/>
<output name="ssr_clc_stspll_lock"/>
<output name="ssr_clc_stsrx6"/>
<output name="ssr_clc_stsrx7"/>
<output name="ssr_clc_stsrx8"/>
<output name="ssr_clc_stsrx9"/>
<output name="ssr_clc_stsrx10"/>
<output name="ssr_clc_stsrx11"/>
<output name="ssr_clc_stsrx12"/>
<output name="ssr_clc_stsrx13"/>
<output name="TXN"/>
<output name="TXP"/>
<output name="ssr_fdo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="522" nStmts="0" nExprs="221" nInputs="51" nOutputs="28" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="301" />
</block>
<block name="ssr">
<input name="FBDIMM_REFCLK_N"/>
<input name="FBDIMM_REFCLK_P"/>
<input name="CL_REFCLK_P"/>
<input name="CL_REFCLK_N"/>
<input name="mio_ssr_byp_cmt_stci"/>
<input name="rst_cmt_pd"/>
<input name="rst_cmt_outdiv"/>
<input name="rst_cmt_maindiv"/>
<input name="rst_cmt_enable"/>
<input name="rst_cmt_start"/>
<input name="rst_cmt_config"/>
<input name="rst_cmt_resetz"/>
<input name="rst_fsr_sel_comet"/>
<input name="rst_ssr_sel_comet"/>
<input name="ssr_stciin"/>
<input name="ssr_stcicfg"/>
<input name="stciclk_in"/>
<input name="ssr_txbclkin"/>
<input name="ssr_rxbclkin0"/>
<input name="ssr_rxbclkin1"/>
<input name="clc_ssr_testcfg0"/>
<input name="clc_ssr_testcfg1"/>
<input name="clc_ssr_testcfg2"/>
<input name="clc_ssr_testcfg3"/>
<input name="clc_ssr_testcfg4"/>
<input name="ssr_atpgse"/>
<input name="ssr_atpgmode0"/>
<input name="ssr_atpgmode1"/>
<input name="ssr_atpgmode2"/>
<input name="ssr_atpgmode3"/>
<input name="ssr_atpgmode4"/>
<input name="ssr_atpgd"/>
<input name="clc_ssr_cfgtx0_0"/>
<input name="clc_ssr_cfgtx0_1"/>
<input name="clc_ssr_cfgtx0_10"/>
<input name="clc_ssr_cfgtx0_11"/>
<input name="clc_ssr_cfgtx0_12"/>
<input name="clc_ssr_cfgtx0_13"/>
<input name="clc_ssr_cfgtx0_2"/>
<input name="clc_ssr_cfgtx0_3"/>
<input name="clc_ssr_cfgtx0_4"/>
<input name="clc_ssr_cfgtx0_5"/>
<input name="clc_ssr_cfgtx0_6"/>
<input name="clc_ssr_cfgtx0_7"/>
<input name="clc_ssr_cfgtx0_8"/>
<input name="clc_ssr_cfgtx0_9"/>
<input name="clc_ssr_cfgtx1_0"/>
<input name="clc_ssr_cfgtx1_1"/>
<input name="clc_ssr_cfgtx1_2"/>
<input name="clc_ssr_cfgtx1_3"/>
<input name="clc_ssr_cfgtx1_4"/>
<input name="clc_ssr_cfgtx1_5"/>
<input name="VDDACML"/>
<input name="VDDA1"/>
<input name="VDDA2"/>
<input name="VDDAVCO"/>
<input name="VSSACMT"/>
<input name="RXN0"/>
<input name="RXN1"/>
<input name="RXP0"/>
<input name="RXP1"/>
<input name="VDDA"/>
<input name="VDDD"/>
<input name="VDDR"/>
<input name="VDDT"/>
<input name="VSSA"/>
<input name="clc_ssr_cfgrx0_0"/>
<input name="clc_ssr_cfgrx0_1"/>
<input name="clc_ssr_cfgrx0_10"/>
<input name="clc_ssr_cfgrx0_11"/>
<input name="clc_ssr_cfgrx0_12"/>
<input name="clc_ssr_cfgrx0_13"/>
<input name="clc_ssr_cfgrx0_2"/>
<input name="clc_ssr_cfgrx0_3"/>
<input name="clc_ssr_cfgrx0_4"/>
<input name="clc_ssr_cfgrx0_5"/>
<input name="clc_ssr_cfgrx0_6"/>
<input name="clc_ssr_cfgrx0_7"/>
<input name="clc_ssr_cfgrx0_8"/>
<input name="clc_ssr_cfgrx0_9"/>
<input name="clc_ssr_cfgrx1_0"/>
<input name="clc_ssr_cfgrx1_1"/>
<input name="clc_ssr_cfgrx1_2"/>
<input name="clc_ssr_cfgrx1_3"/>
<input name="clc_ssr_cfgrx1_4"/>
<input name="clc_ssr_cfgrx1_5"/>
<input name="clc_ssr_td0_0"/>
<input name="clc_ssr_td0_1"/>
<input name="clc_ssr_td0_10"/>
<input name="clc_ssr_td0_11"/>
<input name="clc_ssr_td0_12"/>
<input name="clc_ssr_td0_13"/>
<input name="clc_ssr_td0_2"/>
<input name="clc_ssr_td0_3"/>
<input name="clc_ssr_td0_4"/>
<input name="clc_ssr_td0_5"/>
<input name="clc_ssr_td0_6"/>
<input name="clc_ssr_td0_7"/>
<input name="clc_ssr_td0_8"/>
<input name="clc_ssr_td0_9"/>
<input name="clc_ssr_td1_0"/>
<input name="clc_ssr_td1_1"/>
<input name="clc_ssr_td1_2"/>
<input name="clc_ssr_td1_3"/>
<input name="clc_ssr_td1_4"/>
<input name="clc_ssr_td1_5"/>
<input name="scanmode"/>
<input name="ssr_bsinitclk"/>
<input name="ssr_fclrz"/>
<input name="ssr_testclkr"/>
<input name="ssr_testclkt"/>
<input name="tcu_stcicfg"/>
<input name="cfgpll"/>
<input name="fclk_in"/>
<input name="ssr_fdi"/>
<output name="stciclk_out"/>
<output name="ssr_stciout"/>
<output name="ssr_fsr_refclkp"/>
<output name="ssr_fsr_refclkn"/>
<output name="ssr_refclkp"/>
<output name="ssr_refclkn"/>
<output name="ssr_clclk"/>
<output name="ssr_clc_ststx_testfail0"/>
<output name="ssr_clc_ststx_testfail1"/>
<output name="ssr_clc_rxbclk0"/>
<output name="ssr_clc_rxbclk1"/>
<output name="ssr_atpgq"/>
<output name="ssr_mio_cmtclk_out"/>
<output name="fclk_out"/>
<output name="AMUX"/>
<output name="ssr_clc_rd0_0"/>
<output name="ssr_clc_rd0_1"/>
<output name="ssr_clc_rd0_10"/>
<output name="ssr_clc_rd0_11"/>
<output name="ssr_clc_rd0_12"/>
<output name="ssr_clc_rd0_13"/>
<output name="ssr_clc_rd0_2"/>
<output name="ssr_clc_rd0_3"/>
<output name="ssr_clc_rd0_4"/>
<output name="ssr_clc_rd0_5"/>
<output name="ssr_clc_rd0_6"/>
<output name="ssr_clc_rd0_7"/>
<output name="ssr_clc_rd0_8"/>
<output name="ssr_clc_rd0_9"/>
<output name="ssr_clc_rd1_0"/>
<output name="ssr_clc_rd1_1"/>
<output name="ssr_clc_rd1_2"/>
<output name="ssr_clc_rd1_3"/>
<output name="ssr_clc_rd1_4"/>
<output name="ssr_clc_rd1_5"/>
<output name="ssr_clc_stspll_lock"/>
<output name="ssr_clc_stsrx0_0"/>
<output name="ssr_clc_stsrx0_1"/>
<output name="ssr_clc_stsrx0_10"/>
<output name="ssr_clc_stsrx0_11"/>
<output name="ssr_clc_stsrx0_12"/>
<output name="ssr_clc_stsrx0_13"/>
<output name="ssr_clc_stsrx0_2"/>
<output name="ssr_clc_stsrx0_3"/>
<output name="ssr_clc_stsrx0_4"/>
<output name="ssr_clc_stsrx0_5"/>
<output name="ssr_clc_stsrx0_6"/>
<output name="ssr_clc_stsrx0_7"/>
<output name="ssr_clc_stsrx0_8"/>
<output name="ssr_clc_stsrx0_9"/>
<output name="ssr_clc_stsrx1_0"/>
<output name="ssr_clc_stsrx1_1"/>
<output name="ssr_clc_stsrx1_2"/>
<output name="ssr_clc_stsrx1_3"/>
<output name="ssr_clc_stsrx1_4"/>
<output name="ssr_clc_stsrx1_5"/>
<output name="TXN0"/>
<output name="TXN1"/>
<output name="TXP0"/>
<output name="TXP1"/>
<output name="ssr_fdo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1645" nStmts="0" nExprs="734" nInputs="115" nOutputs="61" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="911" />
</block>
<block name="tcu_clkchp_dp">
<input name="clock_chop_in"/>
<output name="clock_chop_aclk"/>
<output name="clock_chop_bclk"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1" nStmts="0" nExprs="0" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="1" />
</block>
<block name="tcu_clkseq_ctl">
<input name="tcu_int_se"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="l2clk"/>
<input name="clock_stop_active"/>
<input name="debug_reg_hard_stop_domain_1st"/>
<input name="hard_stop_via_reg_din"/>
<input name="test_mode_gated"/>
<input name="io_ac_test_mode"/>
<input name="stop_req"/>
<input name="cntstart_equal_max"/>
<input name="cntstop_equal_max"/>
<input name="cntstart"/>
<input name="cntstop"/>
<input name="scan_in"/>
<output name="scan_out"/>
<output name="spc0_clk_stop_loop"/>
<output name="spc1_clk_stop_loop"/>
<output name="spc2_clk_stop_loop"/>
<output name="spc3_clk_stop_loop"/>
<output name="spc4_clk_stop_loop"/>
<output name="spc5_clk_stop_loop"/>
<output name="spc6_clk_stop_loop"/>
<output name="spc7_clk_stop_loop"/>
<output name="bnk0_clk_stop_loop"/>
<output name="bnk1_clk_stop_loop"/>
<output name="bnk2_clk_stop_loop"/>
<output name="bnk3_clk_stop_loop"/>
<output name="bnk4_clk_stop_loop"/>
<output name="bnk5_clk_stop_loop"/>
<output name="bnk6_clk_stop_loop"/>
<output name="bnk7_clk_stop_loop"/>
<output name="mcu0_clk_stop_loop"/>
<output name="mcu1_clk_stop_loop"/>
<output name="mcu2_clk_stop_loop"/>
<output name="mcu3_clk_stop_loop"/>
<output name="soc0_clk_stop_loop"/>
<output name="soc1_clk_stop_loop"/>
<output name="soc2_clk_stop_loop"/>
<output name="soc3_clk_stop_loop"/>
<output name="clk_stop_loops_all_on"/>
<output name="clk_stop_loops_all_off"/>
<complexity cyclo1="50" cyclo2="50" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="49" />
<volume nNodes="855" nStmts="0" nExprs="242" nInputs="17" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="370" nOther="243" />
</block>
<block name="tcu_clkstp_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_int_se"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="cmp_dr_sync_en"/>
<input name="mt_mode_sync"/>
<input name="instr_mt_scan_rti"/>
<input name="pre_spc0_clk_stop"/>
<input name="pre_spc1_clk_stop"/>
<input name="pre_spc2_clk_stop"/>
<input name="pre_spc3_clk_stop"/>
<input name="pre_spc4_clk_stop"/>
<input name="pre_spc5_clk_stop"/>
<input name="pre_spc6_clk_stop"/>
<input name="pre_spc7_clk_stop"/>
<input name="pre_bnk0_clk_stop"/>
<input name="pre_l2t0_clk_stop"/>
<input name="pre_bnk1_clk_stop"/>
<input name="pre_l2t1_clk_stop"/>
<input name="pre_bnk2_clk_stop"/>
<input name="pre_l2t2_clk_stop"/>
<input name="pre_bnk3_clk_stop"/>
<input name="pre_l2t3_clk_stop"/>
<input name="pre_bnk4_clk_stop"/>
<input name="pre_l2t4_clk_stop"/>
<input name="pre_bnk5_clk_stop"/>
<input name="pre_l2t5_clk_stop"/>
<input name="pre_bnk6_clk_stop"/>
<input name="pre_l2t6_clk_stop"/>
<input name="pre_bnk7_clk_stop"/>
<input name="pre_l2t7_clk_stop"/>
<input name="pre_mcu0_clk_stop"/>
<input name="pre_mcu0_io_clk_stop"/>
<input name="pre_mcu0_dr_clk_stop"/>
<input name="pre_mcu0_fbd_clk_stop"/>
<input name="pre_mcu1_clk_stop"/>
<input name="pre_mcu1_io_clk_stop"/>
<input name="pre_mcu1_dr_clk_stop"/>
<input name="pre_mcu1_fbd_clk_stop"/>
<input name="pre_mcu2_clk_stop"/>
<input name="pre_mcu2_io_clk_stop"/>
<input name="pre_mcu2_dr_clk_stop"/>
<input name="pre_mcu2_fbd_clk_stop"/>
<input name="pre_mcu3_clk_stop"/>
<input name="pre_mcu3_io_clk_stop"/>
<input name="pre_mcu3_dr_clk_stop"/>
<input name="pre_mcu3_fbd_clk_stop"/>
<input name="pre_soc0_clk_stop"/>
<input name="pre_soc0_io_clk_stop"/>
<input name="pre_soc1_io_clk_stop"/>
<input name="pre_soc2_io_clk_stop"/>
<input name="pre_soc3_clk_stop"/>
<input name="pre_soc3_io_clk_stop"/>
<output name="scan_out"/>
<output name="tcu_spc0_clk_stop"/>
<output name="tcu_spc1_clk_stop"/>
<output name="tcu_spc2_clk_stop"/>
<output name="tcu_spc3_clk_stop"/>
<output name="tcu_spc4_clk_stop"/>
<output name="tcu_spc5_clk_stop"/>
<output name="tcu_spc6_clk_stop"/>
<output name="tcu_spc7_clk_stop"/>
<output name="tcu_l2d0_clk_stop"/>
<output name="tcu_l2d1_clk_stop"/>
<output name="tcu_l2d2_clk_stop"/>
<output name="tcu_l2d3_clk_stop"/>
<output name="tcu_l2d4_clk_stop"/>
<output name="tcu_l2d5_clk_stop"/>
<output name="tcu_l2d6_clk_stop"/>
<output name="tcu_l2d7_clk_stop"/>
<output name="tcu_l2b0_clk_stop"/>
<output name="tcu_l2b1_clk_stop"/>
<output name="tcu_l2b2_clk_stop"/>
<output name="tcu_l2b3_clk_stop"/>
<output name="tcu_l2b4_clk_stop"/>
<output name="tcu_l2b5_clk_stop"/>
<output name="tcu_l2b6_clk_stop"/>
<output name="tcu_l2b7_clk_stop"/>
<output name="tcu_l2t0_clk_stop"/>
<output name="tcu_l2t1_clk_stop"/>
<output name="tcu_l2t2_clk_stop"/>
<output name="tcu_l2t3_clk_stop"/>
<output name="tcu_l2t4_clk_stop"/>
<output name="tcu_l2t5_clk_stop"/>
<output name="tcu_l2t6_clk_stop"/>
<output name="tcu_l2t7_clk_stop"/>
<output name="tcu_mcu0_clk_stop"/>
<output name="tcu_mcu1_clk_stop"/>
<output name="tcu_mcu2_clk_stop"/>
<output name="tcu_mcu3_clk_stop"/>
<output name="tcu_mcu0_dr_clk_stop"/>
<output name="tcu_mcu1_dr_clk_stop"/>
<output name="tcu_mcu2_dr_clk_stop"/>
<output name="tcu_mcu3_dr_clk_stop"/>
<output name="tcu_mcu0_io_clk_stop"/>
<output name="tcu_mcu1_io_clk_stop"/>
<output name="tcu_mcu2_io_clk_stop"/>
<output name="tcu_mcu3_io_clk_stop"/>
<output name="tcu_mcu0_fbd_clk_stop"/>
<output name="tcu_mcu1_fbd_clk_stop"/>
<output name="tcu_mcu2_fbd_clk_stop"/>
<output name="tcu_mcu3_fbd_clk_stop"/>
<output name="tcu_sii_clk_stop"/>
<output name="tcu_sio_clk_stop"/>
<output name="tcu_ncu_clk_stop"/>
<output name="tcu_ccx_clk_stop"/>
<output name="tcu_efu_clk_stop"/>
<output name="tcu_sii_io_clk_stop"/>
<output name="tcu_sio_io_clk_stop"/>
<output name="tcu_ncu_io_clk_stop"/>
<output name="tcu_efu_io_clk_stop"/>
<output name="tcu_db0_clk_stop"/>
<output name="tcu_db1_clk_stop"/>
<output name="tcu_mio_clk_stop"/>
<output name="tcu_rdp_io_clk_stop"/>
<output name="tcu_mac_io_clk_stop"/>
<output name="tcu_rtx_io_clk_stop"/>
<output name="tcu_tds_io_clk_stop"/>
<output name="tcu_dmu_io_clk_stop"/>
<output name="tcu_peu_pc_clk_stop"/>
<output name="tcu_peu_io_clk_stop"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="423" nStmts="0" nExprs="132" nInputs="56" nOutputs="68" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="158" nOther="133" />
</block>
<block name="tcu_dbg_ctl">
<input name="scan_in"/>
<input name="tcu_int_se"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="l2clk"/>
<input name="cmp_io_sync_en_local"/>
<input name="io_cmp_sync_en_local"/>
<input name="cmp_io2x_sync_en_local"/>
<input name="spc_hstop_req"/>
<input name="spc_sstop_req"/>
<input name="spc_tp"/>
<input name="reset_event"/>
<input name="spc_crstat"/>
<input name="spc_crs"/>
<input name="spc_ss_comp"/>
<input name="ssreq_upd_sync"/>
<input name="dbg1_tcu_soc_hard_stop"/>
<input name="dbg1_tcu_soc_asrt_trigout"/>
<input name="mio_tcu_trigin"/>
<input name="mbist_clk_stop_req"/>
<input name="jtag_clock_start"/>
<input name="jtscan_off"/>
<input name="cyc_count"/>
<input name="cyc_count_upd_sync"/>
<input name="tcudcr_data"/>
<input name="tcudcr_upd_sync"/>
<input name="decnt_data"/>
<input name="decnt_upd_sync"/>
<input name="core_sel"/>
<input name="core_sel_upd_sync"/>
<input name="spc_doss_enab"/>
<input name="doss_mode"/>
<input name="doss_enab"/>
<input name="csmode"/>
<input name="csmode_upd_sync"/>
<input name="ucb_csr_wr_sync"/>
<input name="ucb_csr_addr"/>
<input name="ucb_data_out"/>
<output name="scan_out"/>
<output name="doss_stat"/>
<output name="tcu_ss_request"/>
<output name="tcu_ss_mode"/>
<output name="tcu_do_mode"/>
<output name="trigout_pulse"/>
<output name="cycle_stretch"/>
<output name="mbist_clk_stop"/>
<output name="cs_mode"/>
<output name="cs_mode_active"/>
<output name="jtagclkstop_ov"/>
<output name="de_count"/>
<output name="cycle_count"/>
<output name="tcu_dcr"/>
<output name="debug_cycle_counter_stop"/>
<output name="clock_domain_data"/>
<output name="dbg_upd_clock_domain"/>
<output name="tcu_dcr_en"/>
<output name="spc_ss_mode"/>
<output name="spc_ss_sel"/>
<output name="dbg_creg_access"/>
<output name="dbg_creg_addr"/>
<output name="dbg_creg_data"/>
<output name="dbg_creg_wr_en"/>
<output name="dbg_creg_addr_en"/>
<output name="dbg_creg_data_en"/>
<complexity cyclo1="58" cyclo2="58" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="57" />
<volume nNodes="362" nStmts="0" nExprs="104" nInputs="40" nOutputs="26" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="153" nOther="105" />
</block>
<block name="tcu_dmo_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_int_se"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="io_cmp_sync_en_local"/>
<input name="cmp_io2x_sync_en_local"/>
<input name="mbist_start_io_sync"/>
<input name="spc4_dmo_dout"/>
<input name="spc6_dmo_dout"/>
<input name="l2t4_dmo_dout"/>
<input name="l2t6_dmo_dout"/>
<input name="rtx_tcu_dmo_data_out"/>
<input name="tds_tcu_dmo_dout"/>
<input name="rdp_tcu_dmo_dout"/>
<input name="jtag_dmo_enable"/>
<input name="jtag_dmo_control_upd"/>
<input name="jtag_dmo_control"/>
<input name="mbist_all_done"/>
<input name="mbist_one_fail"/>
<output name="scan_out"/>
<output name="tcu_mio_dmo_data"/>
<output name="tcu_mio_dmo_sync"/>
<output name="tcu_mio_mbist_done"/>
<output name="tcu_mio_mbist_fail"/>
<output name="tcu_mio_jtag_membist_mode"/>
<output name="dmo_coresel"/>
<output name="dmo_dcmuxctl"/>
<output name="dmo_icmuxctl"/>
<output name="dmo_l2tsel"/>
<output name="dmo_tagmuxctl"/>
<output name="tcu_rtx_dmo_ctl"/>
<output name="dmo_cfg"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="256" nStmts="0" nExprs="97" nInputs="22" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="61" nOther="98" />
</block>
<block name="tcu_jtag_ctl">
<input name="io_tdi"/>
<input name="io_tms"/>
<input name="io_trst_l"/>
<input name="io_tck"/>
<input name="io_tck_l"/>
<input name="io_test_mode"/>
<input name="io_scan_en"/>
<input name="ser_scan_out"/>
<input name="jtag_id"/>
<input name="scan_in"/>
<input name="tcu_jtag_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_jtag_se"/>
<input name="spc7_tap_shscan_scan_in"/>
<input name="l2t7_tcu_shscan_scan_out"/>
<input name="spc0_clk_stop"/>
<input name="spc1_clk_stop"/>
<input name="spc2_clk_stop"/>
<input name="spc3_clk_stop"/>
<input name="spc4_clk_stop"/>
<input name="spc5_clk_stop"/>
<input name="spc6_clk_stop"/>
<input name="spc7_clk_stop"/>
<input name="l2t0_clk_stop"/>
<input name="l2t1_clk_stop"/>
<input name="l2t2_clk_stop"/>
<input name="l2t3_clk_stop"/>
<input name="l2t4_clk_stop"/>
<input name="l2t5_clk_stop"/>
<input name="l2t6_clk_stop"/>
<input name="l2t7_clk_stop"/>
<input name="efu_tcu_data_out"/>
<input name="chop_aclk"/>
<input name="chop_bclk"/>
<input name="mio_tcu_bs_scan_out"/>
<input name="mio_tcu_stciclk"/>
<input name="mio_tcu_stcicfg"/>
<input name="mio_tcu_stcid"/>
<input name="stciq_tcu"/>
<input name="sbs_tcu_scan_out"/>
<input name="lb_tcu_done_d"/>
<input name="spc0_tcu_lbist_scan_out"/>
<input name="spc1_tcu_lbist_scan_out"/>
<input name="spc2_tcu_lbist_scan_out"/>
<input name="spc3_tcu_lbist_scan_out"/>
<input name="spc4_tcu_lbist_scan_out"/>
<input name="spc5_tcu_lbist_scan_out"/>
<input name="spc6_tcu_lbist_scan_out"/>
<input name="spc7_tcu_lbist_scan_out"/>
<input name="mbist_done"/>
<input name="mbist_fail"/>
<input name="mbist_done_fail"/>
<input name="spc0_mb_scan_in"/>
<input name="spc1_mb_scan_in"/>
<input name="spc2_mb_scan_in"/>
<input name="spc3_mb_scan_in"/>
<input name="spc4_mb_scan_in"/>
<input name="spc5_mb_scan_in"/>
<input name="spc6_mb_scan_in"/>
<input name="spc7_mb_scan_in"/>
<input name="sii_tcu_mbist_scan_out"/>
<input name="sio_tcu_mbist_scan_out"/>
<input name="ncu_tcu_mbist_scan_out"/>
<input name="mcu0_tcu_mbist_scan_out"/>
<input name="mcu1_tcu_mbist_scan_out"/>
<input name="mcu2_tcu_mbist_scan_out"/>
<input name="mcu3_tcu_mbist_scan_out"/>
<input name="l2b0_tcu_mbist_scan_out"/>
<input name="l2b1_tcu_mbist_scan_out"/>
<input name="l2b2_tcu_mbist_scan_out"/>
<input name="l2b3_tcu_mbist_scan_out"/>
<input name="l2b4_tcu_mbist_scan_out"/>
<input name="l2b5_tcu_mbist_scan_out"/>
<input name="l2b6_tcu_mbist_scan_out"/>
<input name="l2b7_tcu_mbist_scan_out"/>
<input name="l2t0_tcu_mbist_scan_out"/>
<input name="l2t1_tcu_mbist_scan_out"/>
<input name="l2t2_tcu_mbist_scan_out"/>
<input name="l2t3_tcu_mbist_scan_out"/>
<input name="l2t4_tcu_mbist_scan_out"/>
<input name="l2t5_tcu_mbist_scan_out"/>
<input name="l2t6_tcu_mbist_scan_out"/>
<input name="l2t7_tcu_mbist_scan_out"/>
<input name="dmu_tcu_mbist_scan_out"/>
<input name="peu_tcu_mbist_scan_out"/>
<input name="rdp_rdmc_mbist_scan_out"/>
<input name="rtx_mbist_scan_out"/>
<input name="tds_mbist_scan_out"/>
<input name="ucb_csr_wr"/>
<input name="ucb_csr_addr"/>
<input name="ucb_data_out"/>
<input name="ucb_jtag_data_rdy"/>
<input name="l2rddata"/>
<input name="l2_read_vld"/>
<input name="tcu_jtag_flush_req"/>
<input name="tcu_jtag_flush_dly_req"/>
<input name="debug_reg_hard_stop_domain_1st"/>
<input name="csdel_data"/>
<input name="clkseq_stop"/>
<input name="clkseq_strt"/>
<input name="spc_crs"/>
<input name="spc_ss_sel"/>
<input name="de_count"/>
<input name="cycle_count"/>
<input name="tcu_dcr"/>
<input name="doss_enab"/>
<input name="doss_mode"/>
<input name="doss_stat"/>
<input name="cs_mode"/>
<input name="cs_mode_active"/>
<input name="dmo_cfg"/>
<input name="jtag_por_status"/>
<output name="tcu_tdo"/>
<output name="tcu_tdo_en"/>
<output name="jtag_ser_scan_q"/>
<output name="sel_chain"/>
<output name="chain_select"/>
<output name="jt_scan_in"/>
<output name="tck_clk_tree"/>
<output name="instr_mt_scan_rti"/>
<output name="scan_out"/>
<output name="tap_spc0_shscan_scan_out"/>
<output name="tcu_spc_shscan_aclk"/>
<output name="tcu_spc_shscan_bclk"/>
<output name="tcu_spc_shscan_scan_en"/>
<output name="jtag_spc_shscan_pce_ov"/>
<output name="jtag_spc0_shscan_clk_stop"/>
<output name="jtag_spc1_shscan_clk_stop"/>
<output name="jtag_spc2_shscan_clk_stop"/>
<output name="jtag_spc3_shscan_clk_stop"/>
<output name="jtag_spc4_shscan_clk_stop"/>
<output name="jtag_spc5_shscan_clk_stop"/>
<output name="jtag_spc6_shscan_clk_stop"/>
<output name="jtag_spc7_shscan_clk_stop"/>
<output name="jtag_spc_shscanid"/>
<output name="tcu_l2t_shscan_aclk"/>
<output name="tcu_l2t_shscan_bclk"/>
<output name="tcu_l2t_shscan_scan_en"/>
<output name="jtag_l2t_shscan_pce_ov"/>
<output name="jtag_l2t0_shscan_clk_stop"/>
<output name="jtag_l2t1_shscan_clk_stop"/>
<output name="jtag_l2t2_shscan_clk_stop"/>
<output name="jtag_l2t3_shscan_clk_stop"/>
<output name="jtag_l2t4_shscan_clk_stop"/>
<output name="jtag_l2t5_shscan_clk_stop"/>
<output name="jtag_l2t6_shscan_clk_stop"/>
<output name="jtag_l2t7_shscan_clk_stop"/>
<output name="tcu_efu_rowaddr"/>
<output name="tcu_efu_coladdr"/>
<output name="tcu_efu_read_en"/>
<output name="tcu_efu_read_mode"/>
<output name="jtag_efu_clear_instr"/>
<output name="jtag_efu_rvclr"/>
<output name="tcu_efu_fuse_bypass"/>
<output name="tcu_efu_dest_sample"/>
<output name="tcu_efu_data_in"/>
<output name="tcu_efu_updatedr"/>
<output name="tcu_efu_shiftdr"/>
<output name="tcu_efu_capturedr"/>
<output name="jt_scan_en"/>
<output name="jt_scan_aclk"/>
<output name="jt_scan_bclk"/>
<output name="tcu_mio_bs_scan_in"/>
<output name="tcu_mio_bs_scan_en"/>
<output name="tcu_mio_bs_clk"/>
<output name="tcu_mio_bs_aclk"/>
<output name="tcu_mio_bs_bclk"/>
<output name="tcu_mio_bs_uclk"/>
<output name="tcu_mio_bs_mode_ctl"/>
<output name="tcu_mio_bs_highz_l"/>
<output name="tcu_stciclk"/>
<output name="tcu_stcicfg"/>
<output name="tcu_stcid"/>
<output name="tcu_mio_stciq"/>
<output name="jtag_sbs_scan_in"/>
<output name="tcu_sbs_acmode"/>
<output name="tcu_sbs_actestsignal"/>
<output name="tcu_sbs_enbspt"/>
<output name="tcu_sbs_bsinitclk"/>
<output name="tcu_sbs_scan_en"/>
<output name="tcu_sbs_clk"/>
<output name="tcu_sbs_aclk"/>
<output name="tcu_sbs_bclk"/>
<output name="tcu_sbs_uclk"/>
<output name="tcu_sbs_enbstx"/>
<output name="tcu_sbs_enbsrx"/>
<output name="tcu_spc_lbist_pgm"/>
<output name="mbist_clkstpen"/>
<output name="jtag_csr_addr"/>
<output name="jtag_csr_wr"/>
<output name="tap_spc0_mb_scan_out"/>
<output name="tap_spc0_mb_aclk"/>
<output name="tap_spc0_mb_bclk"/>
<output name="tap_spc0_mb_scan_en"/>
<output name="tap_spc0_mb_clk_stop"/>
<output name="tap_spc1_mb_scan_out"/>
<output name="tap_spc1_mb_aclk"/>
<output name="tap_spc1_mb_bclk"/>
<output name="tap_spc1_mb_scan_en"/>
<output name="tap_spc1_mb_clk_stop"/>
<output name="tap_spc2_mb_scan_out"/>
<output name="tap_spc2_mb_aclk"/>
<output name="tap_spc2_mb_bclk"/>
<output name="tap_spc2_mb_scan_en"/>
<output name="tap_spc2_mb_clk_stop"/>
<output name="tap_spc3_mb_scan_out"/>
<output name="tap_spc3_mb_aclk"/>
<output name="tap_spc3_mb_bclk"/>
<output name="tap_spc3_mb_scan_en"/>
<output name="tap_spc3_mb_clk_stop"/>
<output name="tap_spc4_mb_scan_out"/>
<output name="tap_spc4_mb_aclk"/>
<output name="tap_spc4_mb_bclk"/>
<output name="tap_spc4_mb_scan_en"/>
<output name="tap_spc4_mb_clk_stop"/>
<output name="tap_spc5_mb_scan_out"/>
<output name="tap_spc5_mb_aclk"/>
<output name="tap_spc5_mb_bclk"/>
<output name="tap_spc5_mb_scan_en"/>
<output name="tap_spc5_mb_clk_stop"/>
<output name="tap_spc6_mb_scan_out"/>
<output name="tap_spc6_mb_aclk"/>
<output name="tap_spc6_mb_bclk"/>
<output name="tap_spc6_mb_scan_en"/>
<output name="tap_spc6_mb_clk_stop"/>
<output name="tap_spc7_mb_scan_out"/>
<output name="tap_spc7_mb_aclk"/>
<output name="tap_spc7_mb_bclk"/>
<output name="tap_spc7_mb_scan_en"/>
<output name="tap_spc7_mb_clk_stop"/>
<output name="instr_mbist_diag"/>
<output name="soc_mbist_aclk"/>
<output name="soc_mbist_bclk"/>
<output name="soc_mbist_scan_en"/>
<output name="soc0_mbist_clk_stop"/>
<output name="mcu0_mbist_clk_stop"/>
<output name="mcu1_mbist_clk_stop"/>
<output name="mcu2_mbist_clk_stop"/>
<output name="mcu3_mbist_clk_stop"/>
<output name="l2b0_mbist_clk_stop"/>
<output name="l2b1_mbist_clk_stop"/>
<output name="l2b2_mbist_clk_stop"/>
<output name="l2b3_mbist_clk_stop"/>
<output name="l2b4_mbist_clk_stop"/>
<output name="l2b5_mbist_clk_stop"/>
<output name="l2b6_mbist_clk_stop"/>
<output name="l2b7_mbist_clk_stop"/>
<output name="l2t0_mbist_clk_stop"/>
<output name="l2t1_mbist_clk_stop"/>
<output name="l2t2_mbist_clk_stop"/>
<output name="l2t3_mbist_clk_stop"/>
<output name="l2t4_mbist_clk_stop"/>
<output name="l2t5_mbist_clk_stop"/>
<output name="l2t6_mbist_clk_stop"/>
<output name="l2t7_mbist_clk_stop"/>
<output name="dmu_mbist_clk_stop"/>
<output name="peu_mbist_clk_stop"/>
<output name="rdp_mbist_clk_stop"/>
<output name="rtx_mbist_clk_stop"/>
<output name="tds_mbist_clk_stop"/>
<output name="jtag_creg_addr"/>
<output name="jtag_creg_data"/>
<output name="jtag_creg_rd_en"/>
<output name="jtag_creg_wr_en"/>
<output name="jtag_creg_addr_en"/>
<output name="jtag_creg_data_en"/>
<output name="jtag_ucb_data_ack"/>
<output name="jtag_csr_data"/>
<output name="l2access"/>
<output name="l2data_upd"/>
<output name="l2addr_upd"/>
<output name="l2rti"/>
<output name="instr_l2_wr"/>
<output name="instr_l2_rd"/>
<output name="jtag_clock_start"/>
<output name="instr_sstop_csmode"/>
<output name="jtag_clk_stop_req"/>
<output name="clock_domain_upd"/>
<output name="clock_domain"/>
<output name="jtag_upd_cntdly"/>
<output name="jtag_cntdly_data"/>
<output name="core_sel"/>
<output name="core_sel_upd"/>
<output name="decnt_data"/>
<output name="decnt_upd"/>
<output name="cyc_count"/>
<output name="cyc_count_upd"/>
<output name="tcudcr_data"/>
<output name="tcudcr_upd"/>
<output name="dossen"/>
<output name="dossen_upd"/>
<output name="dossmode"/>
<output name="dossmode_upd"/>
<output name="ssreq_upd"/>
<output name="csmode"/>
<output name="csmode_upd"/>
<output name="jtag_dmo_control"/>
<output name="jtag_dmo_control_upd"/>
<output name="jtag_dmo_enable"/>
<output name="jtag_por_enable"/>
<output name="jtag_sck_byp"/>
<output name="jtag_test_protect"/>
<output name="jtag_mt_enable"/>
<complexity cyclo1="225" cyclo2="213" nCaseStmts="2" nCaseItems="14" nLoops="0" nIfStmts="210" />
<volume nNodes="1592" nStmts="2" nExprs="444" nInputs="112" nOutputs="191" nParams="0" nAlwaysClocks="6" nBAssign="14" nNBAssign="0" nWAssign="677" nOther="449" />
</block>
<block name="tcu_jtag_tap_ctl">
<input name="io_tdi"/>
<input name="io_tms"/>
<input name="io_tck"/>
<input name="io_trst_l"/>
<input name="jtag_dr_tdo"/>
<input name="ext_dr_tdo"/>
<input name="bypass_sel"/>
<input name="ext_jtag_instr"/>
<input name="tap_scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="tcu_jtag_se"/>
<output name="tap_tdo"/>
<output name="tap_tdo_en"/>
<output name="tap_state"/>
<output name="instr"/>
<output name="next_instr"/>
<output name="capture_dr_state"/>
<output name="shift_dr_state"/>
<output name="update_dr_state"/>
<output name="update_ireg"/>
<output name="tlr_state"/>
<output name="tap_scan_out"/>
<complexity cyclo1="43" cyclo2="27" nCaseStmts="1" nCaseItems="17" nLoops="0" nIfStmts="25" />
<volume nNodes="228" nStmts="17" nExprs="73" nInputs="12" nOutputs="11" nParams="0" nAlwaysClocks="2" nBAssign="33" nNBAssign="0" nWAssign="43" nOther="60" />
</block>
<block name="tcu_mbist_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_se"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="tcu_rst_flush_init_ack"/>
<input name="start_bisx_por"/>
<input name="start_bisx_wmr"/>
<input name="stop_bisx_wmr"/>
<input name="mbist_clkstpen"/>
<input name="mb_tcu_done"/>
<input name="mb_tcu_fail"/>
<input name="lb_tcu_done"/>
<input name="spc4_dmo_dout"/>
<input name="spc6_dmo_dout"/>
<input name="l2t4_dmo_dout"/>
<input name="l2t6_dmo_dout"/>
<input name="rtx_tcu_dmo_data_out"/>
<input name="tds_tcu_dmo_dout"/>
<input name="rdp_tcu_dmo_dout"/>
<input name="jtag_dmo_enable"/>
<input name="jtag_dmo_control_upd"/>
<input name="jtag_dmo_control"/>
<input name="cmp_io2x_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io_sync_en"/>
<input name="ncu_spc0_core_available"/>
<input name="ncu_spc1_core_available"/>
<input name="ncu_spc2_core_available"/>
<input name="ncu_spc3_core_available"/>
<input name="ncu_spc4_core_available"/>
<input name="ncu_spc5_core_available"/>
<input name="ncu_spc6_core_available"/>
<input name="ncu_spc7_core_available"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="ncu_spc_pm"/>
<input name="ncu_spc_ba01"/>
<input name="ncu_spc_ba23"/>
<input name="ncu_spc_ba45"/>
<input name="ncu_spc_ba67"/>
<input name="ncu_tcu_bank_avail"/>
<input name="tcu_test_protect"/>
<input name="jtag_csr_wr"/>
<input name="jtag_csr_addr"/>
<input name="jtag_csr_data"/>
<input name="ucb_csr_wr"/>
<input name="ucb_csr_addr"/>
<input name="ucb_data_out"/>
<input name="ac_test_mode"/>
<input name="csdel_data"/>
<input name="cycle_count"/>
<input name="tcu_dcr"/>
<input name="de_count"/>
<input name="debug_reg_hard_stop_domain_1st"/>
<input name="debug_cycle_counter_stop_to_mbc"/>
<input name="mbist_clk_stop_to_mbc"/>
<input name="cycle_stretch_to_mbc"/>
<output name="scan_out"/>
<output name="tcu_bisx_done"/>
<output name="mbist_clk_stop_req"/>
<output name="mbist_done"/>
<output name="mbist_fail"/>
<output name="mbist_done_fail"/>
<output name="core_avail"/>
<output name="lb_tcu_done_d"/>
<output name="tcu_mb_start"/>
<output name="tcu_mbist_bisi_en"/>
<output name="tcu_mbist_user_mode"/>
<output name="tcu_spc_lbist_start"/>
<output name="dmo_coresel"/>
<output name="dmo_dcmuxctl"/>
<output name="dmo_icmuxctl"/>
<output name="dmo_l2tsel"/>
<output name="dmo_tagmuxctl"/>
<output name="tcu_rtx_dmo_ctl"/>
<output name="tcu_mio_dmo_data"/>
<output name="tcu_mio_dmo_sync"/>
<output name="tcu_mio_mbist_done"/>
<output name="tcu_mio_mbist_fail"/>
<output name="tcu_mio_jtag_membist_mode"/>
<output name="dmo_cfg"/>
<output name="bank_avail"/>
<output name="tcu_test_protect_cmp"/>
<output name="csr_ucb_data"/>
<output name="tcu_peu_entestcfg"/>
<output name="debug_cycle_counter_stop"/>
<output name="mbist_clk_stop"/>
<output name="cycle_stretch"/>
<complexity cyclo1="86" cyclo2="73" nCaseStmts="1" nCaseItems="14" nLoops="0" nIfStmts="71" />
<volume nNodes="919" nStmts="18" nExprs="307" nInputs="66" nOutputs="31" nParams="0" nAlwaysClocks="17" nBAssign="81" nNBAssign="0" nWAssign="203" nOther="293" />
</block>
<block name="tcu_regs_ctl">
<input name="l2clk"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_se"/>
<input name="tcu_int_ce"/>
<input name="tcu_int_ce_to_ucb"/>
<input name="tcu_pce_ov"/>
<input name="ac_test_mode"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="ac_trans_test_counter_start"/>
<input name="jtag_clock_start"/>
<input name="clock_domain"/>
<input name="clock_domain_upd"/>
<input name="core_sel"/>
<input name="core_sel_upd"/>
<input name="decnt_data"/>
<input name="decnt_upd"/>
<input name="cyc_count"/>
<input name="cyc_count_upd"/>
<input name="tcudcr_data"/>
<input name="tcudcr_upd"/>
<input name="dossen"/>
<input name="dossen_upd"/>
<input name="dossmode"/>
<input name="dossmode_upd"/>
<input name="ssreq_upd"/>
<input name="csmode"/>
<input name="csmode_upd"/>
<input name="jtag_ser_scan_q"/>
<input name="jtag_mt_enable"/>
<input name="jtag_test_protect"/>
<input name="flush_test_protect"/>
<input name="rst_tcu_dbr_gen"/>
<input name="dbg1_tcu_soc_hard_stop"/>
<input name="spc0_hardstop_request"/>
<input name="spc1_hardstop_request"/>
<input name="spc2_hardstop_request"/>
<input name="spc3_hardstop_request"/>
<input name="spc4_hardstop_request"/>
<input name="spc5_hardstop_request"/>
<input name="spc6_hardstop_request"/>
<input name="spc7_hardstop_request"/>
<input name="spc0_ss_complete"/>
<input name="spc1_ss_complete"/>
<input name="spc2_ss_complete"/>
<input name="spc3_ss_complete"/>
<input name="spc4_ss_complete"/>
<input name="spc5_ss_complete"/>
<input name="spc6_ss_complete"/>
<input name="spc7_ss_complete"/>
<input name="spc0_softstop_request"/>
<input name="spc1_softstop_request"/>
<input name="spc2_softstop_request"/>
<input name="spc3_softstop_request"/>
<input name="spc4_softstop_request"/>
<input name="spc5_softstop_request"/>
<input name="spc6_softstop_request"/>
<input name="spc7_softstop_request"/>
<input name="spc0_ncu_core_running_status"/>
<input name="spc1_ncu_core_running_status"/>
<input name="spc2_ncu_core_running_status"/>
<input name="spc3_ncu_core_running_status"/>
<input name="spc4_ncu_core_running_status"/>
<input name="spc5_ncu_core_running_status"/>
<input name="spc6_ncu_core_running_status"/>
<input name="spc7_ncu_core_running_status"/>
<input name="spc0_trigger_pulse"/>
<input name="spc1_trigger_pulse"/>
<input name="spc2_trigger_pulse"/>
<input name="spc3_trigger_pulse"/>
<input name="spc4_trigger_pulse"/>
<input name="spc5_trigger_pulse"/>
<input name="spc6_trigger_pulse"/>
<input name="spc7_trigger_pulse"/>
<input name="dbg1_tcu_soc_asrt_trigout"/>
<input name="mio_tcu_trigin"/>
<input name="tcu_rst_flush_stop_ack"/>
<input name="wmr_two"/>
<input name="mbist_clk_stop_req"/>
<input name="scan_in"/>
<input name="l2data_upd"/>
<input name="l2addr_upd"/>
<input name="l2rti"/>
<input name="instr_l2_wr"/>
<input name="instr_l2_rd"/>
<input name="sio_tcu_data"/>
<input name="sio_tcu_vld"/>
<input name="l2access"/>
<input name="ucb_csr_wr"/>
<input name="ucb_csr_addr"/>
<input name="ucb_data_out"/>
<output name="debug_event_stop"/>
<output name="tcu_int_ce_ucb"/>
<output name="de_count"/>
<output name="cycle_count"/>
<output name="tcu_dcr"/>
<output name="doss_enab"/>
<output name="doss_mode"/>
<output name="cs_mode"/>
<output name="cs_mode_active"/>
<output name="jtagclkstop_ov"/>
<output name="tcu_tp_sync_2io"/>
<output name="mt_mode_sync"/>
<output name="tcu_dbr_gateoff"/>
<output name="cycle_stretch_to_mbc"/>
<output name="spc_crs"/>
<output name="doss_stat"/>
<output name="clk_stop_ac_trans_counter_initiated"/>
<output name="debug_reg_hard_stop_domain_1st"/>
<output name="debug_cycle_counter_stop_to_mbc"/>
<output name="tcu_ss_request"/>
<output name="tcu_do_mode"/>
<output name="tcu_ss_mode"/>
<output name="dbg_creg_access"/>
<output name="dbg_creg_addr"/>
<output name="dbg_creg_data"/>
<output name="dbg_creg_wr_en"/>
<output name="dbg_creg_addr_en"/>
<output name="dbg_creg_data_en"/>
<output name="spc_ss_mode"/>
<output name="spc_ss_sel"/>
<output name="tcu_mio_trigout"/>
<output name="mbist_clk_stop_to_mbc"/>
<output name="scan_out"/>
<output name="tcu_sii_data"/>
<output name="tcu_sii_vld"/>
<output name="l2rddata"/>
<output name="l2_read_vld"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="648" nStmts="0" nExprs="241" nInputs="93" nOutputs="37" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="165" nOther="242" />
</block>
<block name="tcu_sigmux_ctl">
<input name="mio_ext_cmp_clk"/>
<input name="mio_ext_dr_clk"/>
<input name="mbist_clk_stop"/>
<input name="tck_clk_tree"/>
<input name="mio_tcu_peu_clk_ext"/>
<input name="mio_tcu_niu_clk_ext"/>
<input name="mio_tcu_pll_cmp_bypass"/>
<input name="mio_tcu_divider_bypass"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_dr_sync_en"/>
<input name="io_aclk"/>
<input name="io_bclk"/>
<input name="l2clk"/>
<input name="io_tdi"/>
<input name="io_scan_in"/>
<input name="spc0_tcu_scan_in"/>
<input name="spc1_tcu_scan_in"/>
<input name="spc2_tcu_scan_in"/>
<input name="spc3_tcu_scan_in"/>
<input name="spc4_tcu_scan_in"/>
<input name="spc5_tcu_scan_in"/>
<input name="spc6_tcu_scan_in"/>
<input name="spc7_tcu_scan_in"/>
<input name="soca_tcu_scan_in"/>
<input name="socb_tcu_scan_in"/>
<input name="socc_tcu_scan_in"/>
<input name="socd_tcu_scan_in"/>
<input name="soce_tcu_scan_in"/>
<input name="socf_tcu_scan_in"/>
<input name="socg_tcu_scan_in"/>
<input name="soch_tcu_scan_in"/>
<input name="soc0_tcu_scan_in"/>
<input name="soc1_tcu_scan_in"/>
<input name="soc2_tcu_scan_in"/>
<input name="soc3_tcu_scan_in"/>
<input name="soc4_tcu_scan_in"/>
<input name="soc5_tcu_scan_in"/>
<input name="soc6_tcu_scan_in"/>
<input name="peu_tcu_scan_in"/>
<input name="ccu_tcu_scan_in"/>
<input name="jtag_sbs_scan_in"/>
<input name="mio_tcu_bs_scan_out"/>
<input name="io_test_mode"/>
<input name="jtag_ser_scan_q"/>
<input name="io_scan_en"/>
<input name="clk_stop_ac_trans_counter_initiated"/>
<input name="io_ac_test_mode"/>
<input name="io_ac_testtrig"/>
<input name="debug_reg_hard_stop_domain_1st"/>
<input name="debug_cycle_counter_stop"/>
<input name="debug_event_stop"/>
<input name="spc_ss_mode"/>
<input name="spc_ss_sel"/>
<input name="instr_sstop_csmode"/>
<input name="tcu_scan_chain"/>
<input name="POR_"/>
<input name="jtag_clk_stop_req"/>
<input name="jtagclkstop_ov"/>
<input name="rst_tcu_flush_init_req"/>
<input name="rst_tcu_flush_stop_req"/>
<input name="rst_tcu_asicflush_stop_req"/>
<input name="rst_wmr_protect"/>
<input name="rst_tcu_dbr_gen"/>
<input name="tcu_test_protect_cmp"/>
<input name="jtag_sck_byp"/>
<input name="jtag_por_enable"/>
<input name="jtag_efu_clear_instr"/>
<input name="jtag_efu_rvclr"/>
<input name="jt_scan_in"/>
<input name="jt_scan_en"/>
<input name="jt_scan_aclk"/>
<input name="jt_scan_bclk"/>
<input name="chain_select"/>
<input name="sel_chain"/>
<input name="tcu_spc_lbist_start"/>
<input name="tap_spc0_mb_aclk"/>
<input name="tap_spc0_mb_bclk"/>
<input name="tap_spc0_mb_scan_en"/>
<input name="tap_spc0_mb_clk_stop"/>
<input name="tap_spc1_mb_aclk"/>
<input name="tap_spc1_mb_bclk"/>
<input name="tap_spc1_mb_scan_en"/>
<input name="tap_spc1_mb_clk_stop"/>
<input name="tap_spc2_mb_aclk"/>
<input name="tap_spc2_mb_bclk"/>
<input name="tap_spc2_mb_scan_en"/>
<input name="tap_spc2_mb_clk_stop"/>
<input name="tap_spc3_mb_aclk"/>
<input name="tap_spc3_mb_bclk"/>
<input name="tap_spc3_mb_scan_en"/>
<input name="tap_spc3_mb_clk_stop"/>
<input name="tap_spc4_mb_aclk"/>
<input name="tap_spc4_mb_bclk"/>
<input name="tap_spc4_mb_scan_en"/>
<input name="tap_spc4_mb_clk_stop"/>
<input name="tap_spc5_mb_aclk"/>
<input name="tap_spc5_mb_bclk"/>
<input name="tap_spc5_mb_scan_en"/>
<input name="tap_spc5_mb_clk_stop"/>
<input name="tap_spc6_mb_aclk"/>
<input name="tap_spc6_mb_bclk"/>
<input name="tap_spc6_mb_scan_en"/>
<input name="tap_spc6_mb_clk_stop"/>
<input name="tap_spc7_mb_aclk"/>
<input name="tap_spc7_mb_bclk"/>
<input name="tap_spc7_mb_scan_en"/>
<input name="tap_spc7_mb_clk_stop"/>
<input name="scan_in"/>
<input name="jtag_mt_enable"/>
<input name="spc0_tcu_mbist_scan_in"/>
<input name="tap_spc0_mb_scan_out"/>
<input name="spc1_tcu_mbist_scan_in"/>
<input name="tap_spc1_mb_scan_out"/>
<input name="spc2_tcu_mbist_scan_in"/>
<input name="tap_spc2_mb_scan_out"/>
<input name="spc3_tcu_mbist_scan_in"/>
<input name="tap_spc3_mb_scan_out"/>
<input name="spc4_tcu_mbist_scan_in"/>
<input name="tap_spc4_mb_scan_out"/>
<input name="spc5_tcu_mbist_scan_in"/>
<input name="tap_spc5_mb_scan_out"/>
<input name="spc6_tcu_mbist_scan_in"/>
<input name="tap_spc6_mb_scan_out"/>
<input name="spc7_tcu_mbist_scan_in"/>
<input name="tap_spc7_mb_scan_out"/>
<input name="sii_tcu_mbist_scan_out"/>
<input name="sio_tcu_mbist_scan_out"/>
<input name="ncu_tcu_mbist_scan_out"/>
<input name="mcu0_tcu_mbist_scan_out"/>
<input name="mcu1_tcu_mbist_scan_out"/>
<input name="mcu2_tcu_mbist_scan_out"/>
<input name="mcu3_tcu_mbist_scan_out"/>
<input name="l2b0_tcu_mbist_scan_out"/>
<input name="l2b1_tcu_mbist_scan_out"/>
<input name="l2b2_tcu_mbist_scan_out"/>
<input name="l2b3_tcu_mbist_scan_out"/>
<input name="l2b4_tcu_mbist_scan_out"/>
<input name="l2b5_tcu_mbist_scan_out"/>
<input name="l2b6_tcu_mbist_scan_out"/>
<input name="l2b7_tcu_mbist_scan_out"/>
<input name="l2t0_tcu_mbist_scan_out"/>
<input name="l2t1_tcu_mbist_scan_out"/>
<input name="l2t2_tcu_mbist_scan_out"/>
<input name="l2t3_tcu_mbist_scan_out"/>
<input name="l2t4_tcu_mbist_scan_out"/>
<input name="l2t5_tcu_mbist_scan_out"/>
<input name="l2t6_tcu_mbist_scan_out"/>
<input name="l2t7_tcu_mbist_scan_out"/>
<input name="dmu_tcu_mbist_scan_out"/>
<input name="peu_tcu_mbist_scan_out"/>
<input name="rdp_rdmc_mbist_scan_out"/>
<input name="rtx_mbist_scan_out"/>
<input name="tds_mbist_scan_out"/>
<input name="spc0_tcu_lbist_scan_out"/>
<input name="spc1_tcu_lbist_scan_out"/>
<input name="spc2_tcu_lbist_scan_out"/>
<input name="spc3_tcu_lbist_scan_out"/>
<input name="spc4_tcu_lbist_scan_out"/>
<input name="spc5_tcu_lbist_scan_out"/>
<input name="spc6_tcu_lbist_scan_out"/>
<input name="spc7_tcu_lbist_scan_out"/>
<input name="spc0_tcu_shscan_scan_in"/>
<input name="spc1_tcu_shscan_scan_in"/>
<input name="spc2_tcu_shscan_scan_in"/>
<input name="spc3_tcu_shscan_scan_in"/>
<input name="spc4_tcu_shscan_scan_in"/>
<input name="spc5_tcu_shscan_scan_in"/>
<input name="spc6_tcu_shscan_scan_in"/>
<input name="spc7_tcu_shscan_scan_in"/>
<input name="tap_spc0_shscan_scan_out"/>
<input name="jtag_spc_shscanid"/>
<input name="jtag_spc0_shscan_clk_stop"/>
<input name="jtag_spc1_shscan_clk_stop"/>
<input name="jtag_spc2_shscan_clk_stop"/>
<input name="jtag_spc3_shscan_clk_stop"/>
<input name="jtag_spc4_shscan_clk_stop"/>
<input name="jtag_spc5_shscan_clk_stop"/>
<input name="jtag_spc6_shscan_clk_stop"/>
<input name="jtag_spc7_shscan_clk_stop"/>
<input name="jtag_spc_shscan_pce_ov"/>
<input name="jtag_l2t0_shscan_clk_stop"/>
<input name="jtag_l2t1_shscan_clk_stop"/>
<input name="jtag_l2t2_shscan_clk_stop"/>
<input name="jtag_l2t3_shscan_clk_stop"/>
<input name="jtag_l2t4_shscan_clk_stop"/>
<input name="jtag_l2t5_shscan_clk_stop"/>
<input name="jtag_l2t6_shscan_clk_stop"/>
<input name="jtag_l2t7_shscan_clk_stop"/>
<input name="jtag_l2t_shscan_pce_ov"/>
<input name="core_avail"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="bank_avail"/>
<input name="ncu_spc_pm"/>
<input name="ncu_spc_ba01"/>
<input name="ncu_spc_ba23"/>
<input name="ncu_spc_ba45"/>
<input name="ncu_spc_ba67"/>
<input name="jtag_upd_cntdly"/>
<input name="jtag_cntdly_data"/>
<input name="cycle_stretch"/>
<input name="instr_mbist_diag"/>
<input name="soc_mbist_aclk"/>
<input name="soc_mbist_bclk"/>
<input name="soc_mbist_scan_en"/>
<input name="soc0_mbist_clk_stop"/>
<input name="mcu0_mbist_clk_stop"/>
<input name="mcu1_mbist_clk_stop"/>
<input name="mcu2_mbist_clk_stop"/>
<input name="mcu3_mbist_clk_stop"/>
<input name="l2b0_mbist_clk_stop"/>
<input name="l2b1_mbist_clk_stop"/>
<input name="l2b2_mbist_clk_stop"/>
<input name="l2b3_mbist_clk_stop"/>
<input name="l2b4_mbist_clk_stop"/>
<input name="l2b5_mbist_clk_stop"/>
<input name="l2b6_mbist_clk_stop"/>
<input name="l2b7_mbist_clk_stop"/>
<input name="l2t0_mbist_clk_stop"/>
<input name="l2t1_mbist_clk_stop"/>
<input name="l2t2_mbist_clk_stop"/>
<input name="l2t3_mbist_clk_stop"/>
<input name="l2t4_mbist_clk_stop"/>
<input name="l2t5_mbist_clk_stop"/>
<input name="l2t6_mbist_clk_stop"/>
<input name="l2t7_mbist_clk_stop"/>
<input name="dmu_mbist_clk_stop"/>
<input name="peu_mbist_clk_stop"/>
<input name="rdp_mbist_clk_stop"/>
<input name="rtx_mbist_clk_stop"/>
<input name="tds_mbist_clk_stop"/>
<input name="mio_tcu_scan_in31"/>
<input name="srd_tcu_atpgq"/>
<input name="l2t0_tcu_shscan_scan_out"/>
<input name="l2t1_tcu_shscan_scan_out"/>
<input name="l2t2_tcu_shscan_scan_out"/>
<input name="l2t3_tcu_shscan_scan_out"/>
<input name="l2t4_tcu_shscan_scan_out"/>
<input name="l2t5_tcu_shscan_scan_out"/>
<input name="l2t6_tcu_shscan_scan_out"/>
<input name="l2t7_tcu_shscan_scan_out"/>
<input name="ucb_csr_wr"/>
<input name="ucb_csr_addr"/>
<input name="ucb_data_out"/>
<output name="tcu_ccu_ext_dr_clk"/>
<output name="tcu_ccu_ext_cmp_clk"/>
<output name="tcu_ccu_clk_stop"/>
<output name="tcu_ccu_io_clk_stop"/>
<output name="tcu_rst_clk_stop"/>
<output name="tcu_rst_io_clk_stop"/>
<output name="tcu_peu_clk_ext"/>
<output name="mac_125rx_test_clk"/>
<output name="mac_125tx_test_clk"/>
<output name="mac_156rx_test_clk"/>
<output name="mac_156tx_test_clk"/>
<output name="mac_312rx_test_clk"/>
<output name="mac_312tx_test_clk"/>
<output name="tcu_div_bypass"/>
<output name="tcu_peu_testmode"/>
<output name="tcu_mac_testmode"/>
<output name="tcu_spc0_test_mode"/>
<output name="tcu_spc1_test_mode"/>
<output name="tcu_spc2_test_mode"/>
<output name="tcu_spc3_test_mode"/>
<output name="tcu_spc4_test_mode"/>
<output name="tcu_spc5_test_mode"/>
<output name="tcu_spc6_test_mode"/>
<output name="tcu_spc7_test_mode"/>
<output name="tcu_rst_scan_mode"/>
<output name="tcu_atpg_mode"/>
<output name="tcu_mcu_testmode"/>
<output name="ac_test_mode"/>
<output name="tcu_rst_flush_init_ack"/>
<output name="tcu_rst_flush_stop_ack"/>
<output name="tcu_rst_asicflush_stop_ack"/>
<output name="tcu_rst_efu_done"/>
<output name="flush_test_protect"/>
<output name="tcu_sck_bypass"/>
<output name="jtag_por_status"/>
<output name="tcu_efu_read_start"/>
<output name="tcu_efu_rvclr"/>
<output name="ser_scan_out"/>
<output name="scan_out"/>
<output name="tcu_dectest"/>
<output name="tcu_muxtest"/>
<output name="tcu_jtag_flush_req"/>
<output name="tcu_jtag_flush_dly_req"/>
<output name="tcu_aclk"/>
<output name="tcu_bclk"/>
<output name="tcu_scan_en"/>
<output name="tcu_spc0_aclk"/>
<output name="tcu_spc0_bclk"/>
<output name="tcu_spc0_scan_en"/>
<output name="tcu_spc0_se_scancollar_in"/>
<output name="tcu_spc0_se_scancollar_out"/>
<output name="tcu_spc0_array_wr_inhibit"/>
<output name="tcu_spc1_aclk"/>
<output name="tcu_spc1_bclk"/>
<output name="tcu_spc1_scan_en"/>
<output name="tcu_spc1_se_scancollar_in"/>
<output name="tcu_spc1_se_scancollar_out"/>
<output name="tcu_spc1_array_wr_inhibit"/>
<output name="tcu_spc2_aclk"/>
<output name="tcu_spc2_bclk"/>
<output name="tcu_spc2_scan_en"/>
<output name="tcu_spc2_se_scancollar_in"/>
<output name="tcu_spc2_se_scancollar_out"/>
<output name="tcu_spc2_array_wr_inhibit"/>
<output name="tcu_spc3_aclk"/>
<output name="tcu_spc3_bclk"/>
<output name="tcu_spc3_scan_en"/>
<output name="tcu_spc3_se_scancollar_in"/>
<output name="tcu_spc3_se_scancollar_out"/>
<output name="tcu_spc3_array_wr_inhibit"/>
<output name="tcu_spc4_aclk"/>
<output name="tcu_spc4_bclk"/>
<output name="tcu_spc4_scan_en"/>
<output name="tcu_spc4_se_scancollar_in"/>
<output name="tcu_spc4_se_scancollar_out"/>
<output name="tcu_spc4_array_wr_inhibit"/>
<output name="tcu_spc5_aclk"/>
<output name="tcu_spc5_bclk"/>
<output name="tcu_spc5_scan_en"/>
<output name="tcu_spc5_se_scancollar_in"/>
<output name="tcu_spc5_se_scancollar_out"/>
<output name="tcu_spc5_array_wr_inhibit"/>
<output name="tcu_spc6_aclk"/>
<output name="tcu_spc6_bclk"/>
<output name="tcu_spc6_scan_en"/>
<output name="tcu_spc6_se_scancollar_in"/>
<output name="tcu_spc6_se_scancollar_out"/>
<output name="tcu_spc6_array_wr_inhibit"/>
<output name="tcu_spc7_aclk"/>
<output name="tcu_spc7_bclk"/>
<output name="tcu_spc7_scan_en"/>
<output name="tcu_spc7_se_scancollar_in"/>
<output name="tcu_spc7_se_scancollar_out"/>
<output name="tcu_spc7_array_wr_inhibit"/>
<output name="tcu_asic_aclk"/>
<output name="tcu_asic_bclk"/>
<output name="tcu_asic_scan_en"/>
<output name="tcu_asic_se_scancollar_in"/>
<output name="tcu_asic_se_scancollar_out"/>
<output name="tcu_asic_array_wr_inhibit"/>
<output name="tcu_int_se"/>
<output name="tcu_jtag_se"/>
<output name="tcu_int_aclk"/>
<output name="tcu_int_bclk"/>
<output name="tcu_int_ce"/>
<output name="tcu_int_ce_to_ucb"/>
<output name="tcu_int_pce_ov"/>
<output name="tcu_jtag_aclk"/>
<output name="tcu_spc0_scan_out"/>
<output name="tcu_spc1_scan_out"/>
<output name="tcu_spc2_scan_out"/>
<output name="tcu_spc3_scan_out"/>
<output name="tcu_spc4_scan_out"/>
<output name="tcu_spc5_scan_out"/>
<output name="tcu_spc6_scan_out"/>
<output name="tcu_spc7_scan_out"/>
<output name="tcu_soca_scan_out"/>
<output name="tcu_socb_scan_out"/>
<output name="tcu_socc_scan_out"/>
<output name="tcu_socd_scan_out"/>
<output name="tcu_soce_scan_out"/>
<output name="tcu_socf_scan_out"/>
<output name="tcu_socg_scan_out"/>
<output name="tcu_soch_scan_out"/>
<output name="tcu_soc0_scan_out"/>
<output name="tcu_soc1_scan_out"/>
<output name="tcu_soc2_scan_out"/>
<output name="tcu_soc3_scan_out"/>
<output name="tcu_soc4_scan_out"/>
<output name="tcu_soc5_scan_out"/>
<output name="tcu_soc6_scan_out"/>
<output name="tcu_peu_scan_out"/>
<output name="tcu_rst_scan_out"/>
<output name="tcu_sbs_scan_in"/>
<output name="tcu_pins_scan_out"/>
<output name="pre_spc0_clk_stop"/>
<output name="pre_spc1_clk_stop"/>
<output name="pre_spc2_clk_stop"/>
<output name="pre_spc3_clk_stop"/>
<output name="pre_spc4_clk_stop"/>
<output name="pre_spc5_clk_stop"/>
<output name="pre_spc6_clk_stop"/>
<output name="pre_spc7_clk_stop"/>
<output name="pre_bnk0_clk_stop"/>
<output name="pre_l2t0_clk_stop"/>
<output name="pre_bnk1_clk_stop"/>
<output name="pre_l2t1_clk_stop"/>
<output name="pre_bnk2_clk_stop"/>
<output name="pre_l2t2_clk_stop"/>
<output name="pre_bnk3_clk_stop"/>
<output name="pre_l2t3_clk_stop"/>
<output name="pre_bnk4_clk_stop"/>
<output name="pre_l2t4_clk_stop"/>
<output name="pre_bnk5_clk_stop"/>
<output name="pre_l2t5_clk_stop"/>
<output name="pre_bnk6_clk_stop"/>
<output name="pre_l2t6_clk_stop"/>
<output name="pre_bnk7_clk_stop"/>
<output name="pre_l2t7_clk_stop"/>
<output name="pre_mcu0_clk_stop"/>
<output name="pre_mcu0_io_clk_stop"/>
<output name="pre_mcu0_dr_clk_stop"/>
<output name="pre_mcu0_fbd_clk_stop"/>
<output name="pre_mcu1_clk_stop"/>
<output name="pre_mcu1_io_clk_stop"/>
<output name="pre_mcu1_dr_clk_stop"/>
<output name="pre_mcu1_fbd_clk_stop"/>
<output name="pre_mcu2_clk_stop"/>
<output name="pre_mcu2_io_clk_stop"/>
<output name="pre_mcu2_dr_clk_stop"/>
<output name="pre_mcu2_fbd_clk_stop"/>
<output name="pre_mcu3_clk_stop"/>
<output name="pre_mcu3_io_clk_stop"/>
<output name="pre_mcu3_dr_clk_stop"/>
<output name="pre_mcu3_fbd_clk_stop"/>
<output name="pre_soc0_clk_stop"/>
<output name="pre_soc0_io_clk_stop"/>
<output name="pre_soc1_io_clk_stop"/>
<output name="pre_soc2_io_clk_stop"/>
<output name="pre_soc3_clk_stop"/>
<output name="pre_soc3_io_clk_stop"/>
<output name="tcu_pce_ov"/>
<output name="ac_trans_test_counter_start"/>
<output name="tcu_spc0_mb_scan_out"/>
<output name="spc0_tap_mb_scan_in"/>
<output name="tcu_spc1_mb_scan_out"/>
<output name="spc1_tap_mb_scan_in"/>
<output name="tcu_spc2_mb_scan_out"/>
<output name="spc2_tap_mb_scan_in"/>
<output name="tcu_spc3_mb_scan_out"/>
<output name="spc3_tap_mb_scan_in"/>
<output name="tcu_spc4_mb_scan_out"/>
<output name="spc4_tap_mb_scan_in"/>
<output name="tcu_spc5_mb_scan_out"/>
<output name="spc5_tap_mb_scan_in"/>
<output name="tcu_spc6_mb_scan_out"/>
<output name="spc6_tap_mb_scan_in"/>
<output name="tcu_spc7_mb_scan_out"/>
<output name="spc7_tap_mb_scan_in"/>
<output name="tcu_sii_mbist_scan_in"/>
<output name="tcu_sio_mbist_scan_in"/>
<output name="tcu_ncu_mbist_scan_in"/>
<output name="tcu_mcu0_mbist_scan_in"/>
<output name="tcu_mcu1_mbist_scan_in"/>
<output name="tcu_mcu2_mbist_scan_in"/>
<output name="tcu_mcu3_mbist_scan_in"/>
<output name="tcu_l2b0_mbist_scan_in"/>
<output name="tcu_l2b1_mbist_scan_in"/>
<output name="tcu_l2b2_mbist_scan_in"/>
<output name="tcu_l2b3_mbist_scan_in"/>
<output name="tcu_l2b4_mbist_scan_in"/>
<output name="tcu_l2b5_mbist_scan_in"/>
<output name="tcu_l2b6_mbist_scan_in"/>
<output name="tcu_l2b7_mbist_scan_in"/>
<output name="tcu_l2t0_mbist_scan_in"/>
<output name="tcu_l2t1_mbist_scan_in"/>
<output name="tcu_l2t2_mbist_scan_in"/>
<output name="tcu_l2t3_mbist_scan_in"/>
<output name="tcu_l2t4_mbist_scan_in"/>
<output name="tcu_l2t5_mbist_scan_in"/>
<output name="tcu_l2t6_mbist_scan_in"/>
<output name="tcu_l2t7_mbist_scan_in"/>
<output name="tcu_dmu_mbist_scan_in"/>
<output name="tcu_peu_mbist_scan_in"/>
<output name="rdp_rdmc_mbist_scan_in"/>
<output name="rtx_mbist_scan_in"/>
<output name="tds_mbist_scan_in"/>
<output name="tcu_spc_lbist_scan_in"/>
<output name="tcu_spc0_shscan_scan_out"/>
<output name="tcu_spc1_shscan_scan_out"/>
<output name="tcu_spc2_shscan_scan_out"/>
<output name="tcu_spc3_shscan_scan_out"/>
<output name="tcu_spc4_shscan_scan_out"/>
<output name="tcu_spc5_shscan_scan_out"/>
<output name="tcu_spc6_shscan_scan_out"/>
<output name="tcu_spc7_shscan_scan_out"/>
<output name="spc7_tap_shscan_scan_in"/>
<output name="tcu_spc_shscanid"/>
<output name="tcu_spc0_shscan_clk_stop"/>
<output name="tcu_spc1_shscan_clk_stop"/>
<output name="tcu_spc2_shscan_clk_stop"/>
<output name="tcu_spc3_shscan_clk_stop"/>
<output name="tcu_spc4_shscan_clk_stop"/>
<output name="tcu_spc5_shscan_clk_stop"/>
<output name="tcu_spc6_shscan_clk_stop"/>
<output name="tcu_spc7_shscan_clk_stop"/>
<output name="tcu_spc_shscan_pce_ov"/>
<output name="tcu_l2t0_shscan_clk_stop"/>
<output name="tcu_l2t1_shscan_clk_stop"/>
<output name="tcu_l2t2_shscan_clk_stop"/>
<output name="tcu_l2t3_shscan_clk_stop"/>
<output name="tcu_l2t4_shscan_clk_stop"/>
<output name="tcu_l2t5_shscan_clk_stop"/>
<output name="tcu_l2t6_shscan_clk_stop"/>
<output name="tcu_l2t7_shscan_clk_stop"/>
<output name="tcu_l2t_shscan_pce_ov"/>
<output name="tcu_se_scancollar_in"/>
<output name="tcu_se_scancollar_out"/>
<output name="tcu_array_bypass"/>
<output name="tcu_array_wr_inhibit"/>
<output name="csdel_data"/>
<output name="clkseq_stop"/>
<output name="clkseq_strt"/>
<output name="tcu_ccu_clk_stretch"/>
<output name="tcu_ccu_mux_sel"/>
<output name="wmr_two"/>
<output name="start_bisx_por"/>
<output name="start_bisx_wmr"/>
<output name="stop_bisx_wmr"/>
<output name="tcu_srd_atpgse"/>
<output name="tcu_srd_atpgd"/>
<output name="tcu_mio_scan_out31"/>
<output name="tcu_srd_atpgmode"/>
<output name="tcu_l2t0_shscan_scan_in"/>
<output name="tcu_l2t1_shscan_scan_in"/>
<output name="tcu_l2t2_shscan_scan_in"/>
<output name="tcu_l2t3_shscan_scan_in"/>
<output name="tcu_l2t4_shscan_scan_in"/>
<output name="tcu_l2t5_shscan_scan_in"/>
<output name="tcu_l2t6_shscan_scan_in"/>
<output name="tcu_l2t7_shscan_scan_in"/>
<complexity cyclo1="631" cyclo2="631" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="630" />
<volume nNodes="3011" nStmts="0" nExprs="977" nInputs="251" nOutputs="281" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1056" nOther="978" />
</block>
<block name="tcu">
<input name="gclk"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ccu_cmp_io2x_sync_en"/>
<input name="ccu_cmp_dr_sync_en"/>
<input name="ccu_io_out"/>
<input name="cluster_arst_l"/>
<input name="io_test_mode"/>
<input name="jtag_revid_out"/>
<input name="spc0_tcu_scan_in"/>
<input name="spc1_tcu_scan_in"/>
<input name="spc2_tcu_scan_in"/>
<input name="spc3_tcu_scan_in"/>
<input name="spc4_tcu_scan_in"/>
<input name="spc5_tcu_scan_in"/>
<input name="spc6_tcu_scan_in"/>
<input name="spc7_tcu_scan_in"/>
<input name="soca_tcu_scan_in"/>
<input name="socb_tcu_scan_in"/>
<input name="socc_tcu_scan_in"/>
<input name="socd_tcu_scan_in"/>
<input name="soce_tcu_scan_in"/>
<input name="socf_tcu_scan_in"/>
<input name="socg_tcu_scan_in"/>
<input name="soch_tcu_scan_in"/>
<input name="soc0_tcu_scan_in"/>
<input name="soc1_tcu_scan_in"/>
<input name="soc2_tcu_scan_in"/>
<input name="soc3_tcu_scan_in"/>
<input name="soc4_tcu_scan_in"/>
<input name="soc5_tcu_scan_in"/>
<input name="soc6_tcu_scan_in"/>
<input name="peu_tcu_scan_in"/>
<input name="ccu_tcu_scan_in"/>
<input name="io_tms"/>
<input name="io_tdi"/>
<input name="io_trst_l"/>
<input name="io_tck"/>
<input name="ncu_tcu_vld"/>
<input name="ncu_tcu_data"/>
<input name="ncu_tcu_stall"/>
<input name="sio_tcu_data"/>
<input name="sio_tcu_vld"/>
<input name="efu_tcu_data_out"/>
<input name="spc0_tcu_mbist_done"/>
<input name="spc0_tcu_mbist_fail"/>
<input name="spc0_tcu_mbist_scan_in"/>
<input name="spc1_tcu_mbist_done"/>
<input name="spc1_tcu_mbist_fail"/>
<input name="spc1_tcu_mbist_scan_in"/>
<input name="spc2_tcu_mbist_done"/>
<input name="spc2_tcu_mbist_fail"/>
<input name="spc2_tcu_mbist_scan_in"/>
<input name="spc3_tcu_mbist_done"/>
<input name="spc3_tcu_mbist_fail"/>
<input name="spc3_tcu_mbist_scan_in"/>
<input name="spc4_tcu_mbist_done"/>
<input name="spc4_tcu_mbist_fail"/>
<input name="spc4_tcu_mbist_scan_in"/>
<input name="spc5_tcu_mbist_done"/>
<input name="spc5_tcu_mbist_fail"/>
<input name="spc5_tcu_mbist_scan_in"/>
<input name="spc6_tcu_mbist_done"/>
<input name="spc6_tcu_mbist_fail"/>
<input name="spc6_tcu_mbist_scan_in"/>
<input name="spc7_tcu_mbist_done"/>
<input name="spc7_tcu_mbist_fail"/>
<input name="spc7_tcu_mbist_scan_in"/>
<input name="sii_tcu_mbist_done"/>
<input name="sii_tcu_mbist_fail"/>
<input name="sii_tcu_mbist_scan_out"/>
<input name="sio_tcu_mbist_done"/>
<input name="sio_tcu_mbist_fail"/>
<input name="sio_tcu_mbist_scan_out"/>
<input name="ncu_tcu_mbist_done"/>
<input name="ncu_tcu_mbist_fail"/>
<input name="ncu_tcu_mbist_scan_out"/>
<input name="mcu0_tcu_mbist_done"/>
<input name="mcu0_tcu_mbist_fail"/>
<input name="mcu0_tcu_mbist_scan_out"/>
<input name="mcu1_tcu_mbist_done"/>
<input name="mcu1_tcu_mbist_fail"/>
<input name="mcu1_tcu_mbist_scan_out"/>
<input name="mcu2_tcu_mbist_done"/>
<input name="mcu2_tcu_mbist_fail"/>
<input name="mcu2_tcu_mbist_scan_out"/>
<input name="mcu3_tcu_mbist_done"/>
<input name="mcu3_tcu_mbist_fail"/>
<input name="mcu3_tcu_mbist_scan_out"/>
<input name="l2b0_tcu_mbist_done"/>
<input name="l2b0_tcu_mbist_fail"/>
<input name="l2b0_tcu_mbist_scan_out"/>
<input name="l2b1_tcu_mbist_done"/>
<input name="l2b1_tcu_mbist_fail"/>
<input name="l2b1_tcu_mbist_scan_out"/>
<input name="l2b2_tcu_mbist_done"/>
<input name="l2b2_tcu_mbist_fail"/>
<input name="l2b2_tcu_mbist_scan_out"/>
<input name="l2b3_tcu_mbist_done"/>
<input name="l2b3_tcu_mbist_fail"/>
<input name="l2b3_tcu_mbist_scan_out"/>
<input name="l2b4_tcu_mbist_done"/>
<input name="l2b4_tcu_mbist_fail"/>
<input name="l2b4_tcu_mbist_scan_out"/>
<input name="l2b5_tcu_mbist_done"/>
<input name="l2b5_tcu_mbist_fail"/>
<input name="l2b5_tcu_mbist_scan_out"/>
<input name="l2b6_tcu_mbist_done"/>
<input name="l2b6_tcu_mbist_fail"/>
<input name="l2b6_tcu_mbist_scan_out"/>
<input name="l2b7_tcu_mbist_done"/>
<input name="l2b7_tcu_mbist_fail"/>
<input name="l2b7_tcu_mbist_scan_out"/>
<input name="l2t0_tcu_mbist_done"/>
<input name="l2t0_tcu_mbist_fail"/>
<input name="l2t0_tcu_mbist_scan_out"/>
<input name="l2t1_tcu_mbist_done"/>
<input name="l2t1_tcu_mbist_fail"/>
<input name="l2t1_tcu_mbist_scan_out"/>
<input name="l2t2_tcu_mbist_done"/>
<input name="l2t2_tcu_mbist_fail"/>
<input name="l2t2_tcu_mbist_scan_out"/>
<input name="l2t3_tcu_mbist_done"/>
<input name="l2t3_tcu_mbist_fail"/>
<input name="l2t3_tcu_mbist_scan_out"/>
<input name="l2t4_tcu_mbist_done"/>
<input name="l2t4_tcu_mbist_fail"/>
<input name="l2t4_tcu_mbist_scan_out"/>
<input name="l2t5_tcu_mbist_done"/>
<input name="l2t5_tcu_mbist_fail"/>
<input name="l2t5_tcu_mbist_scan_out"/>
<input name="l2t6_tcu_mbist_done"/>
<input name="l2t6_tcu_mbist_fail"/>
<input name="l2t6_tcu_mbist_scan_out"/>
<input name="l2t7_tcu_mbist_done"/>
<input name="l2t7_tcu_mbist_fail"/>
<input name="l2t7_tcu_mbist_scan_out"/>
<input name="dmu_tcu_mbist_done"/>
<input name="dmu_tcu_mbist_fail"/>
<input name="dmu_tcu_mbist_scan_out"/>
<input name="peu_tcu_mbist_done"/>
<input name="peu_tcu_mbist_fail"/>
<input name="peu_tcu_mbist_scan_out"/>
<input name="rtx_mbist_scan_out"/>
<input name="rdp_rdmc_mbist_scan_out"/>
<input name="tds_mbist_scan_out"/>
<input name="rdp_rdmc_tcu_mbist_done"/>
<input name="rtx_rxc_ipp0_tcu_mbist_done"/>
<input name="rtx_rxc_ipp1_tcu_mbist_done"/>
<input name="rtx_rxc_mb5_tcu_mbist_done"/>
<input name="rtx_rxc_mb6_tcu_mbist_done"/>
<input name="rtx_rxc_zcp0_tcu_mbist_done"/>
<input name="rtx_rxc_zcp1_tcu_mbist_done"/>
<input name="rtx_txc_txe0_tcu_mbist_done"/>
<input name="rtx_txc_txe1_tcu_mbist_done"/>
<input name="tds_smx_tcu_mbist_done"/>
<input name="tds_tdmc_tcu_mbist_done"/>
<input name="rdp_rdmc_tcu_mbist_fail"/>
<input name="rtx_rxc_ipp0_tcu_mbist_fail"/>
<input name="rtx_rxc_ipp1_tcu_mbist_fail"/>
<input name="rtx_rxc_mb5_tcu_mbist_fail"/>
<input name="rtx_rxc_mb6_tcu_mbist_fail"/>
<input name="rtx_rxc_zcp0_tcu_mbist_fail"/>
<input name="rtx_rxc_zcp1_tcu_mbist_fail"/>
<input name="rtx_txc_txe0_tcu_mbist_fail"/>
<input name="rtx_txc_txe1_tcu_mbist_fail"/>
<input name="tds_smx_tcu_mbist_fail"/>
<input name="tds_tdmc_tcu_mbist_fail"/>
<input name="spc4_dmo_dout"/>
<input name="spc6_dmo_dout"/>
<input name="l2t4_dmo_dout"/>
<input name="l2t6_dmo_dout"/>
<input name="rtx_tcu_dmo_data_out"/>
<input name="tds_tcu_dmo_dout"/>
<input name="rdp_tcu_dmo_dout"/>
<input name="spc0_tcu_shscan_scan_in"/>
<input name="spc1_tcu_shscan_scan_in"/>
<input name="spc2_tcu_shscan_scan_in"/>
<input name="spc3_tcu_shscan_scan_in"/>
<input name="spc4_tcu_shscan_scan_in"/>
<input name="spc5_tcu_shscan_scan_in"/>
<input name="spc6_tcu_shscan_scan_in"/>
<input name="spc7_tcu_shscan_scan_in"/>
<input name="l2t0_tcu_shscan_scan_out"/>
<input name="l2t1_tcu_shscan_scan_out"/>
<input name="l2t2_tcu_shscan_scan_out"/>
<input name="l2t3_tcu_shscan_scan_out"/>
<input name="l2t4_tcu_shscan_scan_out"/>
<input name="l2t5_tcu_shscan_scan_out"/>
<input name="l2t6_tcu_shscan_scan_out"/>
<input name="l2t7_tcu_shscan_scan_out"/>
<input name="spc0_ss_complete"/>
<input name="spc1_ss_complete"/>
<input name="spc2_ss_complete"/>
<input name="spc3_ss_complete"/>
<input name="spc4_ss_complete"/>
<input name="spc5_ss_complete"/>
<input name="spc6_ss_complete"/>
<input name="spc7_ss_complete"/>
<input name="spc0_softstop_request"/>
<input name="spc1_softstop_request"/>
<input name="spc2_softstop_request"/>
<input name="spc3_softstop_request"/>
<input name="spc4_softstop_request"/>
<input name="spc5_softstop_request"/>
<input name="spc6_softstop_request"/>
<input name="spc7_softstop_request"/>
<input name="spc0_hardstop_request"/>
<input name="spc1_hardstop_request"/>
<input name="spc2_hardstop_request"/>
<input name="spc3_hardstop_request"/>
<input name="spc4_hardstop_request"/>
<input name="spc5_hardstop_request"/>
<input name="spc6_hardstop_request"/>
<input name="spc7_hardstop_request"/>
<input name="spc0_ncu_core_running_status"/>
<input name="spc1_ncu_core_running_status"/>
<input name="spc2_ncu_core_running_status"/>
<input name="spc3_ncu_core_running_status"/>
<input name="spc4_ncu_core_running_status"/>
<input name="spc5_ncu_core_running_status"/>
<input name="spc6_ncu_core_running_status"/>
<input name="spc7_ncu_core_running_status"/>
<input name="spc0_trigger_pulse"/>
<input name="spc1_trigger_pulse"/>
<input name="spc2_trigger_pulse"/>
<input name="spc3_trigger_pulse"/>
<input name="spc4_trigger_pulse"/>
<input name="spc5_trigger_pulse"/>
<input name="spc6_trigger_pulse"/>
<input name="spc7_trigger_pulse"/>
<input name="rst_tcu_flush_init_req"/>
<input name="rst_tcu_flush_stop_req"/>
<input name="rst_tcu_asicflush_stop_req"/>
<input name="rst_wmr_protect"/>
<input name="POR_"/>
<input name="rst_tcu_clk_stop"/>
<input name="rst_tcu_dbr_gen"/>
<input name="ncu_spc0_core_available"/>
<input name="ncu_spc1_core_available"/>
<input name="ncu_spc2_core_available"/>
<input name="ncu_spc3_core_available"/>
<input name="ncu_spc4_core_available"/>
<input name="ncu_spc5_core_available"/>
<input name="ncu_spc6_core_available"/>
<input name="ncu_spc7_core_available"/>
<input name="ncu_tcu_bank_avail"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="ncu_spc_pm"/>
<input name="ncu_spc_ba01"/>
<input name="ncu_spc_ba23"/>
<input name="ncu_spc_ba45"/>
<input name="ncu_spc_ba67"/>
<input name="stciq_tcu"/>
<input name="srd_tcu_atpgq"/>
<input name="sbs_tcu_scan_out"/>
<input name="mio_tcu_scan_in31"/>
<input name="mio_tcu_stciclk"/>
<input name="mio_tcu_stcicfg"/>
<input name="mio_tcu_stcid"/>
<input name="mio_tcu_io_ac_testmode"/>
<input name="mio_tcu_io_ac_testtrig"/>
<input name="mio_tcu_io_aclk"/>
<input name="mio_tcu_io_bclk"/>
<input name="mio_tcu_io_scan_in"/>
<input name="mio_tcu_io_scan_en"/>
<input name="mio_tcu_trigin"/>
<input name="mio_tcu_bs_scan_out"/>
<input name="mio_ext_cmp_clk"/>
<input name="mio_ext_dr_clk"/>
<input name="mio_tcu_peu_clk_ext"/>
<input name="mio_tcu_niu_clk_ext"/>
<input name="mio_tcu_divider_bypass"/>
<input name="mio_tcu_pll_cmp_bypass"/>
<input name="dbg1_tcu_soc_hard_stop"/>
<input name="dbg1_tcu_soc_asrt_trigout"/>
<input name="spc0_tcu_lbist_done"/>
<input name="spc1_tcu_lbist_done"/>
<input name="spc2_tcu_lbist_done"/>
<input name="spc3_tcu_lbist_done"/>
<input name="spc4_tcu_lbist_done"/>
<input name="spc5_tcu_lbist_done"/>
<input name="spc6_tcu_lbist_done"/>
<input name="spc7_tcu_lbist_done"/>
<input name="spc0_tcu_lbist_scan_out"/>
<input name="spc1_tcu_lbist_scan_out"/>
<input name="spc2_tcu_lbist_scan_out"/>
<input name="spc3_tcu_lbist_scan_out"/>
<input name="spc4_tcu_lbist_scan_out"/>
<input name="spc5_tcu_lbist_scan_out"/>
<input name="spc6_tcu_lbist_scan_out"/>
<input name="spc7_tcu_lbist_scan_out"/>
<output name="tcu_ccu_clk_stop"/>
<output name="tcu_ccu_io_clk_stop"/>
<output name="tcu_mio_tdo"/>
<output name="tcu_mio_tdo_en"/>
<output name="tcu_ncu_stall"/>
<output name="tcu_ncu_vld"/>
<output name="tcu_ncu_data"/>
<output name="tcu_sck_bypass"/>
<output name="tcu_aclk"/>
<output name="tcu_bclk"/>
<output name="tcu_pce_ov"/>
<output name="tcu_scan_en"/>
<output name="tcu_spc0_scan_out"/>
<output name="tcu_spc1_scan_out"/>
<output name="tcu_spc2_scan_out"/>
<output name="tcu_spc3_scan_out"/>
<output name="tcu_spc4_scan_out"/>
<output name="tcu_spc5_scan_out"/>
<output name="tcu_spc6_scan_out"/>
<output name="tcu_spc7_scan_out"/>
<output name="tcu_soca_scan_out"/>
<output name="tcu_socb_scan_out"/>
<output name="tcu_socc_scan_out"/>
<output name="tcu_socd_scan_out"/>
<output name="tcu_soce_scan_out"/>
<output name="tcu_socf_scan_out"/>
<output name="tcu_socg_scan_out"/>
<output name="tcu_soch_scan_out"/>
<output name="tcu_soc0_scan_out"/>
<output name="tcu_soc1_scan_out"/>
<output name="tcu_soc2_scan_out"/>
<output name="tcu_soc3_scan_out"/>
<output name="tcu_soc4_scan_out"/>
<output name="tcu_soc5_scan_out"/>
<output name="tcu_soc6_scan_out"/>
<output name="tcu_peu_scan_out"/>
<output name="tcu_rst_scan_out"/>
<output name="tcu_spc0_aclk"/>
<output name="tcu_spc0_bclk"/>
<output name="tcu_spc0_scan_en"/>
<output name="tcu_spc0_se_scancollar_in"/>
<output name="tcu_spc0_se_scancollar_out"/>
<output name="tcu_spc0_array_wr_inhibit"/>
<output name="tcu_spc1_aclk"/>
<output name="tcu_spc1_bclk"/>
<output name="tcu_spc1_scan_en"/>
<output name="tcu_spc1_se_scancollar_in"/>
<output name="tcu_spc1_se_scancollar_out"/>
<output name="tcu_spc1_array_wr_inhibit"/>
<output name="tcu_spc2_aclk"/>
<output name="tcu_spc2_bclk"/>
<output name="tcu_spc2_scan_en"/>
<output name="tcu_spc2_se_scancollar_in"/>
<output name="tcu_spc2_se_scancollar_out"/>
<output name="tcu_spc2_array_wr_inhibit"/>
<output name="tcu_spc3_aclk"/>
<output name="tcu_spc3_bclk"/>
<output name="tcu_spc3_scan_en"/>
<output name="tcu_spc3_se_scancollar_in"/>
<output name="tcu_spc3_se_scancollar_out"/>
<output name="tcu_spc3_array_wr_inhibit"/>
<output name="tcu_spc4_aclk"/>
<output name="tcu_spc4_bclk"/>
<output name="tcu_spc4_scan_en"/>
<output name="tcu_spc4_se_scancollar_in"/>
<output name="tcu_spc4_se_scancollar_out"/>
<output name="tcu_spc4_array_wr_inhibit"/>
<output name="tcu_spc5_aclk"/>
<output name="tcu_spc5_bclk"/>
<output name="tcu_spc5_scan_en"/>
<output name="tcu_spc5_se_scancollar_in"/>
<output name="tcu_spc5_se_scancollar_out"/>
<output name="tcu_spc5_array_wr_inhibit"/>
<output name="tcu_spc6_aclk"/>
<output name="tcu_spc6_bclk"/>
<output name="tcu_spc6_scan_en"/>
<output name="tcu_spc6_se_scancollar_in"/>
<output name="tcu_spc6_se_scancollar_out"/>
<output name="tcu_spc6_array_wr_inhibit"/>
<output name="tcu_spc7_aclk"/>
<output name="tcu_spc7_bclk"/>
<output name="tcu_spc7_scan_en"/>
<output name="tcu_spc7_se_scancollar_in"/>
<output name="tcu_spc7_se_scancollar_out"/>
<output name="tcu_spc7_array_wr_inhibit"/>
<output name="tcu_asic_aclk"/>
<output name="tcu_asic_bclk"/>
<output name="tcu_asic_scan_en"/>
<output name="tcu_asic_se_scancollar_in"/>
<output name="tcu_asic_se_scancollar_out"/>
<output name="tcu_asic_array_wr_inhibit"/>
<output name="tcu_spc0_clk_stop"/>
<output name="tcu_spc1_clk_stop"/>
<output name="tcu_spc2_clk_stop"/>
<output name="tcu_spc3_clk_stop"/>
<output name="tcu_spc4_clk_stop"/>
<output name="tcu_spc5_clk_stop"/>
<output name="tcu_spc6_clk_stop"/>
<output name="tcu_spc7_clk_stop"/>
<output name="tcu_l2d0_clk_stop"/>
<output name="tcu_l2d1_clk_stop"/>
<output name="tcu_l2d2_clk_stop"/>
<output name="tcu_l2d3_clk_stop"/>
<output name="tcu_l2d4_clk_stop"/>
<output name="tcu_l2d5_clk_stop"/>
<output name="tcu_l2d6_clk_stop"/>
<output name="tcu_l2d7_clk_stop"/>
<output name="tcu_l2t0_clk_stop"/>
<output name="tcu_l2t1_clk_stop"/>
<output name="tcu_l2t2_clk_stop"/>
<output name="tcu_l2t3_clk_stop"/>
<output name="tcu_l2t4_clk_stop"/>
<output name="tcu_l2t5_clk_stop"/>
<output name="tcu_l2t6_clk_stop"/>
<output name="tcu_l2t7_clk_stop"/>
<output name="tcu_l2b0_clk_stop"/>
<output name="tcu_l2b1_clk_stop"/>
<output name="tcu_l2b2_clk_stop"/>
<output name="tcu_l2b3_clk_stop"/>
<output name="tcu_l2b4_clk_stop"/>
<output name="tcu_l2b5_clk_stop"/>
<output name="tcu_l2b6_clk_stop"/>
<output name="tcu_l2b7_clk_stop"/>
<output name="tcu_mcu0_clk_stop"/>
<output name="tcu_mcu0_dr_clk_stop"/>
<output name="tcu_mcu0_io_clk_stop"/>
<output name="tcu_mcu0_fbd_clk_stop"/>
<output name="tcu_mcu1_clk_stop"/>
<output name="tcu_mcu1_dr_clk_stop"/>
<output name="tcu_mcu1_io_clk_stop"/>
<output name="tcu_mcu1_fbd_clk_stop"/>
<output name="tcu_mcu2_clk_stop"/>
<output name="tcu_mcu2_dr_clk_stop"/>
<output name="tcu_mcu2_io_clk_stop"/>
<output name="tcu_mcu2_fbd_clk_stop"/>
<output name="tcu_mcu3_clk_stop"/>
<output name="tcu_mcu3_dr_clk_stop"/>
<output name="tcu_mcu3_io_clk_stop"/>
<output name="tcu_mcu3_fbd_clk_stop"/>
<output name="tcu_ccx_clk_stop"/>
<output name="tcu_sii_clk_stop"/>
<output name="tcu_sii_io_clk_stop"/>
<output name="tcu_sio_clk_stop"/>
<output name="tcu_sio_io_clk_stop"/>
<output name="tcu_ncu_clk_stop"/>
<output name="tcu_ncu_io_clk_stop"/>
<output name="tcu_efu_clk_stop"/>
<output name="tcu_efu_io_clk_stop"/>
<output name="tcu_rst_clk_stop"/>
<output name="tcu_rst_io_clk_stop"/>
<output name="tcu_dmu_io_clk_stop"/>
<output name="tcu_rdp_io_clk_stop"/>
<output name="tcu_mac_io_clk_stop"/>
<output name="tcu_rtx_io_clk_stop"/>
<output name="tcu_tds_io_clk_stop"/>
<output name="tcu_peu_pc_clk_stop"/>
<output name="tcu_peu_io_clk_stop"/>
<output name="tcu_mcu_testmode"/>
<output name="tcu_dectest"/>
<output name="tcu_muxtest"/>
<output name="tcu_sii_data"/>
<output name="tcu_sii_vld"/>
<output name="tcu_efu_rowaddr"/>
<output name="tcu_efu_coladdr"/>
<output name="tcu_efu_read_en"/>
<output name="tcu_efu_read_mode"/>
<output name="tcu_efu_read_start"/>
<output name="tcu_efu_fuse_bypass"/>
<output name="tcu_efu_dest_sample"/>
<output name="tcu_efu_data_in"/>
<output name="tcu_efu_updatedr"/>
<output name="tcu_efu_shiftdr"/>
<output name="tcu_efu_capturedr"/>
<output name="tck"/>
<output name="tcu_efu_rvclr"/>
<output name="tcu_rst_efu_done"/>
<output name="tcu_test_protect"/>
<output name="tcu_dbr_gateoff"/>
<output name="tcu_spc_mbist_start"/>
<output name="tcu_mbist_bisi_en"/>
<output name="tcu_mbist_user_mode"/>
<output name="tcu_spc0_mbist_scan_out"/>
<output name="tcu_spc1_mbist_scan_out"/>
<output name="tcu_spc2_mbist_scan_out"/>
<output name="tcu_spc3_mbist_scan_out"/>
<output name="tcu_spc4_mbist_scan_out"/>
<output name="tcu_spc5_mbist_scan_out"/>
<output name="tcu_spc6_mbist_scan_out"/>
<output name="tcu_spc7_mbist_scan_out"/>
<output name="tcu_sii_mbist_start"/>
<output name="tcu_sii_mbist_scan_in"/>
<output name="tcu_sio_mbist_start"/>
<output name="tcu_sio_mbist_scan_in"/>
<output name="tcu_ncu_mbist_start"/>
<output name="tcu_ncu_mbist_scan_in"/>
<output name="tcu_mcu0_mbist_start"/>
<output name="tcu_mcu0_mbist_scan_in"/>
<output name="tcu_mcu1_mbist_start"/>
<output name="tcu_mcu1_mbist_scan_in"/>
<output name="tcu_mcu2_mbist_start"/>
<output name="tcu_mcu2_mbist_scan_in"/>
<output name="tcu_mcu3_mbist_start"/>
<output name="tcu_mcu3_mbist_scan_in"/>
<output name="tcu_l2b0_mbist_start"/>
<output name="tcu_l2b0_mbist_scan_in"/>
<output name="tcu_l2b1_mbist_start"/>
<output name="tcu_l2b1_mbist_scan_in"/>
<output name="tcu_l2b2_mbist_start"/>
<output name="tcu_l2b2_mbist_scan_in"/>
<output name="tcu_l2b3_mbist_start"/>
<output name="tcu_l2b3_mbist_scan_in"/>
<output name="tcu_l2b4_mbist_start"/>
<output name="tcu_l2b4_mbist_scan_in"/>
<output name="tcu_l2b5_mbist_start"/>
<output name="tcu_l2b5_mbist_scan_in"/>
<output name="tcu_l2b6_mbist_start"/>
<output name="tcu_l2b6_mbist_scan_in"/>
<output name="tcu_l2b7_mbist_start"/>
<output name="tcu_l2b7_mbist_scan_in"/>
<output name="tcu_l2t0_mbist_start"/>
<output name="tcu_l2t0_mbist_scan_in"/>
<output name="tcu_l2t1_mbist_start"/>
<output name="tcu_l2t1_mbist_scan_in"/>
<output name="tcu_l2t2_mbist_start"/>
<output name="tcu_l2t2_mbist_scan_in"/>
<output name="tcu_l2t3_mbist_start"/>
<output name="tcu_l2t3_mbist_scan_in"/>
<output name="tcu_l2t4_mbist_start"/>
<output name="tcu_l2t4_mbist_scan_in"/>
<output name="tcu_l2t5_mbist_start"/>
<output name="tcu_l2t5_mbist_scan_in"/>
<output name="tcu_l2t6_mbist_start"/>
<output name="tcu_l2t6_mbist_scan_in"/>
<output name="tcu_l2t7_mbist_start"/>
<output name="tcu_l2t7_mbist_scan_in"/>
<output name="tcu_dmu_mbist_start"/>
<output name="tcu_dmu_mbist_scan_in"/>
<output name="tcu_peu_mbist_start"/>
<output name="tcu_peu_mbist_scan_in"/>
<output name="tcu_rdp_rdmc_mbist_start"/>
<output name="tcu_rtx_rxc_ipp0_mbist_start"/>
<output name="tcu_rtx_rxc_ipp1_mbist_start"/>
<output name="tcu_rtx_rxc_mb5_mbist_start"/>
<output name="tcu_rtx_rxc_mb6_mbist_start"/>
<output name="tcu_rtx_rxc_zcp0_mbist_start"/>
<output name="tcu_rtx_rxc_zcp1_mbist_start"/>
<output name="tcu_rtx_txc_txe0_mbist_start"/>
<output name="tcu_rtx_txc_txe1_mbist_start"/>
<output name="tcu_tds_smx_mbist_start"/>
<output name="tcu_tds_tdmc_mbist_start"/>
<output name="rtx_mbist_scan_in"/>
<output name="rdp_rdmc_mbist_scan_in"/>
<output name="tds_mbist_scan_in"/>
<output name="dmo_coresel"/>
<output name="dmo_dcmuxctl"/>
<output name="dmo_icmuxctl"/>
<output name="dmo_l2tsel"/>
<output name="dmo_tagmuxctl"/>
<output name="tcu_rtx_dmo_ctl"/>
<output name="tcu_spc0_shscan_scan_out"/>
<output name="tcu_spc1_shscan_scan_out"/>
<output name="tcu_spc2_shscan_scan_out"/>
<output name="tcu_spc3_shscan_scan_out"/>
<output name="tcu_spc4_shscan_scan_out"/>
<output name="tcu_spc5_shscan_scan_out"/>
<output name="tcu_spc6_shscan_scan_out"/>
<output name="tcu_spc7_shscan_scan_out"/>
<output name="tcu_spc_shscan_aclk"/>
<output name="tcu_spc_shscan_bclk"/>
<output name="tcu_spc_shscan_scan_en"/>
<output name="tcu_spc_shscan_pce_ov"/>
<output name="tcu_spc0_shscan_clk_stop"/>
<output name="tcu_spc1_shscan_clk_stop"/>
<output name="tcu_spc2_shscan_clk_stop"/>
<output name="tcu_spc3_shscan_clk_stop"/>
<output name="tcu_spc4_shscan_clk_stop"/>
<output name="tcu_spc5_shscan_clk_stop"/>
<output name="tcu_spc6_shscan_clk_stop"/>
<output name="tcu_spc7_shscan_clk_stop"/>
<output name="tcu_spc_shscanid"/>
<output name="tcu_l2t0_shscan_scan_in"/>
<output name="tcu_l2t1_shscan_scan_in"/>
<output name="tcu_l2t2_shscan_scan_in"/>
<output name="tcu_l2t3_shscan_scan_in"/>
<output name="tcu_l2t4_shscan_scan_in"/>
<output name="tcu_l2t5_shscan_scan_in"/>
<output name="tcu_l2t6_shscan_scan_in"/>
<output name="tcu_l2t7_shscan_scan_in"/>
<output name="tcu_l2t_shscan_aclk"/>
<output name="tcu_l2t_shscan_bclk"/>
<output name="tcu_l2t_shscan_scan_en"/>
<output name="tcu_l2t_shscan_pce_ov"/>
<output name="tcu_l2t0_shscan_clk_stop"/>
<output name="tcu_l2t1_shscan_clk_stop"/>
<output name="tcu_l2t2_shscan_clk_stop"/>
<output name="tcu_l2t3_shscan_clk_stop"/>
<output name="tcu_l2t4_shscan_clk_stop"/>
<output name="tcu_l2t5_shscan_clk_stop"/>
<output name="tcu_l2t6_shscan_clk_stop"/>
<output name="tcu_l2t7_shscan_clk_stop"/>
<output name="tcu_ss_mode"/>
<output name="tcu_do_mode"/>
<output name="tcu_ss_request"/>
<output name="tcu_rst_asicflush_stop_ack"/>
<output name="tcu_rst_flush_init_ack"/>
<output name="tcu_rst_flush_stop_ack"/>
<output name="tcu_bisx_done"/>
<output name="tcu_rst_scan_mode"/>
<output name="tcu_se_scancollar_in"/>
<output name="tcu_se_scancollar_out"/>
<output name="tcu_array_bypass"/>
<output name="tcu_array_wr_inhibit"/>
<output name="tcu_mio_pins_scan_out"/>
<output name="tcu_mio_dmo_data"/>
<output name="tcu_mio_mbist_done"/>
<output name="tcu_mio_mbist_fail"/>
<output name="tcu_mio_trigout"/>
<output name="tcu_mio_jtag_membist_mode"/>
<output name="tcu_mio_clk_stop"/>
<output name="tcu_mio_bs_scan_in"/>
<output name="tcu_mio_bs_scan_en"/>
<output name="tcu_mio_bs_clk"/>
<output name="tcu_mio_bs_aclk"/>
<output name="tcu_mio_bs_bclk"/>
<output name="tcu_mio_bs_uclk"/>
<output name="tcu_mio_bs_mode_ctl"/>
<output name="tcu_mio_dmo_sync"/>
<output name="tcu_stciclk"/>
<output name="tcu_stcicfg"/>
<output name="tcu_stcid"/>
<output name="tcu_srd_atpgse"/>
<output name="tcu_srd_atpgd"/>
<output name="tcu_srd_atpgmode"/>
<output name="tcu_sbs_enbstx"/>
<output name="tcu_sbs_enbsrx"/>
<output name="tcu_sbs_scan_en"/>
<output name="tcu_sbs_clk"/>
<output name="tcu_sbs_aclk"/>
<output name="tcu_sbs_bclk"/>
<output name="tcu_sbs_uclk"/>
<output name="tcu_sbs_scan_in"/>
<output name="tcu_sbs_acmode"/>
<output name="tcu_sbs_actestsignal"/>
<output name="tcu_sbs_enbspt"/>
<output name="tcu_sbs_bsinitclk"/>
<output name="tcu_peu_entestcfg"/>
<output name="tcu_mio_scan_out31"/>
<output name="tcu_mio_stciq"/>
<output name="tcu_peu_clk_ext"/>
<output name="tcu_ccu_ext_cmp_clk"/>
<output name="tcu_ccu_ext_dr_clk"/>
<output name="mac_125rx_test_clk"/>
<output name="mac_125tx_test_clk"/>
<output name="mac_156rx_test_clk"/>
<output name="mac_156tx_test_clk"/>
<output name="mac_312rx_test_clk"/>
<output name="mac_312tx_test_clk"/>
<output name="tcu_peu_testmode"/>
<output name="tcu_mac_testmode"/>
<output name="tcu_div_bypass"/>
<output name="tcu_ccu_mux_sel"/>
<output name="tcu_ccu_clk_stretch"/>
<output name="tcu_mio_bs_highz_l"/>
<output name="tcu_db0_clk_stop"/>
<output name="tcu_db1_clk_stop"/>
<output name="tcu_spc_lbist_start"/>
<output name="tcu_spc_lbist_scan_in"/>
<output name="tcu_spc_lbist_pgm"/>
<output name="tcu_spc0_test_mode"/>
<output name="tcu_spc1_test_mode"/>
<output name="tcu_spc2_test_mode"/>
<output name="tcu_spc3_test_mode"/>
<output name="tcu_spc4_test_mode"/>
<output name="tcu_spc5_test_mode"/>
<output name="tcu_spc6_test_mode"/>
<output name="tcu_spc7_test_mode"/>
<output name="tcu_atpg_mode"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="358" nStmts="0" nExprs="150" nInputs="299" nOutputs="377" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="151" />
</block>
<block name="tcu_ucbbusin8_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_siclk_in"/>
<input name="tcu_soclk_in"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="182" nStmts="0" nExprs="76" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="29" nOther="77" />
</block>
<block name="tcu_ucbbusout8_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_siclk_in"/>
<input name="tcu_soclk_in"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="52" nStmts="0" nExprs="17" nInputs="12" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="18" />
</block>
<block name="tcu_ucb_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_se"/>
<input name="tcu_int_ce_ucb"/>
<input name="tcu_pce_ov"/>
<input name="tcu_tp_sync_2io"/>
<input name="ac_test_mode"/>
<input name="jtag_creg_addr"/>
<input name="jtag_creg_data"/>
<input name="jtag_creg_rd_en"/>
<input name="jtag_creg_wr_en"/>
<input name="jtag_creg_addr_en"/>
<input name="jtag_creg_data_en"/>
<input name="jtag_ucb_data_ack"/>
<input name="csr_ucb_data"/>
<input name="dbg_creg_access"/>
<input name="dbg_creg_addr"/>
<input name="dbg_creg_data"/>
<input name="dbg_creg_wr_en"/>
<input name="dbg_creg_addr_en"/>
<input name="dbg_creg_data_en"/>
<input name="ncu_tcu_vld"/>
<input name="ncu_tcu_data"/>
<input name="ncu_tcu_stall"/>
<output name="scan_out"/>
<output name="tcu_test_protect"/>
<output name="ucb_data_out"/>
<output name="ucb_jtag_data_rdy"/>
<output name="ucb_csr_wr"/>
<output name="ucb_csr_addr"/>
<output name="tcu_ncu_stall"/>
<output name="tcu_ncu_vld"/>
<output name="tcu_ncu_data"/>
<complexity cyclo1="23" cyclo2="23" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="22" />
<volume nNodes="400" nStmts="6" nExprs="153" nInputs="26" nOutputs="9" nParams="0" nAlwaysClocks="12" nBAssign="8" nNBAssign="0" nWAssign="69" nOther="152" />
</block>
<block name="vf_rcd_cml_byp_mux">
<input name="sel"/>
<input name="n1"/>
<input name="n2"/>
<input name="p1"/>
<input name="p2"/>
<input name="vdq"/>
<output name="on"/>
<output name="op"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="16" nStmts="0" nExprs="0" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="9" />
</block>
<block name="vf_refclk_ssr_lite">
<input name="clkssr_lite_pwrdn"/>
<input name="clkssr_litex"/>
<input name="clkssr_lite"/>
<output name="clkssr_lite_b_30x"/>
<output name="clkssr_lite_b_31x"/>
<output name="clkssr_lite_b_30"/>
<output name="clkssr_lite_b_31"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="18" nStmts="0" nExprs="0" nInputs="3" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="8" />
</block>
<block name="vf_refclk_ssr">
<input name="cl_refclkx"/>
<input name="fbd_refclk"/>
<input name="refclk_pwrdn"/>
<input name="fbd_refclkx"/>
<input name="cl_refclk"/>
<input name="vdq"/>
<output name="refclk_ssr_1x"/>
<output name="refclk_ssr_3x"/>
<output name="refclk_ssr_1"/>
<output name="refclk_ssr_lite"/>
<output name="refclk_ssr_5"/>
<output name="refclk_ssr_4"/>
<output name="refclk_fsr"/>
<output name="refclk_ssr_litex"/>
<output name="refclk_fsrx"/>
<output name="refclk_ssr_2"/>
<output name="pwrdn_fsr"/>
<output name="pwrdn_ssr_lite"/>
<output name="refclk_ssr_5x"/>
<output name="refclk_ssr_3"/>
<output name="refclk_ssr_2x"/>
<output name="refclk_ssr_4x"/>
<output name="vdq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="53" nStmts="0" nExprs="0" nInputs="6" nOutputs="17" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="30" nOther="23" />
</block>
<block name="ANTENNA_COREIF_B6_2">
<input name="BSINITCLK"/>
<input name="FCLK"/>
<input name="FCLRZ"/>
<input name="FDI"/>
<input name="REFCLKN"/>
<input name="REFCLKP"/>
<input name="RXN0"/>
<input name="RXN1"/>
<input name="RXN2"/>
<input name="RXN3"/>
<input name="RXN4"/>
<input name="RXN5"/>
<input name="RXP0"/>
<input name="RXP1"/>
<input name="RXP2"/>
<input name="RXP3"/>
<input name="RXP4"/>
<input name="RXP5"/>
<input name="STCICLK"/>
<input name="STCID"/>
<input name="TESTCLKR"/>
<input name="TESTCLKT"/>
<input name="VDD"/>
<input name="VDDA"/>
<input name="VDDD"/>
<input name="VDDR"/>
<input name="VDDT"/>
<input name="VSS"/>
<input name="VSSA"/>
<input name="CFGTX0"/>
<input name="CFGTX1"/>
<input name="CFGRX5"/>
<input name="CFGRX1"/>
<input name="CFGRX0"/>
<input name="CFGPLL"/>
<input name="TXBCLKIN"/>
<input name="STCICFG"/>
<input name="TD0"/>
<input name="CFGRX4"/>
<input name="CFGRX3"/>
<input name="CFGRX2"/>
<input name="TD1"/>
<input name="TESTCFG"/>
<input name="RXBCLKIN"/>
<input name="AMUX"/>
<input name="VDDA"/>
<input name="VDDC"/>
<input name="VDDD"/>
<input name="VDDR"/>
<input name="VDDT"/>
<input name="VSS"/>
<input name="VSSA"/>
<input name="BSINITCLK"/>
<input name="CFGPLL"/>
<input name="CORE_FCLK"/>
<input name="CORE_FCLRZ"/>
<input name="CORE_FDI"/>
<input name="MS_STCIQ"/>
<input name="MS_TX_DUMMY_PATTGSYNC"/>
<input name="PLL_LOCK"/>
<input name="RX0_CORE_CFGRX"/>
<input name="RX0_CORE_RXBCLKIN"/>
<input name="RX0_TILE_BERT_COUNTER_EN"/>
<input name="RX0_TILE_BSRXN"/>
<input name="RX0_TILE_BSRXP"/>
<input name="RX0_TILE_LOSORBEACON"/>
<input name="RX0_TILE_TESTFAIL"/>
<input name="RX0_TILE_RD"/>
<input name="RX0_TILE_RXBCLK"/>
<input name="RX0_TILE_SCANOUTHOLD"/>
<input name="RX0_TILE_SYNC"/>
<input name="RX1_CORE_CFGRX"/>
<input name="RX1_CORE_RXBCLKIN"/>
<input name="RX1_TILE_BERT_COUNTER_EN"/>
<input name="RX1_TILE_BSRXN"/>
<input name="RX1_TILE_BSRXP"/>
<input name="RX1_TILE_LOSORBEACON"/>
<input name="RX1_TILE_TESTFAIL"/>
<input name="RX1_TILE_RD"/>
<input name="RX1_TILE_RXBCLK"/>
<input name="RX1_TILE_SCANOUTHOLD"/>
<input name="RX1_TILE_SYNC"/>
<input name="RX2_CORE_CFGRX"/>
<input name="RX2_CORE_RXBCLKIN"/>
<input name="RX2_TILE_BERT_COUNTER_EN"/>
<input name="RX2_TILE_BSRXN"/>
<input name="RX2_TILE_BSRXP"/>
<input name="RX2_TILE_LOSORBEACON"/>
<input name="RX2_TILE_TESTFAIL"/>
<input name="RX2_TILE_RD"/>
<input name="RX2_TILE_RXBCLK"/>
<input name="RX2_TILE_SCANOUTHOLD"/>
<input name="RX2_TILE_SYNC"/>
<input name="RX3_CORE_CFGRX"/>
<input name="RX3_CORE_RXBCLKIN"/>
<input name="RX3_TILE_BERT_COUNTER_EN"/>
<input name="RX3_TILE_BSRXN"/>
<input name="RX3_TILE_BSRXP"/>
<input name="RX3_TILE_LOSORBEACON"/>
<input name="RX3_TILE_TESTFAIL"/>
<input name="RX3_TILE_RD"/>
<input name="RX3_TILE_RXBCLK"/>
<input name="RX3_TILE_SCANOUTHOLD"/>
<input name="RX3_TILE_SYNC"/>
<input name="RX4_CORE_CFGRX"/>
<input name="RX4_CORE_RXBCLKIN"/>
<input name="RX4_TILE_BERT_COUNTER_EN"/>
<input name="RX4_TILE_BSRXN"/>
<input name="RX4_TILE_BSRXP"/>
<input name="RX4_TILE_LOSORBEACON"/>
<input name="RX4_TILE_TESTFAIL"/>
<input name="RX4_TILE_RD"/>
<input name="RX4_TILE_RXBCLK"/>
<input name="RX4_TILE_SCANOUTHOLD"/>
<input name="RX4_TILE_SYNC"/>
<input name="RX5_CORE_CFGRX"/>
<input name="RX5_CORE_RXBCLKIN"/>
<input name="RX5_TILE_BERT_COUNTER_EN"/>
<input name="RX5_TILE_BSRXN"/>
<input name="RX5_TILE_BSRXP"/>
<input name="RX5_TILE_LOSORBEACON"/>
<input name="RX5_TILE_TESTFAIL"/>
<input name="RX5_TILE_RD"/>
<input name="RX5_TILE_RXBCLK"/>
<input name="RX5_TILE_SCANOUTHOLD"/>
<input name="RX5_TILE_SYNC"/>
<input name="STCICFG"/>
<input name="STCICLK"/>
<input name="STCID"/>
<input name="TESTCFG"/>
<input name="TESTCLKR"/>
<input name="TESTCLKT"/>
<input name="TX0_CORE_CFGTX"/>
<input name="TX0_CORE_TD"/>
<input name="TX0_CORE_TXBCLKIN"/>
<input name="TX0_CORE_TX_LLE"/>
<input name="TX0_CORE_TX_LLO"/>
<input name="TX0_TILE_PATTFAIL"/>
<input name="TX0_TILE_RDTCTIP"/>
<input name="TX0_TILE_SCANOUTHOLD"/>
<input name="TX0_TILE_TXBCLK"/>
<input name="TX1_CORE_CFGTX"/>
<input name="TX1_CORE_TD"/>
<input name="TX1_CORE_TXBCLKIN"/>
<input name="TX1_CORE_TX_LLE"/>
<input name="TX1_CORE_TX_LLO"/>
<input name="TX1_TILE_PATTFAIL"/>
<input name="TX1_TILE_RDTCTIP"/>
<input name="TX1_TILE_SCANOUTHOLD"/>
<input name="TX1_TILE_TXBCLK"/>
<input name="VDD"/>
<input name="VSS"/>
<input name="BSINITCLK"/>
<input name="CFGPLL"/>
<input name="CFGRX0"/>
<input name="CFGRX1"/>
<input name="CFGRX2"/>
<input name="CFGRX3"/>
<input name="CFGRX4"/>
<input name="CFGRX5"/>
<input name="CFGTX0"/>
<input name="CFGTX1"/>
<input name="FCLK"/>
<input name="FCLRZ"/>
<input name="FDI"/>
<input name="FDO"/>
<input name="RD0"/>
<input name="RD1"/>
<input name="RD2"/>
<input name="RD3"/>
<input name="RD4"/>
<input name="RD5"/>
<input name="RDLL0"/>
<input name="RDLL1"/>
<input name="RDLL2"/>
<input name="RDLL3"/>
<input name="RDLL4"/>
<input name="RDLL5"/>
<input name="REFCLKN"/>
<input name="REFCLKP"/>
<input name="RXBCLK"/>
<input name="RXBCLKIN"/>
<input name="RXBCLKLLN"/>
<input name="RXBCLKLLP"/>
<input name="STCICFG"/>
<input name="STCICLK"/>
<input name="STCID"/>
<input name="STCIQ"/>
<input name="STSPLL"/>
<input name="STSRX0"/>
<input name="STSRX1"/>
<input name="STSRX2"/>
<input name="STSRX3"/>
<input name="STSRX4"/>
<input name="STSRX5"/>
<input name="STSTX0"/>
<input name="STSTX1"/>
<input name="TD0"/>
<input name="TD1"/>
<input name="TESTCFG"/>
<input name="TESTCLKR"/>
<input name="TESTCLKT"/>
<input name="TXBCLK"/>
<input name="TXBCLKIN"/>
<input name="VSS"/>
<output name="AMUX"/>
<output name="FDO"/>
<output name="STCIQ"/>
<output name="TXN0"/>
<output name="TXN1"/>
<output name="TXP0"/>
<output name="TXP1"/>
<output name="STSPLL"/>
<output name="STSTX0"/>
<output name="STSTX1"/>
<output name="RD3"/>
<output name="RD2"/>
<output name="RD1"/>
<output name="RD0"/>
<output name="RDLL3"/>
<output name="RD5"/>
<output name="TXBCLK"/>
<output name="RXBCLK"/>
<output name="STSRX1"/>
<output name="RDLL1"/>
<output name="STSRX4"/>
<output name="STSRX3"/>
<output name="RD4"/>
<output name="RDLL2"/>
<output name="RDLL4"/>
<output name="STSRX2"/>
<output name="RDLL0"/>
<output name="RDLL5"/>
<output name="RXBCLKLLN"/>
<output name="STSRX0"/>
<output name="RXBCLKLLP"/>
<output name="STSRX5"/>
<output name="AMUX"/>
<output name="CORE_FDO"/>
<output name="ENREFCLKBYPASS"/>
<output name="MS_COREIF_AFR_ENABLE"/>
<output name="MS_COREIF_AFR_FREQ"/>
<output name="MS_COREIF_ASEL"/>
<output name="MS_COREIF_ENATPG"/>
<output name="MS_COREIF_ENBSTX"/>
<output name="MS_COREIF_ENTESTCLK"/>
<output name="MS_COREIF_ENTESTCLKTRST"/>
<output name="MS_COREIF_EN_RXDRV"/>
<output name="MS_COREIF_EN_TXDRV"/>
<output name="MS_COREIF_IBIAS_TRIM"/>
<output name="MS_COREIF_LOOPBACK"/>
<output name="MS_COREIF_SEL_RAMPRX"/>
<output name="MS_COREIF_SEL_RAMPTX"/>
<output name="MS_COREIF_SOTRIM"/>
<output name="MS_COREIF_STCICFGMODE"/>
<output name="MS_COREIF_STCIRSTN"/>
<output name="MS_COREIF_STCISHIFT"/>
<output name="MS_COREIF_STCIUPDATE"/>
<output name="MS_CORE_STD"/>
<output name="MS_ENVDDC"/>
<output name="MS_EN_BANDGAP"/>
<output name="MS_SEL_VRES"/>
<output name="MS_STCID"/>
<output name="MS_TESTPATT"/>
<output name="MS_TX_DUMMY_HQRATE"/>
<output name="MS_TX_DUMMY_INVPAIR"/>
<output name="MS_TX_DUMMY_QRATE"/>
<output name="PLLON"/>
<output name="PLL_COREIF_REGHI"/>
<output name="PLL_DIV"/>
<output name="PLL_CP_CURRENT"/>
<output name="PLL_CP_CURRENT2"/>
<output name="PLL_VREFSEL"/>
<output name="PLL_START"/>
<output name="RX0_COREIF_BSINITCLK"/>
<output name="RX0_COREIF_BSINRXN"/>
<output name="RX0_COREIF_BSINRXP"/>
<output name="RX0_COREIF_BS_PU"/>
<output name="RX0_COREIF_CBIST"/>
<output name="RX0_COREIF_CDR"/>
<output name="RX0_COREIF_DSEL"/>
<output name="RX0_COREIF_EN8"/>
<output name="RX0_COREIF_ENBIAS"/>
<output name="RX0_COREIF_ENBSLEV"/>
<output name="RX0_COREIF_ENCM0P25"/>
<output name="RX0_COREIF_ENCM0P95"/>
<output name="RX0_COREIF_ENCMGND"/>
<output name="RX0_COREIF_ENCMVDDT"/>
<output name="RX0_COREIF_ENCOMMA"/>
<output name="RX0_COREIF_ENDATALPBK"/>
<output name="RX0_COREIF_ENINTAC"/>
<output name="RX0_COREIF_ENJOG"/>
<output name="RX0_COREIF_ENLOSD"/>
<output name="RX0_COREIF_ENLOSDLPBK"/>
<output name="RX0_COREIF_ENTESTCLK"/>
<output name="RX0_COREIF_ENTESTCLKRRST"/>
<output name="RX0_COREIF_ENVDDC"/>
<output name="RX0_COREIF_EQ"/>
<output name="RX0_COREIF_HQRATE"/>
<output name="RX0_COREIF_INVPAIR"/>
<output name="RX0_COREIF_LOOPDATA_NOT_CLOCKS"/>
<output name="RX0_COREIF_LOSORBEACON"/>
<output name="RX0_COREIF_LOSREFSEL"/>
<output name="RX0_COREIF_LOSTRIM"/>
<output name="RX0_COREIF_PLL_LOCK"/>
<output name="RX0_COREIF_QINRLPBACK"/>
<output name="RX0_COREIF_QRATE"/>
<output name="RX0_COREIF_RD"/>
<output name="RX0_COREIF_RTRIM"/>
<output name="RX0_COREIF_RXASEL"/>
<output name="RX0_COREIF_RXBCLK"/>
<output name="RX0_COREIF_RXON"/>
<output name="RX0_COREIF_RX_LL"/>
<output name="RX0_COREIF_SELECT_LOOPDATA2"/>
<output name="RX0_COREIF_STCICFGMODE"/>
<output name="RX0_COREIF_STCIDBGMODE"/>
<output name="RX0_COREIF_STCIQ"/>
<output name="RX0_COREIF_STCISHIFT"/>
<output name="RX0_COREIF_STCIUPDATE"/>
<output name="RX0_COREIF_STSRX"/>
<output name="RX1_COREIF_BSINITCLK"/>
<output name="RX1_COREIF_BSINRXN"/>
<output name="RX1_COREIF_BSINRXP"/>
<output name="RX1_COREIF_BS_PU"/>
<output name="RX1_COREIF_CBIST"/>
<output name="RX1_COREIF_CDR"/>
<output name="RX1_COREIF_DSEL"/>
<output name="RX1_COREIF_EN8"/>
<output name="RX1_COREIF_ENBIAS"/>
<output name="RX1_COREIF_ENBSLEV"/>
<output name="RX1_COREIF_ENCM0P25"/>
<output name="RX1_COREIF_ENCM0P95"/>
<output name="RX1_COREIF_ENCMGND"/>
<output name="RX1_COREIF_ENCMVDDT"/>
<output name="RX1_COREIF_ENCOMMA"/>
<output name="RX1_COREIF_ENDATALPBK"/>
<output name="RX1_COREIF_ENINTAC"/>
<output name="RX1_COREIF_ENJOG"/>
<output name="RX1_COREIF_ENLOSD"/>
<output name="RX1_COREIF_ENLOSDLPBK"/>
<output name="RX1_COREIF_ENTESTCLK"/>
<output name="RX1_COREIF_ENTESTCLKRRST"/>
<output name="RX1_COREIF_ENVDDC"/>
<output name="RX1_COREIF_EQ"/>
<output name="RX1_COREIF_HQRATE"/>
<output name="RX1_COREIF_INVPAIR"/>
<output name="RX1_COREIF_LOOPDATA_NOT_CLOCKS"/>
<output name="RX1_COREIF_LOSORBEACON"/>
<output name="RX1_COREIF_LOSREFSEL"/>
<output name="RX1_COREIF_LOSTRIM"/>
<output name="RX1_COREIF_PLL_LOCK"/>
<output name="RX1_COREIF_QINRLPBACK"/>
<output name="RX1_COREIF_QRATE"/>
<output name="RX1_COREIF_RD"/>
<output name="RX1_COREIF_RTRIM"/>
<output name="RX1_COREIF_RXASEL"/>
<output name="RX1_COREIF_RXBCLK"/>
<output name="RX1_COREIF_RXON"/>
<output name="RX1_COREIF_RX_LL"/>
<output name="RX1_COREIF_SELECT_LOOPDATA2"/>
<output name="RX1_COREIF_STCICFGMODE"/>
<output name="RX1_COREIF_STCIDBGMODE"/>
<output name="RX1_COREIF_STCIQ"/>
<output name="RX1_COREIF_STCISHIFT"/>
<output name="RX1_COREIF_STCIUPDATE"/>
<output name="RX1_COREIF_STSRX"/>
<output name="RX2_COREIF_BSINITCLK"/>
<output name="RX2_COREIF_BSINRXN"/>
<output name="RX2_COREIF_BSINRXP"/>
<output name="RX2_COREIF_BS_PU"/>
<output name="RX2_COREIF_CBIST"/>
<output name="RX2_COREIF_CDR"/>
<output name="RX2_COREIF_DSEL"/>
<output name="RX2_COREIF_EN8"/>
<output name="RX2_COREIF_ENBIAS"/>
<output name="RX2_COREIF_ENBSLEV"/>
<output name="RX2_COREIF_ENCM0P25"/>
<output name="RX2_COREIF_ENCM0P95"/>
<output name="RX2_COREIF_ENCMGND"/>
<output name="RX2_COREIF_ENCMVDDT"/>
<output name="RX2_COREIF_ENCOMMA"/>
<output name="RX2_COREIF_ENDATALPBK"/>
<output name="RX2_COREIF_ENINTAC"/>
<output name="RX2_COREIF_ENJOG"/>
<output name="RX2_COREIF_ENLOSD"/>
<output name="RX2_COREIF_ENLOSDLPBK"/>
<output name="RX2_COREIF_ENTESTCLK"/>
<output name="RX2_COREIF_ENTESTCLKRRST"/>
<output name="RX2_COREIF_ENVDDC"/>
<output name="RX2_COREIF_EQ"/>
<output name="RX2_COREIF_HQRATE"/>
<output name="RX2_COREIF_INVPAIR"/>
<output name="RX2_COREIF_LOOPDATA_NOT_CLOCKS"/>
<output name="RX2_COREIF_LOSORBEACON"/>
<output name="RX2_COREIF_LOSREFSEL"/>
<output name="RX2_COREIF_LOSTRIM"/>
<output name="RX2_COREIF_PLL_LOCK"/>
<output name="RX2_COREIF_QINRLPBACK"/>
<output name="RX2_COREIF_QRATE"/>
<output name="RX2_COREIF_RD"/>
<output name="RX2_COREIF_RTRIM"/>
<output name="RX2_COREIF_RXASEL"/>
<output name="RX2_COREIF_RXBCLK"/>
<output name="RX2_COREIF_RXON"/>
<output name="RX2_COREIF_RX_LL"/>
<output name="RX2_COREIF_SELECT_LOOPDATA2"/>
<output name="RX2_COREIF_STCICFGMODE"/>
<output name="RX2_COREIF_STCIDBGMODE"/>
<output name="RX2_COREIF_STCIQ"/>
<output name="RX2_COREIF_STCISHIFT"/>
<output name="RX2_COREIF_STCIUPDATE"/>
<output name="RX2_COREIF_STSRX"/>
<output name="RX3_COREIF_BSINITCLK"/>
<output name="RX3_COREIF_BSINRXN"/>
<output name="RX3_COREIF_BSINRXP"/>
<output name="RX3_COREIF_BS_PU"/>
<output name="RX3_COREIF_CBIST"/>
<output name="RX3_COREIF_CDR"/>
<output name="RX3_COREIF_DSEL"/>
<output name="RX3_COREIF_EN8"/>
<output name="RX3_COREIF_ENBIAS"/>
<output name="RX3_COREIF_ENBSLEV"/>
<output name="RX3_COREIF_ENCM0P25"/>
<output name="RX3_COREIF_ENCM0P95"/>
<output name="RX3_COREIF_ENCMGND"/>
<output name="RX3_COREIF_ENCMVDDT"/>
<output name="RX3_COREIF_ENCOMMA"/>
<output name="RX3_COREIF_ENDATALPBK"/>
<output name="RX3_COREIF_ENINTAC"/>
<output name="RX3_COREIF_ENJOG"/>
<output name="RX3_COREIF_ENLOSD"/>
<output name="RX3_COREIF_ENLOSDLPBK"/>
<output name="RX3_COREIF_ENTESTCLK"/>
<output name="RX3_COREIF_ENTESTCLKRRST"/>
<output name="RX3_COREIF_ENVDDC"/>
<output name="RX3_COREIF_EQ"/>
<output name="RX3_COREIF_HQRATE"/>
<output name="RX3_COREIF_INVPAIR"/>
<output name="RX3_COREIF_LOOPDATA_NOT_CLOCKS"/>
<output name="RX3_COREIF_LOSORBEACON"/>
<output name="RX3_COREIF_LOSREFSEL"/>
<output name="RX3_COREIF_LOSTRIM"/>
<output name="RX3_COREIF_PLL_LOCK"/>
<output name="RX3_COREIF_QINRLPBACK"/>
<output name="RX3_COREIF_QRATE"/>
<output name="RX3_COREIF_RD"/>
<output name="RX3_COREIF_RTRIM"/>
<output name="RX3_COREIF_RXASEL"/>
<output name="RX3_COREIF_RXBCLK"/>
<output name="RX3_COREIF_RXON"/>
<output name="RX3_COREIF_RX_LL"/>
<output name="RX3_COREIF_SELECT_LOOPDATA2"/>
<output name="RX3_COREIF_STCICFGMODE"/>
<output name="RX3_COREIF_STCIDBGMODE"/>
<output name="RX3_COREIF_STCIQ"/>
<output name="RX3_COREIF_STCISHIFT"/>
<output name="RX3_COREIF_STCIUPDATE"/>
<output name="RX3_COREIF_STSRX"/>
<output name="RX4_COREIF_BSINITCLK"/>
<output name="RX4_COREIF_BSINRXN"/>
<output name="RX4_COREIF_BSINRXP"/>
<output name="RX4_COREIF_BS_PU"/>
<output name="RX4_COREIF_CBIST"/>
<output name="RX4_COREIF_CDR"/>
<output name="RX4_COREIF_DSEL"/>
<output name="RX4_COREIF_EN8"/>
<output name="RX4_COREIF_ENBIAS"/>
<output name="RX4_COREIF_ENBSLEV"/>
<output name="RX4_COREIF_ENCM0P25"/>
<output name="RX4_COREIF_ENCM0P95"/>
<output name="RX4_COREIF_ENCMGND"/>
<output name="RX4_COREIF_ENCMVDDT"/>
<output name="RX4_COREIF_ENCOMMA"/>
<output name="RX4_COREIF_ENDATALPBK"/>
<output name="RX4_COREIF_ENINTAC"/>
<output name="RX4_COREIF_ENJOG"/>
<output name="RX4_COREIF_ENLOSD"/>
<output name="RX4_COREIF_ENLOSDLPBK"/>
<output name="RX4_COREIF_ENTESTCLK"/>
<output name="RX4_COREIF_ENTESTCLKRRST"/>
<output name="RX4_COREIF_ENVDDC"/>
<output name="RX4_COREIF_EQ"/>
<output name="RX4_COREIF_HQRATE"/>
<output name="RX4_COREIF_INVPAIR"/>
<output name="RX4_COREIF_LOOPDATA_NOT_CLOCKS"/>
<output name="RX4_COREIF_LOSORBEACON"/>
<output name="RX4_COREIF_LOSREFSEL"/>
<output name="RX4_COREIF_LOSTRIM"/>
<output name="RX4_COREIF_PLL_LOCK"/>
<output name="RX4_COREIF_QINRLPBACK"/>
<output name="RX4_COREIF_QRATE"/>
<output name="RX4_COREIF_RD"/>
<output name="RX4_COREIF_RTRIM"/>
<output name="RX4_COREIF_RXASEL"/>
<output name="RX4_COREIF_RXBCLK"/>
<output name="RX4_COREIF_RXON"/>
<output name="RX4_COREIF_RX_LL"/>
<output name="RX4_COREIF_SELECT_LOOPDATA2"/>
<output name="RX4_COREIF_STCICFGMODE"/>
<output name="RX4_COREIF_STCIDBGMODE"/>
<output name="RX4_COREIF_STCIQ"/>
<output name="RX4_COREIF_STCISHIFT"/>
<output name="RX4_COREIF_STCIUPDATE"/>
<output name="RX4_COREIF_STSRX"/>
<output name="RX5_COREIF_BSINITCLK"/>
<output name="RX5_COREIF_BSINRXN"/>
<output name="RX5_COREIF_BSINRXP"/>
<output name="RX5_COREIF_BS_PU"/>
<output name="RX5_COREIF_CBIST"/>
<output name="RX5_COREIF_CDR"/>
<output name="RX5_COREIF_DSEL"/>
<output name="RX5_COREIF_EN8"/>
<output name="RX5_COREIF_ENBIAS"/>
<output name="RX5_COREIF_ENBSLEV"/>
<output name="RX5_COREIF_ENCM0P25"/>
<output name="RX5_COREIF_ENCM0P95"/>
<output name="RX5_COREIF_ENCMGND"/>
<output name="RX5_COREIF_ENCMVDDT"/>
<output name="RX5_COREIF_ENCOMMA"/>
<output name="RX5_COREIF_ENDATALPBK"/>
<output name="RX5_COREIF_ENINTAC"/>
<output name="RX5_COREIF_ENJOG"/>
<output name="RX5_COREIF_ENLOSD"/>
<output name="RX5_COREIF_ENLOSDLPBK"/>
<output name="RX5_COREIF_ENTESTCLK"/>
<output name="RX5_COREIF_ENTESTCLKRRST"/>
<output name="RX5_COREIF_ENVDDC"/>
<output name="RX5_COREIF_EQ"/>
<output name="RX5_COREIF_HQRATE"/>
<output name="RX5_COREIF_INVPAIR"/>
<output name="RX5_COREIF_LOOPDATA_NOT_CLOCKS"/>
<output name="RX5_COREIF_LOSORBEACON"/>
<output name="RX5_COREIF_LOSREFSEL"/>
<output name="RX5_COREIF_LOSTRIM"/>
<output name="RX5_COREIF_PLL_LOCK"/>
<output name="RX5_COREIF_QINRLPBACK"/>
<output name="RX5_COREIF_QRATE"/>
<output name="RX5_COREIF_RD"/>
<output name="RX5_COREIF_RTRIM"/>
<output name="RX5_COREIF_RXASEL"/>
<output name="RX5_COREIF_RXBCLK"/>
<output name="RX5_COREIF_RXON"/>
<output name="RX5_COREIF_RX_LL"/>
<output name="RX5_COREIF_SELECT_LOOPDATA2"/>
<output name="RX5_COREIF_STCICFGMODE"/>
<output name="RX5_COREIF_STCIDBGMODE"/>
<output name="RX5_COREIF_STCIQ"/>
<output name="RX5_COREIF_STCISHIFT"/>
<output name="RX5_COREIF_STCIUPDATE"/>
<output name="RX5_COREIF_STSRX"/>
<output name="STCIQ"/>
<output name="STSPLL"/>
<output name="TX0_COREIF_BEACON_EN"/>
<output name="TX0_COREIF_DET_EN"/>
<output name="TX0_COREIF_DET_MODE"/>
<output name="TX0_COREIF_DUMMY_RX_INVPAIR"/>
<output name="TX0_COREIF_EN8"/>
<output name="TX0_COREIF_ENAC"/>
<output name="TX0_COREIF_ENBSTX"/>
<output name="TX0_COREIF_ENIDL"/>
<output name="TX0_COREIF_ENPCIE"/>
<output name="TX0_COREIF_ENTESTCLK"/>
<output name="TX0_COREIF_ENTESTCLKTRST"/>
<output name="TX0_COREIF_ENVDDC"/>
<output name="TX0_COREIF_HQRATE"/>
<output name="TX0_COREIF_INRLPBACK"/>
<output name="TX0_COREIF_INVPAIR"/>
<output name="TX0_COREIF_LL_TIEOFF"/>
<output name="TX0_COREIF_LPBKEN"/>
<output name="TX0_COREIF_NOVPT"/>
<output name="TX0_COREIF_P2S_DE"/>
<output name="TX0_COREIF_PLL_LOCK"/>
<output name="TX0_COREIF_PRMP_SEL1P"/>
<output name="TX0_COREIF_PRMP_SEL2P"/>
<output name="TX0_COREIF_PRMP_SEL4P"/>
<output name="TX0_COREIF_PRMP_SEL8P"/>
<output name="TX0_COREIF_QBSTX"/>
<output name="TX0_COREIF_QRATE"/>
<output name="TX0_COREIF_QTESTPATT"/>
<output name="TX0_COREIF_RTRIM"/>
<output name="TX0_COREIF_STCICFGMODE"/>
<output name="TX0_COREIF_STCIDBGMODE"/>
<output name="TX0_COREIF_STCIQ"/>
<output name="TX0_COREIF_STCISHIFT"/>
<output name="TX0_COREIF_STCIUPDATE"/>
<output name="TX0_COREIF_STSTX"/>
<output name="TX0_COREIF_SWING"/>
<output name="TX0_COREIF_TXASEL"/>
<output name="TX0_COREIF_TXBCLK"/>
<output name="TX0_COREIF_TXON"/>
<output name="TX0_COREIF_TX_LL"/>
<output name="TX0_COREIF_TX_LLE"/>
<output name="TX0_COREIF_TX_LLO"/>
<output name="TX0_COREIF_TX_WORD"/>
<output name="TX0_CORE_ENIDL"/>
<output name="TX0_CORE_TXBCLK"/>
<output name="TX1_COREIF_BEACON_EN"/>
<output name="TX1_COREIF_DET_EN"/>
<output name="TX1_COREIF_DET_MODE"/>
<output name="TX1_COREIF_DUMMY_RX_INVPAIR"/>
<output name="TX1_COREIF_EN8"/>
<output name="TX1_COREIF_ENAC"/>
<output name="TX1_COREIF_ENBSTX"/>
<output name="TX1_COREIF_ENIDL"/>
<output name="TX1_COREIF_ENPCIE"/>
<output name="TX1_COREIF_ENTESTCLK"/>
<output name="TX1_COREIF_ENTESTCLKTRST"/>
<output name="TX1_COREIF_ENVDDC"/>
<output name="TX1_COREIF_HQRATE"/>
<output name="TX1_COREIF_INRLPBACK"/>
<output name="TX1_COREIF_INVPAIR"/>
<output name="TX1_COREIF_LL_TIEOFF"/>
<output name="TX1_COREIF_LPBKEN"/>
<output name="TX1_COREIF_NOVPT"/>
<output name="TX1_COREIF_P2S_DE"/>
<output name="TX1_COREIF_PLL_LOCK"/>
<output name="TX1_COREIF_PRMP_SEL1P"/>
<output name="TX1_COREIF_PRMP_SEL2P"/>
<output name="TX1_COREIF_PRMP_SEL4P"/>
<output name="TX1_COREIF_PRMP_SEL8P"/>
<output name="TX1_COREIF_QBSTX"/>
<output name="TX1_COREIF_QRATE"/>
<output name="TX1_COREIF_QTESTPATT"/>
<output name="TX1_COREIF_RTRIM"/>
<output name="TX1_COREIF_STCICFGMODE"/>
<output name="TX1_COREIF_STCIDBGMODE"/>
<output name="TX1_COREIF_STCIQ"/>
<output name="TX1_COREIF_STCISHIFT"/>
<output name="TX1_COREIF_STCIUPDATE"/>
<output name="TX1_COREIF_STSTX"/>
<output name="TX1_COREIF_SWING"/>
<output name="TX1_COREIF_TXASEL"/>
<output name="TX1_COREIF_TXBCLK"/>
<output name="TX1_COREIF_TXON"/>
<output name="TX1_COREIF_TX_LL"/>
<output name="TX1_COREIF_TX_LLE"/>
<output name="TX1_COREIF_TX_LLO"/>
<output name="TX1_COREIF_TX_WORD"/>
<output name="TX1_CORE_ENIDL"/>
<output name="TX1_CORE_TXBCLK"/>
<output name="BSINITCLK"/>
<output name="CFGPLL"/>
<output name="CFGRX0"/>
<output name="CFGRX1"/>
<output name="CFGRX2"/>
<output name="CFGRX3"/>
<output name="CFGRX4"/>
<output name="CFGRX5"/>
<output name="CFGTX0"/>
<output name="CFGTX1"/>
<output name="FCLK"/>
<output name="FCLRZ"/>
<output name="FDI"/>
<output name="FDO"/>
<output name="RD0"/>
<output name="RD1"/>
<output name="RD2"/>
<output name="RD3"/>
<output name="RD4"/>
<output name="RD5"/>
<output name="RDLL0"/>
<output name="RDLL1"/>
<output name="RDLL2"/>
<output name="RDLL3"/>
<output name="RDLL4"/>
<output name="RDLL5"/>
<output name="REFCLKN"/>
<output name="REFCLKP"/>
<output name="RXBCLK"/>
<output name="RXBCLKIN"/>
<output name="RXBCLKLLN"/>
<output name="RXBCLKLLP"/>
<output name="STCICFG"/>
<output name="STCICLK"/>
<output name="STCID"/>
<output name="STCIQ"/>
<output name="STSPLL"/>
<output name="STSRX0"/>
<output name="STSRX1"/>
<output name="STSRX2"/>
<output name="STSRX3"/>
<output name="STSRX4"/>
<output name="STSRX5"/>
<output name="STSTX0"/>
<output name="STSTX1"/>
<output name="TD0"/>
<output name="TD1"/>
<output name="TESTCFG"/>
<output name="TESTCLKR"/>
<output name="TESTCLKT"/>
<output name="TXBCLK"/>
<output name="TXBCLKIN"/>
<param name="INITIAL_SEED"/>
<instance name="PLL_TILE_gtv3"/>
<instance name="MIST_gtv3"/>
<instance name="RXDC_TILE_gtv3"/>
<instance name="RXDC_TILE_gtv3"/>
<instance name="RXDC_TILE_gtv3"/>
<instance name="RXDC_TILE_gtv3"/>
<instance name="RXDC_TILE_gtv3"/>
<instance name="RXDC_TILE_gtv3"/>
<instance name="TX_TILE_gtv3"/>
<instance name="TX_TILE_gtv3"/>
<instance name="ANTENNA_COREIF_B6_2"/>
<instance name="B6_2N6DX_COREIF"/>
<instance name="ESD_OCTAL"/>
<instance name="CLKTREE_ZERO"/>
<instance name="CLKTREE_MUX"/>
<instance name="CLKTREE_ZERO"/>
<instance name="TX_IF"/>
<instance name="TX_IF"/>
<instance name="RX_IF"/>
<instance name="RX_IF"/>
<instance name="RX_IF"/>
<instance name="RX_IF"/>
<instance name="RX_IF"/>
<instance name="RX_IF"/>
<instance name="PLL_IF"/>
<instance name="TEST_IF"/>
<instance name="EFUSE_IF"/>
<complexity cyclo1="13" cyclo2="9" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="7" />
<volume nNodes="5016" nStmts="1" nExprs="2050" nInputs="205" nOutputs="487" nParams="1" nAlwaysClocks="1" nBAssign="5" nNBAssign="0" nWAssign="237" nOther="2722" />
</block>
</project>
