`timescale 1ns/1ps

module processor_tb;
integer i;

reg clk = 1'b1;

wire out, pc_out;

processor P(
.clk (clk),
.out (out),
.pc_out (pc_out)
);

initial begin

for (i = 0; i<30; i++) begin
#1 clk = ~clk;
end
#10
$finish;
end

initial begin
$dumpfile("tests/processor_tb.vcd");
$dumpvars(0, processor_tb);
$dumpon;
end

endmodule

// CONSOLE:
// iverilog -Wall -s processor_tb -o tests/processor_sim processor_tb.v processor.v a.v alu.v counter.v id.v mux2bit4.v rf.v rom.v (nazwy plikow ktore masz do projektu)
// vvp tests/processor_sim