// Seed: 3564651760
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  wand id_4, id_5 = (1'b0);
  assign id_1 = -1'b0;
  tri1 id_6;
  wire id_7;
  assign module_1.type_1 = 0;
  assign id_6 = 1;
  assign id_4 = id_4;
endmodule
module module_1 (
    input wand  id_0,
    input uwire id_1,
    input tri0  id_2
);
  assign id_4 = |(id_0) ? -1 == 1 : id_4;
  wor id_5, id_6;
  parameter id_7 = 1;
  module_0 modCall_1 (id_4);
  wire id_8;
  wire id_10, id_11;
endmodule
