Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 11 12:22:58 2020
| Host         : DESKTOP-80J60IL running 64-bit major release  (build 9200)
| Command      : report_methodology -file SortingCell_methodology_drc_routed.rpt -pb SortingCell_methodology_drc_routed.pb -rpx SortingCell_methodology_drc_routed.rpx
| Design       : SortingCell
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 19         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on read_symbols relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on symbol_in[0] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on symbol_in[1] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on symbol_in[2] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on symbol_in[3] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on symbol_in[4] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on symbol_in[5] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on symbol_in[6] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on symbol_in[7] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on write_enable relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on symbol_out[0] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on symbol_out[1] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on symbol_out[2] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on symbol_out[3] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on symbol_out[4] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on symbol_out[5] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on symbol_out[6] relative to clock(s) PL_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on symbol_out[7] relative to clock(s) PL_clock
Related violations: <none>


