
---------- Begin Simulation Statistics ----------
final_tick                                 3147432000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123661                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725108                       # Number of bytes of host memory used
host_op_rate                                   239595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    38.86                       # Real time elapsed on the host
host_tick_rate                               80999958                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4805092                       # Number of instructions simulated
sim_ops                                       9309984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003147                       # Number of seconds simulated
sim_ticks                                  3147432000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   6520849                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4727491                       # number of cc regfile writes
system.cpu.committedInsts                     4805092                       # Number of Instructions Simulated
system.cpu.committedOps                       9309984                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.310040                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.310040                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    179530                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   113780                       # number of floating regfile writes
system.cpu.idleCycles                          204437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                88307                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1234368                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.854728                       # Inst execution rate
system.cpu.iew.exec_refs                      1701992                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     454114                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  871354                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1430963                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                247                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6824                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               597521                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13407297                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1247878                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174428                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11675260                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5557                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                203416                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  85080                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                224023                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            256                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        49976                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          38331                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19113155                       # num instructions consuming a value
system.cpu.iew.wb_count                      11590034                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.476928                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9115602                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.841189                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11628550                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20599088                       # number of integer regfile reads
system.cpu.int_regfile_writes                12434386                       # number of integer regfile writes
system.cpu.ipc                               0.763335                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.763335                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            313577      2.65%      2.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8392039     70.82%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                44541      0.38%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1311815     11.07%     84.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 485      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6574      0.06%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26830      0.23%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9957      0.08%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3384      0.03%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              32      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             192      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              22      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             32      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1217111     10.27%     95.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              435612      3.68%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           55304      0.47%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          30927      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11849688                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  164209                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              319602                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       143612                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             248124                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       69207                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005840                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   54787     79.16%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    176      0.25%     79.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     61      0.09%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   161      0.23%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2222      3.21%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1461      2.11%     85.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6916      9.99%     95.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3423      4.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11441109                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29544283                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11446422                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17256710                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13404984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11849688                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2313                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4097307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4874                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2082                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6406953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6090428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.945625                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.067344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2284914     37.52%     37.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              831471     13.65%     51.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              882150     14.48%     65.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              675363     11.09%     76.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              553690      9.09%     85.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              391423      6.43%     92.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              281042      4.61%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              153299      2.52%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37076      0.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6090428                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.882437                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            242172                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           174131                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1430963                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              597521                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3826605                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     64                       # number of misc regfile writes
system.cpu.numCycles                          6294865                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1167                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       103301                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1167                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2820                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3294                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3614                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3614                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        22510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        22510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  22510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       705152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       705152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  705152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8198                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8198                       # Request fanout histogram
system.membus.reqLayer2.occupancy            27479500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43488500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             36152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38806                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7535                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12297                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7794                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        23120                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       132087                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                155207                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       980864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5126336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6107200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7248                       # Total snoops (count)
system.tol2bus.snoopTraffic                    180608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            59155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.140400                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  57965     97.99%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1190      2.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              59155                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           95171500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66171997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11692494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38233                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43705                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5472                       # number of overall hits
system.l2.overall_hits::.cpu.data               38233                       # number of overall hits
system.l2.overall_hits::total                   43705                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2320                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5880                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8200                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2320                       # number of overall misses
system.l2.overall_misses::.cpu.data              5880                       # number of overall misses
system.l2.overall_misses::total                  8200                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    189977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    457079500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        647056500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    189977000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    457079500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       647056500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.297741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.133294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157981                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.297741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.133294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157981                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81886.637931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77734.608844                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78909.329268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81886.637931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77734.608844                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78909.329268                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2820                       # number of writebacks
system.l2.writebacks::total                      2820                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8199                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8199                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    166787000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    398229000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    565016000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    166787000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    398229000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    565016000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.297741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.133271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157962                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.297741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.133271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157962                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71890.948276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67737.540398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68912.794243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71890.948276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67737.540398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68912.794243                       # average overall mshr miss latency
system.l2.replacements                           7246                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35986                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35986                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7532                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7532                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7532                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7532                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             12140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12140                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3614                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    279757500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     279757500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.229402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.229402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77409.380188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77409.380188                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3614                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3614                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    243617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    243617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.229402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.229402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67409.380188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67409.380188                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2320                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2320                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    189977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    189977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.297741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.297741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81886.637931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81886.637931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    166787000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    166787000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.297741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.297741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71890.948276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71890.948276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         26093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    177322000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    177322000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.079904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78253.309797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78253.309797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    154611500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    154611500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.079869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68261.147903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68261.147903                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1961.741486                       # Cycle average of tags in use
system.l2.tags.total_refs                      103258                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9294                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.110179                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     145.995570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       346.077715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1469.668201                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.071287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.168983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.717611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957882                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1820                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    422474                       # Number of tag accesses
system.l2.tags.data_accesses                   422474                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002822256750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2599                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8198                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2820                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8198                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2820                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    297                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    43                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8198                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2820                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.355828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    165.959004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            155     95.09%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      1.84%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.61%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.61%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.61%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           163                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.852761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.818073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.101251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     59.51%     59.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.68%     63.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49     30.06%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      5.52%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   19008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  524672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               180480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    166.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3147402500                       # Total gap between requests
system.mem_ctrls.avgGap                     285660.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       148416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       357248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       175808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 47154632.729158245027                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 113504596.763329595327                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 55857600.736092157662                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2319                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5879                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2820                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     71330500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    159835500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  81520575000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30759.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27187.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  28908005.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       148416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       376256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        524672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       148416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       148416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       180480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       180480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2319                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5879                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8198                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2820                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2820                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     47154633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    119543806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        166698439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     47154633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     47154633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     57341985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        57341985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     57341985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     47154633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    119543806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       224040424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7901                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2747                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          196                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                83022250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              39505000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          231166000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10507.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29257.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5954                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2207                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2478                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   274.363196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   173.286758                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   284.207741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          886     35.75%     35.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          646     26.07%     61.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          330     13.32%     75.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          169      6.82%     81.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          118      4.76%     86.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           66      2.66%     89.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           53      2.14%     91.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      1.25%     92.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          179      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2478                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                505664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             175808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              160.659229                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               55.857601                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7854000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4147935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24397380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6003000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 248314560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    659395380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    653333760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1603446015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   509.445801                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1691841750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    105040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1350550250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         9903180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5256075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       32015760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8336340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 248314560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    707167650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    613104480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1624098045                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.007350                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1587065250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    105040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1455326750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  85080                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1241663                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1267764                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4440                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1759287                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1732194                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               14014251                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1371                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1102065                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  63743                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 438318                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           29983                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            20768860                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    39029212                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 25368801                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    211817                       # Number of floating rename lookups
system.cpu.rename.committedMaps              14323988                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6444866                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      57                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  57                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3026524                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1006855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1006855                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1006855                       # number of overall hits
system.cpu.icache.overall_hits::total         1006855                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8933                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8933                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8933                       # number of overall misses
system.cpu.icache.overall_misses::total          8933                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    321459999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    321459999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    321459999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    321459999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1015788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1015788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1015788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1015788                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008794                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008794                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008794                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008794                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35985.670995                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35985.670995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35985.670995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35985.670995                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1954                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    93.047619                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7535                       # number of writebacks
system.cpu.icache.writebacks::total              7535                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1139                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7794                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7794                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7794                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7794                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    260050499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    260050499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    260050499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    260050499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007673                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007673                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007673                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007673                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33365.473313                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33365.473313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33365.473313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33365.473313                       # average overall mshr miss latency
system.cpu.icache.replacements                   7535                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1006855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1006855                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8933                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8933                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    321459999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    321459999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1015788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1015788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35985.670995                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35985.670995                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7794                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7794                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    260050499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    260050499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007673                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007673                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33365.473313                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33365.473313                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.408736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1014648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            130.199923                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.408736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2039369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2039369                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       79337                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  483052                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  965                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 256                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 229111                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  185                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    329                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1248324                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      454796                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           220                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           273                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1016352                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           720                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   997076                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2973688                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1380646                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                653938                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  85080                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               924722                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2226                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               14342203                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9330                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         18429997                       # The number of ROB reads
system.cpu.rob.writes                        27275868                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1468129                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1468129                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1470468                       # number of overall hits
system.cpu.dcache.overall_hits::total         1470468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66490                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66490                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67122                       # number of overall misses
system.cpu.dcache.overall_misses::total         67122                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1369917497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1369917497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1369917497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1369917497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1534619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1534619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1537590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1537590                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20603.361363                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20603.361363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20409.366482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20409.366482                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               391                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.626598                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35986                       # number of writebacks
system.cpu.dcache.writebacks::total             35986                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22803                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22803                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22803                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22803                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        43687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44115                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    915986498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    915986498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    928365998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    928365998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20967.026759                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20967.026759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21044.225275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21044.225275                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1114803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1114803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        50729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    921383500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    921383500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1165532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1165532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18162.855566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18162.855566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22798                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22798                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17310.909026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17310.909026                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    448533997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    448533997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       369087                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       369087                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28458.473257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28458.473257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    432475498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    432475498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27448.305281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27448.305281                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2339                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2339                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          632                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          632                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2971                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2971                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.212723                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.212723                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12379500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12379500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.144059                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.144059                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28924.065421                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28924.065421                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.537722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1514583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.334165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.537722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990382                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990382                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3119293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3119293                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3147432000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1724156                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1475337                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             85124                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               985239                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  981768                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.647700                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   51241                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            9603                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               6325                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3278                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          418                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4048316                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             83455                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5533244                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.682554                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.340822                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2320506     41.94%     41.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1391987     25.16%     67.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          515735      9.32%     76.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          456634      8.25%     84.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          222504      4.02%     88.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56955      1.03%     89.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           83636      1.51%     91.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           42278      0.76%     91.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          443009      8.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5533244                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              4805092                       # Number of instructions committed
system.cpu.commit.opsCommitted                9309984                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1316321                       # Number of memory references committed
system.cpu.commit.loads                        947911                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1052072                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     114124                       # Number of committed floating point instructions.
system.cpu.commit.integer                     8953537                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 40336                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       282343      3.03%      3.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      6371014     68.43%     71.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        44299      0.48%     71.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv      1247613     13.40%     85.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          360      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           16      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         6570      0.07%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26702      0.29%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9912      0.11%     85.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3338      0.04%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          185      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           19      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       920435      9.89%     95.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       348609      3.74%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27476      0.30%     99.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19801      0.21%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      9309984                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        443009                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   4805092                       # Number of Instructions committed
system.cpu.thread0.numOps                     9309984                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1238363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        8326687                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1724156                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1039334                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4760611                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  174492                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  603                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3443                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1015790                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28538                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            6090428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.494342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.342438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3603225     59.16%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   147203      2.42%     61.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    91748      1.51%     63.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   208085      3.42%     66.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   191617      3.15%     69.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   270766      4.45%     74.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   161621      2.65%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   182674      3.00%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1233489     20.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              6090428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.273899                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.322775                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
