// Seed: 622583526
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout uwire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_5,
      id_7,
      id_2,
      id_3,
      id_3,
      id_7,
      id_7
  );
  inout wire _id_1;
  logic [7:0][1 : (  id_1  !=  -1  )  ==  1] id_9;
  assign id_9[1 : 1] = -1;
  assign id_7 = -1'h0;
endmodule
