

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Sep 22 12:48:40 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F14K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Version 2.35
    17                           ; Generated 05/05/2021 GMT
    18                           ; 
    19                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F14K50 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000000                     
    52                           	psect	idataCOMRAM
    53   003FA2                     __pidataCOMRAM:
    54                           	callstack 0
    55                           
    56                           ;initializer for readRE@RE_states
    57   003FA2  00                 	db	0
    58   003FA3  FF                 	db	255
    59   003FA4  01                 	db	1
    60   003FA5  00                 	db	0
    61   003FA6  01                 	db	1
    62   003FA7  00                 	db	0
    63   003FA8  00                 	db	0
    64   003FA9  FF                 	db	255
    65   003FAA  FF                 	db	255
    66   003FAB  00                 	db	0
    67   003FAC  00                 	db	0
    68   003FAD  01                 	db	1
    69   003FAE  00                 	db	0
    70   003FAF  01                 	db	1
    71   003FB0  FF                 	db	255
    72   003FB1  00                 	db	0
    73   000000                     _PORTBbits	set	3969
    74   000000                     _ANSELH	set	3967
    75   000000                     _RA1	set	31745
    76   000000                     _ANSEL	set	3966
    77   000000                     _PORTC	set	3970
    78   000000                     _OSCCON	set	4051
    79   000000                     _INTCON2bits	set	4081
    80   000000                     _LATC	set	3979
    81   000000                     _TRISB	set	3987
    82   000000                     _TRISC	set	3988
    83                           
    84                           ; #config settings
    85                           
    86                           	psect	cinit
    87   003FD8                     __pcinit:
    88                           	callstack 0
    89   003FD8                     start_initialization:
    90                           	callstack 0
    91   003FD8                     __initialization:
    92                           	callstack 0
    93                           
    94                           ; Initialize objects allocated to COMRAM (16 bytes)
    95                           ; load TBLPTR registers with __pidataCOMRAM
    96   003FD8  0EA2               	movlw	low __pidataCOMRAM
    97   003FDA  6EF6               	movwf	tblptrl,c
    98   003FDC  0E3F               	movlw	high __pidataCOMRAM
    99   003FDE  6EF7               	movwf	tblptrh,c
   100   003FE0  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   101   003FE2  6EF8               	movwf	tblptru,c
   102   003FE4  EE00  F001         	lfsr	0,__pdataCOMRAM
   103   003FE8  EE10 F010          	lfsr	1,16
   104   003FEC                     copy_data0:
   105   003FEC  0009               	tblrd		*+
   106   003FEE  CFF5 FFEE          	movff	tablat,postinc0
   107   003FF2  50E5               	movf	postdec1,w,c
   108   003FF4  50E1               	movf	fsr1l,w,c
   109   003FF6  E1FA               	bnz	copy_data0
   110                           
   111                           ; Clear objects allocated to COMRAM (1 bytes)
   112   003FF8  6A11               	clrf	__pbssCOMRAM& (0+255),c
   113   003FFA                     end_of_initialization:
   114                           	callstack 0
   115   003FFA                     __end_of__initialization:
   116                           	callstack 0
   117   003FFA  0100               	movlb	0
   118   003FFC  EFD9  F01F         	goto	_main	;jump to C main() function
   119                           
   120                           	psect	bssCOMRAM
   121   000011                     __pbssCOMRAM:
   122                           	callstack 0
   123   000011                     readRE@RE_old:
   124                           	callstack 0
   125   000011                     	ds	1
   126                           
   127                           	psect	dataCOMRAM
   128   000001                     __pdataCOMRAM:
   129                           	callstack 0
   130   000001                     	ds	16
   131                           
   132                           	psect	cstackCOMRAM
   133   000000                     __pcstackCOMRAM:
   134                           	callstack 0
   135   000000                     
   136                           ; 1 bytes @ 0x0
   137 ;;
   138 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   139 ;;
   140 ;; *************** function _main *****************
   141 ;; Defined at:
   142 ;;		line 34 in file "main.c"
   143 ;; Parameters:    Size  Location     Type
   144 ;;		None
   145 ;; Auto vars:     Size  Location     Type
   146 ;;  count           1    0        unsigned char 
   147 ;; Return value:  Size  Location     Type
   148 ;;                  1    wreg      void 
   149 ;; Registers used:
   150 ;;		wreg, status,2
   151 ;; Tracked objects:
   152 ;;		On entry : 0/0
   153 ;;		On exit  : 0/0
   154 ;;		Unchanged: 0/0
   155 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2
   156 ;;      Params:         0       0       0       0
   157 ;;      Locals:         0       0       0       0
   158 ;;      Temps:          0       0       0       0
   159 ;;      Totals:         0       0       0       0
   160 ;;Total ram usage:        0 bytes
   161 ;; This function calls:
   162 ;;		Nothing
   163 ;; This function is called by:
   164 ;;		Startup code after reset
   165 ;; This function uses a non-reentrant model
   166 ;;
   167                           
   168                           	psect	text0
   169   003FB2                     __ptext0:
   170                           	callstack 0
   171   003FB2                     _main:
   172                           	callstack 31
   173   003FB2                     
   174                           ;main.c: 36:   RE_old |= ( RE_now & 0x03 );
   175   003FB2  0E52               	movlw	82
   176   003FB4  6ED3               	movwf	211,c	;volatile
   177                           
   178                           ;main.c: 37:   return (RE_states[(RE_old & 0x0F)]);
   179   003FB6  0E00               	movlw	0
   180   003FB8  6E82               	movwf	130,c	;volatile
   181                           
   182                           ;main.c: 38: }
   183   003FBA  0EF0               	movlw	240
   184   003FBC  6E93               	movwf	147,c	;volatile
   185   003FBE  0EF0               	movlw	240
   186   003FC0  6E94               	movwf	148,c	;volatile
   187   003FC2  0E00               	movlw	0
   188   003FC4  6E7E               	movwf	126,c	;volatile
   189   003FC6  0E00               	movlw	0
   190   003FC8  6E7F               	movwf	127,c	;volatile
   191   003FCA  9EF1               	bcf	241,7,c	;volatile
   192   003FCC                     l720:
   193   003FCC  0E00               	movlw	0
   194   003FCE  6E8B               	movwf	139,c	;volatile
   195   003FD0  EFE6  F01F         	goto	l720
   196   003FD4  EF00  F000         	goto	start
   197   003FD8                     __end_of_main:
   198                           	callstack 0
   199   000000                     
   200                           	psect	rparam
   201   000000                     
   202                           	psect	idloc
   203                           
   204                           ;Config register IDLOC0 @ 0x200000
   205                           ;	unspecified, using default values
   206   200000                     	org	2097152
   207   200000  FF                 	db	255
   208                           
   209                           ;Config register IDLOC1 @ 0x200001
   210                           ;	unspecified, using default values
   211   200001                     	org	2097153
   212   200001  FF                 	db	255
   213                           
   214                           ;Config register IDLOC2 @ 0x200002
   215                           ;	unspecified, using default values
   216   200002                     	org	2097154
   217   200002  FF                 	db	255
   218                           
   219                           ;Config register IDLOC3 @ 0x200003
   220                           ;	unspecified, using default values
   221   200003                     	org	2097155
   222   200003  FF                 	db	255
   223                           
   224                           ;Config register IDLOC4 @ 0x200004
   225                           ;	unspecified, using default values
   226   200004                     	org	2097156
   227   200004  FF                 	db	255
   228                           
   229                           ;Config register IDLOC5 @ 0x200005
   230                           ;	unspecified, using default values
   231   200005                     	org	2097157
   232   200005  FF                 	db	255
   233                           
   234                           ;Config register IDLOC6 @ 0x200006
   235                           ;	unspecified, using default values
   236   200006                     	org	2097158
   237   200006  FF                 	db	255
   238                           
   239                           ;Config register IDLOC7 @ 0x200007
   240                           ;	unspecified, using default values
   241   200007                     	org	2097159
   242   200007  FF                 	db	255
   243                           
   244                           	psect	config
   245                           
   246                           ;Config register CONFIG1L @ 0x300000
   247                           ;	CPU System Clock Selection bits
   248                           ;	CPUDIV = NOCLKDIV, No CPU System Clock divide
   249                           ;	USB Clock Selection bit
   250                           ;	USBDIV = OFF, USB clock comes directly from the OSC1/OSC2 oscillator block; no divide
   251   300000                     	org	3145728
   252   300000  00                 	db	0
   253                           
   254                           ;Config register CONFIG1H @ 0x300001
   255                           ;	Oscillator Selection bits
   256                           ;	FOSC = IRC, Internal RC oscillator
   257                           ;	4 X PLL Enable bit
   258                           ;	PLLEN = ON, Oscillator multiplied by 4
   259                           ;	Primary Clock Enable bit
   260                           ;	PCLKEN = 0x1, unprogrammed default
   261                           ;	Fail-Safe Clock Monitor Enable
   262                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   263                           ;	Internal/External Oscillator Switchover bit
   264                           ;	IESO = OFF, Oscillator Switchover mode disabled
   265   300001                     	org	3145729
   266   300001  38                 	db	56
   267                           
   268                           ;Config register CONFIG2L @ 0x300002
   269                           ;	Power-up Timer Enable bit
   270                           ;	PWRTEN = OFF, PWRT disabled
   271                           ;	Brown-out Reset Enable bits
   272                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   273                           ;	Brown-out Reset Voltage bits
   274                           ;	BORV = 30, VBOR set to 3.0 V nominal
   275   300002                     	org	3145730
   276   300002  01                 	db	1
   277                           
   278                           ;Config register CONFIG2H @ 0x300003
   279                           ;	Watchdog Timer Enable bit
   280                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   281                           ;	Watchdog Timer Postscale Select bits
   282                           ;	WDTPS = 32768, 1:32768
   283   300003                     	org	3145731
   284   300003  1E                 	db	30
   285                           
   286                           ; Padding undefined space
   287   300004                     	org	3145732
   288   300004  FF                 	db	255
   289                           
   290                           ;Config register CONFIG3H @ 0x300005
   291                           ;	HFINTOSC Fast Start-up bit
   292                           ;	HFOFST = OFF, The system clock is held off until the HFINTOSC is stable.
   293                           ;	MCLR Pin Enable bit
   294                           ;	MCLRE = OFF, RA3 input pin enabled; MCLR disabled
   295   300005                     	org	3145733
   296   300005  00                 	db	0
   297                           
   298                           ;Config register CONFIG4L @ 0x300006
   299                           ;	Stack Full/Underflow Reset Enable bit
   300                           ;	STVREN = ON, Stack full/underflow will cause Reset
   301                           ;	Single-Supply ICSP Enable bit
   302                           ;	LVP = OFF, Single-Supply ICSP disabled
   303                           ;	Boot Block Size Select bit
   304                           ;	BBSIZ = OFF, 1kW boot block size
   305                           ;	Extended Instruction Set Enable bit
   306                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   307                           ;	Background Debugger Enable bit
   308                           ;	DEBUG = 0x1, unprogrammed default
   309   300006                     	org	3145734
   310   300006  81                 	db	129
   311                           
   312                           ; Padding undefined space
   313   300007                     	org	3145735
   314   300007  FF                 	db	255
   315                           
   316                           ;Config register CONFIG5L @ 0x300008
   317                           ;	Code Protection bit
   318                           ;	CP0 = OFF, Block 0 not code-protected
   319                           ;	Code Protection bit
   320                           ;	CP1 = OFF, Block 1 not code-protected
   321   300008                     	org	3145736
   322   300008  03                 	db	3
   323                           
   324                           ;Config register CONFIG5H @ 0x300009
   325                           ;	Boot Block Code Protection bit
   326                           ;	CPB = OFF, Boot block not code-protected
   327                           ;	Data EEPROM Code Protection bit
   328                           ;	CPD = 0x1, unprogrammed default
   329   300009                     	org	3145737
   330   300009  C0                 	db	192
   331                           
   332                           ;Config register CONFIG6L @ 0x30000A
   333                           ;	Table Write Protection bit
   334                           ;	WRT0 = OFF, Block 0 not write-protected
   335                           ;	Table Write Protection bit
   336                           ;	WRT1 = OFF, Block 1 not write-protected
   337   30000A                     	org	3145738
   338   30000A  03                 	db	3
   339                           
   340                           ;Config register CONFIG6H @ 0x30000B
   341                           ;	Configuration Register Write Protection bit
   342                           ;	WRTC = OFF, Configuration registers not write-protected
   343                           ;	Boot Block Write Protection bit
   344                           ;	WRTB = OFF, Boot block not write-protected
   345                           ;	Data EEPROM Write Protection bit
   346                           ;	WRTD = 0x1, unprogrammed default
   347   30000B                     	org	3145739
   348   30000B  E0                 	db	224
   349                           
   350                           ;Config register CONFIG7L @ 0x30000C
   351                           ;	Table Read Protection bit
   352                           ;	EBTR0 = OFF, Block 0 not protected from table reads executed in other blocks
   353                           ;	Table Read Protection bit
   354                           ;	EBTR1 = OFF, Block 1 not protected from table reads executed in other blocks
   355   30000C                     	org	3145740
   356   30000C  03                 	db	3
   357                           
   358                           ;Config register CONFIG7H @ 0x30000D
   359                           ;	Boot Block Table Read Protection bit
   360                           ;	EBTRB = OFF, Boot block not protected from table reads executed in other blocks
   361   30000D                     	org	3145741
   362   30000D  40                 	db	64
   363                           tosu	equ	0xFFF
   364                           tosh	equ	0xFFE
   365                           tosl	equ	0xFFD
   366                           stkptr	equ	0xFFC
   367                           pclatu	equ	0xFFB
   368                           pclath	equ	0xFFA
   369                           pcl	equ	0xFF9
   370                           tblptru	equ	0xFF8
   371                           tblptrh	equ	0xFF7
   372                           tblptrl	equ	0xFF6
   373                           tablat	equ	0xFF5
   374                           prodh	equ	0xFF4
   375                           prodl	equ	0xFF3
   376                           indf0	equ	0xFEF
   377                           postinc0	equ	0xFEE
   378                           postdec0	equ	0xFED
   379                           preinc0	equ	0xFEC
   380                           plusw0	equ	0xFEB
   381                           fsr0h	equ	0xFEA
   382                           fsr0l	equ	0xFE9
   383                           wreg	equ	0xFE8
   384                           indf1	equ	0xFE7
   385                           postinc1	equ	0xFE6
   386                           postdec1	equ	0xFE5
   387                           preinc1	equ	0xFE4
   388                           plusw1	equ	0xFE3
   389                           fsr1h	equ	0xFE2
   390                           fsr1l	equ	0xFE1
   391                           bsr	equ	0xFE0
   392                           indf2	equ	0xFDF
   393                           postinc2	equ	0xFDE
   394                           postdec2	equ	0xFDD
   395                           preinc2	equ	0xFDC
   396                           plusw2	equ	0xFDB
   397                           fsr2h	equ	0xFDA
   398                           fsr2l	equ	0xFD9
   399                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        16
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0      17
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0      15
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             2FF      0       0      17        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      0      11       1       17.9%
BITBIGSFRlhh        3E      0       0      12        0.0%
BITBIGSFRlll        2B      0       0      15        0.0%
BITBIGSFRhl         1D      0       0      11        0.0%
BITBIGSFRhh          E      0       0      10        0.0%
BITBIGSFRlhll        8      0       0      14        0.0%
BITBIGSFRlhlh        7      0       0      13        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      11      16        0.0%
DATA                 0      0      11       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Sep 22 12:48:40 2022

                    l720 3FCC                      l716 3FB2                      l718 3FCA  
                    _RA1 007C01                     _LATC 000F8B                     _main 3FB2  
                   fsr1l 000FE1                     start 0000             ___param_bank 000000  
                  ?_main 0000                    _ANSEL 000F7E                    _PORTC 000F82  
                  _TRISB 000F93                    _TRISC 000F94                    tablat 000FF5  
        __initialization 3FD8             __end_of_main 3FD8                   ??_main 0000  
          __activetblptr 000000                   _ANSELH 000F7F                   _OSCCON 000FD3  
        readRE@RE_states 0001                   isa$std 000001             __pdataCOMRAM 0001  
                 tblptrh 000FF7                   tblptrl 000FF6                   tblptru 000FF8  
             __accesstop 0060  __end_of__initialization 3FFA            ___rparam_used 000001  
         __pcstackCOMRAM 0000             readRE@RE_old 0011                  __Hparam 0000  
                __Lparam 0000                  __pcinit 3FD8                  __ramtop 0300  
                __ptext0 3FB2     end_of_initialization 3FFA                  postdec1 000FE5  
                postinc0 000FEE                _PORTBbits 000F81            __pidataCOMRAM 3FA2  
    start_initialization 3FD8              __pbssCOMRAM 0011              _INTCON2bits 000FF1  
              copy_data0 3FEC                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
