
gpib_004.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e62  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000436  00800060  00002e62  00002ed6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000170  00800496  00003298  0000330c  2**0
                  ALLOC
  3 .stab         00005c64  00000000  00000000  0000330c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002a49  00000000  00000000  00008f70  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7a 01 	jmp	0x2f4	; 0x2f4 <__ctors_end>
       4:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
       8:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
       c:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      10:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      14:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      18:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      1c:	0c 94 ba 14 	jmp	0x2974	; 0x2974 <__vector_7>
      20:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      24:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      28:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      2c:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      30:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      34:	0c 94 12 15 	jmp	0x2a24	; 0x2a24 <__vector_13>
      38:	0c 94 99 15 	jmp	0x2b32	; 0x2b32 <__vector_14>
      3c:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      40:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      44:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      48:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      4c:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>
      50:	0c 94 97 01 	jmp	0x32e	; 0x32e <__bad_interrupt>

00000054 <__c.1890>:
      54:	42 75 66 66 65 72 20 6f 76 65 72 66 6c 6f 77 20     Buffer overflow 
      64:	65 72 72 6f 72 3a 20 00                             error: .

0000006c <__c.1888>:
      6c:	55 41 52 54 20 4f 76 65 72 72 75 6e 20 45 72 72     UART Overrun Err
      7c:	6f 72 3a 20 00                                      or: .

00000081 <__c.1886>:
      81:	55 41 52 54 20 46 72 61 6d 65 20 45 72 72 6f 72     UART Frame Error
      91:	3a 20 00                                            : .

00000094 <__c.1914>:
      94:	43 6f 6d 6d 61 6e 64 20 6f 76 65 72 66 6c 6f 77     Command overflow
      a4:	2e 00                                               ..

000000a6 <__c.1990>:
      a6:	75 6e 6b 6e 6f 77 6e 20 63 6f 6d 6d 61 6e 64 0a     unknown command.
      b6:	0d 00                                               ..

000000b8 <__c.1986>:
      b8:	43 68 65 63 6b 20 65 72 72 6f 72 73 0a 0d 00        Check errors...

000000c7 <__c.1981>:
      c7:	78 6f 6e 2f 78 6f 66 66 20 66 6c 6f 77 63 6f 6e     xon/xoff flowcon
      d7:	74 72 6f 6c 20 6f 66 66 0a 0d 00                    trol off...

000000e2 <__c.1979>:
      e2:	78 6f 6e 2f 78 6f 66 66 20 66 6c 6f 77 63 6f 6e     xon/xoff flowcon
      f2:	74 72 6f 6c 20 6f 6e 0a 0d 00                       trol on...

000000fc <__c.2042>:
      fc:	0a 0d 00                                            ...

000000ff <__c.2059>:
      ff:	0a 0d 53 52 51 20 64 65 74 65 63 74 65 64 2e 0a     ..SRQ detected..
     10f:	0d 00                                               ..

00000111 <__c.2089>:
     111:	0a 0d 53 52 51 73 20 61 72 65 20 64 69 73 61 62     ..SRQs are disab
     121:	6c 65 64 20 6e 6f 77 2e 0a 0d 00                    led now....

0000012c <__c.2087>:
     12c:	0a 0d 53 52 51 20 65 6d 69 74 74 65 72 20 69 73     ..SRQ emitter is
     13c:	20 6e 6f 74 20 69 6e 20 6c 69 73 74 20 6f 66 20      not in list of 
     14c:	6b 6e 6f 77 6e 20 64 65 76 69 63 65 73 2e 20 53     known devices. S
     15c:	52 51 20 49 67 6e 6f 72 65 64 2e 0a 0d 00           RQ Ignored....

0000016a <__c.2124>:
     16a:	2e 69 20 2d 20 64 75 6d 70 20 69 6e 66 6f 20 61     .i - dump info a
     17a:	62 6f 75 74 20 63 6f 6e 74 72 6f 6c 6c 65 72 20     bout controller 
     18a:	73 74 61 74 65 2e 0a 0d 00                          state....

00000193 <__c.2122>:
     193:	2e 65 20 2d 20 64 75 6d 70 20 65 72 72 6f 72 20     .e - dump error 
     1a3:	71 75 65 75 65 2e 0a 0d 00                          queue....

000001ac <__c.2120>:
     1ac:	2e 68 20 2d 20 70 72 69 6e 74 20 68 65 6c 70 2e     .h - print help.
     1bc:	0a 0d 00                                            ...

000001bf <__c.2118>:
     1bf:	2e 78 20 2d 20 74 6f 67 67 6c 65 20 58 6f 6e 2f     .x - toggle Xon/
     1cf:	58 6f 66 66 20 66 6c 6f 77 20 63 6f 6e 74 72 6f     Xoff flow contro
     1df:	6c 2e 0a 0d 00                                      l....

000001e4 <__c.2116>:
     1e4:	2e 2d 20 3c 6e 3e 20 2d 20 72 65 6d 6f 76 65 20     .- <n> - remove 
     1f4:	70 61 72 74 6e 65 72 20 64 65 76 69 63 65 20 61     partner device a
     204:	64 64 72 65 73 73 20 66 72 6f 6d 20 6c 69 73 74     ddress from list
     214:	20 6f 66 20 6b 6e 6f 77 6e 20 64 65 76 69 63 65      of known device
     224:	73 2e 0a 0d 00                                      s....

00000229 <__c.2114>:
     229:	2e 2b 20 3c 6e 3e 20 2d 20 61 64 64 20 70 61 72     .+ <n> - add par
     239:	74 6e 65 72 20 64 65 76 69 63 65 20 61 64 64 72     tner device addr
     249:	65 73 73 20 74 6f 20 6c 69 73 74 20 6f 66 20 6b     ess to list of k
     259:	6e 6f 77 6e 20 64 65 76 69 63 65 73 2e 0a 0d 00     nown devices....

00000269 <__c.2112>:
     269:	2e 73 20 3c 73 65 63 6f 6e 64 61 72 79 3e 20 2d     .s <secondary> -
     279:	20 73 65 74 20 73 65 63 6f 6e 64 61 72 79 20 61      set secondary a
     289:	64 64 72 65 73 73 20 6f 66 20 72 65 6d 6f 74 65     ddress of remote
     299:	20 64 65 76 69 63 65 0a 0d 00                        device...

000002a3 <__c.2110>:
     2a3:	49 6e 74 65 72 6e 61 6c 20 63 6f 6d 6d 61 6e 64     Internal command
     2b3:	73 3a 0a 0d 00                                      s:...

000002b8 <__c.2146>:
     2b8:	0a 0d 00                                            ...

000002bb <__c.2144>:
     2bb:	0a 0d 00                                            ...

000002be <__c.2141>:
     2be:	44 65 76 69 63 65 20 61 64 64 72 65 73 73 20 69     Device address i
     2ce:	73 20 6e 6f 74 20 73 65 74 2e 20 43 61 6e 20 6e     s not set. Can n
     2de:	6f 74 20 73 65 6e 64 20 63 6f 6d 6d 61 6e 64 2e     ot send command.
     2ee:	0a 0d 00                                            ...

000002f1 <__c.2139>:
     2f1:	0a 0d 00                                            ...

000002f4 <__ctors_end>:
     2f4:	11 24       	eor	r1, r1
     2f6:	1f be       	out	0x3f, r1	; 63
     2f8:	cf e5       	ldi	r28, 0x5F	; 95
     2fa:	d8 e0       	ldi	r29, 0x08	; 8
     2fc:	de bf       	out	0x3e, r29	; 62
     2fe:	cd bf       	out	0x3d, r28	; 61

00000300 <__do_copy_data>:
     300:	14 e0       	ldi	r17, 0x04	; 4
     302:	a0 e6       	ldi	r26, 0x60	; 96
     304:	b0 e0       	ldi	r27, 0x00	; 0
     306:	e2 e6       	ldi	r30, 0x62	; 98
     308:	fe e2       	ldi	r31, 0x2E	; 46
     30a:	02 c0       	rjmp	.+4      	; 0x310 <.do_copy_data_start>

0000030c <.do_copy_data_loop>:
     30c:	05 90       	lpm	r0, Z+
     30e:	0d 92       	st	X+, r0

00000310 <.do_copy_data_start>:
     310:	a6 39       	cpi	r26, 0x96	; 150
     312:	b1 07       	cpc	r27, r17
     314:	d9 f7       	brne	.-10     	; 0x30c <.do_copy_data_loop>

00000316 <__do_clear_bss>:
     316:	16 e0       	ldi	r17, 0x06	; 6
     318:	a6 e9       	ldi	r26, 0x96	; 150
     31a:	b4 e0       	ldi	r27, 0x04	; 4
     31c:	01 c0       	rjmp	.+2      	; 0x320 <.do_clear_bss_start>

0000031e <.do_clear_bss_loop>:
     31e:	1d 92       	st	X+, r1

00000320 <.do_clear_bss_start>:
     320:	a6 30       	cpi	r26, 0x06	; 6
     322:	b1 07       	cpc	r27, r17
     324:	e1 f7       	brne	.-8      	; 0x31e <.do_clear_bss_loop>
     326:	0e 94 9a 14 	call	0x2934	; 0x2934 <main>
     32a:	0c 94 2f 17 	jmp	0x2e5e	; 0x2e5e <_exit>

0000032e <__bad_interrupt>:
     32e:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

00000332 <atoi>:
     332:	fc 01       	movw	r30, r24
     334:	88 27       	eor	r24, r24
     336:	99 27       	eor	r25, r25
     338:	e8 94       	clt
     33a:	21 91       	ld	r18, Z+
     33c:	20 32       	cpi	r18, 0x20	; 32
     33e:	e9 f3       	breq	.-6      	; 0x33a <atoi+0x8>
     340:	29 30       	cpi	r18, 0x09	; 9
     342:	10 f0       	brcs	.+4      	; 0x348 <atoi+0x16>
     344:	2e 30       	cpi	r18, 0x0E	; 14
     346:	c8 f3       	brcs	.-14     	; 0x33a <atoi+0x8>
     348:	2b 32       	cpi	r18, 0x2B	; 43
     34a:	41 f0       	breq	.+16     	; 0x35c <atoi+0x2a>
     34c:	2d 32       	cpi	r18, 0x2D	; 45
     34e:	39 f4       	brne	.+14     	; 0x35e <atoi+0x2c>
     350:	68 94       	set
     352:	04 c0       	rjmp	.+8      	; 0x35c <atoi+0x2a>
     354:	0e 94 05 02 	call	0x40a	; 0x40a <__mulhi_const_10>
     358:	82 0f       	add	r24, r18
     35a:	91 1d       	adc	r25, r1
     35c:	21 91       	ld	r18, Z+
     35e:	20 53       	subi	r18, 0x30	; 48
     360:	2a 30       	cpi	r18, 0x0A	; 10
     362:	c0 f3       	brcs	.-16     	; 0x354 <atoi+0x22>
     364:	1e f4       	brtc	.+6      	; 0x36c <atoi+0x3a>
     366:	90 95       	com	r25
     368:	81 95       	neg	r24
     36a:	9f 4f       	sbci	r25, 0xFF	; 255
     36c:	08 95       	ret

0000036e <strtok>:
     36e:	46 e9       	ldi	r20, 0x96	; 150
     370:	54 e0       	ldi	r21, 0x04	; 4
     372:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <strtok_r>
     376:	08 95       	ret

00000378 <strlen>:
     378:	fc 01       	movw	r30, r24
     37a:	01 90       	ld	r0, Z+
     37c:	00 20       	and	r0, r0
     37e:	e9 f7       	brne	.-6      	; 0x37a <strlen+0x2>
     380:	80 95       	com	r24
     382:	90 95       	com	r25
     384:	8e 0f       	add	r24, r30
     386:	9f 1f       	adc	r25, r31
     388:	08 95       	ret

0000038a <strncmp>:
     38a:	fb 01       	movw	r30, r22
     38c:	dc 01       	movw	r26, r24
     38e:	41 50       	subi	r20, 0x01	; 1
     390:	50 40       	sbci	r21, 0x00	; 0
     392:	30 f0       	brcs	.+12     	; 0x3a0 <strncmp+0x16>
     394:	8d 91       	ld	r24, X+
     396:	01 90       	ld	r0, Z+
     398:	80 19       	sub	r24, r0
     39a:	19 f4       	brne	.+6      	; 0x3a2 <strncmp+0x18>
     39c:	00 20       	and	r0, r0
     39e:	b9 f7       	brne	.-18     	; 0x38e <strncmp+0x4>
     3a0:	88 1b       	sub	r24, r24
     3a2:	99 0b       	sbc	r25, r25
     3a4:	08 95       	ret

000003a6 <strtok_r>:
     3a6:	00 97       	sbiw	r24, 0x00	; 0
     3a8:	31 f4       	brne	.+12     	; 0x3b6 <strtok_r+0x10>
     3aa:	da 01       	movw	r26, r20
     3ac:	8d 91       	ld	r24, X+
     3ae:	9c 91       	ld	r25, X
     3b0:	00 97       	sbiw	r24, 0x00	; 0
     3b2:	09 f4       	brne	.+2      	; 0x3b6 <strtok_r+0x10>
     3b4:	0e c0       	rjmp	.+28     	; 0x3d2 <strtok_r+0x2c>
     3b6:	dc 01       	movw	r26, r24
     3b8:	fb 01       	movw	r30, r22
     3ba:	3d 91       	ld	r19, X+
     3bc:	21 91       	ld	r18, Z+
     3be:	22 23       	and	r18, r18
     3c0:	19 f0       	breq	.+6      	; 0x3c8 <strtok_r+0x22>
     3c2:	32 17       	cp	r19, r18
     3c4:	c9 f3       	breq	.-14     	; 0x3b8 <strtok_r+0x12>
     3c6:	fa cf       	rjmp	.-12     	; 0x3bc <strtok_r+0x16>
     3c8:	33 23       	and	r19, r19
     3ca:	31 f4       	brne	.+12     	; 0x3d8 <strtok_r+0x32>
     3cc:	da 01       	movw	r26, r20
     3ce:	1d 92       	st	X+, r1
     3d0:	1c 92       	st	X, r1
     3d2:	88 27       	eor	r24, r24
     3d4:	99 27       	eor	r25, r25
     3d6:	08 95       	ret
     3d8:	11 97       	sbiw	r26, 0x01	; 1
     3da:	af 93       	push	r26
     3dc:	bf 93       	push	r27
     3de:	fb 01       	movw	r30, r22
     3e0:	3d 91       	ld	r19, X+
     3e2:	21 91       	ld	r18, Z+
     3e4:	32 17       	cp	r19, r18
     3e6:	71 f4       	brne	.+28     	; 0x404 <strtok_r+0x5e>
     3e8:	33 23       	and	r19, r19
     3ea:	21 f4       	brne	.+8      	; 0x3f4 <strtok_r+0x4e>
     3ec:	88 27       	eor	r24, r24
     3ee:	99 27       	eor	r25, r25
     3f0:	11 97       	sbiw	r26, 0x01	; 1
     3f2:	02 c0       	rjmp	.+4      	; 0x3f8 <strtok_r+0x52>
     3f4:	1e 92       	st	-X, r1
     3f6:	11 96       	adiw	r26, 0x01	; 1
     3f8:	fa 01       	movw	r30, r20
     3fa:	a1 93       	st	Z+, r26
     3fc:	b0 83       	st	Z, r27
     3fe:	9f 91       	pop	r25
     400:	8f 91       	pop	r24
     402:	08 95       	ret
     404:	22 23       	and	r18, r18
     406:	69 f7       	brne	.-38     	; 0x3e2 <strtok_r+0x3c>
     408:	ea cf       	rjmp	.-44     	; 0x3de <strtok_r+0x38>

0000040a <__mulhi_const_10>:
     40a:	7a e0       	ldi	r23, 0x0A	; 10
     40c:	97 9f       	mul	r25, r23
     40e:	90 2d       	mov	r25, r0
     410:	87 9f       	mul	r24, r23
     412:	80 2d       	mov	r24, r0
     414:	91 0d       	add	r25, r1
     416:	11 24       	eor	r1, r1
     418:	08 95       	ret

0000041a <sprintf>:
     41a:	ae e0       	ldi	r26, 0x0E	; 14
     41c:	b0 e0       	ldi	r27, 0x00	; 0
     41e:	e3 e1       	ldi	r30, 0x13	; 19
     420:	f2 e0       	ldi	r31, 0x02	; 2
     422:	0c 94 06 17 	jmp	0x2e0c	; 0x2e0c <__prologue_saves__+0x1c>
     426:	0d 89       	ldd	r16, Y+21	; 0x15
     428:	1e 89       	ldd	r17, Y+22	; 0x16
     42a:	86 e0       	ldi	r24, 0x06	; 6
     42c:	8c 83       	std	Y+4, r24	; 0x04
     42e:	1a 83       	std	Y+2, r17	; 0x02
     430:	09 83       	std	Y+1, r16	; 0x01
     432:	8f ef       	ldi	r24, 0xFF	; 255
     434:	9f e7       	ldi	r25, 0x7F	; 127
     436:	9e 83       	std	Y+6, r25	; 0x06
     438:	8d 83       	std	Y+5, r24	; 0x05
     43a:	9e 01       	movw	r18, r28
     43c:	27 5e       	subi	r18, 0xE7	; 231
     43e:	3f 4f       	sbci	r19, 0xFF	; 255
     440:	ce 01       	movw	r24, r28
     442:	01 96       	adiw	r24, 0x01	; 1
     444:	6f 89       	ldd	r22, Y+23	; 0x17
     446:	78 8d       	ldd	r23, Y+24	; 0x18
     448:	a9 01       	movw	r20, r18
     44a:	0e 94 31 02 	call	0x462	; 0x462 <vfprintf>
     44e:	2f 81       	ldd	r18, Y+7	; 0x07
     450:	38 85       	ldd	r19, Y+8	; 0x08
     452:	02 0f       	add	r16, r18
     454:	13 1f       	adc	r17, r19
     456:	f8 01       	movw	r30, r16
     458:	10 82       	st	Z, r1
     45a:	2e 96       	adiw	r28, 0x0e	; 14
     45c:	e4 e0       	ldi	r30, 0x04	; 4
     45e:	0c 94 22 17 	jmp	0x2e44	; 0x2e44 <__epilogue_restores__+0x1c>

00000462 <vfprintf>:
     462:	ab e0       	ldi	r26, 0x0B	; 11
     464:	b0 e0       	ldi	r27, 0x00	; 0
     466:	e7 e3       	ldi	r30, 0x37	; 55
     468:	f2 e0       	ldi	r31, 0x02	; 2
     46a:	0c 94 f8 16 	jmp	0x2df0	; 0x2df0 <__prologue_saves__>
     46e:	3c 01       	movw	r6, r24
     470:	2b 01       	movw	r4, r22
     472:	5a 01       	movw	r10, r20
     474:	fc 01       	movw	r30, r24
     476:	17 82       	std	Z+7, r1	; 0x07
     478:	16 82       	std	Z+6, r1	; 0x06
     47a:	83 81       	ldd	r24, Z+3	; 0x03
     47c:	81 fd       	sbrc	r24, 1
     47e:	03 c0       	rjmp	.+6      	; 0x486 <vfprintf+0x24>
     480:	6f ef       	ldi	r22, 0xFF	; 255
     482:	7f ef       	ldi	r23, 0xFF	; 255
     484:	c6 c1       	rjmp	.+908    	; 0x812 <vfprintf+0x3b0>
     486:	9a e0       	ldi	r25, 0x0A	; 10
     488:	89 2e       	mov	r8, r25
     48a:	1e 01       	movw	r2, r28
     48c:	08 94       	sec
     48e:	21 1c       	adc	r2, r1
     490:	31 1c       	adc	r3, r1
     492:	f3 01       	movw	r30, r6
     494:	23 81       	ldd	r18, Z+3	; 0x03
     496:	f2 01       	movw	r30, r4
     498:	23 fd       	sbrc	r18, 3
     49a:	85 91       	lpm	r24, Z+
     49c:	23 ff       	sbrs	r18, 3
     49e:	81 91       	ld	r24, Z+
     4a0:	2f 01       	movw	r4, r30
     4a2:	88 23       	and	r24, r24
     4a4:	09 f4       	brne	.+2      	; 0x4a8 <vfprintf+0x46>
     4a6:	b2 c1       	rjmp	.+868    	; 0x80c <vfprintf+0x3aa>
     4a8:	85 32       	cpi	r24, 0x25	; 37
     4aa:	39 f4       	brne	.+14     	; 0x4ba <vfprintf+0x58>
     4ac:	23 fd       	sbrc	r18, 3
     4ae:	85 91       	lpm	r24, Z+
     4b0:	23 ff       	sbrs	r18, 3
     4b2:	81 91       	ld	r24, Z+
     4b4:	2f 01       	movw	r4, r30
     4b6:	85 32       	cpi	r24, 0x25	; 37
     4b8:	29 f4       	brne	.+10     	; 0x4c4 <vfprintf+0x62>
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	b3 01       	movw	r22, r6
     4be:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     4c2:	e7 cf       	rjmp	.-50     	; 0x492 <vfprintf+0x30>
     4c4:	98 2f       	mov	r25, r24
     4c6:	ff 24       	eor	r15, r15
     4c8:	ee 24       	eor	r14, r14
     4ca:	99 24       	eor	r9, r9
     4cc:	ff e1       	ldi	r31, 0x1F	; 31
     4ce:	ff 15       	cp	r31, r15
     4d0:	d0 f0       	brcs	.+52     	; 0x506 <vfprintf+0xa4>
     4d2:	9b 32       	cpi	r25, 0x2B	; 43
     4d4:	69 f0       	breq	.+26     	; 0x4f0 <vfprintf+0x8e>
     4d6:	9c 32       	cpi	r25, 0x2C	; 44
     4d8:	28 f4       	brcc	.+10     	; 0x4e4 <vfprintf+0x82>
     4da:	90 32       	cpi	r25, 0x20	; 32
     4dc:	59 f0       	breq	.+22     	; 0x4f4 <vfprintf+0x92>
     4de:	93 32       	cpi	r25, 0x23	; 35
     4e0:	91 f4       	brne	.+36     	; 0x506 <vfprintf+0xa4>
     4e2:	0e c0       	rjmp	.+28     	; 0x500 <vfprintf+0x9e>
     4e4:	9d 32       	cpi	r25, 0x2D	; 45
     4e6:	49 f0       	breq	.+18     	; 0x4fa <vfprintf+0x98>
     4e8:	90 33       	cpi	r25, 0x30	; 48
     4ea:	69 f4       	brne	.+26     	; 0x506 <vfprintf+0xa4>
     4ec:	41 e0       	ldi	r20, 0x01	; 1
     4ee:	24 c0       	rjmp	.+72     	; 0x538 <vfprintf+0xd6>
     4f0:	52 e0       	ldi	r21, 0x02	; 2
     4f2:	f5 2a       	or	r15, r21
     4f4:	84 e0       	ldi	r24, 0x04	; 4
     4f6:	f8 2a       	or	r15, r24
     4f8:	28 c0       	rjmp	.+80     	; 0x54a <vfprintf+0xe8>
     4fa:	98 e0       	ldi	r25, 0x08	; 8
     4fc:	f9 2a       	or	r15, r25
     4fe:	25 c0       	rjmp	.+74     	; 0x54a <vfprintf+0xe8>
     500:	e0 e1       	ldi	r30, 0x10	; 16
     502:	fe 2a       	or	r15, r30
     504:	22 c0       	rjmp	.+68     	; 0x54a <vfprintf+0xe8>
     506:	f7 fc       	sbrc	r15, 7
     508:	29 c0       	rjmp	.+82     	; 0x55c <vfprintf+0xfa>
     50a:	89 2f       	mov	r24, r25
     50c:	80 53       	subi	r24, 0x30	; 48
     50e:	8a 30       	cpi	r24, 0x0A	; 10
     510:	70 f4       	brcc	.+28     	; 0x52e <vfprintf+0xcc>
     512:	f6 fe       	sbrs	r15, 6
     514:	05 c0       	rjmp	.+10     	; 0x520 <vfprintf+0xbe>
     516:	98 9c       	mul	r9, r8
     518:	90 2c       	mov	r9, r0
     51a:	11 24       	eor	r1, r1
     51c:	98 0e       	add	r9, r24
     51e:	15 c0       	rjmp	.+42     	; 0x54a <vfprintf+0xe8>
     520:	e8 9c       	mul	r14, r8
     522:	e0 2c       	mov	r14, r0
     524:	11 24       	eor	r1, r1
     526:	e8 0e       	add	r14, r24
     528:	f0 e2       	ldi	r31, 0x20	; 32
     52a:	ff 2a       	or	r15, r31
     52c:	0e c0       	rjmp	.+28     	; 0x54a <vfprintf+0xe8>
     52e:	9e 32       	cpi	r25, 0x2E	; 46
     530:	29 f4       	brne	.+10     	; 0x53c <vfprintf+0xda>
     532:	f6 fc       	sbrc	r15, 6
     534:	6b c1       	rjmp	.+726    	; 0x80c <vfprintf+0x3aa>
     536:	40 e4       	ldi	r20, 0x40	; 64
     538:	f4 2a       	or	r15, r20
     53a:	07 c0       	rjmp	.+14     	; 0x54a <vfprintf+0xe8>
     53c:	9c 36       	cpi	r25, 0x6C	; 108
     53e:	19 f4       	brne	.+6      	; 0x546 <vfprintf+0xe4>
     540:	50 e8       	ldi	r21, 0x80	; 128
     542:	f5 2a       	or	r15, r21
     544:	02 c0       	rjmp	.+4      	; 0x54a <vfprintf+0xe8>
     546:	98 36       	cpi	r25, 0x68	; 104
     548:	49 f4       	brne	.+18     	; 0x55c <vfprintf+0xfa>
     54a:	f2 01       	movw	r30, r4
     54c:	23 fd       	sbrc	r18, 3
     54e:	95 91       	lpm	r25, Z+
     550:	23 ff       	sbrs	r18, 3
     552:	91 91       	ld	r25, Z+
     554:	2f 01       	movw	r4, r30
     556:	99 23       	and	r25, r25
     558:	09 f0       	breq	.+2      	; 0x55c <vfprintf+0xfa>
     55a:	b8 cf       	rjmp	.-144    	; 0x4cc <vfprintf+0x6a>
     55c:	89 2f       	mov	r24, r25
     55e:	85 54       	subi	r24, 0x45	; 69
     560:	83 30       	cpi	r24, 0x03	; 3
     562:	18 f0       	brcs	.+6      	; 0x56a <vfprintf+0x108>
     564:	80 52       	subi	r24, 0x20	; 32
     566:	83 30       	cpi	r24, 0x03	; 3
     568:	38 f4       	brcc	.+14     	; 0x578 <vfprintf+0x116>
     56a:	44 e0       	ldi	r20, 0x04	; 4
     56c:	50 e0       	ldi	r21, 0x00	; 0
     56e:	a4 0e       	add	r10, r20
     570:	b5 1e       	adc	r11, r21
     572:	5f e3       	ldi	r21, 0x3F	; 63
     574:	59 83       	std	Y+1, r21	; 0x01
     576:	0f c0       	rjmp	.+30     	; 0x596 <vfprintf+0x134>
     578:	93 36       	cpi	r25, 0x63	; 99
     57a:	31 f0       	breq	.+12     	; 0x588 <vfprintf+0x126>
     57c:	93 37       	cpi	r25, 0x73	; 115
     57e:	79 f0       	breq	.+30     	; 0x59e <vfprintf+0x13c>
     580:	93 35       	cpi	r25, 0x53	; 83
     582:	09 f0       	breq	.+2      	; 0x586 <vfprintf+0x124>
     584:	56 c0       	rjmp	.+172    	; 0x632 <vfprintf+0x1d0>
     586:	20 c0       	rjmp	.+64     	; 0x5c8 <vfprintf+0x166>
     588:	f5 01       	movw	r30, r10
     58a:	80 81       	ld	r24, Z
     58c:	89 83       	std	Y+1, r24	; 0x01
     58e:	42 e0       	ldi	r20, 0x02	; 2
     590:	50 e0       	ldi	r21, 0x00	; 0
     592:	a4 0e       	add	r10, r20
     594:	b5 1e       	adc	r11, r21
     596:	61 01       	movw	r12, r2
     598:	01 e0       	ldi	r16, 0x01	; 1
     59a:	10 e0       	ldi	r17, 0x00	; 0
     59c:	12 c0       	rjmp	.+36     	; 0x5c2 <vfprintf+0x160>
     59e:	f5 01       	movw	r30, r10
     5a0:	c0 80       	ld	r12, Z
     5a2:	d1 80       	ldd	r13, Z+1	; 0x01
     5a4:	f6 fc       	sbrc	r15, 6
     5a6:	03 c0       	rjmp	.+6      	; 0x5ae <vfprintf+0x14c>
     5a8:	6f ef       	ldi	r22, 0xFF	; 255
     5aa:	7f ef       	ldi	r23, 0xFF	; 255
     5ac:	02 c0       	rjmp	.+4      	; 0x5b2 <vfprintf+0x150>
     5ae:	69 2d       	mov	r22, r9
     5b0:	70 e0       	ldi	r23, 0x00	; 0
     5b2:	42 e0       	ldi	r20, 0x02	; 2
     5b4:	50 e0       	ldi	r21, 0x00	; 0
     5b6:	a4 0e       	add	r10, r20
     5b8:	b5 1e       	adc	r11, r21
     5ba:	c6 01       	movw	r24, r12
     5bc:	0e 94 19 04 	call	0x832	; 0x832 <strnlen>
     5c0:	8c 01       	movw	r16, r24
     5c2:	5f e7       	ldi	r21, 0x7F	; 127
     5c4:	f5 22       	and	r15, r21
     5c6:	14 c0       	rjmp	.+40     	; 0x5f0 <vfprintf+0x18e>
     5c8:	f5 01       	movw	r30, r10
     5ca:	c0 80       	ld	r12, Z
     5cc:	d1 80       	ldd	r13, Z+1	; 0x01
     5ce:	f6 fc       	sbrc	r15, 6
     5d0:	03 c0       	rjmp	.+6      	; 0x5d8 <vfprintf+0x176>
     5d2:	6f ef       	ldi	r22, 0xFF	; 255
     5d4:	7f ef       	ldi	r23, 0xFF	; 255
     5d6:	02 c0       	rjmp	.+4      	; 0x5dc <vfprintf+0x17a>
     5d8:	69 2d       	mov	r22, r9
     5da:	70 e0       	ldi	r23, 0x00	; 0
     5dc:	42 e0       	ldi	r20, 0x02	; 2
     5de:	50 e0       	ldi	r21, 0x00	; 0
     5e0:	a4 0e       	add	r10, r20
     5e2:	b5 1e       	adc	r11, r21
     5e4:	c6 01       	movw	r24, r12
     5e6:	0e 94 0e 04 	call	0x81c	; 0x81c <strnlen_P>
     5ea:	8c 01       	movw	r16, r24
     5ec:	50 e8       	ldi	r21, 0x80	; 128
     5ee:	f5 2a       	or	r15, r21
     5f0:	f3 fe       	sbrs	r15, 3
     5f2:	07 c0       	rjmp	.+14     	; 0x602 <vfprintf+0x1a0>
     5f4:	1a c0       	rjmp	.+52     	; 0x62a <vfprintf+0x1c8>
     5f6:	80 e2       	ldi	r24, 0x20	; 32
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	b3 01       	movw	r22, r6
     5fc:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     600:	ea 94       	dec	r14
     602:	8e 2d       	mov	r24, r14
     604:	90 e0       	ldi	r25, 0x00	; 0
     606:	08 17       	cp	r16, r24
     608:	19 07       	cpc	r17, r25
     60a:	a8 f3       	brcs	.-22     	; 0x5f6 <vfprintf+0x194>
     60c:	0e c0       	rjmp	.+28     	; 0x62a <vfprintf+0x1c8>
     60e:	f6 01       	movw	r30, r12
     610:	f7 fc       	sbrc	r15, 7
     612:	85 91       	lpm	r24, Z+
     614:	f7 fe       	sbrs	r15, 7
     616:	81 91       	ld	r24, Z+
     618:	6f 01       	movw	r12, r30
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	b3 01       	movw	r22, r6
     61e:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     622:	e1 10       	cpse	r14, r1
     624:	ea 94       	dec	r14
     626:	01 50       	subi	r16, 0x01	; 1
     628:	10 40       	sbci	r17, 0x00	; 0
     62a:	01 15       	cp	r16, r1
     62c:	11 05       	cpc	r17, r1
     62e:	79 f7       	brne	.-34     	; 0x60e <vfprintf+0x1ac>
     630:	ea c0       	rjmp	.+468    	; 0x806 <vfprintf+0x3a4>
     632:	94 36       	cpi	r25, 0x64	; 100
     634:	11 f0       	breq	.+4      	; 0x63a <vfprintf+0x1d8>
     636:	99 36       	cpi	r25, 0x69	; 105
     638:	69 f5       	brne	.+90     	; 0x694 <vfprintf+0x232>
     63a:	f7 fe       	sbrs	r15, 7
     63c:	08 c0       	rjmp	.+16     	; 0x64e <vfprintf+0x1ec>
     63e:	f5 01       	movw	r30, r10
     640:	20 81       	ld	r18, Z
     642:	31 81       	ldd	r19, Z+1	; 0x01
     644:	42 81       	ldd	r20, Z+2	; 0x02
     646:	53 81       	ldd	r21, Z+3	; 0x03
     648:	84 e0       	ldi	r24, 0x04	; 4
     64a:	90 e0       	ldi	r25, 0x00	; 0
     64c:	0a c0       	rjmp	.+20     	; 0x662 <vfprintf+0x200>
     64e:	f5 01       	movw	r30, r10
     650:	80 81       	ld	r24, Z
     652:	91 81       	ldd	r25, Z+1	; 0x01
     654:	9c 01       	movw	r18, r24
     656:	44 27       	eor	r20, r20
     658:	37 fd       	sbrc	r19, 7
     65a:	40 95       	com	r20
     65c:	54 2f       	mov	r21, r20
     65e:	82 e0       	ldi	r24, 0x02	; 2
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	a8 0e       	add	r10, r24
     664:	b9 1e       	adc	r11, r25
     666:	9f e6       	ldi	r25, 0x6F	; 111
     668:	f9 22       	and	r15, r25
     66a:	57 ff       	sbrs	r21, 7
     66c:	09 c0       	rjmp	.+18     	; 0x680 <vfprintf+0x21e>
     66e:	50 95       	com	r21
     670:	40 95       	com	r20
     672:	30 95       	com	r19
     674:	21 95       	neg	r18
     676:	3f 4f       	sbci	r19, 0xFF	; 255
     678:	4f 4f       	sbci	r20, 0xFF	; 255
     67a:	5f 4f       	sbci	r21, 0xFF	; 255
     67c:	e0 e8       	ldi	r30, 0x80	; 128
     67e:	fe 2a       	or	r15, r30
     680:	ca 01       	movw	r24, r20
     682:	b9 01       	movw	r22, r18
     684:	a1 01       	movw	r20, r2
     686:	2a e0       	ldi	r18, 0x0A	; 10
     688:	30 e0       	ldi	r19, 0x00	; 0
     68a:	0e 94 50 04 	call	0x8a0	; 0x8a0 <__ultoa_invert>
     68e:	d8 2e       	mov	r13, r24
     690:	d2 18       	sub	r13, r2
     692:	40 c0       	rjmp	.+128    	; 0x714 <vfprintf+0x2b2>
     694:	95 37       	cpi	r25, 0x75	; 117
     696:	29 f4       	brne	.+10     	; 0x6a2 <vfprintf+0x240>
     698:	1f 2d       	mov	r17, r15
     69a:	1f 7e       	andi	r17, 0xEF	; 239
     69c:	2a e0       	ldi	r18, 0x0A	; 10
     69e:	30 e0       	ldi	r19, 0x00	; 0
     6a0:	1d c0       	rjmp	.+58     	; 0x6dc <vfprintf+0x27a>
     6a2:	1f 2d       	mov	r17, r15
     6a4:	19 7f       	andi	r17, 0xF9	; 249
     6a6:	9f 36       	cpi	r25, 0x6F	; 111
     6a8:	61 f0       	breq	.+24     	; 0x6c2 <vfprintf+0x260>
     6aa:	90 37       	cpi	r25, 0x70	; 112
     6ac:	20 f4       	brcc	.+8      	; 0x6b6 <vfprintf+0x254>
     6ae:	98 35       	cpi	r25, 0x58	; 88
     6b0:	09 f0       	breq	.+2      	; 0x6b4 <vfprintf+0x252>
     6b2:	ac c0       	rjmp	.+344    	; 0x80c <vfprintf+0x3aa>
     6b4:	0f c0       	rjmp	.+30     	; 0x6d4 <vfprintf+0x272>
     6b6:	90 37       	cpi	r25, 0x70	; 112
     6b8:	39 f0       	breq	.+14     	; 0x6c8 <vfprintf+0x266>
     6ba:	98 37       	cpi	r25, 0x78	; 120
     6bc:	09 f0       	breq	.+2      	; 0x6c0 <vfprintf+0x25e>
     6be:	a6 c0       	rjmp	.+332    	; 0x80c <vfprintf+0x3aa>
     6c0:	04 c0       	rjmp	.+8      	; 0x6ca <vfprintf+0x268>
     6c2:	28 e0       	ldi	r18, 0x08	; 8
     6c4:	30 e0       	ldi	r19, 0x00	; 0
     6c6:	0a c0       	rjmp	.+20     	; 0x6dc <vfprintf+0x27a>
     6c8:	10 61       	ori	r17, 0x10	; 16
     6ca:	14 fd       	sbrc	r17, 4
     6cc:	14 60       	ori	r17, 0x04	; 4
     6ce:	20 e1       	ldi	r18, 0x10	; 16
     6d0:	30 e0       	ldi	r19, 0x00	; 0
     6d2:	04 c0       	rjmp	.+8      	; 0x6dc <vfprintf+0x27a>
     6d4:	14 fd       	sbrc	r17, 4
     6d6:	16 60       	ori	r17, 0x06	; 6
     6d8:	20 e1       	ldi	r18, 0x10	; 16
     6da:	32 e0       	ldi	r19, 0x02	; 2
     6dc:	17 ff       	sbrs	r17, 7
     6de:	08 c0       	rjmp	.+16     	; 0x6f0 <vfprintf+0x28e>
     6e0:	f5 01       	movw	r30, r10
     6e2:	60 81       	ld	r22, Z
     6e4:	71 81       	ldd	r23, Z+1	; 0x01
     6e6:	82 81       	ldd	r24, Z+2	; 0x02
     6e8:	93 81       	ldd	r25, Z+3	; 0x03
     6ea:	44 e0       	ldi	r20, 0x04	; 4
     6ec:	50 e0       	ldi	r21, 0x00	; 0
     6ee:	08 c0       	rjmp	.+16     	; 0x700 <vfprintf+0x29e>
     6f0:	f5 01       	movw	r30, r10
     6f2:	80 81       	ld	r24, Z
     6f4:	91 81       	ldd	r25, Z+1	; 0x01
     6f6:	bc 01       	movw	r22, r24
     6f8:	80 e0       	ldi	r24, 0x00	; 0
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	42 e0       	ldi	r20, 0x02	; 2
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	a4 0e       	add	r10, r20
     702:	b5 1e       	adc	r11, r21
     704:	a1 01       	movw	r20, r2
     706:	0e 94 50 04 	call	0x8a0	; 0x8a0 <__ultoa_invert>
     70a:	d8 2e       	mov	r13, r24
     70c:	d2 18       	sub	r13, r2
     70e:	8f e7       	ldi	r24, 0x7F	; 127
     710:	f8 2e       	mov	r15, r24
     712:	f1 22       	and	r15, r17
     714:	f6 fe       	sbrs	r15, 6
     716:	0b c0       	rjmp	.+22     	; 0x72e <vfprintf+0x2cc>
     718:	5e ef       	ldi	r21, 0xFE	; 254
     71a:	f5 22       	and	r15, r21
     71c:	d9 14       	cp	r13, r9
     71e:	38 f4       	brcc	.+14     	; 0x72e <vfprintf+0x2cc>
     720:	f4 fe       	sbrs	r15, 4
     722:	07 c0       	rjmp	.+14     	; 0x732 <vfprintf+0x2d0>
     724:	f2 fc       	sbrc	r15, 2
     726:	05 c0       	rjmp	.+10     	; 0x732 <vfprintf+0x2d0>
     728:	8f ee       	ldi	r24, 0xEF	; 239
     72a:	f8 22       	and	r15, r24
     72c:	02 c0       	rjmp	.+4      	; 0x732 <vfprintf+0x2d0>
     72e:	1d 2d       	mov	r17, r13
     730:	01 c0       	rjmp	.+2      	; 0x734 <vfprintf+0x2d2>
     732:	19 2d       	mov	r17, r9
     734:	f4 fe       	sbrs	r15, 4
     736:	0d c0       	rjmp	.+26     	; 0x752 <vfprintf+0x2f0>
     738:	fe 01       	movw	r30, r28
     73a:	ed 0d       	add	r30, r13
     73c:	f1 1d       	adc	r31, r1
     73e:	80 81       	ld	r24, Z
     740:	80 33       	cpi	r24, 0x30	; 48
     742:	19 f4       	brne	.+6      	; 0x74a <vfprintf+0x2e8>
     744:	99 ee       	ldi	r25, 0xE9	; 233
     746:	f9 22       	and	r15, r25
     748:	08 c0       	rjmp	.+16     	; 0x75a <vfprintf+0x2f8>
     74a:	1f 5f       	subi	r17, 0xFF	; 255
     74c:	f2 fe       	sbrs	r15, 2
     74e:	05 c0       	rjmp	.+10     	; 0x75a <vfprintf+0x2f8>
     750:	03 c0       	rjmp	.+6      	; 0x758 <vfprintf+0x2f6>
     752:	8f 2d       	mov	r24, r15
     754:	86 78       	andi	r24, 0x86	; 134
     756:	09 f0       	breq	.+2      	; 0x75a <vfprintf+0x2f8>
     758:	1f 5f       	subi	r17, 0xFF	; 255
     75a:	0f 2d       	mov	r16, r15
     75c:	f3 fc       	sbrc	r15, 3
     75e:	14 c0       	rjmp	.+40     	; 0x788 <vfprintf+0x326>
     760:	f0 fe       	sbrs	r15, 0
     762:	0f c0       	rjmp	.+30     	; 0x782 <vfprintf+0x320>
     764:	1e 15       	cp	r17, r14
     766:	10 f0       	brcs	.+4      	; 0x76c <vfprintf+0x30a>
     768:	9d 2c       	mov	r9, r13
     76a:	0b c0       	rjmp	.+22     	; 0x782 <vfprintf+0x320>
     76c:	9d 2c       	mov	r9, r13
     76e:	9e 0c       	add	r9, r14
     770:	91 1a       	sub	r9, r17
     772:	1e 2d       	mov	r17, r14
     774:	06 c0       	rjmp	.+12     	; 0x782 <vfprintf+0x320>
     776:	80 e2       	ldi	r24, 0x20	; 32
     778:	90 e0       	ldi	r25, 0x00	; 0
     77a:	b3 01       	movw	r22, r6
     77c:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     780:	1f 5f       	subi	r17, 0xFF	; 255
     782:	1e 15       	cp	r17, r14
     784:	c0 f3       	brcs	.-16     	; 0x776 <vfprintf+0x314>
     786:	04 c0       	rjmp	.+8      	; 0x790 <vfprintf+0x32e>
     788:	1e 15       	cp	r17, r14
     78a:	10 f4       	brcc	.+4      	; 0x790 <vfprintf+0x32e>
     78c:	e1 1a       	sub	r14, r17
     78e:	01 c0       	rjmp	.+2      	; 0x792 <vfprintf+0x330>
     790:	ee 24       	eor	r14, r14
     792:	04 ff       	sbrs	r16, 4
     794:	0f c0       	rjmp	.+30     	; 0x7b4 <vfprintf+0x352>
     796:	80 e3       	ldi	r24, 0x30	; 48
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	b3 01       	movw	r22, r6
     79c:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     7a0:	02 ff       	sbrs	r16, 2
     7a2:	1d c0       	rjmp	.+58     	; 0x7de <vfprintf+0x37c>
     7a4:	01 fd       	sbrc	r16, 1
     7a6:	03 c0       	rjmp	.+6      	; 0x7ae <vfprintf+0x34c>
     7a8:	88 e7       	ldi	r24, 0x78	; 120
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	0e c0       	rjmp	.+28     	; 0x7ca <vfprintf+0x368>
     7ae:	88 e5       	ldi	r24, 0x58	; 88
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	0b c0       	rjmp	.+22     	; 0x7ca <vfprintf+0x368>
     7b4:	80 2f       	mov	r24, r16
     7b6:	86 78       	andi	r24, 0x86	; 134
     7b8:	91 f0       	breq	.+36     	; 0x7de <vfprintf+0x37c>
     7ba:	01 ff       	sbrs	r16, 1
     7bc:	02 c0       	rjmp	.+4      	; 0x7c2 <vfprintf+0x360>
     7be:	8b e2       	ldi	r24, 0x2B	; 43
     7c0:	01 c0       	rjmp	.+2      	; 0x7c4 <vfprintf+0x362>
     7c2:	80 e2       	ldi	r24, 0x20	; 32
     7c4:	f7 fc       	sbrc	r15, 7
     7c6:	8d e2       	ldi	r24, 0x2D	; 45
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	b3 01       	movw	r22, r6
     7cc:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     7d0:	06 c0       	rjmp	.+12     	; 0x7de <vfprintf+0x37c>
     7d2:	80 e3       	ldi	r24, 0x30	; 48
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	b3 01       	movw	r22, r6
     7d8:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     7dc:	9a 94       	dec	r9
     7de:	d9 14       	cp	r13, r9
     7e0:	c0 f3       	brcs	.-16     	; 0x7d2 <vfprintf+0x370>
     7e2:	da 94       	dec	r13
     7e4:	f1 01       	movw	r30, r2
     7e6:	ed 0d       	add	r30, r13
     7e8:	f1 1d       	adc	r31, r1
     7ea:	80 81       	ld	r24, Z
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	b3 01       	movw	r22, r6
     7f0:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     7f4:	dd 20       	and	r13, r13
     7f6:	a9 f7       	brne	.-22     	; 0x7e2 <vfprintf+0x380>
     7f8:	06 c0       	rjmp	.+12     	; 0x806 <vfprintf+0x3a4>
     7fa:	80 e2       	ldi	r24, 0x20	; 32
     7fc:	90 e0       	ldi	r25, 0x00	; 0
     7fe:	b3 01       	movw	r22, r6
     800:	0e 94 24 04 	call	0x848	; 0x848 <fputc>
     804:	ea 94       	dec	r14
     806:	ee 20       	and	r14, r14
     808:	c1 f7       	brne	.-16     	; 0x7fa <vfprintf+0x398>
     80a:	43 ce       	rjmp	.-890    	; 0x492 <vfprintf+0x30>
     80c:	f3 01       	movw	r30, r6
     80e:	66 81       	ldd	r22, Z+6	; 0x06
     810:	77 81       	ldd	r23, Z+7	; 0x07
     812:	cb 01       	movw	r24, r22
     814:	2b 96       	adiw	r28, 0x0b	; 11
     816:	e2 e1       	ldi	r30, 0x12	; 18
     818:	0c 94 14 17 	jmp	0x2e28	; 0x2e28 <__epilogue_restores__>

0000081c <strnlen_P>:
     81c:	fc 01       	movw	r30, r24
     81e:	05 90       	lpm	r0, Z+
     820:	61 50       	subi	r22, 0x01	; 1
     822:	70 40       	sbci	r23, 0x00	; 0
     824:	01 10       	cpse	r0, r1
     826:	d8 f7       	brcc	.-10     	; 0x81e <strnlen_P+0x2>
     828:	80 95       	com	r24
     82a:	90 95       	com	r25
     82c:	8e 0f       	add	r24, r30
     82e:	9f 1f       	adc	r25, r31
     830:	08 95       	ret

00000832 <strnlen>:
     832:	fc 01       	movw	r30, r24
     834:	61 50       	subi	r22, 0x01	; 1
     836:	70 40       	sbci	r23, 0x00	; 0
     838:	01 90       	ld	r0, Z+
     83a:	01 10       	cpse	r0, r1
     83c:	d8 f7       	brcc	.-10     	; 0x834 <strnlen+0x2>
     83e:	80 95       	com	r24
     840:	90 95       	com	r25
     842:	8e 0f       	add	r24, r30
     844:	9f 1f       	adc	r25, r31
     846:	08 95       	ret

00000848 <fputc>:
     848:	0f 93       	push	r16
     84a:	1f 93       	push	r17
     84c:	cf 93       	push	r28
     84e:	df 93       	push	r29
     850:	8c 01       	movw	r16, r24
     852:	eb 01       	movw	r28, r22
     854:	8b 81       	ldd	r24, Y+3	; 0x03
     856:	81 ff       	sbrs	r24, 1
     858:	1b c0       	rjmp	.+54     	; 0x890 <__stack+0x31>
     85a:	82 ff       	sbrs	r24, 2
     85c:	0d c0       	rjmp	.+26     	; 0x878 <__stack+0x19>
     85e:	2e 81       	ldd	r18, Y+6	; 0x06
     860:	3f 81       	ldd	r19, Y+7	; 0x07
     862:	8c 81       	ldd	r24, Y+4	; 0x04
     864:	9d 81       	ldd	r25, Y+5	; 0x05
     866:	28 17       	cp	r18, r24
     868:	39 07       	cpc	r19, r25
     86a:	64 f4       	brge	.+24     	; 0x884 <__stack+0x25>
     86c:	e8 81       	ld	r30, Y
     86e:	f9 81       	ldd	r31, Y+1	; 0x01
     870:	01 93       	st	Z+, r16
     872:	f9 83       	std	Y+1, r31	; 0x01
     874:	e8 83       	st	Y, r30
     876:	06 c0       	rjmp	.+12     	; 0x884 <__stack+0x25>
     878:	e8 85       	ldd	r30, Y+8	; 0x08
     87a:	f9 85       	ldd	r31, Y+9	; 0x09
     87c:	80 2f       	mov	r24, r16
     87e:	09 95       	icall
     880:	89 2b       	or	r24, r25
     882:	31 f4       	brne	.+12     	; 0x890 <__stack+0x31>
     884:	8e 81       	ldd	r24, Y+6	; 0x06
     886:	9f 81       	ldd	r25, Y+7	; 0x07
     888:	01 96       	adiw	r24, 0x01	; 1
     88a:	9f 83       	std	Y+7, r25	; 0x07
     88c:	8e 83       	std	Y+6, r24	; 0x06
     88e:	02 c0       	rjmp	.+4      	; 0x894 <__stack+0x35>
     890:	0f ef       	ldi	r16, 0xFF	; 255
     892:	1f ef       	ldi	r17, 0xFF	; 255
     894:	c8 01       	movw	r24, r16
     896:	df 91       	pop	r29
     898:	cf 91       	pop	r28
     89a:	1f 91       	pop	r17
     89c:	0f 91       	pop	r16
     89e:	08 95       	ret

000008a0 <__ultoa_invert>:
     8a0:	fa 01       	movw	r30, r20
     8a2:	aa 27       	eor	r26, r26
     8a4:	28 30       	cpi	r18, 0x08	; 8
     8a6:	51 f1       	breq	.+84     	; 0x8fc <__ultoa_invert+0x5c>
     8a8:	20 31       	cpi	r18, 0x10	; 16
     8aa:	81 f1       	breq	.+96     	; 0x90c <__ultoa_invert+0x6c>
     8ac:	e8 94       	clt
     8ae:	6f 93       	push	r22
     8b0:	6e 7f       	andi	r22, 0xFE	; 254
     8b2:	6e 5f       	subi	r22, 0xFE	; 254
     8b4:	7f 4f       	sbci	r23, 0xFF	; 255
     8b6:	8f 4f       	sbci	r24, 0xFF	; 255
     8b8:	9f 4f       	sbci	r25, 0xFF	; 255
     8ba:	af 4f       	sbci	r26, 0xFF	; 255
     8bc:	b1 e0       	ldi	r27, 0x01	; 1
     8be:	3e d0       	rcall	.+124    	; 0x93c <__ultoa_invert+0x9c>
     8c0:	b4 e0       	ldi	r27, 0x04	; 4
     8c2:	3c d0       	rcall	.+120    	; 0x93c <__ultoa_invert+0x9c>
     8c4:	67 0f       	add	r22, r23
     8c6:	78 1f       	adc	r23, r24
     8c8:	89 1f       	adc	r24, r25
     8ca:	9a 1f       	adc	r25, r26
     8cc:	a1 1d       	adc	r26, r1
     8ce:	68 0f       	add	r22, r24
     8d0:	79 1f       	adc	r23, r25
     8d2:	8a 1f       	adc	r24, r26
     8d4:	91 1d       	adc	r25, r1
     8d6:	a1 1d       	adc	r26, r1
     8d8:	6a 0f       	add	r22, r26
     8da:	71 1d       	adc	r23, r1
     8dc:	81 1d       	adc	r24, r1
     8de:	91 1d       	adc	r25, r1
     8e0:	a1 1d       	adc	r26, r1
     8e2:	20 d0       	rcall	.+64     	; 0x924 <__ultoa_invert+0x84>
     8e4:	09 f4       	brne	.+2      	; 0x8e8 <__ultoa_invert+0x48>
     8e6:	68 94       	set
     8e8:	3f 91       	pop	r19
     8ea:	2a e0       	ldi	r18, 0x0A	; 10
     8ec:	26 9f       	mul	r18, r22
     8ee:	11 24       	eor	r1, r1
     8f0:	30 19       	sub	r19, r0
     8f2:	30 5d       	subi	r19, 0xD0	; 208
     8f4:	31 93       	st	Z+, r19
     8f6:	de f6       	brtc	.-74     	; 0x8ae <__ultoa_invert+0xe>
     8f8:	cf 01       	movw	r24, r30
     8fa:	08 95       	ret
     8fc:	46 2f       	mov	r20, r22
     8fe:	47 70       	andi	r20, 0x07	; 7
     900:	40 5d       	subi	r20, 0xD0	; 208
     902:	41 93       	st	Z+, r20
     904:	b3 e0       	ldi	r27, 0x03	; 3
     906:	0f d0       	rcall	.+30     	; 0x926 <__ultoa_invert+0x86>
     908:	c9 f7       	brne	.-14     	; 0x8fc <__ultoa_invert+0x5c>
     90a:	f6 cf       	rjmp	.-20     	; 0x8f8 <__ultoa_invert+0x58>
     90c:	46 2f       	mov	r20, r22
     90e:	4f 70       	andi	r20, 0x0F	; 15
     910:	40 5d       	subi	r20, 0xD0	; 208
     912:	4a 33       	cpi	r20, 0x3A	; 58
     914:	18 f0       	brcs	.+6      	; 0x91c <__ultoa_invert+0x7c>
     916:	49 5d       	subi	r20, 0xD9	; 217
     918:	31 fd       	sbrc	r19, 1
     91a:	40 52       	subi	r20, 0x20	; 32
     91c:	41 93       	st	Z+, r20
     91e:	02 d0       	rcall	.+4      	; 0x924 <__ultoa_invert+0x84>
     920:	a9 f7       	brne	.-22     	; 0x90c <__ultoa_invert+0x6c>
     922:	ea cf       	rjmp	.-44     	; 0x8f8 <__ultoa_invert+0x58>
     924:	b4 e0       	ldi	r27, 0x04	; 4
     926:	a6 95       	lsr	r26
     928:	97 95       	ror	r25
     92a:	87 95       	ror	r24
     92c:	77 95       	ror	r23
     92e:	67 95       	ror	r22
     930:	ba 95       	dec	r27
     932:	c9 f7       	brne	.-14     	; 0x926 <__ultoa_invert+0x86>
     934:	00 97       	sbiw	r24, 0x00	; 0
     936:	61 05       	cpc	r22, r1
     938:	71 05       	cpc	r23, r1
     93a:	08 95       	ret
     93c:	9b 01       	movw	r18, r22
     93e:	ac 01       	movw	r20, r24
     940:	0a 2e       	mov	r0, r26
     942:	06 94       	lsr	r0
     944:	57 95       	ror	r21
     946:	47 95       	ror	r20
     948:	37 95       	ror	r19
     94a:	27 95       	ror	r18
     94c:	ba 95       	dec	r27
     94e:	c9 f7       	brne	.-14     	; 0x942 <__ultoa_invert+0xa2>
     950:	62 0f       	add	r22, r18
     952:	73 1f       	adc	r23, r19
     954:	84 1f       	adc	r24, r20
     956:	95 1f       	adc	r25, r21
     958:	a0 1d       	adc	r26, r0
     95a:	08 95       	ret

0000095c <delay_ms>:
uchar buf[80];

/**
 * Some basic delay function
 */
void delay_ms(unsigned short ms) {
     95c:	df 93       	push	r29
     95e:	cf 93       	push	r28
     960:	00 d0       	rcall	.+0      	; 0x962 <delay_ms+0x6>
     962:	00 d0       	rcall	.+0      	; 0x964 <delay_ms+0x8>
     964:	00 d0       	rcall	.+0      	; 0x966 <delay_ms+0xa>
     966:	cd b7       	in	r28, 0x3d	; 61
     968:	de b7       	in	r29, 0x3e	; 62
     96a:	9e 83       	std	Y+6, r25	; 0x06
     96c:	8d 83       	std	Y+5, r24	; 0x05
	unsigned short outer1, outer2;
	outer1 = 200 * 12;
     96e:	80 e6       	ldi	r24, 0x60	; 96
     970:	99 e0       	ldi	r25, 0x09	; 9
     972:	9c 83       	std	Y+4, r25	; 0x04
     974:	8b 83       	std	Y+3, r24	; 0x03
     976:	1c c0       	rjmp	.+56     	; 0x9b0 <delay_ms+0x54>

	while (outer1) {
		outer2 = 100;
     978:	84 e6       	ldi	r24, 0x64	; 100
     97a:	90 e0       	ldi	r25, 0x00	; 0
     97c:	9a 83       	std	Y+2, r25	; 0x02
     97e:	89 83       	std	Y+1, r24	; 0x01
     980:	0e c0       	rjmp	.+28     	; 0x99e <delay_ms+0x42>
		while (outer2) {
			while (ms)
				ms--;
     982:	8d 81       	ldd	r24, Y+5	; 0x05
     984:	9e 81       	ldd	r25, Y+6	; 0x06
     986:	01 97       	sbiw	r24, 0x01	; 1
     988:	9e 83       	std	Y+6, r25	; 0x06
     98a:	8d 83       	std	Y+5, r24	; 0x05
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
			while (ms)
     98c:	8d 81       	ldd	r24, Y+5	; 0x05
     98e:	9e 81       	ldd	r25, Y+6	; 0x06
     990:	00 97       	sbiw	r24, 0x00	; 0
     992:	b9 f7       	brne	.-18     	; 0x982 <delay_ms+0x26>
				ms--;
			outer2--;
     994:	89 81       	ldd	r24, Y+1	; 0x01
     996:	9a 81       	ldd	r25, Y+2	; 0x02
     998:	01 97       	sbiw	r24, 0x01	; 1
     99a:	9a 83       	std	Y+2, r25	; 0x02
     99c:	89 83       	std	Y+1, r24	; 0x01
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
     99e:	89 81       	ldd	r24, Y+1	; 0x01
     9a0:	9a 81       	ldd	r25, Y+2	; 0x02
     9a2:	00 97       	sbiw	r24, 0x00	; 0
     9a4:	99 f7       	brne	.-26     	; 0x98c <delay_ms+0x30>
			while (ms)
				ms--;
			outer2--;
		}
		outer1--;
     9a6:	8b 81       	ldd	r24, Y+3	; 0x03
     9a8:	9c 81       	ldd	r25, Y+4	; 0x04
     9aa:	01 97       	sbiw	r24, 0x01	; 1
     9ac:	9c 83       	std	Y+4, r25	; 0x04
     9ae:	8b 83       	std	Y+3, r24	; 0x03
 */
void delay_ms(unsigned short ms) {
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
     9b0:	8b 81       	ldd	r24, Y+3	; 0x03
     9b2:	9c 81       	ldd	r25, Y+4	; 0x04
     9b4:	00 97       	sbiw	r24, 0x00	; 0
     9b6:	01 f7       	brne	.-64     	; 0x978 <delay_ms+0x1c>
				ms--;
			outer2--;
		}
		outer1--;
	}
}
     9b8:	26 96       	adiw	r28, 0x06	; 6
     9ba:	0f b6       	in	r0, 0x3f	; 63
     9bc:	f8 94       	cli
     9be:	de bf       	out	0x3e, r29	; 62
     9c0:	0f be       	out	0x3f, r0	; 63
     9c2:	cd bf       	out	0x3d, r28	; 61
     9c4:	cf 91       	pop	r28
     9c6:	df 91       	pop	r29
     9c8:	08 95       	ret

000009ca <gpib_init>:
 * Init GPIB pins and variables.
 * \brief All signal lines not related to the controller part
 * 		are initialized with useful values.
 *		(The controller part initialization is done on gpib_controller_assert())
 */
void gpib_init(void) {
     9ca:	df 93       	push	r29
     9cc:	cf 93       	push	r28
     9ce:	cd b7       	in	r28, 0x3d	; 61
     9d0:	de b7       	in	r29, 0x3e	; 62
	// data lines - complete port A as input
	DDRA = 0x00;
     9d2:	ea e3       	ldi	r30, 0x3A	; 58
     9d4:	f0 e0       	ldi	r31, 0x00	; 0
     9d6:	10 82       	st	Z, r1

	// handshake lines - on port D , everything as input
	DDRD &= ~_BV(G_DAV); // DAV 
     9d8:	a1 e3       	ldi	r26, 0x31	; 49
     9da:	b0 e0       	ldi	r27, 0x00	; 0
     9dc:	e1 e3       	ldi	r30, 0x31	; 49
     9de:	f0 e0       	ldi	r31, 0x00	; 0
     9e0:	80 81       	ld	r24, Z
     9e2:	8b 7f       	andi	r24, 0xFB	; 251
     9e4:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_EOI); // EOI 
     9e6:	a1 e3       	ldi	r26, 0x31	; 49
     9e8:	b0 e0       	ldi	r27, 0x00	; 0
     9ea:	e1 e3       	ldi	r30, 0x31	; 49
     9ec:	f0 e0       	ldi	r31, 0x00	; 0
     9ee:	80 81       	ld	r24, Z
     9f0:	8f 7e       	andi	r24, 0xEF	; 239
     9f2:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_SRQ); // SRQ 
     9f4:	a1 e3       	ldi	r26, 0x31	; 49
     9f6:	b0 e0       	ldi	r27, 0x00	; 0
     9f8:	e1 e3       	ldi	r30, 0x31	; 49
     9fa:	f0 e0       	ldi	r31, 0x00	; 0
     9fc:	80 81       	ld	r24, Z
     9fe:	8f 7b       	andi	r24, 0xBF	; 191
     a00:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_ATN); // ATN  
     a02:	a1 e3       	ldi	r26, 0x31	; 49
     a04:	b0 e0       	ldi	r27, 0x00	; 0
     a06:	e1 e3       	ldi	r30, 0x31	; 49
     a08:	f0 e0       	ldi	r31, 0x00	; 0
     a0a:	80 81       	ld	r24, Z
     a0c:	8f 77       	andi	r24, 0x7F	; 127
     a0e:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_REN); // REN  
     a10:	a7 e3       	ldi	r26, 0x37	; 55
     a12:	b0 e0       	ldi	r27, 0x00	; 0
     a14:	e7 e3       	ldi	r30, 0x37	; 55
     a16:	f0 e0       	ldi	r31, 0x00	; 0
     a18:	80 81       	ld	r24, Z
     a1a:	8d 7f       	andi	r24, 0xFD	; 253
     a1c:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_IFC); // IFC  
     a1e:	a7 e3       	ldi	r26, 0x37	; 55
     a20:	b0 e0       	ldi	r27, 0x00	; 0
     a22:	e7 e3       	ldi	r30, 0x37	; 55
     a24:	f0 e0       	ldi	r31, 0x00	; 0
     a26:	80 81       	ld	r24, Z
     a28:	8e 7f       	andi	r24, 0xFE	; 254
     a2a:	8c 93       	st	X, r24

	// init handshake lines
	assign_bit(DDRD, PORTD, G_NRFD);
     a2c:	a2 e3       	ldi	r26, 0x32	; 50
     a2e:	b0 e0       	ldi	r27, 0x00	; 0
     a30:	e2 e3       	ldi	r30, 0x32	; 50
     a32:	f0 e0       	ldi	r31, 0x00	; 0
     a34:	80 81       	ld	r24, Z
     a36:	87 7f       	andi	r24, 0xF7	; 247
     a38:	8c 93       	st	X, r24
     a3a:	a1 e3       	ldi	r26, 0x31	; 49
     a3c:	b0 e0       	ldi	r27, 0x00	; 0
     a3e:	e1 e3       	ldi	r30, 0x31	; 49
     a40:	f0 e0       	ldi	r31, 0x00	; 0
     a42:	80 81       	ld	r24, Z
     a44:	88 60       	ori	r24, 0x08	; 8
     a46:	8c 93       	st	X, r24
     a48:	a2 e3       	ldi	r26, 0x32	; 50
     a4a:	b0 e0       	ldi	r27, 0x00	; 0
     a4c:	e2 e3       	ldi	r30, 0x32	; 50
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	80 81       	ld	r24, Z
     a52:	87 7f       	andi	r24, 0xF7	; 247
     a54:	8c 93       	st	X, r24
	// not ready for data now
	release_bit(DDRD, PORTD, G_NDAC);
     a56:	a1 e3       	ldi	r26, 0x31	; 49
     a58:	b0 e0       	ldi	r27, 0x00	; 0
     a5a:	e1 e3       	ldi	r30, 0x31	; 49
     a5c:	f0 e0       	ldi	r31, 0x00	; 0
     a5e:	80 81       	ld	r24, Z
     a60:	8f 7d       	andi	r24, 0xDF	; 223
     a62:	8c 93       	st	X, r24
     a64:	a2 e3       	ldi	r26, 0x32	; 50
     a66:	b0 e0       	ldi	r27, 0x00	; 0
     a68:	e2 e3       	ldi	r30, 0x32	; 50
     a6a:	f0 e0       	ldi	r31, 0x00	; 0
     a6c:	80 81       	ld	r24, Z
     a6e:	80 62       	ori	r24, 0x20	; 32
     a70:	8c 93       	st	X, r24
	// initially: ok so far
}
     a72:	cf 91       	pop	r28
     a74:	df 91       	pop	r29
     a76:	08 95       	ret

00000a78 <gpib_prepare_write>:

/**
 * Prepare partner for writing
 */
void gpib_prepare_write() {
     a78:	df 93       	push	r29
     a7a:	cf 93       	push	r28
     a7c:	cd b7       	in	r28, 0x3d	; 61
     a7e:	de b7       	in	r29, 0x3e	; 62
     a80:	28 97       	sbiw	r28, 0x08	; 8
     a82:	0f b6       	in	r0, 0x3f	; 63
     a84:	f8 94       	cli
     a86:	de bf       	out	0x3e, r29	; 62
     a88:	0f be       	out	0x3f, r0	; 63
     a8a:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	// untalk/unlisten all partbners
	gpib_untalkUnlisten();
     a8c:	0e 94 aa 05 	call	0xb54	; 0xb54 <gpib_untalkUnlisten>
	// set device to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_partner_pad());
     a90:	0e 94 57 0d 	call	0x1aae	; 0x1aae <gpib_get_partner_pad>
     a94:	80 5e       	subi	r24, 0xE0	; 224
     a96:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
     a98:	ce 01       	movw	r24, r28
     a9a:	01 96       	adiw	r24, 0x01	; 1
     a9c:	61 e0       	ldi	r22, 0x01	; 1
     a9e:	70 e0       	ldi	r23, 0x00	; 0
     aa0:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	// send secondary address if required
	if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
     aa4:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <gpib_get_partner_sad>
     aa8:	8f 3f       	cpi	r24, 0xFF	; 255
     aaa:	51 f0       	breq	.+20     	; 0xac0 <gpib_prepare_write+0x48>
		controlString[0] = secondaryAdressToAdressByte(gpib_get_partner_sad());
     aac:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <gpib_get_partner_sad>
     ab0:	80 66       	ori	r24, 0x60	; 96
     ab2:	89 83       	std	Y+1, r24	; 0x01
		gpib_cmd(controlString, 1);
     ab4:	ce 01       	movw	r24, r28
     ab6:	01 96       	adiw	r24, 0x01	; 1
     ab8:	61 e0       	ldi	r22, 0x01	; 1
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	}
	// set myself (controller) to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_address());
     ac0:	0e 94 69 0d 	call	0x1ad2	; 0x1ad2 <gpib_get_address>
     ac4:	80 5c       	subi	r24, 0xC0	; 192
     ac6:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
     ac8:	ce 01       	movw	r24, r28
     aca:	01 96       	adiw	r24, 0x01	; 1
     acc:	61 e0       	ldi	r22, 0x01	; 1
     ace:	70 e0       	ldi	r23, 0x00	; 0
     ad0:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
}
     ad4:	28 96       	adiw	r28, 0x08	; 8
     ad6:	0f b6       	in	r0, 0x3f	; 63
     ad8:	f8 94       	cli
     ada:	de bf       	out	0x3e, r29	; 62
     adc:	0f be       	out	0x3f, r0	; 63
     ade:	cd bf       	out	0x3d, r28	; 61
     ae0:	cf 91       	pop	r28
     ae2:	df 91       	pop	r29
     ae4:	08 95       	ret

00000ae6 <gpib_prepare_read>:

/**
 * Prepare partner for writing
 */
void gpib_prepare_read() {
     ae6:	df 93       	push	r29
     ae8:	cf 93       	push	r28
     aea:	cd b7       	in	r28, 0x3d	; 61
     aec:	de b7       	in	r29, 0x3e	; 62
     aee:	28 97       	sbiw	r28, 0x08	; 8
     af0:	0f b6       	in	r0, 0x3f	; 63
     af2:	f8 94       	cli
     af4:	de bf       	out	0x3e, r29	; 62
     af6:	0f be       	out	0x3f, r0	; 63
     af8:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	// untalk/unlisten all partbners
	gpib_untalkUnlisten();
     afa:	0e 94 aa 05 	call	0xb54	; 0xb54 <gpib_untalkUnlisten>
	// set myself (controller) to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_address());
     afe:	0e 94 69 0d 	call	0x1ad2	; 0x1ad2 <gpib_get_address>
     b02:	80 5e       	subi	r24, 0xE0	; 224
     b04:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
     b06:	ce 01       	movw	r24, r28
     b08:	01 96       	adiw	r24, 0x01	; 1
     b0a:	61 e0       	ldi	r22, 0x01	; 1
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	// set device to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_partner_pad());
     b12:	0e 94 57 0d 	call	0x1aae	; 0x1aae <gpib_get_partner_pad>
     b16:	80 5c       	subi	r24, 0xC0	; 192
     b18:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
     b1a:	ce 01       	movw	r24, r28
     b1c:	01 96       	adiw	r24, 0x01	; 1
     b1e:	61 e0       	ldi	r22, 0x01	; 1
     b20:	70 e0       	ldi	r23, 0x00	; 0
     b22:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	// secondary address if required
	if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
     b26:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <gpib_get_partner_sad>
     b2a:	8f 3f       	cpi	r24, 0xFF	; 255
     b2c:	51 f0       	breq	.+20     	; 0xb42 <gpib_prepare_read+0x5c>
		controlString[0] = secondaryAdressToAdressByte(gpib_get_partner_sad());
     b2e:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <gpib_get_partner_sad>
     b32:	80 66       	ori	r24, 0x60	; 96
     b34:	89 83       	std	Y+1, r24	; 0x01
		gpib_cmd(controlString, 1);
     b36:	ce 01       	movw	r24, r28
     b38:	01 96       	adiw	r24, 0x01	; 1
     b3a:	61 e0       	ldi	r22, 0x01	; 1
     b3c:	70 e0       	ldi	r23, 0x00	; 0
     b3e:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	}
}
     b42:	28 96       	adiw	r28, 0x08	; 8
     b44:	0f b6       	in	r0, 0x3f	; 63
     b46:	f8 94       	cli
     b48:	de bf       	out	0x3e, r29	; 62
     b4a:	0f be       	out	0x3f, r0	; 63
     b4c:	cd bf       	out	0x3d, r28	; 61
     b4e:	cf 91       	pop	r28
     b50:	df 91       	pop	r29
     b52:	08 95       	ret

00000b54 <gpib_untalkUnlisten>:

/**
 * Untalk / unlisten all partners on bus.
 */
void gpib_untalkUnlisten() {
     b54:	df 93       	push	r29
     b56:	cf 93       	push	r28
     b58:	cd b7       	in	r28, 0x3d	; 61
     b5a:	de b7       	in	r29, 0x3e	; 62
     b5c:	28 97       	sbiw	r28, 0x08	; 8
     b5e:	0f b6       	in	r0, 0x3f	; 63
     b60:	f8 94       	cli
     b62:	de bf       	out	0x3e, r29	; 62
     b64:	0f be       	out	0x3f, r0	; 63
     b66:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	controlString[0] = G_CMD_UNT;
     b68:	8f e5       	ldi	r24, 0x5F	; 95
     b6a:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
     b6c:	ce 01       	movw	r24, r28
     b6e:	01 96       	adiw	r24, 0x01	; 1
     b70:	61 e0       	ldi	r22, 0x01	; 1
     b72:	70 e0       	ldi	r23, 0x00	; 0
     b74:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	controlString[0] = G_CMD_UNL;
     b78:	8f e3       	ldi	r24, 0x3F	; 63
     b7a:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
     b7c:	ce 01       	movw	r24, r28
     b7e:	01 96       	adiw	r24, 0x01	; 1
     b80:	61 e0       	ldi	r22, 0x01	; 1
     b82:	70 e0       	ldi	r23, 0x00	; 0
     b84:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
}
     b88:	28 96       	adiw	r28, 0x08	; 8
     b8a:	0f b6       	in	r0, 0x3f	; 63
     b8c:	f8 94       	cli
     b8e:	de bf       	out	0x3e, r29	; 62
     b90:	0f be       	out	0x3f, r0	; 63
     b92:	cd bf       	out	0x3d, r28	; 61
     b94:	cf 91       	pop	r28
     b96:	df 91       	pop	r29
     b98:	08 95       	ret

00000b9a <gpib_receive>:
 *  \returns		On any error, 0xff is returned. in this case, the value of parameter *_byte is undefined.
 * 		Otherwise the value of the EOI signal line during read is returned. If EOI was assigned, a 0x01 is
 * 		returned. If EOI was not assigned, a 0x00 is returned. Assignment of EOI means that the talker
 * 		is sending the last character for this transmission.
 */
uchar gpib_receive(uchar* _byte) {
     b9a:	df 93       	push	r29
     b9c:	cf 93       	push	r28
     b9e:	cd b7       	in	r28, 0x3d	; 61
     ba0:	de b7       	in	r29, 0x3e	; 62
     ba2:	27 97       	sbiw	r28, 0x07	; 7
     ba4:	0f b6       	in	r0, 0x3f	; 63
     ba6:	f8 94       	cli
     ba8:	de bf       	out	0x3e, r29	; 62
     baa:	0f be       	out	0x3f, r0	; 63
     bac:	cd bf       	out	0x3d, r28	; 61
     bae:	9e 83       	std	Y+6, r25	; 0x06
     bb0:	8d 83       	std	Y+5, r24	; 0x05
	int timeout;
	uchar byte, eoi;

	//uart_puts("\n\rgpib_receive()\n\r");

	if (controller.talks == 1) {
     bb2:	80 91 9b 04 	lds	r24, 0x049B
     bb6:	81 30       	cpi	r24, 0x01	; 1
     bb8:	39 f4       	brne	.+14     	; 0xbc8 <gpib_receive+0x2e>
		*_byte = 0xff;
     bba:	ed 81       	ldd	r30, Y+5	; 0x05
     bbc:	fe 81       	ldd	r31, Y+6	; 0x06
     bbe:	8f ef       	ldi	r24, 0xFF	; 255
     bc0:	80 83       	st	Z, r24
		return 0xff;
     bc2:	8f ef       	ldi	r24, 0xFF	; 255
     bc4:	8f 83       	std	Y+7, r24	; 0x07
     bc6:	c6 c0       	rjmp	.+396    	; 0xd54 <gpib_receive+0x1ba>
	}

	// handshake: set nrfd, means i am ready to receive some data
	release_bit(DDRD, PORTD, G_NRFD);
     bc8:	a1 e3       	ldi	r26, 0x31	; 49
     bca:	b0 e0       	ldi	r27, 0x00	; 0
     bcc:	e1 e3       	ldi	r30, 0x31	; 49
     bce:	f0 e0       	ldi	r31, 0x00	; 0
     bd0:	80 81       	ld	r24, Z
     bd2:	87 7f       	andi	r24, 0xF7	; 247
     bd4:	8c 93       	st	X, r24
     bd6:	a2 e3       	ldi	r26, 0x32	; 50
     bd8:	b0 e0       	ldi	r27, 0x00	; 0
     bda:	e2 e3       	ldi	r30, 0x32	; 50
     bdc:	f0 e0       	ldi	r31, 0x00	; 0
     bde:	80 81       	ld	r24, Z
     be0:	88 60       	ori	r24, 0x08	; 8
     be2:	8c 93       	st	X, r24
	assign_bit(DDRD, PORTD, G_NDAC);
     be4:	a2 e3       	ldi	r26, 0x32	; 50
     be6:	b0 e0       	ldi	r27, 0x00	; 0
     be8:	e2 e3       	ldi	r30, 0x32	; 50
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	80 81       	ld	r24, Z
     bee:	8f 7d       	andi	r24, 0xDF	; 223
     bf0:	8c 93       	st	X, r24
     bf2:	a1 e3       	ldi	r26, 0x31	; 49
     bf4:	b0 e0       	ldi	r27, 0x00	; 0
     bf6:	e1 e3       	ldi	r30, 0x31	; 49
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	80 62       	ori	r24, 0x20	; 32
     bfe:	8c 93       	st	X, r24
     c00:	a2 e3       	ldi	r26, 0x32	; 50
     c02:	b0 e0       	ldi	r27, 0x00	; 0
     c04:	e2 e3       	ldi	r30, 0x32	; 50
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	80 81       	ld	r24, Z
     c0a:	8f 7d       	andi	r24, 0xDF	; 223
     c0c:	8c 93       	st	X, r24

	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     c0e:	80 91 05 06 	lds	r24, 0x0605
     c12:	88 2f       	mov	r24, r24
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	05 96       	adiw	r24, 0x05	; 5
     c18:	9c 83       	std	Y+4, r25	; 0x04
     c1a:	8b 83       	std	Y+3, r24	; 0x03
     c1c:	10 c0       	rjmp	.+32     	; 0xc3e <gpib_receive+0xa4>
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     c1e:	80 91 05 06 	lds	r24, 0x0605
     c22:	28 2f       	mov	r18, r24
     c24:	30 e0       	ldi	r19, 0x00	; 0
     c26:	8b 81       	ldd	r24, Y+3	; 0x03
     c28:	9c 81       	ldd	r25, Y+4	; 0x04
     c2a:	28 17       	cp	r18, r24
     c2c:	39 07       	cpc	r19, r25
     c2e:	39 f4       	brne	.+14     	; 0xc3e <gpib_receive+0xa4>
			uart_puts("\n\rError: DAV timeout (1)\n\r");
     c30:	80 e6       	ldi	r24, 0x60	; 96
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
			return 0xff;
     c38:	8f ef       	ldi	r24, 0xFF	; 255
     c3a:	8f 83       	std	Y+7, r24	; 0x07
     c3c:	8b c0       	rjmp	.+278    	; 0xd54 <gpib_receive+0x1ba>
	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
     c3e:	e0 e3       	ldi	r30, 0x30	; 48
     c40:	f0 e0       	ldi	r31, 0x00	; 0
     c42:	80 81       	ld	r24, Z
     c44:	88 2f       	mov	r24, r24
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	84 70       	andi	r24, 0x04	; 4
     c4a:	90 70       	andi	r25, 0x00	; 0
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	49 f0       	breq	.+18     	; 0xc62 <gpib_receive+0xc8>
     c50:	80 91 05 06 	lds	r24, 0x0605
     c54:	28 2f       	mov	r18, r24
     c56:	30 e0       	ldi	r19, 0x00	; 0
     c58:	8b 81       	ldd	r24, Y+3	; 0x03
     c5a:	9c 81       	ldd	r25, Y+4	; 0x04
     c5c:	82 17       	cp	r24, r18
     c5e:	93 07       	cpc	r25, r19
     c60:	f4 f6       	brge	.-68     	; 0xc1e <gpib_receive+0x84>
#else
	loop_until_bit_is_clear(PIND,G_DAV);
#endif

	// handshake: clear NRFD, means i am busy now to read data
	assign_bit(DDRD, PORTD, G_NRFD);
     c62:	a2 e3       	ldi	r26, 0x32	; 50
     c64:	b0 e0       	ldi	r27, 0x00	; 0
     c66:	e2 e3       	ldi	r30, 0x32	; 50
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	80 81       	ld	r24, Z
     c6c:	87 7f       	andi	r24, 0xF7	; 247
     c6e:	8c 93       	st	X, r24
     c70:	a1 e3       	ldi	r26, 0x31	; 49
     c72:	b0 e0       	ldi	r27, 0x00	; 0
     c74:	e1 e3       	ldi	r30, 0x31	; 49
     c76:	f0 e0       	ldi	r31, 0x00	; 0
     c78:	80 81       	ld	r24, Z
     c7a:	88 60       	ori	r24, 0x08	; 8
     c7c:	8c 93       	st	X, r24
     c7e:	a2 e3       	ldi	r26, 0x32	; 50
     c80:	b0 e0       	ldi	r27, 0x00	; 0
     c82:	e2 e3       	ldi	r30, 0x32	; 50
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	87 7f       	andi	r24, 0xF7	; 247
     c8a:	8c 93       	st	X, r24
	// read data
	byte = PINA ^ 0xff;
     c8c:	e9 e3       	ldi	r30, 0x39	; 57
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	80 95       	com	r24
     c94:	8a 83       	std	Y+2, r24	; 0x02

	// handshake: set ndac, means i have completed/accepted the read
	release_bit(DDRD, PORTD, G_NDAC);
     c96:	a1 e3       	ldi	r26, 0x31	; 49
     c98:	b0 e0       	ldi	r27, 0x00	; 0
     c9a:	e1 e3       	ldi	r30, 0x31	; 49
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	8f 7d       	andi	r24, 0xDF	; 223
     ca2:	8c 93       	st	X, r24
     ca4:	a2 e3       	ldi	r26, 0x32	; 50
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	e2 e3       	ldi	r30, 0x32	; 50
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	80 62       	ori	r24, 0x20	; 32
     cb0:	8c 93       	st	X, r24

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     cb2:	80 91 05 06 	lds	r24, 0x0605
     cb6:	88 2f       	mov	r24, r24
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	05 96       	adiw	r24, 0x05	; 5
     cbc:	9c 83       	std	Y+4, r25	; 0x04
     cbe:	8b 83       	std	Y+3, r24	; 0x03
     cc0:	10 c0       	rjmp	.+32     	; 0xce2 <gpib_receive+0x148>
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     cc2:	80 91 05 06 	lds	r24, 0x0605
     cc6:	28 2f       	mov	r18, r24
     cc8:	30 e0       	ldi	r19, 0x00	; 0
     cca:	8b 81       	ldd	r24, Y+3	; 0x03
     ccc:	9c 81       	ldd	r25, Y+4	; 0x04
     cce:	28 17       	cp	r18, r24
     cd0:	39 07       	cpc	r19, r25
     cd2:	39 f4       	brne	.+14     	; 0xce2 <gpib_receive+0x148>
			uart_puts("\n\rError: DAV timeout (2)\n\r");
     cd4:	8b e7       	ldi	r24, 0x7B	; 123
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
			return 0xff;
     cdc:	8f ef       	ldi	r24, 0xFF	; 255
     cde:	8f 83       	std	Y+7, r24	; 0x07
     ce0:	39 c0       	rjmp	.+114    	; 0xd54 <gpib_receive+0x1ba>
	release_bit(DDRD, PORTD, G_NDAC);

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
     ce2:	e0 e3       	ldi	r30, 0x30	; 48
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	88 2f       	mov	r24, r24
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	84 70       	andi	r24, 0x04	; 4
     cee:	90 70       	andi	r25, 0x00	; 0
     cf0:	00 97       	sbiw	r24, 0x00	; 0
     cf2:	49 f4       	brne	.+18     	; 0xd06 <gpib_receive+0x16c>
     cf4:	80 91 05 06 	lds	r24, 0x0605
     cf8:	28 2f       	mov	r18, r24
     cfa:	30 e0       	ldi	r19, 0x00	; 0
     cfc:	8b 81       	ldd	r24, Y+3	; 0x03
     cfe:	9c 81       	ldd	r25, Y+4	; 0x04
     d00:	82 17       	cp	r24, r18
     d02:	93 07       	cpc	r25, r19
     d04:	f4 f6       	brge	.-68     	; 0xcc2 <gpib_receive+0x128>
	}
#else
	loop_until_bit_is_set(PIND,G_DAV);
#endif
	// handshake: clear ndac (this is a prerequisite for receive next byte)
	assign_bit(DDRD, PORTD, G_NDAC);
     d06:	a2 e3       	ldi	r26, 0x32	; 50
     d08:	b0 e0       	ldi	r27, 0x00	; 0
     d0a:	e2 e3       	ldi	r30, 0x32	; 50
     d0c:	f0 e0       	ldi	r31, 0x00	; 0
     d0e:	80 81       	ld	r24, Z
     d10:	8f 7d       	andi	r24, 0xDF	; 223
     d12:	8c 93       	st	X, r24
     d14:	a1 e3       	ldi	r26, 0x31	; 49
     d16:	b0 e0       	ldi	r27, 0x00	; 0
     d18:	e1 e3       	ldi	r30, 0x31	; 49
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	80 81       	ld	r24, Z
     d1e:	80 62       	ori	r24, 0x20	; 32
     d20:	8c 93       	st	X, r24
     d22:	a2 e3       	ldi	r26, 0x32	; 50
     d24:	b0 e0       	ldi	r27, 0x00	; 0
     d26:	e2 e3       	ldi	r30, 0x32	; 50
     d28:	f0 e0       	ldi	r31, 0x00	; 0
     d2a:	80 81       	ld	r24, Z
     d2c:	8f 7d       	andi	r24, 0xDF	; 223
     d2e:	8c 93       	st	X, r24

	// check if last byte of transmission
	eoi = bit_is_clear(PIND, G_EOI);
     d30:	e0 e3       	ldi	r30, 0x30	; 48
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	80 81       	ld	r24, Z
     d36:	88 2f       	mov	r24, r24
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	80 71       	andi	r24, 0x10	; 16
     d3c:	90 70       	andi	r25, 0x00	; 0
     d3e:	19 82       	std	Y+1, r1	; 0x01
     d40:	00 97       	sbiw	r24, 0x00	; 0
     d42:	11 f4       	brne	.+4      	; 0xd48 <gpib_receive+0x1ae>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	89 83       	std	Y+1, r24	; 0x01

	*_byte = byte;
     d48:	ed 81       	ldd	r30, Y+5	; 0x05
     d4a:	fe 81       	ldd	r31, Y+6	; 0x06
     d4c:	8a 81       	ldd	r24, Y+2	; 0x02
     d4e:	80 83       	st	Z, r24

	return eoi;
     d50:	89 81       	ldd	r24, Y+1	; 0x01
     d52:	8f 83       	std	Y+7, r24	; 0x07
     d54:	8f 81       	ldd	r24, Y+7	; 0x07
}
     d56:	27 96       	adiw	r28, 0x07	; 7
     d58:	0f b6       	in	r0, 0x3f	; 63
     d5a:	f8 94       	cli
     d5c:	de bf       	out	0x3e, r29	; 62
     d5e:	0f be       	out	0x3f, r0	; 63
     d60:	cd bf       	out	0x3d, r28	; 61
     d62:	cf 91       	pop	r28
     d64:	df 91       	pop	r29
     d66:	08 95       	ret

00000d68 <gpib_controller_assign>:
 * You have to change the initialization of the partner array according to your environment.
 * The partners-array is used by gpib_serial_poll() for looping over all existing devices.
 * 
 * \param address the address to be used by the controller. Usually 0x00.
 */
void gpib_controller_assign(uchar address) {
     d68:	df 93       	push	r29
     d6a:	cf 93       	push	r28
     d6c:	0f 92       	push	r0
     d6e:	cd b7       	in	r28, 0x3d	; 61
     d70:	de b7       	in	r29, 0x3e	; 62
     d72:	89 83       	std	Y+1, r24	; 0x01
	controller.myaddress = address;
     d74:	89 81       	ldd	r24, Y+1	; 0x01
     d76:	80 93 98 04 	sts	0x0498, r24
	controller.talks = 0;
     d7a:	10 92 9b 04 	sts	0x049B, r1
	controller.partner.primary = ADDRESS_NOT_SET; // init default active partner
     d7e:	8f ef       	ldi	r24, 0xFF	; 255
     d80:	80 93 99 04 	sts	0x0499, r24
	controller.partner.secondary = ADDRESS_NOT_SET;
     d84:	8f ef       	ldi	r24, 0xFF	; 255
     d86:	80 93 9a 04 	sts	0x049A, r24
	controller.flavour = FLAVOUR_NONE;
     d8a:	10 92 9c 04 	sts	0x049C, r1
	/** clear list of partners */
	gpib_clear_partners();
     d8e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <gpib_clear_partners>
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     d92:	a8 e3       	ldi	r26, 0x38	; 56
     d94:	b0 e0       	ldi	r27, 0x00	; 0
     d96:	e8 e3       	ldi	r30, 0x38	; 56
     d98:	f0 e0       	ldi	r31, 0x00	; 0
     d9a:	80 81       	ld	r24, Z
     d9c:	8e 7f       	andi	r24, 0xFE	; 254
     d9e:	8c 93       	st	X, r24
     da0:	a7 e3       	ldi	r26, 0x37	; 55
     da2:	b0 e0       	ldi	r27, 0x00	; 0
     da4:	e7 e3       	ldi	r30, 0x37	; 55
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	80 81       	ld	r24, Z
     daa:	81 60       	ori	r24, 0x01	; 1
     dac:	8c 93       	st	X, r24
     dae:	a8 e3       	ldi	r26, 0x38	; 56
     db0:	b0 e0       	ldi	r27, 0x00	; 0
     db2:	e8 e3       	ldi	r30, 0x38	; 56
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	80 81       	ld	r24, Z
     db8:	8e 7f       	andi	r24, 0xFE	; 254
     dba:	8c 93       	st	X, r24
	delay_ms(200);
     dbc:	88 ec       	ldi	r24, 0xC8	; 200
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	0e 94 ae 04 	call	0x95c	; 0x95c <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     dc4:	a7 e3       	ldi	r26, 0x37	; 55
     dc6:	b0 e0       	ldi	r27, 0x00	; 0
     dc8:	e7 e3       	ldi	r30, 0x37	; 55
     dca:	f0 e0       	ldi	r31, 0x00	; 0
     dcc:	80 81       	ld	r24, Z
     dce:	8e 7f       	andi	r24, 0xFE	; 254
     dd0:	8c 93       	st	X, r24
     dd2:	a8 e3       	ldi	r26, 0x38	; 56
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	e8 e3       	ldi	r30, 0x38	; 56
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	81 60       	ori	r24, 0x01	; 1
     dde:	8c 93       	st	X, r24
	// set up all devices for remote control
	assign_bit(DDRB, PORTB, G_REN);
     de0:	a8 e3       	ldi	r26, 0x38	; 56
     de2:	b0 e0       	ldi	r27, 0x00	; 0
     de4:	e8 e3       	ldi	r30, 0x38	; 56
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	8d 7f       	andi	r24, 0xFD	; 253
     dec:	8c 93       	st	X, r24
     dee:	a7 e3       	ldi	r26, 0x37	; 55
     df0:	b0 e0       	ldi	r27, 0x00	; 0
     df2:	e7 e3       	ldi	r30, 0x37	; 55
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	82 60       	ori	r24, 0x02	; 2
     dfa:	8c 93       	st	X, r24
     dfc:	a8 e3       	ldi	r26, 0x38	; 56
     dfe:	b0 e0       	ldi	r27, 0x00	; 0
     e00:	e8 e3       	ldi	r30, 0x38	; 56
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	80 81       	ld	r24, Z
     e06:	8d 7f       	andi	r24, 0xFD	; 253
     e08:	8c 93       	st	X, r24

	// DCL - device clear for all devices on bus
	cmd_buf[0] = G_CMD_DCL;
     e0a:	84 e1       	ldi	r24, 0x14	; 20
     e0c:	80 93 50 05 	sts	0x0550, r24
	gpib_cmd(cmd_buf, 1);
     e10:	80 e5       	ldi	r24, 0x50	; 80
     e12:	95 e0       	ldi	r25, 0x05	; 5
     e14:	61 e0       	ldi	r22, 0x01	; 1
     e16:	70 e0       	ldi	r23, 0x00	; 0
     e18:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
}
     e1c:	0f 90       	pop	r0
     e1e:	cf 91       	pop	r28
     e20:	df 91       	pop	r29
     e22:	08 95       	ret

00000e24 <gpib_controller_release>:

/**
 * Release bus 
 */
void gpib_controller_release(void) {
     e24:	df 93       	push	r29
     e26:	cf 93       	push	r28
     e28:	cd b7       	in	r28, 0x3d	; 61
     e2a:	de b7       	in	r29, 0x3e	; 62
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     e2c:	a8 e3       	ldi	r26, 0x38	; 56
     e2e:	b0 e0       	ldi	r27, 0x00	; 0
     e30:	e8 e3       	ldi	r30, 0x38	; 56
     e32:	f0 e0       	ldi	r31, 0x00	; 0
     e34:	80 81       	ld	r24, Z
     e36:	8e 7f       	andi	r24, 0xFE	; 254
     e38:	8c 93       	st	X, r24
     e3a:	a7 e3       	ldi	r26, 0x37	; 55
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	e7 e3       	ldi	r30, 0x37	; 55
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	81 60       	ori	r24, 0x01	; 1
     e46:	8c 93       	st	X, r24
     e48:	a8 e3       	ldi	r26, 0x38	; 56
     e4a:	b0 e0       	ldi	r27, 0x00	; 0
     e4c:	e8 e3       	ldi	r30, 0x38	; 56
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	80 81       	ld	r24, Z
     e52:	8e 7f       	andi	r24, 0xFE	; 254
     e54:	8c 93       	st	X, r24
	delay_ms(200);
     e56:	88 ec       	ldi	r24, 0xC8	; 200
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	0e 94 ae 04 	call	0x95c	; 0x95c <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     e5e:	a7 e3       	ldi	r26, 0x37	; 55
     e60:	b0 e0       	ldi	r27, 0x00	; 0
     e62:	e7 e3       	ldi	r30, 0x37	; 55
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	8e 7f       	andi	r24, 0xFE	; 254
     e6a:	8c 93       	st	X, r24
     e6c:	a8 e3       	ldi	r26, 0x38	; 56
     e6e:	b0 e0       	ldi	r27, 0x00	; 0
     e70:	e8 e3       	ldi	r30, 0x38	; 56
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	80 81       	ld	r24, Z
     e76:	81 60       	ori	r24, 0x01	; 1
     e78:	8c 93       	st	X, r24
	// set up all devices for local control
	release_bit(DDRB, PORTB, G_REN);
     e7a:	a7 e3       	ldi	r26, 0x37	; 55
     e7c:	b0 e0       	ldi	r27, 0x00	; 0
     e7e:	e7 e3       	ldi	r30, 0x37	; 55
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	8d 7f       	andi	r24, 0xFD	; 253
     e86:	8c 93       	st	X, r24
     e88:	a8 e3       	ldi	r26, 0x38	; 56
     e8a:	b0 e0       	ldi	r27, 0x00	; 0
     e8c:	e8 e3       	ldi	r30, 0x38	; 56
     e8e:	f0 e0       	ldi	r31, 0x00	; 0
     e90:	80 81       	ld	r24, Z
     e92:	82 60       	ori	r24, 0x02	; 2
     e94:	8c 93       	st	X, r24
}
     e96:	cf 91       	pop	r28
     e98:	df 91       	pop	r29
     e9a:	08 95       	ret

00000e9c <gpib_cmd>:
 * \param bytes byte array containing bytes to be send
 * \param length length of valid bytes in byte array or zero.
 * for binary data, lenght must be defined. For strings, length can be set to zero. Then the length of
 * the string is calculated internally.
 */
uchar gpib_cmd(uchar *bytes, int length) {
     e9c:	df 93       	push	r29
     e9e:	cf 93       	push	r28
     ea0:	cd b7       	in	r28, 0x3d	; 61
     ea2:	de b7       	in	r29, 0x3e	; 62
     ea4:	2b 97       	sbiw	r28, 0x0b	; 11
     ea6:	0f b6       	in	r0, 0x3f	; 63
     ea8:	f8 94       	cli
     eaa:	de bf       	out	0x3e, r29	; 62
     eac:	0f be       	out	0x3f, r0	; 63
     eae:	cd bf       	out	0x3d, r28	; 61
     eb0:	9f 83       	std	Y+7, r25	; 0x07
     eb2:	8e 83       	std	Y+6, r24	; 0x06
     eb4:	79 87       	std	Y+9, r23	; 0x09
     eb6:	68 87       	std	Y+8, r22	; 0x08
	uchar c;
	int i;
	// set attention arg true for commands
	uchar attention = 1;
     eb8:	81 e0       	ldi	r24, 0x01	; 1
     eba:	8a 83       	std	Y+2, r24	; 0x02

	gpib_write_prologue(attention);
     ebc:	8a 81       	ldd	r24, Y+2	; 0x02
     ebe:	0e 94 aa 07 	call	0xf54	; 0xf54 <gpib_write_prologue>

	if (length == 0) {
     ec2:	88 85       	ldd	r24, Y+8	; 0x08
     ec4:	99 85       	ldd	r25, Y+9	; 0x09
     ec6:	00 97       	sbiw	r24, 0x00	; 0
     ec8:	31 f4       	brne	.+12     	; 0xed6 <gpib_cmd+0x3a>
		// length==0 means this is a common C string, null-terminated.
		// then, length can be easily calculated
		length = strlen((char*) bytes);
     eca:	8e 81       	ldd	r24, Y+6	; 0x06
     ecc:	9f 81       	ldd	r25, Y+7	; 0x07
     ece:	0e 94 bc 01 	call	0x378	; 0x378 <strlen>
     ed2:	99 87       	std	Y+9, r25	; 0x09
     ed4:	88 87       	std	Y+8, r24	; 0x08
		sprintf(buf, "gpib_write: 0x%02x\n\r", bytes[0]);
		uart_puts((char*) buf);
	}
#endif

	for (i = 0; i < length; i++) {
     ed6:	1c 82       	std	Y+4, r1	; 0x04
     ed8:	1b 82       	std	Y+3, r1	; 0x03
     eda:	28 c0       	rjmp	.+80     	; 0xf2c <gpib_cmd+0x90>
		// put data on bus
		c = bytes[i];
     edc:	2b 81       	ldd	r18, Y+3	; 0x03
     ede:	3c 81       	ldd	r19, Y+4	; 0x04
     ee0:	8e 81       	ldd	r24, Y+6	; 0x06
     ee2:	9f 81       	ldd	r25, Y+7	; 0x07
     ee4:	fc 01       	movw	r30, r24
     ee6:	e2 0f       	add	r30, r18
     ee8:	f3 1f       	adc	r31, r19
     eea:	80 81       	ld	r24, Z
     eec:	8d 83       	std	Y+5, r24	; 0x05
		//sprintf( buf, "char: %c\n\r", c );
		//uart_puts(buf);

		uchar isLastByte = (i == length - 1) && !attention;
     eee:	88 85       	ldd	r24, Y+8	; 0x08
     ef0:	99 85       	ldd	r25, Y+9	; 0x09
     ef2:	9c 01       	movw	r18, r24
     ef4:	21 50       	subi	r18, 0x01	; 1
     ef6:	30 40       	sbci	r19, 0x00	; 0
     ef8:	8b 81       	ldd	r24, Y+3	; 0x03
     efa:	9c 81       	ldd	r25, Y+4	; 0x04
     efc:	28 17       	cp	r18, r24
     efe:	39 07       	cpc	r19, r25
     f00:	41 f4       	brne	.+16     	; 0xf12 <gpib_cmd+0x76>
     f02:	8a 81       	ldd	r24, Y+2	; 0x02
     f04:	88 23       	and	r24, r24
     f06:	29 f4       	brne	.+10     	; 0xf12 <gpib_cmd+0x76>
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	9b 87       	std	Y+11, r25	; 0x0b
     f0e:	8a 87       	std	Y+10, r24	; 0x0a
     f10:	02 c0       	rjmp	.+4      	; 0xf16 <gpib_cmd+0x7a>
     f12:	1b 86       	std	Y+11, r1	; 0x0b
     f14:	1a 86       	std	Y+10, r1	; 0x0a
     f16:	9a 85       	ldd	r25, Y+10	; 0x0a
     f18:	99 83       	std	Y+1, r25	; 0x01
		gpib_write_byte(c, isLastByte);
     f1a:	8d 81       	ldd	r24, Y+5	; 0x05
     f1c:	69 81       	ldd	r22, Y+1	; 0x01
     f1e:	0e 94 63 08 	call	0x10c6	; 0x10c6 <gpib_write_byte>
		sprintf(buf, "gpib_write: 0x%02x\n\r", bytes[0]);
		uart_puts((char*) buf);
	}
#endif

	for (i = 0; i < length; i++) {
     f22:	8b 81       	ldd	r24, Y+3	; 0x03
     f24:	9c 81       	ldd	r25, Y+4	; 0x04
     f26:	01 96       	adiw	r24, 0x01	; 1
     f28:	9c 83       	std	Y+4, r25	; 0x04
     f2a:	8b 83       	std	Y+3, r24	; 0x03
     f2c:	2b 81       	ldd	r18, Y+3	; 0x03
     f2e:	3c 81       	ldd	r19, Y+4	; 0x04
     f30:	88 85       	ldd	r24, Y+8	; 0x08
     f32:	99 85       	ldd	r25, Y+9	; 0x09
     f34:	28 17       	cp	r18, r24
     f36:	39 07       	cpc	r19, r25
     f38:	8c f2       	brlt	.-94     	; 0xedc <gpib_cmd+0x40>

		uchar isLastByte = (i == length - 1) && !attention;
		gpib_write_byte(c, isLastByte);
	}

	gpib_write_epilogue(attention);
     f3a:	8a 81       	ldd	r24, Y+2	; 0x02
     f3c:	0e 94 f9 07 	call	0xff2	; 0xff2 <gpib_write_epilogue>

	return 0x00;
     f40:	80 e0       	ldi	r24, 0x00	; 0
}
     f42:	2b 96       	adiw	r28, 0x0b	; 11
     f44:	0f b6       	in	r0, 0x3f	; 63
     f46:	f8 94       	cli
     f48:	de bf       	out	0x3e, r29	; 62
     f4a:	0f be       	out	0x3f, r0	; 63
     f4c:	cd bf       	out	0x3d, r28	; 61
     f4e:	cf 91       	pop	r28
     f50:	df 91       	pop	r29
     f52:	08 95       	ret

00000f54 <gpib_write_prologue>:

/**
 * Emits prologue before writing to a listener.
 *
 */
void gpib_write_prologue(uchar attention) {
     f54:	df 93       	push	r29
     f56:	cf 93       	push	r28
     f58:	0f 92       	push	r0
     f5a:	cd b7       	in	r28, 0x3d	; 61
     f5c:	de b7       	in	r29, 0x3e	; 62
     f5e:	89 83       	std	Y+1, r24	; 0x01
	// set talks state. This is used by ISR to recognize own talk
	// (controller must not talk to itself and must not take part in listener handshake when talking)
	controller.talks = 1;
     f60:	81 e0       	ldi	r24, 0x01	; 1
     f62:	80 93 9b 04 	sts	0x049B, r24
	if (attention) {
     f66:	89 81       	ldd	r24, Y+1	; 0x01
     f68:	88 23       	and	r24, r24
     f6a:	a9 f0       	breq	.+42     	; 0xf96 <gpib_write_prologue+0x42>
		//uart_puts("\n\rgpib_controller_write()\n\r");
		// assign ATN for commands
		assign_bit(DDRD, PORTD, G_ATN);
     f6c:	a2 e3       	ldi	r26, 0x32	; 50
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	e2 e3       	ldi	r30, 0x32	; 50
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	80 81       	ld	r24, Z
     f76:	8f 77       	andi	r24, 0x7F	; 127
     f78:	8c 93       	st	X, r24
     f7a:	a1 e3       	ldi	r26, 0x31	; 49
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	e1 e3       	ldi	r30, 0x31	; 49
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	80 68       	ori	r24, 0x80	; 128
     f86:	8c 93       	st	X, r24
     f88:	a2 e3       	ldi	r26, 0x32	; 50
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	e2 e3       	ldi	r30, 0x32	; 50
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	8f 77       	andi	r24, 0x7F	; 127
     f94:	8c 93       	st	X, r24
	}
	// release EOI during transmission
	release_bit(DDRD, PORTD, G_EOI);
     f96:	a1 e3       	ldi	r26, 0x31	; 49
     f98:	b0 e0       	ldi	r27, 0x00	; 0
     f9a:	e1 e3       	ldi	r30, 0x31	; 49
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	80 81       	ld	r24, Z
     fa0:	8f 7e       	andi	r24, 0xEF	; 239
     fa2:	8c 93       	st	X, r24
     fa4:	a2 e3       	ldi	r26, 0x32	; 50
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	e2 e3       	ldi	r30, 0x32	; 50
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	80 81       	ld	r24, Z
     fae:	80 61       	ori	r24, 0x10	; 16
     fb0:	8c 93       	st	X, r24
	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
     fb2:	a1 e3       	ldi	r26, 0x31	; 49
     fb4:	b0 e0       	ldi	r27, 0x00	; 0
     fb6:	e1 e3       	ldi	r30, 0x31	; 49
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	80 81       	ld	r24, Z
     fbc:	8b 7f       	andi	r24, 0xFB	; 251
     fbe:	8c 93       	st	X, r24
     fc0:	a2 e3       	ldi	r26, 0x32	; 50
     fc2:	b0 e0       	ldi	r27, 0x00	; 0
     fc4:	e2 e3       	ldi	r30, 0x32	; 50
     fc6:	f0 e0       	ldi	r31, 0x00	; 0
     fc8:	80 81       	ld	r24, Z
     fca:	84 60       	ori	r24, 0x04	; 4
     fcc:	8c 93       	st	X, r24
	// release NRFD (just to be sure)
	release_bit(DDRD, PORTD, G_NRFD);
     fce:	a1 e3       	ldi	r26, 0x31	; 49
     fd0:	b0 e0       	ldi	r27, 0x00	; 0
     fd2:	e1 e3       	ldi	r30, 0x31	; 49
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	80 81       	ld	r24, Z
     fd8:	87 7f       	andi	r24, 0xF7	; 247
     fda:	8c 93       	st	X, r24
     fdc:	a2 e3       	ldi	r26, 0x32	; 50
     fde:	b0 e0       	ldi	r27, 0x00	; 0
     fe0:	e2 e3       	ldi	r30, 0x32	; 50
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	88 60       	ori	r24, 0x08	; 8
     fe8:	8c 93       	st	X, r24
}
     fea:	0f 90       	pop	r0
     fec:	cf 91       	pop	r28
     fee:	df 91       	pop	r29
     ff0:	08 95       	ret

00000ff2 <gpib_write_epilogue>:

/**
 * Emits epilogue after writing to a listener.
 *
 */
void gpib_write_epilogue(uchar attention) {
     ff2:	df 93       	push	r29
     ff4:	cf 93       	push	r28
     ff6:	0f 92       	push	r0
     ff8:	cd b7       	in	r28, 0x3d	; 61
     ffa:	de b7       	in	r29, 0x3e	; 62
     ffc:	89 83       	std	Y+1, r24	; 0x01
	if (attention) {
     ffe:	89 81       	ldd	r24, Y+1	; 0x01
    1000:	88 23       	and	r24, r24
    1002:	71 f0       	breq	.+28     	; 0x1020 <gpib_write_epilogue+0x2e>
		// assign ATN for commands
		release_bit(DDRD, PORTD, G_ATN);
    1004:	a1 e3       	ldi	r26, 0x31	; 49
    1006:	b0 e0       	ldi	r27, 0x00	; 0
    1008:	e1 e3       	ldi	r30, 0x31	; 49
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	80 81       	ld	r24, Z
    100e:	8f 77       	andi	r24, 0x7F	; 127
    1010:	8c 93       	st	X, r24
    1012:	a2 e3       	ldi	r26, 0x32	; 50
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	e2 e3       	ldi	r30, 0x32	; 50
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	80 81       	ld	r24, Z
    101c:	80 68       	ori	r24, 0x80	; 128
    101e:	8c 93       	st	X, r24
	}
	// clear talk state.Controller does not talk anymore.
	controller.talks = 0;
    1020:	10 92 9b 04 	sts	0x049B, r1
}
    1024:	0f 90       	pop	r0
    1026:	cf 91       	pop	r28
    1028:	df 91       	pop	r29
    102a:	08 95       	ret

0000102c <gpib_write_command>:
 * - prefix with GPIB write prologue
 * - the string
 * - postfix with GPIB epilogue
 * - postfix that untalks/unlistens all partners
 */
void gpib_write_command(uchar *s) {
    102c:	df 93       	push	r29
    102e:	cf 93       	push	r28
    1030:	00 d0       	rcall	.+0      	; 0x1032 <gpib_write_command+0x6>
    1032:	cd b7       	in	r28, 0x3d	; 61
    1034:	de b7       	in	r29, 0x3e	; 62
    1036:	9a 83       	std	Y+2, r25	; 0x02
    1038:	89 83       	std	Y+1, r24	; 0x01
	gpib_prepare_write();
    103a:	0e 94 3c 05 	call	0xa78	; 0xa78 <gpib_prepare_write>
	gpib_write_prologue(0);
    103e:	80 e0       	ldi	r24, 0x00	; 0
    1040:	0e 94 aa 07 	call	0xf54	; 0xf54 <gpib_write_prologue>
	gpib_write_string(s);
    1044:	89 81       	ldd	r24, Y+1	; 0x01
    1046:	9a 81       	ldd	r25, Y+2	; 0x02
    1048:	0e 94 34 08 	call	0x1068	; 0x1068 <gpib_write_string>
	gpib_write_byte(ASCII_CODE_CR, 1);
    104c:	8d e0       	ldi	r24, 0x0D	; 13
    104e:	61 e0       	ldi	r22, 0x01	; 1
    1050:	0e 94 63 08 	call	0x10c6	; 0x10c6 <gpib_write_byte>
	gpib_write_epilogue(0);
    1054:	80 e0       	ldi	r24, 0x00	; 0
    1056:	0e 94 f9 07 	call	0xff2	; 0xff2 <gpib_write_epilogue>
	gpib_untalkUnlisten();
    105a:	0e 94 aa 05 	call	0xb54	; 0xb54 <gpib_untalkUnlisten>
}
    105e:	0f 90       	pop	r0
    1060:	0f 90       	pop	r0
    1062:	cf 91       	pop	r28
    1064:	df 91       	pop	r29
    1066:	08 95       	ret

00001068 <gpib_write_string>:

/**
 * Write string. Only the raw string is written, no prefix and no postfix.
 */
void gpib_write_string(uchar *s) {
    1068:	0f 93       	push	r16
    106a:	1f 93       	push	r17
    106c:	df 93       	push	r29
    106e:	cf 93       	push	r28
    1070:	00 d0       	rcall	.+0      	; 0x1072 <gpib_write_string+0xa>
    1072:	00 d0       	rcall	.+0      	; 0x1074 <gpib_write_string+0xc>
    1074:	cd b7       	in	r28, 0x3d	; 61
    1076:	de b7       	in	r29, 0x3e	; 62
    1078:	9c 83       	std	Y+4, r25	; 0x04
    107a:	8b 83       	std	Y+3, r24	; 0x03
	for (int i = 0; i < strlen(s); i++) {
    107c:	1a 82       	std	Y+2, r1	; 0x02
    107e:	19 82       	std	Y+1, r1	; 0x01
    1080:	10 c0       	rjmp	.+32     	; 0x10a2 <gpib_write_string+0x3a>
		gpib_write_byte(s[i], 0);
    1082:	29 81       	ldd	r18, Y+1	; 0x01
    1084:	3a 81       	ldd	r19, Y+2	; 0x02
    1086:	8b 81       	ldd	r24, Y+3	; 0x03
    1088:	9c 81       	ldd	r25, Y+4	; 0x04
    108a:	fc 01       	movw	r30, r24
    108c:	e2 0f       	add	r30, r18
    108e:	f3 1f       	adc	r31, r19
    1090:	80 81       	ld	r24, Z
    1092:	60 e0       	ldi	r22, 0x00	; 0
    1094:	0e 94 63 08 	call	0x10c6	; 0x10c6 <gpib_write_byte>

/**
 * Write string. Only the raw string is written, no prefix and no postfix.
 */
void gpib_write_string(uchar *s) {
	for (int i = 0; i < strlen(s); i++) {
    1098:	89 81       	ldd	r24, Y+1	; 0x01
    109a:	9a 81       	ldd	r25, Y+2	; 0x02
    109c:	01 96       	adiw	r24, 0x01	; 1
    109e:	9a 83       	std	Y+2, r25	; 0x02
    10a0:	89 83       	std	Y+1, r24	; 0x01
    10a2:	09 81       	ldd	r16, Y+1	; 0x01
    10a4:	1a 81       	ldd	r17, Y+2	; 0x02
    10a6:	8b 81       	ldd	r24, Y+3	; 0x03
    10a8:	9c 81       	ldd	r25, Y+4	; 0x04
    10aa:	0e 94 bc 01 	call	0x378	; 0x378 <strlen>
    10ae:	08 17       	cp	r16, r24
    10b0:	19 07       	cpc	r17, r25
    10b2:	38 f3       	brcs	.-50     	; 0x1082 <gpib_write_string+0x1a>
		gpib_write_byte(s[i], 0);
	}
}
    10b4:	0f 90       	pop	r0
    10b6:	0f 90       	pop	r0
    10b8:	0f 90       	pop	r0
    10ba:	0f 90       	pop	r0
    10bc:	cf 91       	pop	r28
    10be:	df 91       	pop	r29
    10c0:	1f 91       	pop	r17
    10c2:	0f 91       	pop	r16
    10c4:	08 95       	ret

000010c6 <gpib_write_byte>:

/**
 * Emits single byte to GPIB port pins.
 */
uchar gpib_write_byte(uchar c, uchar isLastByte) {
    10c6:	df 93       	push	r29
    10c8:	cf 93       	push	r28
    10ca:	00 d0       	rcall	.+0      	; 0x10cc <gpib_write_byte+0x6>
    10cc:	00 d0       	rcall	.+0      	; 0x10ce <gpib_write_byte+0x8>
    10ce:	0f 92       	push	r0
    10d0:	cd b7       	in	r28, 0x3d	; 61
    10d2:	de b7       	in	r29, 0x3e	; 62
    10d4:	8b 83       	std	Y+3, r24	; 0x03
    10d6:	6c 83       	std	Y+4, r22	; 0x04
	int timeout;

	// wait for NDAC assign from all listeners
	release_bit(DDRD, PORTD, G_NDAC);
    10d8:	a1 e3       	ldi	r26, 0x31	; 49
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	e1 e3       	ldi	r30, 0x31	; 49
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	8f 7d       	andi	r24, 0xDF	; 223
    10e4:	8c 93       	st	X, r24
    10e6:	a2 e3       	ldi	r26, 0x32	; 50
    10e8:	b0 e0       	ldi	r27, 0x00	; 0
    10ea:	e2 e3       	ldi	r30, 0x32	; 50
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	80 81       	ld	r24, Z
    10f0:	80 62       	ori	r24, 0x20	; 32
    10f2:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
	timeout = s + 5;
    10f4:	80 91 05 06 	lds	r24, 0x0605
    10f8:	88 2f       	mov	r24, r24
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	05 96       	adiw	r24, 0x05	; 5
    10fe:	9a 83       	std	Y+2, r25	; 0x02
    1100:	89 83       	std	Y+1, r24	; 0x01
    1102:	10 c0       	rjmp	.+32     	; 0x1124 <gpib_write_byte+0x5e>
	//gpib_info();
	while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
		if (s == timeout) {
    1104:	80 91 05 06 	lds	r24, 0x0605
    1108:	28 2f       	mov	r18, r24
    110a:	30 e0       	ldi	r19, 0x00	; 0
    110c:	89 81       	ldd	r24, Y+1	; 0x01
    110e:	9a 81       	ldd	r25, Y+2	; 0x02
    1110:	28 17       	cp	r18, r24
    1112:	39 07       	cpc	r19, r25
    1114:	39 f4       	brne	.+14     	; 0x1124 <gpib_write_byte+0x5e>
			uart_puts("\n\rError: NDAC timeout\n\r");
    1116:	86 e9       	ldi	r24, 0x96	; 150
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
			return 0xff;
    111e:	8f ef       	ldi	r24, 0xFF	; 255
    1120:	8d 83       	std	Y+5, r24	; 0x05
    1122:	f7 c1       	rjmp	.+1006   	; 0x1512 <gpib_write_byte+0x44c>
	// wait for NDAC assign from all listeners
	release_bit(DDRD, PORTD, G_NDAC);
#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
    1124:	e0 e3       	ldi	r30, 0x30	; 48
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	88 2f       	mov	r24, r24
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	80 72       	andi	r24, 0x20	; 32
    1130:	90 70       	andi	r25, 0x00	; 0
    1132:	00 97       	sbiw	r24, 0x00	; 0
    1134:	49 f0       	breq	.+18     	; 0x1148 <gpib_write_byte+0x82>
    1136:	80 91 05 06 	lds	r24, 0x0605
    113a:	28 2f       	mov	r18, r24
    113c:	30 e0       	ldi	r19, 0x00	; 0
    113e:	89 81       	ldd	r24, Y+1	; 0x01
    1140:	9a 81       	ldd	r25, Y+2	; 0x02
    1142:	82 17       	cp	r24, r18
    1144:	93 07       	cpc	r25, r19
    1146:	f4 f6       	brge	.-68     	; 0x1104 <gpib_write_byte+0x3e>
	}
#else
	loop_until_bit_is_clear(PIND,G_NDAC);
#endif

	DDRA = 0x00;
    1148:	ea e3       	ldi	r30, 0x3A	; 58
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	10 82       	st	Z, r1
	if (c & 0x01) {
    114e:	8b 81       	ldd	r24, Y+3	; 0x03
    1150:	88 2f       	mov	r24, r24
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	81 70       	andi	r24, 0x01	; 1
    1156:	90 70       	andi	r25, 0x00	; 0
    1158:	88 23       	and	r24, r24
    115a:	b1 f0       	breq	.+44     	; 0x1188 <gpib_write_byte+0xc2>
		assign_bit(DDRA, PORTA, PA0);
    115c:	ab e3       	ldi	r26, 0x3B	; 59
    115e:	b0 e0       	ldi	r27, 0x00	; 0
    1160:	eb e3       	ldi	r30, 0x3B	; 59
    1162:	f0 e0       	ldi	r31, 0x00	; 0
    1164:	80 81       	ld	r24, Z
    1166:	8e 7f       	andi	r24, 0xFE	; 254
    1168:	8c 93       	st	X, r24
    116a:	aa e3       	ldi	r26, 0x3A	; 58
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	ea e3       	ldi	r30, 0x3A	; 58
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	81 60       	ori	r24, 0x01	; 1
    1176:	8c 93       	st	X, r24
    1178:	ab e3       	ldi	r26, 0x3B	; 59
    117a:	b0 e0       	ldi	r27, 0x00	; 0
    117c:	eb e3       	ldi	r30, 0x3B	; 59
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	80 81       	ld	r24, Z
    1182:	8e 7f       	andi	r24, 0xFE	; 254
    1184:	8c 93       	st	X, r24
    1186:	0e c0       	rjmp	.+28     	; 0x11a4 <gpib_write_byte+0xde>
	} else {
		release_bit(DDRA, PORTA, PA0)
    1188:	aa e3       	ldi	r26, 0x3A	; 58
    118a:	b0 e0       	ldi	r27, 0x00	; 0
    118c:	ea e3       	ldi	r30, 0x3A	; 58
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	8e 7f       	andi	r24, 0xFE	; 254
    1194:	8c 93       	st	X, r24
    1196:	ab e3       	ldi	r26, 0x3B	; 59
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	eb e3       	ldi	r30, 0x3B	; 59
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	81 60       	ori	r24, 0x01	; 1
    11a2:	8c 93       	st	X, r24
	}
	if (c & 0x02) {
    11a4:	8b 81       	ldd	r24, Y+3	; 0x03
    11a6:	88 2f       	mov	r24, r24
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	82 70       	andi	r24, 0x02	; 2
    11ac:	90 70       	andi	r25, 0x00	; 0
    11ae:	00 97       	sbiw	r24, 0x00	; 0
    11b0:	b1 f0       	breq	.+44     	; 0x11de <gpib_write_byte+0x118>
		assign_bit(DDRA, PORTA, PA1)
    11b2:	ab e3       	ldi	r26, 0x3B	; 59
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	eb e3       	ldi	r30, 0x3B	; 59
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	8d 7f       	andi	r24, 0xFD	; 253
    11be:	8c 93       	st	X, r24
    11c0:	aa e3       	ldi	r26, 0x3A	; 58
    11c2:	b0 e0       	ldi	r27, 0x00	; 0
    11c4:	ea e3       	ldi	r30, 0x3A	; 58
    11c6:	f0 e0       	ldi	r31, 0x00	; 0
    11c8:	80 81       	ld	r24, Z
    11ca:	82 60       	ori	r24, 0x02	; 2
    11cc:	8c 93       	st	X, r24
    11ce:	ab e3       	ldi	r26, 0x3B	; 59
    11d0:	b0 e0       	ldi	r27, 0x00	; 0
    11d2:	eb e3       	ldi	r30, 0x3B	; 59
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	8d 7f       	andi	r24, 0xFD	; 253
    11da:	8c 93       	st	X, r24
    11dc:	0e c0       	rjmp	.+28     	; 0x11fa <gpib_write_byte+0x134>
	} else {
		release_bit(DDRA, PORTA, PA1);
    11de:	aa e3       	ldi	r26, 0x3A	; 58
    11e0:	b0 e0       	ldi	r27, 0x00	; 0
    11e2:	ea e3       	ldi	r30, 0x3A	; 58
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	80 81       	ld	r24, Z
    11e8:	8d 7f       	andi	r24, 0xFD	; 253
    11ea:	8c 93       	st	X, r24
    11ec:	ab e3       	ldi	r26, 0x3B	; 59
    11ee:	b0 e0       	ldi	r27, 0x00	; 0
    11f0:	eb e3       	ldi	r30, 0x3B	; 59
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	82 60       	ori	r24, 0x02	; 2
    11f8:	8c 93       	st	X, r24
	}
	if (c & 0x04) {
    11fa:	8b 81       	ldd	r24, Y+3	; 0x03
    11fc:	88 2f       	mov	r24, r24
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	84 70       	andi	r24, 0x04	; 4
    1202:	90 70       	andi	r25, 0x00	; 0
    1204:	00 97       	sbiw	r24, 0x00	; 0
    1206:	b1 f0       	breq	.+44     	; 0x1234 <gpib_write_byte+0x16e>
		assign_bit(DDRA, PORTA, PA2);
    1208:	ab e3       	ldi	r26, 0x3B	; 59
    120a:	b0 e0       	ldi	r27, 0x00	; 0
    120c:	eb e3       	ldi	r30, 0x3B	; 59
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	80 81       	ld	r24, Z
    1212:	8b 7f       	andi	r24, 0xFB	; 251
    1214:	8c 93       	st	X, r24
    1216:	aa e3       	ldi	r26, 0x3A	; 58
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	ea e3       	ldi	r30, 0x3A	; 58
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	80 81       	ld	r24, Z
    1220:	84 60       	ori	r24, 0x04	; 4
    1222:	8c 93       	st	X, r24
    1224:	ab e3       	ldi	r26, 0x3B	; 59
    1226:	b0 e0       	ldi	r27, 0x00	; 0
    1228:	eb e3       	ldi	r30, 0x3B	; 59
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 81       	ld	r24, Z
    122e:	8b 7f       	andi	r24, 0xFB	; 251
    1230:	8c 93       	st	X, r24
    1232:	0e c0       	rjmp	.+28     	; 0x1250 <gpib_write_byte+0x18a>
	} else {
		release_bit(DDRA, PORTA, PA2);
    1234:	aa e3       	ldi	r26, 0x3A	; 58
    1236:	b0 e0       	ldi	r27, 0x00	; 0
    1238:	ea e3       	ldi	r30, 0x3A	; 58
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	80 81       	ld	r24, Z
    123e:	8b 7f       	andi	r24, 0xFB	; 251
    1240:	8c 93       	st	X, r24
    1242:	ab e3       	ldi	r26, 0x3B	; 59
    1244:	b0 e0       	ldi	r27, 0x00	; 0
    1246:	eb e3       	ldi	r30, 0x3B	; 59
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	80 81       	ld	r24, Z
    124c:	84 60       	ori	r24, 0x04	; 4
    124e:	8c 93       	st	X, r24
	}
	if (c & 0x08) {
    1250:	8b 81       	ldd	r24, Y+3	; 0x03
    1252:	88 2f       	mov	r24, r24
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	88 70       	andi	r24, 0x08	; 8
    1258:	90 70       	andi	r25, 0x00	; 0
    125a:	00 97       	sbiw	r24, 0x00	; 0
    125c:	b1 f0       	breq	.+44     	; 0x128a <gpib_write_byte+0x1c4>
		assign_bit(DDRA, PORTA, PA3);
    125e:	ab e3       	ldi	r26, 0x3B	; 59
    1260:	b0 e0       	ldi	r27, 0x00	; 0
    1262:	eb e3       	ldi	r30, 0x3B	; 59
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	80 81       	ld	r24, Z
    1268:	87 7f       	andi	r24, 0xF7	; 247
    126a:	8c 93       	st	X, r24
    126c:	aa e3       	ldi	r26, 0x3A	; 58
    126e:	b0 e0       	ldi	r27, 0x00	; 0
    1270:	ea e3       	ldi	r30, 0x3A	; 58
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	88 60       	ori	r24, 0x08	; 8
    1278:	8c 93       	st	X, r24
    127a:	ab e3       	ldi	r26, 0x3B	; 59
    127c:	b0 e0       	ldi	r27, 0x00	; 0
    127e:	eb e3       	ldi	r30, 0x3B	; 59
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	80 81       	ld	r24, Z
    1284:	87 7f       	andi	r24, 0xF7	; 247
    1286:	8c 93       	st	X, r24
    1288:	0e c0       	rjmp	.+28     	; 0x12a6 <gpib_write_byte+0x1e0>
	} else {
		release_bit(DDRA, PORTA, PA3);
    128a:	aa e3       	ldi	r26, 0x3A	; 58
    128c:	b0 e0       	ldi	r27, 0x00	; 0
    128e:	ea e3       	ldi	r30, 0x3A	; 58
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	80 81       	ld	r24, Z
    1294:	87 7f       	andi	r24, 0xF7	; 247
    1296:	8c 93       	st	X, r24
    1298:	ab e3       	ldi	r26, 0x3B	; 59
    129a:	b0 e0       	ldi	r27, 0x00	; 0
    129c:	eb e3       	ldi	r30, 0x3B	; 59
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	88 60       	ori	r24, 0x08	; 8
    12a4:	8c 93       	st	X, r24
	}
	if (c & 0x10) {
    12a6:	8b 81       	ldd	r24, Y+3	; 0x03
    12a8:	88 2f       	mov	r24, r24
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	80 71       	andi	r24, 0x10	; 16
    12ae:	90 70       	andi	r25, 0x00	; 0
    12b0:	00 97       	sbiw	r24, 0x00	; 0
    12b2:	b1 f0       	breq	.+44     	; 0x12e0 <gpib_write_byte+0x21a>
		assign_bit(DDRA, PORTA, PA4);
    12b4:	ab e3       	ldi	r26, 0x3B	; 59
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	eb e3       	ldi	r30, 0x3B	; 59
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	8f 7e       	andi	r24, 0xEF	; 239
    12c0:	8c 93       	st	X, r24
    12c2:	aa e3       	ldi	r26, 0x3A	; 58
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	ea e3       	ldi	r30, 0x3A	; 58
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	80 61       	ori	r24, 0x10	; 16
    12ce:	8c 93       	st	X, r24
    12d0:	ab e3       	ldi	r26, 0x3B	; 59
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	eb e3       	ldi	r30, 0x3B	; 59
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	8f 7e       	andi	r24, 0xEF	; 239
    12dc:	8c 93       	st	X, r24
    12de:	0e c0       	rjmp	.+28     	; 0x12fc <gpib_write_byte+0x236>
	} else {
		release_bit(DDRA, PORTA, PA4);
    12e0:	aa e3       	ldi	r26, 0x3A	; 58
    12e2:	b0 e0       	ldi	r27, 0x00	; 0
    12e4:	ea e3       	ldi	r30, 0x3A	; 58
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	80 81       	ld	r24, Z
    12ea:	8f 7e       	andi	r24, 0xEF	; 239
    12ec:	8c 93       	st	X, r24
    12ee:	ab e3       	ldi	r26, 0x3B	; 59
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	eb e3       	ldi	r30, 0x3B	; 59
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	80 61       	ori	r24, 0x10	; 16
    12fa:	8c 93       	st	X, r24
	}
	if (c & 0x20) {
    12fc:	8b 81       	ldd	r24, Y+3	; 0x03
    12fe:	88 2f       	mov	r24, r24
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	80 72       	andi	r24, 0x20	; 32
    1304:	90 70       	andi	r25, 0x00	; 0
    1306:	00 97       	sbiw	r24, 0x00	; 0
    1308:	b1 f0       	breq	.+44     	; 0x1336 <gpib_write_byte+0x270>
		assign_bit(DDRA, PORTA, PA5);
    130a:	ab e3       	ldi	r26, 0x3B	; 59
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	eb e3       	ldi	r30, 0x3B	; 59
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	8f 7d       	andi	r24, 0xDF	; 223
    1316:	8c 93       	st	X, r24
    1318:	aa e3       	ldi	r26, 0x3A	; 58
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	ea e3       	ldi	r30, 0x3A	; 58
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	80 62       	ori	r24, 0x20	; 32
    1324:	8c 93       	st	X, r24
    1326:	ab e3       	ldi	r26, 0x3B	; 59
    1328:	b0 e0       	ldi	r27, 0x00	; 0
    132a:	eb e3       	ldi	r30, 0x3B	; 59
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	8f 7d       	andi	r24, 0xDF	; 223
    1332:	8c 93       	st	X, r24
    1334:	0e c0       	rjmp	.+28     	; 0x1352 <gpib_write_byte+0x28c>
	} else {
		release_bit(DDRA, PORTA, PA5);
    1336:	aa e3       	ldi	r26, 0x3A	; 58
    1338:	b0 e0       	ldi	r27, 0x00	; 0
    133a:	ea e3       	ldi	r30, 0x3A	; 58
    133c:	f0 e0       	ldi	r31, 0x00	; 0
    133e:	80 81       	ld	r24, Z
    1340:	8f 7d       	andi	r24, 0xDF	; 223
    1342:	8c 93       	st	X, r24
    1344:	ab e3       	ldi	r26, 0x3B	; 59
    1346:	b0 e0       	ldi	r27, 0x00	; 0
    1348:	eb e3       	ldi	r30, 0x3B	; 59
    134a:	f0 e0       	ldi	r31, 0x00	; 0
    134c:	80 81       	ld	r24, Z
    134e:	80 62       	ori	r24, 0x20	; 32
    1350:	8c 93       	st	X, r24
	}
	if (c & 0x40) {
    1352:	8b 81       	ldd	r24, Y+3	; 0x03
    1354:	88 2f       	mov	r24, r24
    1356:	90 e0       	ldi	r25, 0x00	; 0
    1358:	80 74       	andi	r24, 0x40	; 64
    135a:	90 70       	andi	r25, 0x00	; 0
    135c:	00 97       	sbiw	r24, 0x00	; 0
    135e:	b1 f0       	breq	.+44     	; 0x138c <gpib_write_byte+0x2c6>
		assign_bit(DDRA, PORTA, PA6);
    1360:	ab e3       	ldi	r26, 0x3B	; 59
    1362:	b0 e0       	ldi	r27, 0x00	; 0
    1364:	eb e3       	ldi	r30, 0x3B	; 59
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	80 81       	ld	r24, Z
    136a:	8f 7b       	andi	r24, 0xBF	; 191
    136c:	8c 93       	st	X, r24
    136e:	aa e3       	ldi	r26, 0x3A	; 58
    1370:	b0 e0       	ldi	r27, 0x00	; 0
    1372:	ea e3       	ldi	r30, 0x3A	; 58
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	80 81       	ld	r24, Z
    1378:	80 64       	ori	r24, 0x40	; 64
    137a:	8c 93       	st	X, r24
    137c:	ab e3       	ldi	r26, 0x3B	; 59
    137e:	b0 e0       	ldi	r27, 0x00	; 0
    1380:	eb e3       	ldi	r30, 0x3B	; 59
    1382:	f0 e0       	ldi	r31, 0x00	; 0
    1384:	80 81       	ld	r24, Z
    1386:	8f 7b       	andi	r24, 0xBF	; 191
    1388:	8c 93       	st	X, r24
    138a:	0e c0       	rjmp	.+28     	; 0x13a8 <gpib_write_byte+0x2e2>
	} else {
		release_bit(DDRA, PORTA, PA6);
    138c:	aa e3       	ldi	r26, 0x3A	; 58
    138e:	b0 e0       	ldi	r27, 0x00	; 0
    1390:	ea e3       	ldi	r30, 0x3A	; 58
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	8f 7b       	andi	r24, 0xBF	; 191
    1398:	8c 93       	st	X, r24
    139a:	ab e3       	ldi	r26, 0x3B	; 59
    139c:	b0 e0       	ldi	r27, 0x00	; 0
    139e:	eb e3       	ldi	r30, 0x3B	; 59
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	80 64       	ori	r24, 0x40	; 64
    13a6:	8c 93       	st	X, r24
	}
	if (c & 0x80) {
    13a8:	8b 81       	ldd	r24, Y+3	; 0x03
    13aa:	88 23       	and	r24, r24
    13ac:	b4 f4       	brge	.+44     	; 0x13da <gpib_write_byte+0x314>
		assign_bit(DDRA, PORTA, PA7);
    13ae:	ab e3       	ldi	r26, 0x3B	; 59
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	eb e3       	ldi	r30, 0x3B	; 59
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	8f 77       	andi	r24, 0x7F	; 127
    13ba:	8c 93       	st	X, r24
    13bc:	aa e3       	ldi	r26, 0x3A	; 58
    13be:	b0 e0       	ldi	r27, 0x00	; 0
    13c0:	ea e3       	ldi	r30, 0x3A	; 58
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	80 81       	ld	r24, Z
    13c6:	80 68       	ori	r24, 0x80	; 128
    13c8:	8c 93       	st	X, r24
    13ca:	ab e3       	ldi	r26, 0x3B	; 59
    13cc:	b0 e0       	ldi	r27, 0x00	; 0
    13ce:	eb e3       	ldi	r30, 0x3B	; 59
    13d0:	f0 e0       	ldi	r31, 0x00	; 0
    13d2:	80 81       	ld	r24, Z
    13d4:	8f 77       	andi	r24, 0x7F	; 127
    13d6:	8c 93       	st	X, r24
    13d8:	0e c0       	rjmp	.+28     	; 0x13f6 <gpib_write_byte+0x330>
	} else {
		release_bit(DDRA, PORTA, PA7);
    13da:	aa e3       	ldi	r26, 0x3A	; 58
    13dc:	b0 e0       	ldi	r27, 0x00	; 0
    13de:	ea e3       	ldi	r30, 0x3A	; 58
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	80 81       	ld	r24, Z
    13e4:	8f 77       	andi	r24, 0x7F	; 127
    13e6:	8c 93       	st	X, r24
    13e8:	ab e3       	ldi	r26, 0x3B	; 59
    13ea:	b0 e0       	ldi	r27, 0x00	; 0
    13ec:	eb e3       	ldi	r30, 0x3B	; 59
    13ee:	f0 e0       	ldi	r31, 0x00	; 0
    13f0:	80 81       	ld	r24, Z
    13f2:	80 68       	ori	r24, 0x80	; 128
    13f4:	8c 93       	st	X, r24
	}

	// wait until listeners release NRFD
	//uart_puts("1");
	release_bit(DDRD, PORTD, G_NRFD);
    13f6:	a1 e3       	ldi	r26, 0x31	; 49
    13f8:	b0 e0       	ldi	r27, 0x00	; 0
    13fa:	e1 e3       	ldi	r30, 0x31	; 49
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	80 81       	ld	r24, Z
    1400:	87 7f       	andi	r24, 0xF7	; 247
    1402:	8c 93       	st	X, r24
    1404:	a2 e3       	ldi	r26, 0x32	; 50
    1406:	b0 e0       	ldi	r27, 0x00	; 0
    1408:	e2 e3       	ldi	r30, 0x32	; 50
    140a:	f0 e0       	ldi	r31, 0x00	; 0
    140c:	80 81       	ld	r24, Z
    140e:	88 60       	ori	r24, 0x08	; 8
    1410:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
	//gpib_info();
	timeout = s + 5;
    1412:	80 91 05 06 	lds	r24, 0x0605
    1416:	88 2f       	mov	r24, r24
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	05 96       	adiw	r24, 0x05	; 5
    141c:	9a 83       	std	Y+2, r25	; 0x02
    141e:	89 83       	std	Y+1, r24	; 0x01
    1420:	10 c0       	rjmp	.+32     	; 0x1442 <gpib_write_byte+0x37c>
	while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
		if (s == timeout) {
    1422:	80 91 05 06 	lds	r24, 0x0605
    1426:	28 2f       	mov	r18, r24
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	89 81       	ldd	r24, Y+1	; 0x01
    142c:	9a 81       	ldd	r25, Y+2	; 0x02
    142e:	28 17       	cp	r18, r24
    1430:	39 07       	cpc	r19, r25
    1432:	39 f4       	brne	.+14     	; 0x1442 <gpib_write_byte+0x37c>
			uart_puts("\n\rError: NRFD timeout\n\r");
    1434:	8e ea       	ldi	r24, 0xAE	; 174
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
			return 0xff;
    143c:	8f ef       	ldi	r24, 0xFF	; 255
    143e:	8d 83       	std	Y+5, r24	; 0x05
    1440:	68 c0       	rjmp	.+208    	; 0x1512 <gpib_write_byte+0x44c>
	//uart_puts("1");
	release_bit(DDRD, PORTD, G_NRFD);
#ifdef WITH_TIMEOUT
	//gpib_info();
	timeout = s + 5;
	while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
    1442:	e0 e3       	ldi	r30, 0x30	; 48
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	80 81       	ld	r24, Z
    1448:	88 2f       	mov	r24, r24
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	88 70       	andi	r24, 0x08	; 8
    144e:	90 70       	andi	r25, 0x00	; 0
    1450:	00 97       	sbiw	r24, 0x00	; 0
    1452:	49 f4       	brne	.+18     	; 0x1466 <gpib_write_byte+0x3a0>
    1454:	80 91 05 06 	lds	r24, 0x0605
    1458:	28 2f       	mov	r18, r24
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	89 81       	ldd	r24, Y+1	; 0x01
    145e:	9a 81       	ldd	r25, Y+2	; 0x02
    1460:	82 17       	cp	r24, r18
    1462:	93 07       	cpc	r25, r19
    1464:	f4 f6       	brge	.-68     	; 0x1422 <gpib_write_byte+0x35c>
#else
	loop_until_bit_is_set(PIND,G_NRFD);
#endif

	// assign EOI during transmission of only last byte
	if (isLastByte) {
    1466:	8c 81       	ldd	r24, Y+4	; 0x04
    1468:	88 23       	and	r24, r24
    146a:	a9 f0       	breq	.+42     	; 0x1496 <gpib_write_byte+0x3d0>
		//uart_puts("\n\rE\n\r");
		assign_bit(DDRD, PORTD, G_EOI);
    146c:	a2 e3       	ldi	r26, 0x32	; 50
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	e2 e3       	ldi	r30, 0x32	; 50
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	80 81       	ld	r24, Z
    1476:	8f 7e       	andi	r24, 0xEF	; 239
    1478:	8c 93       	st	X, r24
    147a:	a1 e3       	ldi	r26, 0x31	; 49
    147c:	b0 e0       	ldi	r27, 0x00	; 0
    147e:	e1 e3       	ldi	r30, 0x31	; 49
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
    1484:	80 61       	ori	r24, 0x10	; 16
    1486:	8c 93       	st	X, r24
    1488:	a2 e3       	ldi	r26, 0x32	; 50
    148a:	b0 e0       	ldi	r27, 0x00	; 0
    148c:	e2 e3       	ldi	r30, 0x32	; 50
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	80 81       	ld	r24, Z
    1492:	8f 7e       	andi	r24, 0xEF	; 239
    1494:	8c 93       	st	X, r24
	}

	// assign DAV, data valid for listeners
	assign_bit(DDRD, PORTD, G_DAV);
    1496:	a2 e3       	ldi	r26, 0x32	; 50
    1498:	b0 e0       	ldi	r27, 0x00	; 0
    149a:	e2 e3       	ldi	r30, 0x32	; 50
    149c:	f0 e0       	ldi	r31, 0x00	; 0
    149e:	80 81       	ld	r24, Z
    14a0:	8b 7f       	andi	r24, 0xFB	; 251
    14a2:	8c 93       	st	X, r24
    14a4:	a1 e3       	ldi	r26, 0x31	; 49
    14a6:	b0 e0       	ldi	r27, 0x00	; 0
    14a8:	e1 e3       	ldi	r30, 0x31	; 49
    14aa:	f0 e0       	ldi	r31, 0x00	; 0
    14ac:	80 81       	ld	r24, Z
    14ae:	84 60       	ori	r24, 0x04	; 4
    14b0:	8c 93       	st	X, r24
    14b2:	a2 e3       	ldi	r26, 0x32	; 50
    14b4:	b0 e0       	ldi	r27, 0x00	; 0
    14b6:	e2 e3       	ldi	r30, 0x32	; 50
    14b8:	f0 e0       	ldi	r31, 0x00	; 0
    14ba:	80 81       	ld	r24, Z
    14bc:	8b 7f       	andi	r24, 0xFB	; 251
    14be:	8c 93       	st	X, r24

	// wait for NDAC release
	//uart_puts("2");
	release_bit(DDRD, PORTD, G_NDAC);
    14c0:	a1 e3       	ldi	r26, 0x31	; 49
    14c2:	b0 e0       	ldi	r27, 0x00	; 0
    14c4:	e1 e3       	ldi	r30, 0x31	; 49
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	80 81       	ld	r24, Z
    14ca:	8f 7d       	andi	r24, 0xDF	; 223
    14cc:	8c 93       	st	X, r24
    14ce:	a2 e3       	ldi	r26, 0x32	; 50
    14d0:	b0 e0       	ldi	r27, 0x00	; 0
    14d2:	e2 e3       	ldi	r30, 0x32	; 50
    14d4:	f0 e0       	ldi	r31, 0x00	; 0
    14d6:	80 81       	ld	r24, Z
    14d8:	80 62       	ori	r24, 0x20	; 32
    14da:	8c 93       	st	X, r24
	loop_until_bit_is_set(PIND, G_NDAC);
    14dc:	e0 e3       	ldi	r30, 0x30	; 48
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 81       	ld	r24, Z
    14e2:	88 2f       	mov	r24, r24
    14e4:	90 e0       	ldi	r25, 0x00	; 0
    14e6:	80 72       	andi	r24, 0x20	; 32
    14e8:	90 70       	andi	r25, 0x00	; 0
    14ea:	00 97       	sbiw	r24, 0x00	; 0
    14ec:	b9 f3       	breq	.-18     	; 0x14dc <gpib_write_byte+0x416>

	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
    14ee:	a1 e3       	ldi	r26, 0x31	; 49
    14f0:	b0 e0       	ldi	r27, 0x00	; 0
    14f2:	e1 e3       	ldi	r30, 0x31	; 49
    14f4:	f0 e0       	ldi	r31, 0x00	; 0
    14f6:	80 81       	ld	r24, Z
    14f8:	8b 7f       	andi	r24, 0xFB	; 251
    14fa:	8c 93       	st	X, r24
    14fc:	a2 e3       	ldi	r26, 0x32	; 50
    14fe:	b0 e0       	ldi	r27, 0x00	; 0
    1500:	e2 e3       	ldi	r30, 0x32	; 50
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	80 81       	ld	r24, Z
    1506:	84 60       	ori	r24, 0x04	; 4
    1508:	8c 93       	st	X, r24

	// reset Port to all input
	DDRA = 0x00;
    150a:	ea e3       	ldi	r30, 0x3A	; 58
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	10 82       	st	Z, r1

	//uart_puts("3\r\n");

	return 0;
    1510:	1d 82       	std	Y+5, r1	; 0x05
    1512:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1514:	0f 90       	pop	r0
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	0f 90       	pop	r0
    151e:	cf 91       	pop	r28
    1520:	df 91       	pop	r29
    1522:	08 95       	ret

00001524 <gpib_info>:

/**
 * print some useful info about bus state (for example value of handshake pins)
 */
void gpib_info(void) {
    1524:	af 92       	push	r10
    1526:	bf 92       	push	r11
    1528:	cf 92       	push	r12
    152a:	df 92       	push	r13
    152c:	ef 92       	push	r14
    152e:	ff 92       	push	r15
    1530:	0f 93       	push	r16
    1532:	1f 93       	push	r17
    1534:	df 93       	push	r29
    1536:	cf 93       	push	r28
    1538:	cd b7       	in	r28, 0x3d	; 61
    153a:	de b7       	in	r29, 0x3e	; 62
    153c:	2a 97       	sbiw	r28, 0x0a	; 10
    153e:	0f b6       	in	r0, 0x3f	; 63
    1540:	f8 94       	cli
    1542:	de bf       	out	0x3e, r29	; 62
    1544:	0f be       	out	0x3f, r0	; 63
    1546:	cd bf       	out	0x3d, r28	; 61
	uchar dav, nrfd, ndac, eoi, atn, srq, ifc, ren;
	extern uchar buf[80];

	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    1548:	0e 94 57 0d 	call	0x1aae	; 0x1aae <gpib_get_partner_pad>
    154c:	08 2f       	mov	r16, r24
    154e:	10 e0       	ldi	r17, 0x00	; 0
    1550:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <gpib_get_partner_sad>
    1554:	28 2f       	mov	r18, r24
    1556:	30 e0       	ldi	r19, 0x00	; 0
    1558:	8d b7       	in	r24, 0x3d	; 61
    155a:	9e b7       	in	r25, 0x3e	; 62
    155c:	08 97       	sbiw	r24, 0x08	; 8
    155e:	0f b6       	in	r0, 0x3f	; 63
    1560:	f8 94       	cli
    1562:	9e bf       	out	0x3e, r25	; 62
    1564:	0f be       	out	0x3f, r0	; 63
    1566:	8d bf       	out	0x3d, r24	; 61
    1568:	ed b7       	in	r30, 0x3d	; 61
    156a:	fe b7       	in	r31, 0x3e	; 62
    156c:	31 96       	adiw	r30, 0x01	; 1
    156e:	84 eb       	ldi	r24, 0xB4	; 180
    1570:	95 e0       	ldi	r25, 0x05	; 5
    1572:	91 83       	std	Z+1, r25	; 0x01
    1574:	80 83       	st	Z, r24
    1576:	86 ec       	ldi	r24, 0xC6	; 198
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	93 83       	std	Z+3, r25	; 0x03
    157c:	82 83       	std	Z+2, r24	; 0x02
    157e:	15 83       	std	Z+5, r17	; 0x05
    1580:	04 83       	std	Z+4, r16	; 0x04
    1582:	37 83       	std	Z+7, r19	; 0x07
    1584:	26 83       	std	Z+6, r18	; 0x06
    1586:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    158a:	8d b7       	in	r24, 0x3d	; 61
    158c:	9e b7       	in	r25, 0x3e	; 62
    158e:	08 96       	adiw	r24, 0x08	; 8
    1590:	0f b6       	in	r0, 0x3f	; 63
    1592:	f8 94       	cli
    1594:	9e bf       	out	0x3e, r25	; 62
    1596:	0f be       	out	0x3f, r0	; 63
    1598:	8d bf       	out	0x3d, r24	; 61
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);
    159a:	84 eb       	ldi	r24, 0xB4	; 180
    159c:	95 e0       	ldi	r25, 0x05	; 5
    159e:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>

	uart_puts("Partner list\n\r");
    15a2:	84 ef       	ldi	r24, 0xF4	; 244
    15a4:	90 e0       	ldi	r25, 0x00	; 0
    15a6:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
	for (int i = 0; i < MAX_PARTNER; i++) {
    15aa:	1a 82       	std	Y+2, r1	; 0x02
    15ac:	19 82       	std	Y+1, r1	; 0x01
    15ae:	49 c0       	rjmp	.+146    	; 0x1642 <gpib_info+0x11e>
		if (controller.partners[i].primary != ADDRESS_NOT_SET) {
    15b0:	89 81       	ldd	r24, Y+1	; 0x01
    15b2:	9a 81       	ldd	r25, Y+2	; 0x02
    15b4:	88 0f       	add	r24, r24
    15b6:	99 1f       	adc	r25, r25
    15b8:	fc 01       	movw	r30, r24
    15ba:	e3 56       	subi	r30, 0x63	; 99
    15bc:	fb 4f       	sbci	r31, 0xFB	; 251
    15be:	80 81       	ld	r24, Z
    15c0:	8f 3f       	cpi	r24, 0xFF	; 255
    15c2:	d1 f1       	breq	.+116    	; 0x1638 <gpib_info+0x114>
			sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    15c4:	89 81       	ldd	r24, Y+1	; 0x01
    15c6:	9a 81       	ldd	r25, Y+2	; 0x02
    15c8:	88 0f       	add	r24, r24
    15ca:	99 1f       	adc	r25, r25
    15cc:	fc 01       	movw	r30, r24
    15ce:	e3 56       	subi	r30, 0x63	; 99
    15d0:	fb 4f       	sbci	r31, 0xFB	; 251
    15d2:	80 81       	ld	r24, Z
    15d4:	48 2f       	mov	r20, r24
    15d6:	50 e0       	ldi	r21, 0x00	; 0
    15d8:	89 81       	ldd	r24, Y+1	; 0x01
    15da:	9a 81       	ldd	r25, Y+2	; 0x02
    15dc:	03 96       	adiw	r24, 0x03	; 3
    15de:	88 0f       	add	r24, r24
    15e0:	99 1f       	adc	r25, r25
    15e2:	fc 01       	movw	r30, r24
    15e4:	e8 56       	subi	r30, 0x68	; 104
    15e6:	fb 4f       	sbci	r31, 0xFB	; 251
    15e8:	80 81       	ld	r24, Z
    15ea:	28 2f       	mov	r18, r24
    15ec:	30 e0       	ldi	r19, 0x00	; 0
    15ee:	8d b7       	in	r24, 0x3d	; 61
    15f0:	9e b7       	in	r25, 0x3e	; 62
    15f2:	08 97       	sbiw	r24, 0x08	; 8
    15f4:	0f b6       	in	r0, 0x3f	; 63
    15f6:	f8 94       	cli
    15f8:	9e bf       	out	0x3e, r25	; 62
    15fa:	0f be       	out	0x3f, r0	; 63
    15fc:	8d bf       	out	0x3d, r24	; 61
    15fe:	ed b7       	in	r30, 0x3d	; 61
    1600:	fe b7       	in	r31, 0x3e	; 62
    1602:	31 96       	adiw	r30, 0x01	; 1
    1604:	84 eb       	ldi	r24, 0xB4	; 180
    1606:	95 e0       	ldi	r25, 0x05	; 5
    1608:	91 83       	std	Z+1, r25	; 0x01
    160a:	80 83       	st	Z, r24
    160c:	86 ec       	ldi	r24, 0xC6	; 198
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	93 83       	std	Z+3, r25	; 0x03
    1612:	82 83       	std	Z+2, r24	; 0x02
    1614:	55 83       	std	Z+5, r21	; 0x05
    1616:	44 83       	std	Z+4, r20	; 0x04
    1618:	37 83       	std	Z+7, r19	; 0x07
    161a:	26 83       	std	Z+6, r18	; 0x06
    161c:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    1620:	8d b7       	in	r24, 0x3d	; 61
    1622:	9e b7       	in	r25, 0x3e	; 62
    1624:	08 96       	adiw	r24, 0x08	; 8
    1626:	0f b6       	in	r0, 0x3f	; 63
    1628:	f8 94       	cli
    162a:	9e bf       	out	0x3e, r25	; 62
    162c:	0f be       	out	0x3f, r0	; 63
    162e:	8d bf       	out	0x3d, r24	; 61
					controller.partners[i].primary,
					controller.partners[i].secondary);
			uart_puts(buf);
    1630:	84 eb       	ldi	r24, 0xB4	; 180
    1632:	95 e0       	ldi	r25, 0x05	; 5
    1634:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);

	uart_puts("Partner list\n\r");
	for (int i = 0; i < MAX_PARTNER; i++) {
    1638:	89 81       	ldd	r24, Y+1	; 0x01
    163a:	9a 81       	ldd	r25, Y+2	; 0x02
    163c:	01 96       	adiw	r24, 0x01	; 1
    163e:	9a 83       	std	Y+2, r25	; 0x02
    1640:	89 83       	std	Y+1, r24	; 0x01
    1642:	89 81       	ldd	r24, Y+1	; 0x01
    1644:	9a 81       	ldd	r25, Y+2	; 0x02
    1646:	85 30       	cpi	r24, 0x05	; 5
    1648:	91 05       	cpc	r25, r1
    164a:	0c f4       	brge	.+2      	; 0x164e <gpib_info+0x12a>
    164c:	b1 cf       	rjmp	.-158    	; 0x15b0 <gpib_info+0x8c>
					controller.partners[i].secondary);
			uart_puts(buf);
		}
	}

	dav = bit_is_set(PIND, G_DAV);
    164e:	e0 e3       	ldi	r30, 0x30	; 48
    1650:	f0 e0       	ldi	r31, 0x00	; 0
    1652:	80 81       	ld	r24, Z
    1654:	84 70       	andi	r24, 0x04	; 4
    1656:	8a 87       	std	Y+10, r24	; 0x0a
	nrfd = bit_is_set(PIND, G_NRFD);
    1658:	e0 e3       	ldi	r30, 0x30	; 48
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	80 81       	ld	r24, Z
    165e:	88 70       	andi	r24, 0x08	; 8
    1660:	89 87       	std	Y+9, r24	; 0x09
	ndac = bit_is_set(PIND, G_NDAC);
    1662:	e0 e3       	ldi	r30, 0x30	; 48
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	80 72       	andi	r24, 0x20	; 32
    166a:	88 87       	std	Y+8, r24	; 0x08
	eoi = bit_is_set(PIND, G_EOI);
    166c:	e0 e3       	ldi	r30, 0x30	; 48
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	80 81       	ld	r24, Z
    1672:	80 71       	andi	r24, 0x10	; 16
    1674:	8f 83       	std	Y+7, r24	; 0x07
	atn = bit_is_set(PIND, G_ATN);
    1676:	e0 e3       	ldi	r30, 0x30	; 48
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	80 81       	ld	r24, Z
    167c:	80 78       	andi	r24, 0x80	; 128
    167e:	8e 83       	std	Y+6, r24	; 0x06
	srq = bit_is_set(PIND, G_SRQ);
    1680:	e0 e3       	ldi	r30, 0x30	; 48
    1682:	f0 e0       	ldi	r31, 0x00	; 0
    1684:	80 81       	ld	r24, Z
    1686:	80 74       	andi	r24, 0x40	; 64
    1688:	8d 83       	std	Y+5, r24	; 0x05
	ifc = bit_is_set(PINB, G_IFC);
    168a:	e6 e3       	ldi	r30, 0x36	; 54
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	81 70       	andi	r24, 0x01	; 1
    1692:	8c 83       	std	Y+4, r24	; 0x04
	ren = bit_is_set(PINB, G_REN);
    1694:	e6 e3       	ldi	r30, 0x36	; 54
    1696:	f0 e0       	ldi	r31, 0x00	; 0
    1698:	80 81       	ld	r24, Z
    169a:	82 70       	andi	r24, 0x02	; 2
    169c:	8b 83       	std	Y+3, r24	; 0x03
	//d = PINA;
	//di = d ^ 0xff;
	if (dav == 0x00)
    169e:	8a 85       	ldd	r24, Y+10	; 0x0a
    16a0:	88 23       	and	r24, r24
    16a2:	19 f4       	brne	.+6      	; 0x16aa <gpib_info+0x186>
		dav = '0';
    16a4:	80 e3       	ldi	r24, 0x30	; 48
    16a6:	8a 87       	std	Y+10, r24	; 0x0a
    16a8:	02 c0       	rjmp	.+4      	; 0x16ae <gpib_info+0x18a>
	else
		dav = '1';
    16aa:	81 e3       	ldi	r24, 0x31	; 49
    16ac:	8a 87       	std	Y+10, r24	; 0x0a
	if (nrfd == 0x00)
    16ae:	89 85       	ldd	r24, Y+9	; 0x09
    16b0:	88 23       	and	r24, r24
    16b2:	19 f4       	brne	.+6      	; 0x16ba <gpib_info+0x196>
		nrfd = '0';
    16b4:	80 e3       	ldi	r24, 0x30	; 48
    16b6:	89 87       	std	Y+9, r24	; 0x09
    16b8:	02 c0       	rjmp	.+4      	; 0x16be <gpib_info+0x19a>
	else
		nrfd = '1';
    16ba:	81 e3       	ldi	r24, 0x31	; 49
    16bc:	89 87       	std	Y+9, r24	; 0x09
	if (ndac == 0x00)
    16be:	88 85       	ldd	r24, Y+8	; 0x08
    16c0:	88 23       	and	r24, r24
    16c2:	19 f4       	brne	.+6      	; 0x16ca <gpib_info+0x1a6>
		ndac = '0';
    16c4:	80 e3       	ldi	r24, 0x30	; 48
    16c6:	88 87       	std	Y+8, r24	; 0x08
    16c8:	02 c0       	rjmp	.+4      	; 0x16ce <gpib_info+0x1aa>
	else
		ndac = '1';
    16ca:	81 e3       	ldi	r24, 0x31	; 49
    16cc:	88 87       	std	Y+8, r24	; 0x08
	if (eoi == 0x00)
    16ce:	8f 81       	ldd	r24, Y+7	; 0x07
    16d0:	88 23       	and	r24, r24
    16d2:	19 f4       	brne	.+6      	; 0x16da <gpib_info+0x1b6>
		eoi = '0';
    16d4:	80 e3       	ldi	r24, 0x30	; 48
    16d6:	8f 83       	std	Y+7, r24	; 0x07
    16d8:	02 c0       	rjmp	.+4      	; 0x16de <gpib_info+0x1ba>
	else
		eoi = '1';
    16da:	81 e3       	ldi	r24, 0x31	; 49
    16dc:	8f 83       	std	Y+7, r24	; 0x07
	if (atn == 0x00)
    16de:	8e 81       	ldd	r24, Y+6	; 0x06
    16e0:	88 23       	and	r24, r24
    16e2:	19 f4       	brne	.+6      	; 0x16ea <gpib_info+0x1c6>
		atn = '0';
    16e4:	80 e3       	ldi	r24, 0x30	; 48
    16e6:	8e 83       	std	Y+6, r24	; 0x06
    16e8:	02 c0       	rjmp	.+4      	; 0x16ee <gpib_info+0x1ca>
	else
		atn = '1';
    16ea:	81 e3       	ldi	r24, 0x31	; 49
    16ec:	8e 83       	std	Y+6, r24	; 0x06
	if (srq == 0x00)
    16ee:	8d 81       	ldd	r24, Y+5	; 0x05
    16f0:	88 23       	and	r24, r24
    16f2:	19 f4       	brne	.+6      	; 0x16fa <gpib_info+0x1d6>
		srq = '0';
    16f4:	80 e3       	ldi	r24, 0x30	; 48
    16f6:	8d 83       	std	Y+5, r24	; 0x05
    16f8:	02 c0       	rjmp	.+4      	; 0x16fe <gpib_info+0x1da>
	else
		srq = '1';
    16fa:	81 e3       	ldi	r24, 0x31	; 49
    16fc:	8d 83       	std	Y+5, r24	; 0x05
	if (ifc == 0x00)
    16fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1700:	88 23       	and	r24, r24
    1702:	19 f4       	brne	.+6      	; 0x170a <gpib_info+0x1e6>
		ifc = '0';
    1704:	80 e3       	ldi	r24, 0x30	; 48
    1706:	8c 83       	std	Y+4, r24	; 0x04
    1708:	02 c0       	rjmp	.+4      	; 0x170e <gpib_info+0x1ea>
	else
		ifc = '1';
    170a:	81 e3       	ldi	r24, 0x31	; 49
    170c:	8c 83       	std	Y+4, r24	; 0x04
	if (ren == 0x00)
    170e:	8b 81       	ldd	r24, Y+3	; 0x03
    1710:	88 23       	and	r24, r24
    1712:	19 f4       	brne	.+6      	; 0x171a <gpib_info+0x1f6>
		ren = '0';
    1714:	80 e3       	ldi	r24, 0x30	; 48
    1716:	8b 83       	std	Y+3, r24	; 0x03
    1718:	02 c0       	rjmp	.+4      	; 0x171e <gpib_info+0x1fa>
	else
		ren = '1';
    171a:	81 e3       	ldi	r24, 0x31	; 49
    171c:	8b 83       	std	Y+3, r24	; 0x03

	sprintf(buf,
    171e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1720:	a8 2e       	mov	r10, r24
    1722:	bb 24       	eor	r11, r11
    1724:	89 85       	ldd	r24, Y+9	; 0x09
    1726:	28 2f       	mov	r18, r24
    1728:	30 e0       	ldi	r19, 0x00	; 0
    172a:	88 85       	ldd	r24, Y+8	; 0x08
    172c:	48 2f       	mov	r20, r24
    172e:	50 e0       	ldi	r21, 0x00	; 0
    1730:	8f 81       	ldd	r24, Y+7	; 0x07
    1732:	68 2f       	mov	r22, r24
    1734:	70 e0       	ldi	r23, 0x00	; 0
    1736:	8c 81       	ldd	r24, Y+4	; 0x04
    1738:	a8 2f       	mov	r26, r24
    173a:	b0 e0       	ldi	r27, 0x00	; 0
    173c:	8b 81       	ldd	r24, Y+3	; 0x03
    173e:	08 2f       	mov	r16, r24
    1740:	10 e0       	ldi	r17, 0x00	; 0
    1742:	8e 81       	ldd	r24, Y+6	; 0x06
    1744:	e8 2e       	mov	r14, r24
    1746:	ff 24       	eor	r15, r15
    1748:	8d 81       	ldd	r24, Y+5	; 0x05
    174a:	c8 2e       	mov	r12, r24
    174c:	dd 24       	eor	r13, r13
    174e:	8d b7       	in	r24, 0x3d	; 61
    1750:	9e b7       	in	r25, 0x3e	; 62
    1752:	44 97       	sbiw	r24, 0x14	; 20
    1754:	0f b6       	in	r0, 0x3f	; 63
    1756:	f8 94       	cli
    1758:	9e bf       	out	0x3e, r25	; 62
    175a:	0f be       	out	0x3f, r0	; 63
    175c:	8d bf       	out	0x3d, r24	; 61
    175e:	ed b7       	in	r30, 0x3d	; 61
    1760:	fe b7       	in	r31, 0x3e	; 62
    1762:	31 96       	adiw	r30, 0x01	; 1
    1764:	84 eb       	ldi	r24, 0xB4	; 180
    1766:	95 e0       	ldi	r25, 0x05	; 5
    1768:	91 83       	std	Z+1, r25	; 0x01
    176a:	80 83       	st	Z, r24
    176c:	83 e0       	ldi	r24, 0x03	; 3
    176e:	91 e0       	ldi	r25, 0x01	; 1
    1770:	93 83       	std	Z+3, r25	; 0x03
    1772:	82 83       	std	Z+2, r24	; 0x02
    1774:	b5 82       	std	Z+5, r11	; 0x05
    1776:	a4 82       	std	Z+4, r10	; 0x04
    1778:	37 83       	std	Z+7, r19	; 0x07
    177a:	26 83       	std	Z+6, r18	; 0x06
    177c:	51 87       	std	Z+9, r21	; 0x09
    177e:	40 87       	std	Z+8, r20	; 0x08
    1780:	73 87       	std	Z+11, r23	; 0x0b
    1782:	62 87       	std	Z+10, r22	; 0x0a
    1784:	b5 87       	std	Z+13, r27	; 0x0d
    1786:	a4 87       	std	Z+12, r26	; 0x0c
    1788:	17 87       	std	Z+15, r17	; 0x0f
    178a:	06 87       	std	Z+14, r16	; 0x0e
    178c:	f1 8a       	std	Z+17, r15	; 0x11
    178e:	e0 8a       	std	Z+16, r14	; 0x10
    1790:	d3 8a       	std	Z+19, r13	; 0x13
    1792:	c2 8a       	std	Z+18, r12	; 0x12
    1794:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    1798:	8d b7       	in	r24, 0x3d	; 61
    179a:	9e b7       	in	r25, 0x3e	; 62
    179c:	44 96       	adiw	r24, 0x14	; 20
    179e:	0f b6       	in	r0, 0x3f	; 63
    17a0:	f8 94       	cli
    17a2:	9e bf       	out	0x3e, r25	; 62
    17a4:	0f be       	out	0x3f, r0	; 63
    17a6:	8d bf       	out	0x3d, r24	; 61
			"dav=%c,nrfd=%c,ndac=%c, eoi=%c, ifc=%c,ren=%c,atn=%c,srq=%c\n\r",
			dav, nrfd, ndac, eoi, ifc, ren, atn, srq);
	uart_puts(buf);
    17a8:	84 eb       	ldi	r24, 0xB4	; 180
    17aa:	95 e0       	ldi	r25, 0x05	; 5
    17ac:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
}
    17b0:	2a 96       	adiw	r28, 0x0a	; 10
    17b2:	0f b6       	in	r0, 0x3f	; 63
    17b4:	f8 94       	cli
    17b6:	de bf       	out	0x3e, r29	; 62
    17b8:	0f be       	out	0x3f, r0	; 63
    17ba:	cd bf       	out	0x3d, r28	; 61
    17bc:	cf 91       	pop	r28
    17be:	df 91       	pop	r29
    17c0:	1f 91       	pop	r17
    17c2:	0f 91       	pop	r16
    17c4:	ff 90       	pop	r15
    17c6:	ef 90       	pop	r14
    17c8:	df 90       	pop	r13
    17ca:	cf 90       	pop	r12
    17cc:	bf 90       	pop	r11
    17ce:	af 90       	pop	r10
    17d0:	08 95       	ret

000017d2 <gpib_spoll_start>:

/**
 * Enable serial poll.
 * Effect: all devices will send status byte instead of normal data when addressed as talker
 */
void gpib_spoll_start() {
    17d2:	df 93       	push	r29
    17d4:	cf 93       	push	r28
    17d6:	00 d0       	rcall	.+0      	; 0x17d8 <gpib_spoll_start+0x6>
    17d8:	00 d0       	rcall	.+0      	; 0x17da <gpib_spoll_start+0x8>
    17da:	cd b7       	in	r28, 0x3d	; 61
    17dc:	de b7       	in	r29, 0x3e	; 62
	uchar controlString[4];
	//uart_puts("before SPE\r\n");
	controlString[0] = G_CMD_SPE;
    17de:	88 e1       	ldi	r24, 0x18	; 24
    17e0:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
    17e2:	ce 01       	movw	r24, r28
    17e4:	01 96       	adiw	r24, 0x01	; 1
    17e6:	61 e0       	ldi	r22, 0x01	; 1
    17e8:	70 e0       	ldi	r23, 0x00	; 0
    17ea:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	//uart_puts("after SPE\r\n");
}
    17ee:	0f 90       	pop	r0
    17f0:	0f 90       	pop	r0
    17f2:	0f 90       	pop	r0
    17f4:	0f 90       	pop	r0
    17f6:	cf 91       	pop	r28
    17f8:	df 91       	pop	r29
    17fa:	08 95       	ret

000017fc <gpib_spoll_end>:

/**
 * Disable (end) serial poll.All devices will return to normal behaviour as talker
 */
void gpib_spoll_end() {
    17fc:	df 93       	push	r29
    17fe:	cf 93       	push	r28
    1800:	00 d0       	rcall	.+0      	; 0x1802 <gpib_spoll_end+0x6>
    1802:	00 d0       	rcall	.+0      	; 0x1804 <gpib_spoll_end+0x8>
    1804:	cd b7       	in	r28, 0x3d	; 61
    1806:	de b7       	in	r29, 0x3e	; 62
	uchar controlString[4];
	controlString[0] = G_CMD_SPD;
    1808:	89 e1       	ldi	r24, 0x19	; 25
    180a:	89 83       	std	Y+1, r24	; 0x01
	//uart_puts("before SPD\r\n");
	gpib_cmd(controlString, 1);
    180c:	ce 01       	movw	r24, r28
    180e:	01 96       	adiw	r24, 0x01	; 1
    1810:	61 e0       	ldi	r22, 0x01	; 1
    1812:	70 e0       	ldi	r23, 0x00	; 0
    1814:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
}
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	0f 90       	pop	r0
    181e:	0f 90       	pop	r0
    1820:	cf 91       	pop	r28
    1822:	df 91       	pop	r29
    1824:	08 95       	ret

00001826 <gpib_spoll_single>:
 * Address device as talker and read in status byte from device. This function only makes sense during a serial poll.
 * \param primary primary talker address of device
 * \param secondary secondary talker address of device
 * \return status byte.
 */
uchar gpib_spoll_single(uchar primary, uchar secondary) {
    1826:	df 93       	push	r29
    1828:	cf 93       	push	r28
    182a:	cd b7       	in	r28, 0x3d	; 61
    182c:	de b7       	in	r29, 0x3e	; 62
    182e:	2e 97       	sbiw	r28, 0x0e	; 14
    1830:	0f b6       	in	r0, 0x3f	; 63
    1832:	f8 94       	cli
    1834:	de bf       	out	0x3e, r29	; 62
    1836:	0f be       	out	0x3f, r0	; 63
    1838:	cd bf       	out	0x3d, r28	; 61
    183a:	8d 87       	std	Y+13, r24	; 0x0d
    183c:	6e 87       	std	Y+14, r22	; 0x0e
	uchar controlString[10];
	uchar b, e;

	controlString[0] = primary;
    183e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1840:	8a 83       	std	Y+2, r24	; 0x02
	//uart_puts("before talker address p write\r\n");
	gpib_cmd(controlString, 1);
    1842:	ce 01       	movw	r24, r28
    1844:	02 96       	adiw	r24, 0x02	; 2
    1846:	61 e0       	ldi	r22, 0x01	; 1
    1848:	70 e0       	ldi	r23, 0x00	; 0
    184a:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	// handle secondary address if required
	if (secondary != ADDRESS_NOT_SET) {
    184e:	8e 85       	ldd	r24, Y+14	; 0x0e
    1850:	8f 3f       	cpi	r24, 0xFF	; 255
    1852:	41 f0       	breq	.+16     	; 0x1864 <gpib_spoll_single+0x3e>
		controlString[0] = secondary;
    1854:	8e 85       	ldd	r24, Y+14	; 0x0e
    1856:	8a 83       	std	Y+2, r24	; 0x02
		//uart_puts("before talker address s write\r\n");
		gpib_cmd(controlString, 1);
    1858:	ce 01       	movw	r24, r28
    185a:	02 96       	adiw	r24, 0x02	; 2
    185c:	61 e0       	ldi	r22, 0x01	; 1
    185e:	70 e0       	ldi	r23, 0x00	; 0
    1860:	0e 94 4e 07 	call	0xe9c	; 0xe9c <gpib_cmd>
	}
	//uart_puts("after talker address write\r\n");

	// now receive data
	//uart_puts("before status byte receive\r\n");
	e = gpib_receive(&b);
    1864:	ce 01       	movw	r24, r28
    1866:	0c 96       	adiw	r24, 0x0c	; 12
    1868:	0e 94 cd 05 	call	0xb9a	; 0xb9a <gpib_receive>
    186c:	89 83       	std	Y+1, r24	; 0x01
	//uart_puts("after status byte receive\r\n");
	// status byte is now in b
	if (secondary != ADDRESS_NOT_SET) {
    186e:	8e 85       	ldd	r24, Y+14	; 0x0e
    1870:	8f 3f       	cpi	r24, 0xFF	; 255
    1872:	81 f1       	breq	.+96     	; 0x18d4 <gpib_spoll_single+0xae>
		sprintf((char*) controlString,
    1874:	8d 85       	ldd	r24, Y+13	; 0x0d
    1876:	88 2f       	mov	r24, r24
    1878:	90 e0       	ldi	r25, 0x00	; 0
    187a:	bc 01       	movw	r22, r24
    187c:	60 54       	subi	r22, 0x40	; 64
    187e:	70 40       	sbci	r23, 0x00	; 0
    1880:	8e 85       	ldd	r24, Y+14	; 0x0e
    1882:	28 2f       	mov	r18, r24
    1884:	30 e0       	ldi	r19, 0x00	; 0
    1886:	8c 85       	ldd	r24, Y+12	; 0x0c
    1888:	48 2f       	mov	r20, r24
    188a:	50 e0       	ldi	r21, 0x00	; 0
    188c:	8d b7       	in	r24, 0x3d	; 61
    188e:	9e b7       	in	r25, 0x3e	; 62
    1890:	0a 97       	sbiw	r24, 0x0a	; 10
    1892:	0f b6       	in	r0, 0x3f	; 63
    1894:	f8 94       	cli
    1896:	9e bf       	out	0x3e, r25	; 62
    1898:	0f be       	out	0x3f, r0	; 63
    189a:	8d bf       	out	0x3d, r24	; 61
    189c:	ed b7       	in	r30, 0x3d	; 61
    189e:	fe b7       	in	r31, 0x3e	; 62
    18a0:	31 96       	adiw	r30, 0x01	; 1
    18a2:	ce 01       	movw	r24, r28
    18a4:	02 96       	adiw	r24, 0x02	; 2
    18a6:	91 83       	std	Z+1, r25	; 0x01
    18a8:	80 83       	st	Z, r24
    18aa:	81 e4       	ldi	r24, 0x41	; 65
    18ac:	91 e0       	ldi	r25, 0x01	; 1
    18ae:	93 83       	std	Z+3, r25	; 0x03
    18b0:	82 83       	std	Z+2, r24	; 0x02
    18b2:	75 83       	std	Z+5, r23	; 0x05
    18b4:	64 83       	std	Z+4, r22	; 0x04
    18b6:	37 83       	std	Z+7, r19	; 0x07
    18b8:	26 83       	std	Z+6, r18	; 0x06
    18ba:	51 87       	std	Z+9, r21	; 0x09
    18bc:	40 87       	std	Z+8, r20	; 0x08
    18be:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    18c2:	8d b7       	in	r24, 0x3d	; 61
    18c4:	9e b7       	in	r25, 0x3e	; 62
    18c6:	0a 96       	adiw	r24, 0x0a	; 10
    18c8:	0f b6       	in	r0, 0x3f	; 63
    18ca:	f8 94       	cli
    18cc:	9e bf       	out	0x3e, r25	; 62
    18ce:	0f be       	out	0x3f, r0	; 63
    18d0:	8d bf       	out	0x3d, r24	; 61
    18d2:	2a c0       	rjmp	.+84     	; 0x1928 <gpib_spoll_single+0x102>
				"Status byte from device primary=0x%02x,secondary=0x%02x (physical) = 0x%02x\n\r",
				TalkerAddress2Address(primary), secondary, b);
	} else {
		sprintf((char*) controlString,
    18d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    18d6:	88 2f       	mov	r24, r24
    18d8:	90 e0       	ldi	r25, 0x00	; 0
    18da:	9c 01       	movw	r18, r24
    18dc:	20 54       	subi	r18, 0x40	; 64
    18de:	30 40       	sbci	r19, 0x00	; 0
    18e0:	8c 85       	ldd	r24, Y+12	; 0x0c
    18e2:	48 2f       	mov	r20, r24
    18e4:	50 e0       	ldi	r21, 0x00	; 0
    18e6:	8d b7       	in	r24, 0x3d	; 61
    18e8:	9e b7       	in	r25, 0x3e	; 62
    18ea:	08 97       	sbiw	r24, 0x08	; 8
    18ec:	0f b6       	in	r0, 0x3f	; 63
    18ee:	f8 94       	cli
    18f0:	9e bf       	out	0x3e, r25	; 62
    18f2:	0f be       	out	0x3f, r0	; 63
    18f4:	8d bf       	out	0x3d, r24	; 61
    18f6:	ed b7       	in	r30, 0x3d	; 61
    18f8:	fe b7       	in	r31, 0x3e	; 62
    18fa:	31 96       	adiw	r30, 0x01	; 1
    18fc:	ce 01       	movw	r24, r28
    18fe:	02 96       	adiw	r24, 0x02	; 2
    1900:	91 83       	std	Z+1, r25	; 0x01
    1902:	80 83       	st	Z, r24
    1904:	8f e8       	ldi	r24, 0x8F	; 143
    1906:	91 e0       	ldi	r25, 0x01	; 1
    1908:	93 83       	std	Z+3, r25	; 0x03
    190a:	82 83       	std	Z+2, r24	; 0x02
    190c:	35 83       	std	Z+5, r19	; 0x05
    190e:	24 83       	std	Z+4, r18	; 0x04
    1910:	57 83       	std	Z+7, r21	; 0x07
    1912:	46 83       	std	Z+6, r20	; 0x06
    1914:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    1918:	8d b7       	in	r24, 0x3d	; 61
    191a:	9e b7       	in	r25, 0x3e	; 62
    191c:	08 96       	adiw	r24, 0x08	; 8
    191e:	0f b6       	in	r0, 0x3f	; 63
    1920:	f8 94       	cli
    1922:	9e bf       	out	0x3e, r25	; 62
    1924:	0f be       	out	0x3f, r0	; 63
    1926:	8d bf       	out	0x3d, r24	; 61
				"Status byte from device primary=0x%02x (physical) = 0x%02x\n\r",
				TalkerAddress2Address(primary), b);
	}
	uart_puts((char*) controlString);
    1928:	ce 01       	movw	r24, r28
    192a:	02 96       	adiw	r24, 0x02	; 2
    192c:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	gpib_untalkUnlisten();
    1930:	0e 94 aa 05 	call	0xb54	; 0xb54 <gpib_untalkUnlisten>
	return b;
    1934:	8c 85       	ldd	r24, Y+12	; 0x0c
}
    1936:	2e 96       	adiw	r28, 0x0e	; 14
    1938:	0f b6       	in	r0, 0x3f	; 63
    193a:	f8 94       	cli
    193c:	de bf       	out	0x3e, r29	; 62
    193e:	0f be       	out	0x3f, r0	; 63
    1940:	cd bf       	out	0x3d, r28	; 61
    1942:	cf 91       	pop	r28
    1944:	df 91       	pop	r29
    1946:	08 95       	ret

00001948 <gpib_serial_poll>:
 * I haven't looked how a device with two byte address behaves.
 *
 * Secondary/primary is returned in inout parameters
 * If any emitter is found, return value is != 0.
 */
uchar gpib_serial_poll(uint8_t *primary_v, uint8_t* secondary_v) {
    1948:	df 93       	push	r29
    194a:	cf 93       	push	r28
    194c:	cd b7       	in	r28, 0x3d	; 61
    194e:	de b7       	in	r29, 0x3e	; 62
    1950:	2b 97       	sbiw	r28, 0x0b	; 11
    1952:	0f b6       	in	r0, 0x3f	; 63
    1954:	f8 94       	cli
    1956:	de bf       	out	0x3e, r29	; 62
    1958:	0f be       	out	0x3f, r0	; 63
    195a:	cd bf       	out	0x3d, r28	; 61
    195c:	99 87       	std	Y+9, r25	; 0x09
    195e:	88 87       	std	Y+8, r24	; 0x08
    1960:	7b 87       	std	Y+11, r23	; 0x0b
    1962:	6a 87       	std	Y+10, r22	; 0x0a
	uchar b;
	uchar primary = 0, secondary = 0, found = 0, foundPhysical =
    1964:	1e 82       	std	Y+6, r1	; 0x06
    1966:	1d 82       	std	Y+5, r1	; 0x05
    1968:	1c 82       	std	Y+4, r1	; 0x04
	ADDRESS_NOT_SET;
    196a:	8f ef       	ldi	r24, 0xFF	; 255
    196c:	8b 83       	std	Y+3, r24	; 0x03
	int i;

	// send unlisten and untalk to all
	gpib_untalkUnlisten();
    196e:	0e 94 aa 05 	call	0xb54	; 0xb54 <gpib_untalkUnlisten>

	// serial poll sequence start
	gpib_spoll_start();
    1972:	0e 94 e9 0b 	call	0x17d2	; 0x17d2 <gpib_spoll_start>

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
    1976:	1a 82       	std	Y+2, r1	; 0x02
    1978:	19 82       	std	Y+1, r1	; 0x01
    197a:	56 c0       	rjmp	.+172    	; 0x1a28 <gpib_serial_poll+0xe0>
			i++) {

		// set partner to talker mode
		primary = address2TalkerAddress(controller.partners[i].primary);
    197c:	89 81       	ldd	r24, Y+1	; 0x01
    197e:	9a 81       	ldd	r25, Y+2	; 0x02
    1980:	88 0f       	add	r24, r24
    1982:	99 1f       	adc	r25, r25
    1984:	fc 01       	movw	r30, r24
    1986:	e3 56       	subi	r30, 0x63	; 99
    1988:	fb 4f       	sbci	r31, 0xFB	; 251
    198a:	80 81       	ld	r24, Z
    198c:	80 5c       	subi	r24, 0xC0	; 192
    198e:	8e 83       	std	Y+6, r24	; 0x06
		secondary = secondaryAdressToAdressByte(
    1990:	89 81       	ldd	r24, Y+1	; 0x01
    1992:	9a 81       	ldd	r25, Y+2	; 0x02
    1994:	03 96       	adiw	r24, 0x03	; 3
    1996:	88 0f       	add	r24, r24
    1998:	99 1f       	adc	r25, r25
    199a:	fc 01       	movw	r30, r24
    199c:	e8 56       	subi	r30, 0x68	; 104
    199e:	fb 4f       	sbci	r31, 0xFB	; 251
    19a0:	80 81       	ld	r24, Z
    19a2:	80 66       	ori	r24, 0x60	; 96
    19a4:	8d 83       	std	Y+5, r24	; 0x05
				controller.partners[i].secondary);
		// query status byte from device
		b = gpib_spoll_single(primary, secondary);
    19a6:	8e 81       	ldd	r24, Y+6	; 0x06
    19a8:	6d 81       	ldd	r22, Y+5	; 0x05
    19aa:	0e 94 13 0c 	call	0x1826	; 0x1826 <gpib_spoll_single>
    19ae:	8f 83       	std	Y+7, r24	; 0x07

		// bit 6 of status byte of SRQ emitter is 1; check this
		// when reading status byte from emitter, he releases SRQ line (may also be tested here)
		if (b & (1 << 6)) {
    19b0:	8f 81       	ldd	r24, Y+7	; 0x07
    19b2:	88 2f       	mov	r24, r24
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	80 74       	andi	r24, 0x40	; 64
    19b8:	90 70       	andi	r25, 0x00	; 0
    19ba:	00 97       	sbiw	r24, 0x00	; 0
    19bc:	81 f1       	breq	.+96     	; 0x1a1e <gpib_serial_poll+0xd6>
			found = primary;
    19be:	8e 81       	ldd	r24, Y+6	; 0x06
    19c0:	8c 83       	std	Y+4, r24	; 0x04
			foundPhysical = TalkerAddress2Address(found);
    19c2:	8c 81       	ldd	r24, Y+4	; 0x04
    19c4:	80 54       	subi	r24, 0x40	; 64
    19c6:	8b 83       	std	Y+3, r24	; 0x03
			sprintf((char*) cmd_buf,
    19c8:	8b 81       	ldd	r24, Y+3	; 0x03
    19ca:	28 2f       	mov	r18, r24
    19cc:	30 e0       	ldi	r19, 0x00	; 0
    19ce:	8d 81       	ldd	r24, Y+5	; 0x05
    19d0:	48 2f       	mov	r20, r24
    19d2:	50 e0       	ldi	r21, 0x00	; 0
    19d4:	8d b7       	in	r24, 0x3d	; 61
    19d6:	9e b7       	in	r25, 0x3e	; 62
    19d8:	08 97       	sbiw	r24, 0x08	; 8
    19da:	0f b6       	in	r0, 0x3f	; 63
    19dc:	f8 94       	cli
    19de:	9e bf       	out	0x3e, r25	; 62
    19e0:	0f be       	out	0x3f, r0	; 63
    19e2:	8d bf       	out	0x3d, r24	; 61
    19e4:	ed b7       	in	r30, 0x3d	; 61
    19e6:	fe b7       	in	r31, 0x3e	; 62
    19e8:	31 96       	adiw	r30, 0x01	; 1
    19ea:	80 e5       	ldi	r24, 0x50	; 80
    19ec:	95 e0       	ldi	r25, 0x05	; 5
    19ee:	91 83       	std	Z+1, r25	; 0x01
    19f0:	80 83       	st	Z, r24
    19f2:	8c ec       	ldi	r24, 0xCC	; 204
    19f4:	91 e0       	ldi	r25, 0x01	; 1
    19f6:	93 83       	std	Z+3, r25	; 0x03
    19f8:	82 83       	std	Z+2, r24	; 0x02
    19fa:	35 83       	std	Z+5, r19	; 0x05
    19fc:	24 83       	std	Z+4, r18	; 0x04
    19fe:	57 83       	std	Z+7, r21	; 0x07
    1a00:	46 83       	std	Z+6, r20	; 0x06
    1a02:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    1a06:	8d b7       	in	r24, 0x3d	; 61
    1a08:	9e b7       	in	r25, 0x3e	; 62
    1a0a:	08 96       	adiw	r24, 0x08	; 8
    1a0c:	0f b6       	in	r0, 0x3f	; 63
    1a0e:	f8 94       	cli
    1a10:	9e bf       	out	0x3e, r25	; 62
    1a12:	0f be       	out	0x3f, r0	; 63
    1a14:	8d bf       	out	0x3d, r24	; 61
					"SRQ emitter is device = 0x%02x (physical address), secondary = 0x%02x\n\r",
					foundPhysical, secondary);
			uart_puts((char*) cmd_buf);
    1a16:	80 e5       	ldi	r24, 0x50	; 80
    1a18:	95 e0       	ldi	r25, 0x05	; 5
    1a1a:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
	// serial poll sequence start
	gpib_spoll_start();

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
			i++) {
    1a1e:	89 81       	ldd	r24, Y+1	; 0x01
    1a20:	9a 81       	ldd	r25, Y+2	; 0x02
    1a22:	01 96       	adiw	r24, 0x01	; 1
    1a24:	9a 83       	std	Y+2, r25	; 0x02
    1a26:	89 83       	std	Y+1, r24	; 0x01

	// serial poll sequence start
	gpib_spoll_start();

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
    1a28:	89 81       	ldd	r24, Y+1	; 0x01
    1a2a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a2c:	88 0f       	add	r24, r24
    1a2e:	99 1f       	adc	r25, r25
    1a30:	fc 01       	movw	r30, r24
    1a32:	e3 56       	subi	r30, 0x63	; 99
    1a34:	fb 4f       	sbci	r31, 0xFB	; 251
    1a36:	80 81       	ld	r24, Z
    1a38:	8f 3f       	cpi	r24, 0xFF	; 255
    1a3a:	21 f0       	breq	.+8      	; 0x1a44 <gpib_serial_poll+0xfc>
    1a3c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a3e:	88 23       	and	r24, r24
    1a40:	09 f4       	brne	.+2      	; 0x1a44 <gpib_serial_poll+0xfc>
    1a42:	9c cf       	rjmp	.-200    	; 0x197c <gpib_serial_poll+0x34>
			uart_puts((char*) cmd_buf);
		}
	}

	// serial poll sequence end
	gpib_spoll_end(cmd_buf);
    1a44:	80 e5       	ldi	r24, 0x50	; 80
    1a46:	95 e0       	ldi	r25, 0x05	; 5
    1a48:	0e 94 fe 0b 	call	0x17fc	; 0x17fc <gpib_spoll_end>

	// "return" values determined
	*primary_v = primary;
    1a4c:	e8 85       	ldd	r30, Y+8	; 0x08
    1a4e:	f9 85       	ldd	r31, Y+9	; 0x09
    1a50:	8e 81       	ldd	r24, Y+6	; 0x06
    1a52:	80 83       	st	Z, r24
	*secondary_v = secondary;
    1a54:	ea 85       	ldd	r30, Y+10	; 0x0a
    1a56:	fb 85       	ldd	r31, Y+11	; 0x0b
    1a58:	8d 81       	ldd	r24, Y+5	; 0x05
    1a5a:	80 83       	st	Z, r24

	return found;
    1a5c:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1a5e:	2b 96       	adiw	r28, 0x0b	; 11
    1a60:	0f b6       	in	r0, 0x3f	; 63
    1a62:	f8 94       	cli
    1a64:	de bf       	out	0x3e, r29	; 62
    1a66:	0f be       	out	0x3f, r0	; 63
    1a68:	cd bf       	out	0x3d, r28	; 61
    1a6a:	cf 91       	pop	r28
    1a6c:	df 91       	pop	r29
    1a6e:	08 95       	ret

00001a70 <gpib_set_partner_address>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_address(uchar primary, uchar secondary) {
    1a70:	df 93       	push	r29
    1a72:	cf 93       	push	r28
    1a74:	00 d0       	rcall	.+0      	; 0x1a76 <gpib_set_partner_address+0x6>
    1a76:	cd b7       	in	r28, 0x3d	; 61
    1a78:	de b7       	in	r29, 0x3e	; 62
    1a7a:	89 83       	std	Y+1, r24	; 0x01
    1a7c:	6a 83       	std	Y+2, r22	; 0x02
	controller.partner.primary = primary;
    1a7e:	89 81       	ldd	r24, Y+1	; 0x01
    1a80:	80 93 99 04 	sts	0x0499, r24
	controller.partner.secondary = secondary;
    1a84:	8a 81       	ldd	r24, Y+2	; 0x02
    1a86:	80 93 9a 04 	sts	0x049A, r24
}
    1a8a:	0f 90       	pop	r0
    1a8c:	0f 90       	pop	r0
    1a8e:	cf 91       	pop	r28
    1a90:	df 91       	pop	r29
    1a92:	08 95       	ret

00001a94 <gpib_set_partner_secondary>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_secondary(uchar secondary) {
    1a94:	df 93       	push	r29
    1a96:	cf 93       	push	r28
    1a98:	0f 92       	push	r0
    1a9a:	cd b7       	in	r28, 0x3d	; 61
    1a9c:	de b7       	in	r29, 0x3e	; 62
    1a9e:	89 83       	std	Y+1, r24	; 0x01
	controller.partner.secondary = secondary;
    1aa0:	89 81       	ldd	r24, Y+1	; 0x01
    1aa2:	80 93 9a 04 	sts	0x049A, r24
}
    1aa6:	0f 90       	pop	r0
    1aa8:	cf 91       	pop	r28
    1aaa:	df 91       	pop	r29
    1aac:	08 95       	ret

00001aae <gpib_get_partner_pad>:

/**
 * Get primary address of device currently controlled.
 * \returns primary address Address of device.
 */
uchar gpib_get_partner_pad(void) {
    1aae:	df 93       	push	r29
    1ab0:	cf 93       	push	r28
    1ab2:	cd b7       	in	r28, 0x3d	; 61
    1ab4:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.primary;
    1ab6:	80 91 99 04 	lds	r24, 0x0499
}
    1aba:	cf 91       	pop	r28
    1abc:	df 91       	pop	r29
    1abe:	08 95       	ret

00001ac0 <gpib_get_partner_sad>:

/**
 * Get secondary address of device currently controlled.
 * \returns secondary address Address of device.
 */
uchar gpib_get_partner_sad(void) {
    1ac0:	df 93       	push	r29
    1ac2:	cf 93       	push	r28
    1ac4:	cd b7       	in	r28, 0x3d	; 61
    1ac6:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.secondary;
    1ac8:	80 91 9a 04 	lds	r24, 0x049A
}
    1acc:	cf 91       	pop	r28
    1ace:	df 91       	pop	r29
    1ad0:	08 95       	ret

00001ad2 <gpib_get_address>:

/**
 * Get controller address.
 * \returns address of controller.
 */
uchar gpib_get_address(void) {
    1ad2:	df 93       	push	r29
    1ad4:	cf 93       	push	r28
    1ad6:	cd b7       	in	r28, 0x3d	; 61
    1ad8:	de b7       	in	r29, 0x3e	; 62
	return controller.myaddress;
    1ada:	80 91 98 04 	lds	r24, 0x0498
}
    1ade:	cf 91       	pop	r28
    1ae0:	df 91       	pop	r29
    1ae2:	08 95       	ret

00001ae4 <gpib_set_flavour>:

void gpib_set_flavour(uchar flavour) {
    1ae4:	df 93       	push	r29
    1ae6:	cf 93       	push	r28
    1ae8:	0f 92       	push	r0
    1aea:	cd b7       	in	r28, 0x3d	; 61
    1aec:	de b7       	in	r29, 0x3e	; 62
    1aee:	89 83       	std	Y+1, r24	; 0x01
	controller.flavour = flavour;
    1af0:	89 81       	ldd	r24, Y+1	; 0x01
    1af2:	80 93 9c 04 	sts	0x049C, r24
}
    1af6:	0f 90       	pop	r0
    1af8:	cf 91       	pop	r28
    1afa:	df 91       	pop	r29
    1afc:	08 95       	ret

00001afe <gpib_get_flavour>:

uchar gpib_get_flavour(void) {
    1afe:	df 93       	push	r29
    1b00:	cf 93       	push	r28
    1b02:	cd b7       	in	r28, 0x3d	; 61
    1b04:	de b7       	in	r29, 0x3e	; 62
	return controller.flavour;
    1b06:	80 91 9c 04 	lds	r24, 0x049C
}
    1b0a:	cf 91       	pop	r28
    1b0c:	df 91       	pop	r29
    1b0e:	08 95       	ret

00001b10 <gpib_clear_partners>:

/**
 * Clear partners list
 */
void gpib_clear_partners() {
    1b10:	df 93       	push	r29
    1b12:	cf 93       	push	r28
    1b14:	00 d0       	rcall	.+0      	; 0x1b16 <gpib_clear_partners+0x6>
    1b16:	cd b7       	in	r28, 0x3d	; 61
    1b18:	de b7       	in	r29, 0x3e	; 62
	for (int i = 0; i < MAX_PARTNER; i++) {
    1b1a:	1a 82       	std	Y+2, r1	; 0x02
    1b1c:	19 82       	std	Y+1, r1	; 0x01
    1b1e:	0e c0       	rjmp	.+28     	; 0x1b3c <gpib_clear_partners+0x2c>
		controller.partners[i].primary = ADDRESS_NOT_SET;
    1b20:	89 81       	ldd	r24, Y+1	; 0x01
    1b22:	9a 81       	ldd	r25, Y+2	; 0x02
    1b24:	88 0f       	add	r24, r24
    1b26:	99 1f       	adc	r25, r25
    1b28:	fc 01       	movw	r30, r24
    1b2a:	e3 56       	subi	r30, 0x63	; 99
    1b2c:	fb 4f       	sbci	r31, 0xFB	; 251
    1b2e:	8f ef       	ldi	r24, 0xFF	; 255
    1b30:	80 83       	st	Z, r24

/**
 * Clear partners list
 */
void gpib_clear_partners() {
	for (int i = 0; i < MAX_PARTNER; i++) {
    1b32:	89 81       	ldd	r24, Y+1	; 0x01
    1b34:	9a 81       	ldd	r25, Y+2	; 0x02
    1b36:	01 96       	adiw	r24, 0x01	; 1
    1b38:	9a 83       	std	Y+2, r25	; 0x02
    1b3a:	89 83       	std	Y+1, r24	; 0x01
    1b3c:	89 81       	ldd	r24, Y+1	; 0x01
    1b3e:	9a 81       	ldd	r25, Y+2	; 0x02
    1b40:	85 30       	cpi	r24, 0x05	; 5
    1b42:	91 05       	cpc	r25, r1
    1b44:	6c f3       	brlt	.-38     	; 0x1b20 <gpib_clear_partners+0x10>
		controller.partners[i].primary = ADDRESS_NOT_SET;
	}
}
    1b46:	0f 90       	pop	r0
    1b48:	0f 90       	pop	r0
    1b4a:	cf 91       	pop	r28
    1b4c:	df 91       	pop	r29
    1b4e:	08 95       	ret

00001b50 <gpib_add_partner_address>:

/**
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
    1b50:	df 93       	push	r29
    1b52:	cf 93       	push	r28
    1b54:	00 d0       	rcall	.+0      	; 0x1b56 <gpib_add_partner_address+0x6>
    1b56:	00 d0       	rcall	.+0      	; 0x1b58 <gpib_add_partner_address+0x8>
    1b58:	0f 92       	push	r0
    1b5a:	cd b7       	in	r28, 0x3d	; 61
    1b5c:	de b7       	in	r29, 0x3e	; 62
    1b5e:	8b 83       	std	Y+3, r24	; 0x03
    1b60:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    1b62:	1a 82       	std	Y+2, r1	; 0x02
    1b64:	19 82       	std	Y+1, r1	; 0x01
    1b66:	05 c0       	rjmp	.+10     	; 0x1b72 <gpib_add_partner_address+0x22>
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
			i++) {
    1b68:	89 81       	ldd	r24, Y+1	; 0x01
    1b6a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b6c:	01 96       	adiw	r24, 0x01	; 1
    1b6e:	9a 83       	std	Y+2, r25	; 0x02
    1b70:	89 83       	std	Y+1, r24	; 0x01
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
    1b72:	89 81       	ldd	r24, Y+1	; 0x01
    1b74:	9a 81       	ldd	r25, Y+2	; 0x02
    1b76:	85 30       	cpi	r24, 0x05	; 5
    1b78:	91 05       	cpc	r25, r1
    1b7a:	54 f4       	brge	.+20     	; 0x1b90 <gpib_add_partner_address+0x40>
    1b7c:	89 81       	ldd	r24, Y+1	; 0x01
    1b7e:	9a 81       	ldd	r25, Y+2	; 0x02
    1b80:	88 0f       	add	r24, r24
    1b82:	99 1f       	adc	r25, r25
    1b84:	fc 01       	movw	r30, r24
    1b86:	e3 56       	subi	r30, 0x63	; 99
    1b88:	fb 4f       	sbci	r31, 0xFB	; 251
    1b8a:	80 81       	ld	r24, Z
    1b8c:	8f 3f       	cpi	r24, 0xFF	; 255
    1b8e:	61 f7       	brne	.-40     	; 0x1b68 <gpib_add_partner_address+0x18>
			i++) {
	}
	if (i == MAX_PARTNER) {
    1b90:	89 81       	ldd	r24, Y+1	; 0x01
    1b92:	9a 81       	ldd	r25, Y+2	; 0x02
    1b94:	85 30       	cpi	r24, 0x05	; 5
    1b96:	91 05       	cpc	r25, r1
    1b98:	39 f4       	brne	.+14     	; 0x1ba8 <gpib_add_partner_address+0x58>
		uart_puts("Too much partners.\n\r");
    1b9a:	84 e1       	ldi	r24, 0x14	; 20
    1b9c:	92 e0       	ldi	r25, 0x02	; 2
    1b9e:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		return 1;
    1ba2:	81 e0       	ldi	r24, 0x01	; 1
    1ba4:	8d 83       	std	Y+5, r24	; 0x05
    1ba6:	14 c0       	rjmp	.+40     	; 0x1bd0 <gpib_add_partner_address+0x80>
	}
	controller.partners[i].primary = primary;
    1ba8:	89 81       	ldd	r24, Y+1	; 0x01
    1baa:	9a 81       	ldd	r25, Y+2	; 0x02
    1bac:	88 0f       	add	r24, r24
    1bae:	99 1f       	adc	r25, r25
    1bb0:	fc 01       	movw	r30, r24
    1bb2:	e3 56       	subi	r30, 0x63	; 99
    1bb4:	fb 4f       	sbci	r31, 0xFB	; 251
    1bb6:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb8:	80 83       	st	Z, r24
	controller.partners[i].secondary = secondary;
    1bba:	89 81       	ldd	r24, Y+1	; 0x01
    1bbc:	9a 81       	ldd	r25, Y+2	; 0x02
    1bbe:	03 96       	adiw	r24, 0x03	; 3
    1bc0:	88 0f       	add	r24, r24
    1bc2:	99 1f       	adc	r25, r25
    1bc4:	fc 01       	movw	r30, r24
    1bc6:	e8 56       	subi	r30, 0x68	; 104
    1bc8:	fb 4f       	sbci	r31, 0xFB	; 251
    1bca:	8c 81       	ldd	r24, Y+4	; 0x04
    1bcc:	80 83       	st	Z, r24
	return 0;
    1bce:	1d 82       	std	Y+5, r1	; 0x05
    1bd0:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1bd2:	0f 90       	pop	r0
    1bd4:	0f 90       	pop	r0
    1bd6:	0f 90       	pop	r0
    1bd8:	0f 90       	pop	r0
    1bda:	0f 90       	pop	r0
    1bdc:	cf 91       	pop	r28
    1bde:	df 91       	pop	r29
    1be0:	08 95       	ret

00001be2 <gpib_remove_partner_address>:

/**
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
    1be2:	df 93       	push	r29
    1be4:	cf 93       	push	r28
    1be6:	00 d0       	rcall	.+0      	; 0x1be8 <gpib_remove_partner_address+0x6>
    1be8:	00 d0       	rcall	.+0      	; 0x1bea <gpib_remove_partner_address+0x8>
    1bea:	0f 92       	push	r0
    1bec:	cd b7       	in	r28, 0x3d	; 61
    1bee:	de b7       	in	r29, 0x3e	; 62
    1bf0:	8b 83       	std	Y+3, r24	; 0x03
    1bf2:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    1bf4:	1a 82       	std	Y+2, r1	; 0x02
    1bf6:	19 82       	std	Y+1, r1	; 0x01
    1bf8:	05 c0       	rjmp	.+10     	; 0x1c04 <gpib_remove_partner_address+0x22>
			i < MAX_PARTNER
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
    1bfa:	89 81       	ldd	r24, Y+1	; 0x01
    1bfc:	9a 81       	ldd	r25, Y+2	; 0x02
    1bfe:	01 96       	adiw	r24, 0x01	; 1
    1c00:	9a 83       	std	Y+2, r25	; 0x02
    1c02:	89 83       	std	Y+1, r24	; 0x01
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER
    1c04:	89 81       	ldd	r24, Y+1	; 0x01
    1c06:	9a 81       	ldd	r25, Y+2	; 0x02
    1c08:	85 30       	cpi	r24, 0x05	; 5
    1c0a:	91 05       	cpc	r25, r1
    1c0c:	bc f4       	brge	.+46     	; 0x1c3c <gpib_remove_partner_address+0x5a>
    1c0e:	89 81       	ldd	r24, Y+1	; 0x01
    1c10:	9a 81       	ldd	r25, Y+2	; 0x02
    1c12:	88 0f       	add	r24, r24
    1c14:	99 1f       	adc	r25, r25
    1c16:	fc 01       	movw	r30, r24
    1c18:	e3 56       	subi	r30, 0x63	; 99
    1c1a:	fb 4f       	sbci	r31, 0xFB	; 251
    1c1c:	90 81       	ld	r25, Z
    1c1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c20:	98 17       	cp	r25, r24
    1c22:	59 f7       	brne	.-42     	; 0x1bfa <gpib_remove_partner_address+0x18>
    1c24:	89 81       	ldd	r24, Y+1	; 0x01
    1c26:	9a 81       	ldd	r25, Y+2	; 0x02
    1c28:	03 96       	adiw	r24, 0x03	; 3
    1c2a:	88 0f       	add	r24, r24
    1c2c:	99 1f       	adc	r25, r25
    1c2e:	fc 01       	movw	r30, r24
    1c30:	e8 56       	subi	r30, 0x68	; 104
    1c32:	fb 4f       	sbci	r31, 0xFB	; 251
    1c34:	90 81       	ld	r25, Z
    1c36:	8c 81       	ldd	r24, Y+4	; 0x04
    1c38:	98 17       	cp	r25, r24
    1c3a:	f9 f6       	brne	.-66     	; 0x1bfa <gpib_remove_partner_address+0x18>
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
	}
	if (i == MAX_PARTNER) {
    1c3c:	89 81       	ldd	r24, Y+1	; 0x01
    1c3e:	9a 81       	ldd	r25, Y+2	; 0x02
    1c40:	85 30       	cpi	r24, 0x05	; 5
    1c42:	91 05       	cpc	r25, r1
    1c44:	39 f4       	brne	.+14     	; 0x1c54 <gpib_remove_partner_address+0x72>
		uart_puts("Partner unknown.\n\r");
    1c46:	89 e2       	ldi	r24, 0x29	; 41
    1c48:	92 e0       	ldi	r25, 0x02	; 2
    1c4a:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		return 1;
    1c4e:	81 e0       	ldi	r24, 0x01	; 1
    1c50:	8d 83       	std	Y+5, r24	; 0x05
    1c52:	14 c0       	rjmp	.+40     	; 0x1c7c <gpib_remove_partner_address+0x9a>
	}
	controller.partners[i].primary = ADDRESS_NOT_SET;
    1c54:	89 81       	ldd	r24, Y+1	; 0x01
    1c56:	9a 81       	ldd	r25, Y+2	; 0x02
    1c58:	88 0f       	add	r24, r24
    1c5a:	99 1f       	adc	r25, r25
    1c5c:	fc 01       	movw	r30, r24
    1c5e:	e3 56       	subi	r30, 0x63	; 99
    1c60:	fb 4f       	sbci	r31, 0xFB	; 251
    1c62:	8f ef       	ldi	r24, 0xFF	; 255
    1c64:	80 83       	st	Z, r24
	controller.partners[i].secondary = ADDRESS_NOT_SET;
    1c66:	89 81       	ldd	r24, Y+1	; 0x01
    1c68:	9a 81       	ldd	r25, Y+2	; 0x02
    1c6a:	03 96       	adiw	r24, 0x03	; 3
    1c6c:	88 0f       	add	r24, r24
    1c6e:	99 1f       	adc	r25, r25
    1c70:	fc 01       	movw	r30, r24
    1c72:	e8 56       	subi	r30, 0x68	; 104
    1c74:	fb 4f       	sbci	r31, 0xFB	; 251
    1c76:	8f ef       	ldi	r24, 0xFF	; 255
    1c78:	80 83       	st	Z, r24
	return 0;
    1c7a:	1d 82       	std	Y+5, r1	; 0x05
    1c7c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1c7e:	0f 90       	pop	r0
    1c80:	0f 90       	pop	r0
    1c82:	0f 90       	pop	r0
    1c84:	0f 90       	pop	r0
    1c86:	0f 90       	pop	r0
    1c88:	cf 91       	pop	r28
    1c8a:	df 91       	pop	r29
    1c8c:	08 95       	ret

00001c8e <arb_ramp>:
void receiveAnswer();

#define ARB_TEST
#ifdef ARB_TEST

void arb_ramp() {
    1c8e:	df 93       	push	r29
    1c90:	cf 93       	push	r28
    1c92:	cd b7       	in	r28, 0x3d	; 61
    1c94:	de b7       	in	r29, 0x3e	; 62
    1c96:	2e 97       	sbiw	r28, 0x0e	; 14
    1c98:	0f b6       	in	r0, 0x3f	; 63
    1c9a:	f8 94       	cli
    1c9c:	de bf       	out	0x3e, r29	; 62
    1c9e:	0f be       	out	0x3f, r0	; 63
    1ca0:	cd bf       	out	0x3d, r28	; 61
	uchar b[10];

	gpib_prepare_write();
    1ca2:	0e 94 3c 05 	call	0xa78	; 0xa78 <gpib_prepare_write>
	gpib_write_prologue(0);
    1ca6:	80 e0       	ldi	r24, 0x00	; 0
    1ca8:	0e 94 aa 07 	call	0xf54	; 0xf54 <gpib_write_prologue>

	gpib_write_string("SOUR:LIST:SEGM:VOLT ");
    1cac:	8c e3       	ldi	r24, 0x3C	; 60
    1cae:	92 e0       	ldi	r25, 0x02	; 2
    1cb0:	0e 94 34 08 	call	0x1068	; 0x1068 <gpib_write_string>

	for (int i = 0; i < 4096; i++) {
    1cb4:	1c 82       	std	Y+4, r1	; 0x04
    1cb6:	1b 82       	std	Y+3, r1	; 0x03
    1cb8:	39 c0       	rjmp	.+114    	; 0x1d2c <arb_ramp+0x9e>
		int f = i / 1000;
    1cba:	8b 81       	ldd	r24, Y+3	; 0x03
    1cbc:	9c 81       	ldd	r25, Y+4	; 0x04
    1cbe:	28 ee       	ldi	r18, 0xE8	; 232
    1cc0:	33 e0       	ldi	r19, 0x03	; 3
    1cc2:	b9 01       	movw	r22, r18
    1cc4:	0e 94 d1 16 	call	0x2da2	; 0x2da2 <__divmodhi4>
    1cc8:	cb 01       	movw	r24, r22
    1cca:	9a 83       	std	Y+2, r25	; 0x02
    1ccc:	89 83       	std	Y+1, r24	; 0x01
		sprintf(b, "%d", f);
    1cce:	00 d0       	rcall	.+0      	; 0x1cd0 <arb_ramp+0x42>
    1cd0:	00 d0       	rcall	.+0      	; 0x1cd2 <arb_ramp+0x44>
    1cd2:	00 d0       	rcall	.+0      	; 0x1cd4 <arb_ramp+0x46>
    1cd4:	ed b7       	in	r30, 0x3d	; 61
    1cd6:	fe b7       	in	r31, 0x3e	; 62
    1cd8:	31 96       	adiw	r30, 0x01	; 1
    1cda:	ce 01       	movw	r24, r28
    1cdc:	05 96       	adiw	r24, 0x05	; 5
    1cde:	91 83       	std	Z+1, r25	; 0x01
    1ce0:	80 83       	st	Z, r24
    1ce2:	81 e5       	ldi	r24, 0x51	; 81
    1ce4:	92 e0       	ldi	r25, 0x02	; 2
    1ce6:	93 83       	std	Z+3, r25	; 0x03
    1ce8:	82 83       	std	Z+2, r24	; 0x02
    1cea:	89 81       	ldd	r24, Y+1	; 0x01
    1cec:	9a 81       	ldd	r25, Y+2	; 0x02
    1cee:	95 83       	std	Z+5, r25	; 0x05
    1cf0:	84 83       	std	Z+4, r24	; 0x04
    1cf2:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    1cf6:	8d b7       	in	r24, 0x3d	; 61
    1cf8:	9e b7       	in	r25, 0x3e	; 62
    1cfa:	06 96       	adiw	r24, 0x06	; 6
    1cfc:	0f b6       	in	r0, 0x3f	; 63
    1cfe:	f8 94       	cli
    1d00:	9e bf       	out	0x3e, r25	; 62
    1d02:	0f be       	out	0x3f, r0	; 63
    1d04:	8d bf       	out	0x3d, r24	; 61
		gpib_write_byte(b[0], 0);
    1d06:	8d 81       	ldd	r24, Y+5	; 0x05
    1d08:	60 e0       	ldi	r22, 0x00	; 0
    1d0a:	0e 94 63 08 	call	0x10c6	; 0x10c6 <gpib_write_byte>
		if (i < 4096 - 1) {
    1d0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d10:	9c 81       	ldd	r25, Y+4	; 0x04
    1d12:	2f e0       	ldi	r18, 0x0F	; 15
    1d14:	8f 3f       	cpi	r24, 0xFF	; 255
    1d16:	92 07       	cpc	r25, r18
    1d18:	24 f4       	brge	.+8      	; 0x1d22 <arb_ramp+0x94>
			gpib_write_byte(',', 0);
    1d1a:	8c e2       	ldi	r24, 0x2C	; 44
    1d1c:	60 e0       	ldi	r22, 0x00	; 0
    1d1e:	0e 94 63 08 	call	0x10c6	; 0x10c6 <gpib_write_byte>
	gpib_prepare_write();
	gpib_write_prologue(0);

	gpib_write_string("SOUR:LIST:SEGM:VOLT ");

	for (int i = 0; i < 4096; i++) {
    1d22:	8b 81       	ldd	r24, Y+3	; 0x03
    1d24:	9c 81       	ldd	r25, Y+4	; 0x04
    1d26:	01 96       	adiw	r24, 0x01	; 1
    1d28:	9c 83       	std	Y+4, r25	; 0x04
    1d2a:	8b 83       	std	Y+3, r24	; 0x03
    1d2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1d30:	20 e1       	ldi	r18, 0x10	; 16
    1d32:	80 30       	cpi	r24, 0x00	; 0
    1d34:	92 07       	cpc	r25, r18
    1d36:	0c f2       	brlt	.-126    	; 0x1cba <arb_ramp+0x2c>
		if (i < 4096 - 1) {
			gpib_write_byte(',', 0);
		}
	}

	gpib_write_byte(ASCII_CODE_CR, 1);
    1d38:	8d e0       	ldi	r24, 0x0D	; 13
    1d3a:	61 e0       	ldi	r22, 0x01	; 1
    1d3c:	0e 94 63 08 	call	0x10c6	; 0x10c6 <gpib_write_byte>
	gpib_write_epilogue(0);
    1d40:	80 e0       	ldi	r24, 0x00	; 0
    1d42:	0e 94 f9 07 	call	0xff2	; 0xff2 <gpib_write_epilogue>
	gpib_untalkUnlisten();
    1d46:	0e 94 aa 05 	call	0xb54	; 0xb54 <gpib_untalkUnlisten>
}
    1d4a:	2e 96       	adiw	r28, 0x0e	; 14
    1d4c:	0f b6       	in	r0, 0x3f	; 63
    1d4e:	f8 94       	cli
    1d50:	de bf       	out	0x3e, r29	; 62
    1d52:	0f be       	out	0x3f, r0	; 63
    1d54:	cd bf       	out	0x3d, r28	; 61
    1d56:	cf 91       	pop	r28
    1d58:	df 91       	pop	r29
    1d5a:	08 95       	ret

00001d5c <arb>:

void arb() {
    1d5c:	df 93       	push	r29
    1d5e:	cf 93       	push	r28
    1d60:	cd b7       	in	r28, 0x3d	; 61
    1d62:	de b7       	in	r29, 0x3e	; 62
	gpib_write_command("*RST");
    1d64:	84 e5       	ldi	r24, 0x54	; 84
    1d66:	92 e0       	ldi	r25, 0x02	; 2
    1d68:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
	gpib_write_command("SOUR:ROSC:SOUR INT;");
    1d6c:	89 e5       	ldi	r24, 0x59	; 89
    1d6e:	92 e0       	ldi	r25, 0x02	; 2
    1d70:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
	gpib_write_command(":SOUR:FREQ:FIX 1E3;");
    1d74:	8d e6       	ldi	r24, 0x6D	; 109
    1d76:	92 e0       	ldi	r25, 0x02	; 2
    1d78:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
	gpib_write_command(":SOUR:FUNC:SHAP USER;");
    1d7c:	81 e8       	ldi	r24, 0x81	; 129
    1d7e:	92 e0       	ldi	r25, 0x02	; 2
    1d80:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
	gpib_write_command(":SOUR:VOLT:LEV:IMM:AMPL 5V");
    1d84:	87 e9       	ldi	r24, 0x97	; 151
    1d86:	92 e0       	ldi	r25, 0x02	; 2
    1d88:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
	gpib_write_command("SOUR:LIST:SEGM:SEL A"); // no ';' at end!
    1d8c:	82 eb       	ldi	r24, 0xB2	; 178
    1d8e:	92 e0       	ldi	r25, 0x02	; 2
    1d90:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
	arb_ramp();
    1d94:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <arb_ramp>
	gpib_write_command("SOUR:FUNC:USER A");
    1d98:	87 ec       	ldi	r24, 0xC7	; 199
    1d9a:	92 e0       	ldi	r25, 0x02	; 2
    1d9c:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
	gpib_write_command("INIT:IMM");
    1da0:	88 ed       	ldi	r24, 0xD8	; 216
    1da2:	92 e0       	ldi	r25, 0x02	; 2
    1da4:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
	//send_command("SOUR:LIST:SEGM:SEL?");
}
    1da8:	cf 91       	pop	r28
    1daa:	df 91       	pop	r29
    1dac:	08 95       	ret

00001dae <stringToTwoUchars>:

/**
 * Read two integers from string like "45 56" or one integer. In latter case
 * the second integer is initialized with a special value.
 */
static void stringToTwoUchars(char *string, uchar *a, uchar *b) {
    1dae:	df 93       	push	r29
    1db0:	cf 93       	push	r28
    1db2:	cd b7       	in	r28, 0x3d	; 61
    1db4:	de b7       	in	r29, 0x3e	; 62
    1db6:	28 97       	sbiw	r28, 0x08	; 8
    1db8:	0f b6       	in	r0, 0x3f	; 63
    1dba:	f8 94       	cli
    1dbc:	de bf       	out	0x3e, r29	; 62
    1dbe:	0f be       	out	0x3f, r0	; 63
    1dc0:	cd bf       	out	0x3d, r28	; 61
    1dc2:	9c 83       	std	Y+4, r25	; 0x04
    1dc4:	8b 83       	std	Y+3, r24	; 0x03
    1dc6:	7e 83       	std	Y+6, r23	; 0x06
    1dc8:	6d 83       	std	Y+5, r22	; 0x05
    1dca:	58 87       	std	Y+8, r21	; 0x08
    1dcc:	4f 83       	std	Y+7, r20	; 0x07
	char *token = strtok(string, " ");
    1dce:	8b 81       	ldd	r24, Y+3	; 0x03
    1dd0:	9c 81       	ldd	r25, Y+4	; 0x04
    1dd2:	21 ee       	ldi	r18, 0xE1	; 225
    1dd4:	32 e0       	ldi	r19, 0x02	; 2
    1dd6:	b9 01       	movw	r22, r18
    1dd8:	0e 94 b7 01 	call	0x36e	; 0x36e <strtok>
    1ddc:	9a 83       	std	Y+2, r25	; 0x02
    1dde:	89 83       	std	Y+1, r24	; 0x01
	*a = atoi((char*) token);
    1de0:	89 81       	ldd	r24, Y+1	; 0x01
    1de2:	9a 81       	ldd	r25, Y+2	; 0x02
    1de4:	0e 94 99 01 	call	0x332	; 0x332 <atoi>
    1de8:	ed 81       	ldd	r30, Y+5	; 0x05
    1dea:	fe 81       	ldd	r31, Y+6	; 0x06
    1dec:	80 83       	st	Z, r24
	token = strtok(NULL, " ");
    1dee:	21 ee       	ldi	r18, 0xE1	; 225
    1df0:	32 e0       	ldi	r19, 0x02	; 2
    1df2:	80 e0       	ldi	r24, 0x00	; 0
    1df4:	90 e0       	ldi	r25, 0x00	; 0
    1df6:	b9 01       	movw	r22, r18
    1df8:	0e 94 b7 01 	call	0x36e	; 0x36e <strtok>
    1dfc:	9a 83       	std	Y+2, r25	; 0x02
    1dfe:	89 83       	std	Y+1, r24	; 0x01
	if (token != NULL) {
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
    1e02:	9a 81       	ldd	r25, Y+2	; 0x02
    1e04:	00 97       	sbiw	r24, 0x00	; 0
    1e06:	41 f0       	breq	.+16     	; 0x1e18 <stringToTwoUchars+0x6a>
		*b = atoi((char*) token);
    1e08:	89 81       	ldd	r24, Y+1	; 0x01
    1e0a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e0c:	0e 94 99 01 	call	0x332	; 0x332 <atoi>
    1e10:	ef 81       	ldd	r30, Y+7	; 0x07
    1e12:	f8 85       	ldd	r31, Y+8	; 0x08
    1e14:	80 83       	st	Z, r24
    1e16:	04 c0       	rjmp	.+8      	; 0x1e20 <stringToTwoUchars+0x72>
	} else {
		*b = ADDRESS_NOT_SET;
    1e18:	ef 81       	ldd	r30, Y+7	; 0x07
    1e1a:	f8 85       	ldd	r31, Y+8	; 0x08
    1e1c:	8f ef       	ldi	r24, 0xFF	; 255
    1e1e:	80 83       	st	Z, r24
	}
}
    1e20:	28 96       	adiw	r28, 0x08	; 8
    1e22:	0f b6       	in	r0, 0x3f	; 63
    1e24:	f8 94       	cli
    1e26:	de bf       	out	0x3e, r29	; 62
    1e28:	0f be       	out	0x3f, r0	; 63
    1e2a:	cd bf       	out	0x3d, r28	; 61
    1e2c:	cf 91       	pop	r28
    1e2e:	df 91       	pop	r29
    1e30:	08 95       	ret

00001e32 <check_errors>:
 * Checks for errors.
 *
 * Reads error queue. output is one error per line.
 *
 */
void check_errors() {
    1e32:	df 93       	push	r29
    1e34:	cf 93       	push	r28
    1e36:	cd b7       	in	r28, 0x3d	; 61
    1e38:	de b7       	in	r29, 0x3e	; 62
    1e3a:	c7 55       	subi	r28, 0x57	; 87
    1e3c:	d0 40       	sbci	r29, 0x00	; 0
    1e3e:	0f b6       	in	r0, 0x3f	; 63
    1e40:	f8 94       	cli
    1e42:	de bf       	out	0x3e, r29	; 62
    1e44:	0f be       	out	0x3f, r0	; 63
    1e46:	cd bf       	out	0x3d, r28	; 61
	char *error_cmd = "SYST:ERR?";
    1e48:	83 ee       	ldi	r24, 0xE3	; 227
    1e4a:	92 e0       	ldi	r25, 0x02	; 2
    1e4c:	9e 83       	std	Y+6, r25	; 0x06
    1e4e:	8d 83       	std	Y+5, r24	; 0x05
	uchar msg[80];
	uchar b, e;
	uchar colptr = 0;
    1e50:	1b 82       	std	Y+3, r1	; 0x03
	uchar allErrorsRead = 0;
    1e52:	1a 82       	std	Y+2, r1	; 0x02
    1e54:	48 c0       	rjmp	.+144    	; 0x1ee6 <check_errors+0xb4>

	while (!allErrorsRead) {
		gpib_write_command(error_cmd);
    1e56:	8d 81       	ldd	r24, Y+5	; 0x05
    1e58:	9e 81       	ldd	r25, Y+6	; 0x06
    1e5a:	0e 94 16 08 	call	0x102c	; 0x102c <gpib_write_command>
		gpib_prepare_read();
    1e5e:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_prepare_read>
		// read the answer until EOI is detected (then e becomes true)
		uchar i = 0;
    1e62:	19 82       	std	Y+1, r1	; 0x01
		do {
			// gpib bus receive
			e = gpib_receive(&b);
    1e64:	ce 01       	movw	r24, r28
    1e66:	89 5a       	subi	r24, 0xA9	; 169
    1e68:	9f 4f       	sbci	r25, 0xFF	; 255
    1e6a:	0e 94 cd 05 	call	0xb9a	; 0xb9a <gpib_receive>
    1e6e:	8c 83       	std	Y+4, r24	; 0x04
			msg[i++] = b;
    1e70:	89 81       	ldd	r24, Y+1	; 0x01
    1e72:	28 2f       	mov	r18, r24
    1e74:	30 e0       	ldi	r19, 0x00	; 0
    1e76:	fe 01       	movw	r30, r28
    1e78:	e9 5a       	subi	r30, 0xA9	; 169
    1e7a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e7c:	40 81       	ld	r20, Z
    1e7e:	ce 01       	movw	r24, r28
    1e80:	07 96       	adiw	r24, 0x07	; 7
    1e82:	fc 01       	movw	r30, r24
    1e84:	e2 0f       	add	r30, r18
    1e86:	f3 1f       	adc	r31, r19
    1e88:	40 83       	st	Z, r20
    1e8a:	89 81       	ldd	r24, Y+1	; 0x01
    1e8c:	8f 5f       	subi	r24, 0xFF	; 255
    1e8e:	89 83       	std	Y+1, r24	; 0x01
		} while (!e);
    1e90:	8c 81       	ldd	r24, Y+4	; 0x04
    1e92:	88 23       	and	r24, r24
    1e94:	39 f3       	breq	.-50     	; 0x1e64 <check_errors+0x32>
		// terminate string
		//msg[i++] = '\n';
		msg[i++] = '\r';
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
    1e98:	28 2f       	mov	r18, r24
    1e9a:	30 e0       	ldi	r19, 0x00	; 0
    1e9c:	ce 01       	movw	r24, r28
    1e9e:	07 96       	adiw	r24, 0x07	; 7
    1ea0:	fc 01       	movw	r30, r24
    1ea2:	e2 0f       	add	r30, r18
    1ea4:	f3 1f       	adc	r31, r19
    1ea6:	8d e0       	ldi	r24, 0x0D	; 13
    1ea8:	80 83       	st	Z, r24
    1eaa:	89 81       	ldd	r24, Y+1	; 0x01
    1eac:	8f 5f       	subi	r24, 0xFF	; 255
    1eae:	89 83       	std	Y+1, r24	; 0x01
		msg[i] = 0x00;
    1eb0:	89 81       	ldd	r24, Y+1	; 0x01
    1eb2:	28 2f       	mov	r18, r24
    1eb4:	30 e0       	ldi	r19, 0x00	; 0
    1eb6:	ce 01       	movw	r24, r28
    1eb8:	07 96       	adiw	r24, 0x07	; 7
    1eba:	fc 01       	movw	r30, r24
    1ebc:	e2 0f       	add	r30, r18
    1ebe:	f3 1f       	adc	r31, r19
    1ec0:	10 82       	st	Z, r1
		// check if all errors have been read
		if (strncmp(msg,"+0,",3)==0) {
    1ec2:	ce 01       	movw	r24, r28
    1ec4:	07 96       	adiw	r24, 0x07	; 7
    1ec6:	2d ee       	ldi	r18, 0xED	; 237
    1ec8:	32 e0       	ldi	r19, 0x02	; 2
    1eca:	b9 01       	movw	r22, r18
    1ecc:	43 e0       	ldi	r20, 0x03	; 3
    1ece:	50 e0       	ldi	r21, 0x00	; 0
    1ed0:	0e 94 c5 01 	call	0x38a	; 0x38a <strncmp>
    1ed4:	00 97       	sbiw	r24, 0x00	; 0
    1ed6:	19 f4       	brne	.+6      	; 0x1ede <check_errors+0xac>
			allErrorsRead=1;
    1ed8:	81 e0       	ldi	r24, 0x01	; 1
    1eda:	8a 83       	std	Y+2, r24	; 0x02
    1edc:	04 c0       	rjmp	.+8      	; 0x1ee6 <check_errors+0xb4>
		} else {
			uart_puts((char*) msg);
    1ede:	ce 01       	movw	r24, r28
    1ee0:	07 96       	adiw	r24, 0x07	; 7
    1ee2:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
	uchar msg[80];
	uchar b, e;
	uchar colptr = 0;
	uchar allErrorsRead = 0;

	while (!allErrorsRead) {
    1ee6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee8:	88 23       	and	r24, r24
    1eea:	09 f4       	brne	.+2      	; 0x1eee <check_errors+0xbc>
    1eec:	b4 cf       	rjmp	.-152    	; 0x1e56 <check_errors+0x24>
			allErrorsRead=1;
		} else {
			uart_puts((char*) msg);
		}
	}
}
    1eee:	c9 5a       	subi	r28, 0xA9	; 169
    1ef0:	df 4f       	sbci	r29, 0xFF	; 255
    1ef2:	0f b6       	in	r0, 0x3f	; 63
    1ef4:	f8 94       	cli
    1ef6:	de bf       	out	0x3e, r29	; 62
    1ef8:	0f be       	out	0x3f, r0	; 63
    1efa:	cd bf       	out	0x3d, r28	; 61
    1efc:	cf 91       	pop	r28
    1efe:	df 91       	pop	r29
    1f00:	08 95       	ret

00001f02 <input_char>:

/**
 * Reads in character into parameter c. Checks for errors and prints them out.
 * Returns 0 if there is no char to read, 1 if there was a char read in.
 */
uchar input_char(uchar *ch) {
    1f02:	df 93       	push	r29
    1f04:	cf 93       	push	r28
    1f06:	00 d0       	rcall	.+0      	; 0x1f08 <input_char+0x6>
    1f08:	00 d0       	rcall	.+0      	; 0x1f0a <input_char+0x8>
    1f0a:	0f 92       	push	r0
    1f0c:	cd b7       	in	r28, 0x3d	; 61
    1f0e:	de b7       	in	r29, 0x3e	; 62
    1f10:	9c 83       	std	Y+4, r25	; 0x04
    1f12:	8b 83       	std	Y+3, r24	; 0x03
	 * uart_getc() returns in the lower byte the received character and
	 * in the higher byte (bitmask) the last receive error
	 * UART_NO_DATA is returned when no data is available.
	 *
	 */
	c = uart_getc();
    1f14:	0e 94 0f 16 	call	0x2c1e	; 0x2c1e <uart_getc>
    1f18:	9a 83       	std	Y+2, r25	; 0x02
    1f1a:	89 83       	std	Y+1, r24	; 0x01
	if (c & UART_NO_DATA) {
    1f1c:	89 81       	ldd	r24, Y+1	; 0x01
    1f1e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f20:	80 70       	andi	r24, 0x00	; 0
    1f22:	91 70       	andi	r25, 0x01	; 1
    1f24:	00 97       	sbiw	r24, 0x00	; 0
    1f26:	11 f0       	breq	.+4      	; 0x1f2c <input_char+0x2a>
		// no data available from UART
		return 0;
    1f28:	1d 82       	std	Y+5, r1	; 0x05
    1f2a:	24 c0       	rjmp	.+72     	; 0x1f74 <input_char+0x72>
	}
	// make uchar from character in int value
	*ch = (uchar) c;
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
    1f2e:	eb 81       	ldd	r30, Y+3	; 0x03
    1f30:	fc 81       	ldd	r31, Y+4	; 0x04
    1f32:	80 83       	st	Z, r24

	/*
	 * new data available from UART
	 * check for Frame or Overrun error
	 */
	if (c & UART_FRAME_ERROR) {
    1f34:	89 81       	ldd	r24, Y+1	; 0x01
    1f36:	9a 81       	ldd	r25, Y+2	; 0x02
    1f38:	80 70       	andi	r24, 0x00	; 0
    1f3a:	98 70       	andi	r25, 0x08	; 8
    1f3c:	00 97       	sbiw	r24, 0x00	; 0
    1f3e:	21 f0       	breq	.+8      	; 0x1f48 <input_char+0x46>
		/* Framing Error detected, i.e no stop bit detected */
		uart_puts_P("UART Frame Error: ");
    1f40:	81 e8       	ldi	r24, 0x81	; 129
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
	}
	if (c & UART_OVERRUN_ERROR) {
    1f48:	89 81       	ldd	r24, Y+1	; 0x01
    1f4a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f4c:	80 70       	andi	r24, 0x00	; 0
    1f4e:	94 70       	andi	r25, 0x04	; 4
    1f50:	00 97       	sbiw	r24, 0x00	; 0
    1f52:	21 f0       	breq	.+8      	; 0x1f5c <input_char+0x5a>
		/*
		 * Overrun, a character already present in the UART UDR register was
		 * not read by the interrupt handler before the next character arrived,
		 * one or more received characters have been dropped
		 */
		uart_puts_P("UART Overrun Error: ");
    1f54:	8c e6       	ldi	r24, 0x6C	; 108
    1f56:	90 e0       	ldi	r25, 0x00	; 0
    1f58:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
	}
	if (c & UART_BUFFER_OVERFLOW) {
    1f5c:	89 81       	ldd	r24, Y+1	; 0x01
    1f5e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f60:	80 70       	andi	r24, 0x00	; 0
    1f62:	92 70       	andi	r25, 0x02	; 2
    1f64:	00 97       	sbiw	r24, 0x00	; 0
    1f66:	21 f0       	breq	.+8      	; 0x1f70 <input_char+0x6e>
		/*
		 * We are not reading the receive buffer fast enough,
		 * one or more received character have been dropped
		 */
		uart_puts_P("Buffer overflow error: ");
    1f68:	84 e5       	ldi	r24, 0x54	; 84
    1f6a:	90 e0       	ldi	r25, 0x00	; 0
    1f6c:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
	}
	return 1;
    1f70:	81 e0       	ldi	r24, 0x01	; 1
    1f72:	8d 83       	std	Y+5, r24	; 0x05
    1f74:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1f76:	0f 90       	pop	r0
    1f78:	0f 90       	pop	r0
    1f7a:	0f 90       	pop	r0
    1f7c:	0f 90       	pop	r0
    1f7e:	0f 90       	pop	r0
    1f80:	cf 91       	pop	r28
    1f82:	df 91       	pop	r29
    1f84:	08 95       	ret

00001f86 <process_char>:
 * a) xon/xoff mode forward buffer to GPIB
 * b) no flow control: prints error message that input buffer is full.
 *
 * Returns 1 if command end is detected, 0 otherwise.
 */
uchar process_char(uchar *buf, uchar ch, int *ptr) {
    1f86:	df 93       	push	r29
    1f88:	cf 93       	push	r28
    1f8a:	00 d0       	rcall	.+0      	; 0x1f8c <process_char+0x6>
    1f8c:	00 d0       	rcall	.+0      	; 0x1f8e <process_char+0x8>
    1f8e:	00 d0       	rcall	.+0      	; 0x1f90 <process_char+0xa>
    1f90:	cd b7       	in	r28, 0x3d	; 61
    1f92:	de b7       	in	r29, 0x3e	; 62
    1f94:	9b 83       	std	Y+3, r25	; 0x03
    1f96:	8a 83       	std	Y+2, r24	; 0x02
    1f98:	6c 83       	std	Y+4, r22	; 0x04
    1f9a:	5e 83       	std	Y+6, r21	; 0x06
    1f9c:	4d 83       	std	Y+5, r20	; 0x05
	uchar ret = 0;
    1f9e:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * send received character back depending on global flag
	 */
	if (rs232_remote_echo) {
    1fa0:	80 91 91 04 	lds	r24, 0x0491
    1fa4:	88 23       	and	r24, r24
    1fa6:	19 f0       	breq	.+6      	; 0x1fae <process_char+0x28>
		uart_putc((unsigned char) ch);
    1fa8:	8c 81       	ldd	r24, Y+4	; 0x04
    1faa:	0e 94 65 16 	call	0x2cca	; 0x2cca <uart_putc>
	}

	// if input buffer is not full, add char
	if (*ptr < COMMAND_INPUT_BUFFER_SIZE - 1) {
    1fae:	ed 81       	ldd	r30, Y+5	; 0x05
    1fb0:	fe 81       	ldd	r31, Y+6	; 0x06
    1fb2:	80 81       	ld	r24, Z
    1fb4:	91 81       	ldd	r25, Z+1	; 0x01
    1fb6:	8f 34       	cpi	r24, 0x4F	; 79
    1fb8:	91 05       	cpc	r25, r1
    1fba:	ec f4       	brge	.+58     	; 0x1ff6 <process_char+0x70>
		buf[(*ptr)++] = ch;
    1fbc:	ed 81       	ldd	r30, Y+5	; 0x05
    1fbe:	fe 81       	ldd	r31, Y+6	; 0x06
    1fc0:	40 81       	ld	r20, Z
    1fc2:	51 81       	ldd	r21, Z+1	; 0x01
    1fc4:	9a 01       	movw	r18, r20
    1fc6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fc8:	9b 81       	ldd	r25, Y+3	; 0x03
    1fca:	fc 01       	movw	r30, r24
    1fcc:	e2 0f       	add	r30, r18
    1fce:	f3 1f       	adc	r31, r19
    1fd0:	8c 81       	ldd	r24, Y+4	; 0x04
    1fd2:	80 83       	st	Z, r24
    1fd4:	ca 01       	movw	r24, r20
    1fd6:	01 96       	adiw	r24, 0x01	; 1
    1fd8:	ed 81       	ldd	r30, Y+5	; 0x05
    1fda:	fe 81       	ldd	r31, Y+6	; 0x06
    1fdc:	91 83       	std	Z+1, r25	; 0x01
    1fde:	80 83       	st	Z, r24
		buf[*ptr] = '\0';
    1fe0:	ed 81       	ldd	r30, Y+5	; 0x05
    1fe2:	fe 81       	ldd	r31, Y+6	; 0x06
    1fe4:	80 81       	ld	r24, Z
    1fe6:	91 81       	ldd	r25, Z+1	; 0x01
    1fe8:	9c 01       	movw	r18, r24
    1fea:	8a 81       	ldd	r24, Y+2	; 0x02
    1fec:	9b 81       	ldd	r25, Y+3	; 0x03
    1fee:	fc 01       	movw	r30, r24
    1ff0:	e2 0f       	add	r30, r18
    1ff2:	f3 1f       	adc	r31, r19
    1ff4:	10 82       	st	Z, r1
	}

	// if command ends or buffer is full ...
	if (ch == ASCII_CODE_CR || *ptr >= COMMAND_INPUT_BUFFER_SIZE - 1) {
    1ff6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ff8:	8d 30       	cpi	r24, 0x0D	; 13
    1ffa:	39 f0       	breq	.+14     	; 0x200a <process_char+0x84>
    1ffc:	ed 81       	ldd	r30, Y+5	; 0x05
    1ffe:	fe 81       	ldd	r31, Y+6	; 0x06
    2000:	80 81       	ld	r24, Z
    2002:	91 81       	ldd	r25, Z+1	; 0x01
    2004:	8f 34       	cpi	r24, 0x4F	; 79
    2006:	91 05       	cpc	r25, r1
    2008:	14 f1       	brlt	.+68     	; 0x204e <process_char+0xc8>
		if (ch == ASCII_CODE_CR) {
    200a:	8c 81       	ldd	r24, Y+4	; 0x04
    200c:	8d 30       	cpi	r24, 0x0D	; 13
    200e:	b9 f4       	brne	.+46     	; 0x203e <process_char+0xb8>
			// adjust string terminator
			buf[--(*ptr)] = '\0';
    2010:	ed 81       	ldd	r30, Y+5	; 0x05
    2012:	fe 81       	ldd	r31, Y+6	; 0x06
    2014:	80 81       	ld	r24, Z
    2016:	91 81       	ldd	r25, Z+1	; 0x01
    2018:	01 97       	sbiw	r24, 0x01	; 1
    201a:	ed 81       	ldd	r30, Y+5	; 0x05
    201c:	fe 81       	ldd	r31, Y+6	; 0x06
    201e:	91 83       	std	Z+1, r25	; 0x01
    2020:	80 83       	st	Z, r24
    2022:	ed 81       	ldd	r30, Y+5	; 0x05
    2024:	fe 81       	ldd	r31, Y+6	; 0x06
    2026:	80 81       	ld	r24, Z
    2028:	91 81       	ldd	r25, Z+1	; 0x01
    202a:	9c 01       	movw	r18, r24
    202c:	8a 81       	ldd	r24, Y+2	; 0x02
    202e:	9b 81       	ldd	r25, Y+3	; 0x03
    2030:	fc 01       	movw	r30, r24
    2032:	e2 0f       	add	r30, r18
    2034:	f3 1f       	adc	r31, r19
    2036:	10 82       	st	Z, r1
			// let calling function send last command part (or command itself)
			ret = 1;
    2038:	81 e0       	ldi	r24, 0x01	; 1
    203a:	89 83       	std	Y+1, r24	; 0x01
    203c:	08 c0       	rjmp	.+16     	; 0x204e <process_char+0xc8>
		} else {
			// send intermediate part of command.
			uart_puts_P("Command overflow.");
    203e:	84 e9       	ldi	r24, 0x94	; 148
    2040:	90 e0       	ldi	r25, 0x00	; 0
    2042:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
			*ptr = 0;
    2046:	ed 81       	ldd	r30, Y+5	; 0x05
    2048:	fe 81       	ldd	r31, Y+6	; 0x06
    204a:	11 82       	std	Z+1, r1	; 0x01
    204c:	10 82       	st	Z, r1
		}
	}
	return ret;
    204e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2050:	26 96       	adiw	r28, 0x06	; 6
    2052:	0f b6       	in	r0, 0x3f	; 63
    2054:	f8 94       	cli
    2056:	de bf       	out	0x3e, r29	; 62
    2058:	0f be       	out	0x3f, r0	; 63
    205a:	cd bf       	out	0x3d, r28	; 61
    205c:	cf 91       	pop	r28
    205e:	df 91       	pop	r29
    2060:	08 95       	ret

00002062 <input_process>:
 * This approach handles small single line commands (needing no flow control) and large
 * multi-line commands if flow control is xon/xoff.
 *
 * \returns The character read in
 */
uchar input_process(uchar *buf, int *ptr) {
    2062:	df 93       	push	r29
    2064:	cf 93       	push	r28
    2066:	cd b7       	in	r28, 0x3d	; 61
    2068:	de b7       	in	r29, 0x3e	; 62
    206a:	27 97       	sbiw	r28, 0x07	; 7
    206c:	0f b6       	in	r0, 0x3f	; 63
    206e:	f8 94       	cli
    2070:	de bf       	out	0x3e, r29	; 62
    2072:	0f be       	out	0x3f, r0	; 63
    2074:	cd bf       	out	0x3d, r28	; 61
    2076:	9c 83       	std	Y+4, r25	; 0x04
    2078:	8b 83       	std	Y+3, r24	; 0x03
    207a:	7e 83       	std	Y+6, r23	; 0x06
    207c:	6d 83       	std	Y+5, r22	; 0x05
	uchar ch, ret = 0;
    207e:	19 82       	std	Y+1, r1	; 0x01

	if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
    2080:	0e 94 09 15 	call	0x2a12	; 0x2a12 <uart_get_flow_control>
    2084:	81 30       	cpi	r24, 0x01	; 1
    2086:	b9 f4       	brne	.+46     	; 0x20b6 <input_process+0x54>
    2088:	12 c0       	rjmp	.+36     	; 0x20ae <input_process+0x4c>
		while (!ret) {
			// if nothing can be read in, return
			if (!input_char(&ch)) {
    208a:	ce 01       	movw	r24, r28
    208c:	02 96       	adiw	r24, 0x02	; 2
    208e:	0e 94 81 0f 	call	0x1f02	; 0x1f02 <input_char>
    2092:	88 23       	and	r24, r24
    2094:	11 f4       	brne	.+4      	; 0x209a <input_process+0x38>
				return 0;
    2096:	1f 82       	std	Y+7, r1	; 0x07
    2098:	22 c0       	rjmp	.+68     	; 0x20de <input_process+0x7c>
			}
			ret = process_char(buf, ch, ptr);
    209a:	4a 81       	ldd	r20, Y+2	; 0x02
    209c:	8b 81       	ldd	r24, Y+3	; 0x03
    209e:	9c 81       	ldd	r25, Y+4	; 0x04
    20a0:	2d 81       	ldd	r18, Y+5	; 0x05
    20a2:	3e 81       	ldd	r19, Y+6	; 0x06
    20a4:	64 2f       	mov	r22, r20
    20a6:	a9 01       	movw	r20, r18
    20a8:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <process_char>
    20ac:	89 83       	std	Y+1, r24	; 0x01
 */
uchar input_process(uchar *buf, int *ptr) {
	uchar ch, ret = 0;

	if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
		while (!ret) {
    20ae:	89 81       	ldd	r24, Y+1	; 0x01
    20b0:	88 23       	and	r24, r24
    20b2:	59 f3       	breq	.-42     	; 0x208a <input_process+0x28>
    20b4:	12 c0       	rjmp	.+36     	; 0x20da <input_process+0x78>
			}
			ret = process_char(buf, ch, ptr);
		}
	} else {
		// if nothing can be read in, return
		if (!input_char(&ch)) {
    20b6:	ce 01       	movw	r24, r28
    20b8:	02 96       	adiw	r24, 0x02	; 2
    20ba:	0e 94 81 0f 	call	0x1f02	; 0x1f02 <input_char>
    20be:	88 23       	and	r24, r24
    20c0:	11 f4       	brne	.+4      	; 0x20c6 <input_process+0x64>
			return 0;
    20c2:	1f 82       	std	Y+7, r1	; 0x07
    20c4:	0c c0       	rjmp	.+24     	; 0x20de <input_process+0x7c>
		}
		ret = process_char(buf, ch, ptr);
    20c6:	4a 81       	ldd	r20, Y+2	; 0x02
    20c8:	8b 81       	ldd	r24, Y+3	; 0x03
    20ca:	9c 81       	ldd	r25, Y+4	; 0x04
    20cc:	2d 81       	ldd	r18, Y+5	; 0x05
    20ce:	3e 81       	ldd	r19, Y+6	; 0x06
    20d0:	64 2f       	mov	r22, r20
    20d2:	a9 01       	movw	r20, r18
    20d4:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <process_char>
    20d8:	89 83       	std	Y+1, r24	; 0x01
	}
	return ret;
    20da:	89 81       	ldd	r24, Y+1	; 0x01
    20dc:	8f 83       	std	Y+7, r24	; 0x07
    20de:	8f 81       	ldd	r24, Y+7	; 0x07
}
    20e0:	27 96       	adiw	r28, 0x07	; 7
    20e2:	0f b6       	in	r0, 0x3f	; 63
    20e4:	f8 94       	cli
    20e6:	de bf       	out	0x3e, r29	; 62
    20e8:	0f be       	out	0x3f, r0	; 63
    20ea:	cd bf       	out	0x3d, r28	; 61
    20ec:	cf 91       	pop	r28
    20ee:	df 91       	pop	r29
    20f0:	08 95       	ret

000020f2 <handle_internal_commands>:

/**
 * Handles builtin commands.
 */
void handle_internal_commands(uchar *cmd) {
    20f2:	df 93       	push	r29
    20f4:	cf 93       	push	r28
    20f6:	00 d0       	rcall	.+0      	; 0x20f8 <handle_internal_commands+0x6>
    20f8:	00 d0       	rcall	.+0      	; 0x20fa <handle_internal_commands+0x8>
    20fa:	00 d0       	rcall	.+0      	; 0x20fc <handle_internal_commands+0xa>
    20fc:	cd b7       	in	r28, 0x3d	; 61
    20fe:	de b7       	in	r29, 0x3e	; 62
    2100:	9c 83       	std	Y+4, r25	; 0x04
    2102:	8b 83       	std	Y+3, r24	; 0x03
	uchar val, val1;

	switch (cmd[1]) {
    2104:	8b 81       	ldd	r24, Y+3	; 0x03
    2106:	9c 81       	ldd	r25, Y+4	; 0x04
    2108:	fc 01       	movw	r30, r24
    210a:	31 96       	adiw	r30, 0x01	; 1
    210c:	80 81       	ld	r24, Z
    210e:	28 2f       	mov	r18, r24
    2110:	30 e0       	ldi	r19, 0x00	; 0
    2112:	3e 83       	std	Y+6, r19	; 0x06
    2114:	2d 83       	std	Y+5, r18	; 0x05
    2116:	8d 81       	ldd	r24, Y+5	; 0x05
    2118:	9e 81       	ldd	r25, Y+6	; 0x06
    211a:	88 36       	cpi	r24, 0x68	; 104
    211c:	91 05       	cpc	r25, r1
    211e:	09 f4       	brne	.+2      	; 0x2122 <handle_internal_commands+0x30>
    2120:	40 c1       	rjmp	.+640    	; 0x23a2 <handle_internal_commands+0x2b0>
    2122:	2d 81       	ldd	r18, Y+5	; 0x05
    2124:	3e 81       	ldd	r19, Y+6	; 0x06
    2126:	29 36       	cpi	r18, 0x69	; 105
    2128:	31 05       	cpc	r19, r1
    212a:	f4 f4       	brge	.+60     	; 0x2168 <handle_internal_commands+0x76>
    212c:	8d 81       	ldd	r24, Y+5	; 0x05
    212e:	9e 81       	ldd	r25, Y+6	; 0x06
    2130:	81 36       	cpi	r24, 0x61	; 97
    2132:	91 05       	cpc	r25, r1
    2134:	c1 f1       	breq	.+112    	; 0x21a6 <handle_internal_commands+0xb4>
    2136:	2d 81       	ldd	r18, Y+5	; 0x05
    2138:	3e 81       	ldd	r19, Y+6	; 0x06
    213a:	22 36       	cpi	r18, 0x62	; 98
    213c:	31 05       	cpc	r19, r1
    213e:	6c f4       	brge	.+26     	; 0x215a <handle_internal_commands+0x68>
    2140:	8d 81       	ldd	r24, Y+5	; 0x05
    2142:	9e 81       	ldd	r25, Y+6	; 0x06
    2144:	8b 32       	cpi	r24, 0x2B	; 43
    2146:	91 05       	cpc	r25, r1
    2148:	09 f4       	brne	.+2      	; 0x214c <handle_internal_commands+0x5a>
    214a:	96 c0       	rjmp	.+300    	; 0x2278 <handle_internal_commands+0x186>
    214c:	2d 81       	ldd	r18, Y+5	; 0x05
    214e:	3e 81       	ldd	r19, Y+6	; 0x06
    2150:	2d 32       	cpi	r18, 0x2D	; 45
    2152:	31 05       	cpc	r19, r1
    2154:	09 f4       	brne	.+2      	; 0x2158 <handle_internal_commands+0x66>
    2156:	ce c0       	rjmp	.+412    	; 0x22f4 <handle_internal_commands+0x202>
    2158:	c6 c1       	rjmp	.+908    	; 0x24e6 <handle_internal_commands+0x3f4>
    215a:	8d 81       	ldd	r24, Y+5	; 0x05
    215c:	9e 81       	ldd	r25, Y+6	; 0x06
    215e:	85 36       	cpi	r24, 0x65	; 101
    2160:	91 05       	cpc	r25, r1
    2162:	09 f4       	brne	.+2      	; 0x2166 <handle_internal_commands+0x74>
    2164:	ae c1       	rjmp	.+860    	; 0x24c2 <handle_internal_commands+0x3d0>
    2166:	bf c1       	rjmp	.+894    	; 0x24e6 <handle_internal_commands+0x3f4>
    2168:	2d 81       	ldd	r18, Y+5	; 0x05
    216a:	3e 81       	ldd	r19, Y+6	; 0x06
    216c:	23 37       	cpi	r18, 0x73	; 115
    216e:	31 05       	cpc	r19, r1
    2170:	09 f4       	brne	.+2      	; 0x2174 <handle_internal_commands+0x82>
    2172:	57 c0       	rjmp	.+174    	; 0x2222 <handle_internal_commands+0x130>
    2174:	8d 81       	ldd	r24, Y+5	; 0x05
    2176:	9e 81       	ldd	r25, Y+6	; 0x06
    2178:	84 37       	cpi	r24, 0x74	; 116
    217a:	91 05       	cpc	r25, r1
    217c:	3c f4       	brge	.+14     	; 0x218c <handle_internal_commands+0x9a>
    217e:	2d 81       	ldd	r18, Y+5	; 0x05
    2180:	3e 81       	ldd	r19, Y+6	; 0x06
    2182:	29 36       	cpi	r18, 0x69	; 105
    2184:	31 05       	cpc	r19, r1
    2186:	09 f4       	brne	.+2      	; 0x218a <handle_internal_commands+0x98>
    2188:	0f c1       	rjmp	.+542    	; 0x23a8 <handle_internal_commands+0x2b6>
    218a:	ad c1       	rjmp	.+858    	; 0x24e6 <handle_internal_commands+0x3f4>
    218c:	8d 81       	ldd	r24, Y+5	; 0x05
    218e:	9e 81       	ldd	r25, Y+6	; 0x06
    2190:	88 37       	cpi	r24, 0x78	; 120
    2192:	91 05       	cpc	r25, r1
    2194:	09 f4       	brne	.+2      	; 0x2198 <handle_internal_commands+0xa6>
    2196:	ec c0       	rjmp	.+472    	; 0x2370 <handle_internal_commands+0x27e>
    2198:	2d 81       	ldd	r18, Y+5	; 0x05
    219a:	3e 81       	ldd	r19, Y+6	; 0x06
    219c:	2a 37       	cpi	r18, 0x7A	; 122
    219e:	31 05       	cpc	r19, r1
    21a0:	09 f4       	brne	.+2      	; 0x21a4 <handle_internal_commands+0xb2>
    21a2:	96 c1       	rjmp	.+812    	; 0x24d0 <handle_internal_commands+0x3de>
    21a4:	a0 c1       	rjmp	.+832    	; 0x24e6 <handle_internal_commands+0x3f4>
	case 'a':
		/* set partner primary+secondary address */
		stringToTwoUchars((char*) (&(cmd[2])), &val, &val1);
    21a6:	8b 81       	ldd	r24, Y+3	; 0x03
    21a8:	9c 81       	ldd	r25, Y+4	; 0x04
    21aa:	02 96       	adiw	r24, 0x02	; 2
    21ac:	ae 01       	movw	r20, r28
    21ae:	4e 5f       	subi	r20, 0xFE	; 254
    21b0:	5f 4f       	sbci	r21, 0xFF	; 255
    21b2:	9e 01       	movw	r18, r28
    21b4:	2f 5f       	subi	r18, 0xFF	; 255
    21b6:	3f 4f       	sbci	r19, 0xFF	; 255
    21b8:	b9 01       	movw	r22, r18
    21ba:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <stringToTwoUchars>
		sprintf(cmd, "Set partner address, primary: %u , secondary: %u\n\r",
    21be:	89 81       	ldd	r24, Y+1	; 0x01
    21c0:	28 2f       	mov	r18, r24
    21c2:	30 e0       	ldi	r19, 0x00	; 0
    21c4:	8a 81       	ldd	r24, Y+2	; 0x02
    21c6:	48 2f       	mov	r20, r24
    21c8:	50 e0       	ldi	r21, 0x00	; 0
    21ca:	8d b7       	in	r24, 0x3d	; 61
    21cc:	9e b7       	in	r25, 0x3e	; 62
    21ce:	08 97       	sbiw	r24, 0x08	; 8
    21d0:	0f b6       	in	r0, 0x3f	; 63
    21d2:	f8 94       	cli
    21d4:	9e bf       	out	0x3e, r25	; 62
    21d6:	0f be       	out	0x3f, r0	; 63
    21d8:	8d bf       	out	0x3d, r24	; 61
    21da:	ed b7       	in	r30, 0x3d	; 61
    21dc:	fe b7       	in	r31, 0x3e	; 62
    21de:	31 96       	adiw	r30, 0x01	; 1
    21e0:	8b 81       	ldd	r24, Y+3	; 0x03
    21e2:	9c 81       	ldd	r25, Y+4	; 0x04
    21e4:	91 83       	std	Z+1, r25	; 0x01
    21e6:	80 83       	st	Z, r24
    21e8:	81 ef       	ldi	r24, 0xF1	; 241
    21ea:	92 e0       	ldi	r25, 0x02	; 2
    21ec:	93 83       	std	Z+3, r25	; 0x03
    21ee:	82 83       	std	Z+2, r24	; 0x02
    21f0:	35 83       	std	Z+5, r19	; 0x05
    21f2:	24 83       	std	Z+4, r18	; 0x04
    21f4:	57 83       	std	Z+7, r21	; 0x07
    21f6:	46 83       	std	Z+6, r20	; 0x06
    21f8:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    21fc:	2d b7       	in	r18, 0x3d	; 61
    21fe:	3e b7       	in	r19, 0x3e	; 62
    2200:	28 5f       	subi	r18, 0xF8	; 248
    2202:	3f 4f       	sbci	r19, 0xFF	; 255
    2204:	0f b6       	in	r0, 0x3f	; 63
    2206:	f8 94       	cli
    2208:	3e bf       	out	0x3e, r19	; 62
    220a:	0f be       	out	0x3f, r0	; 63
    220c:	2d bf       	out	0x3d, r18	; 61
				val, val1);
		uart_puts(cmd);
    220e:	8b 81       	ldd	r24, Y+3	; 0x03
    2210:	9c 81       	ldd	r25, Y+4	; 0x04
    2212:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		gpib_set_partner_address(val, val1);
    2216:	89 81       	ldd	r24, Y+1	; 0x01
    2218:	9a 81       	ldd	r25, Y+2	; 0x02
    221a:	69 2f       	mov	r22, r25
    221c:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <gpib_set_partner_address>
    2220:	68 c1       	rjmp	.+720    	; 0x24f2 <handle_internal_commands+0x400>
		break;
	case 's':
		/* set partner secondary address */
		val = atoi((char*) (&(cmd[2])));
    2222:	8b 81       	ldd	r24, Y+3	; 0x03
    2224:	9c 81       	ldd	r25, Y+4	; 0x04
    2226:	02 96       	adiw	r24, 0x02	; 2
    2228:	0e 94 99 01 	call	0x332	; 0x332 <atoi>
    222c:	89 83       	std	Y+1, r24	; 0x01
		sprintf(cmd, "Set partner secondary address to %u\n\r", val);
    222e:	89 81       	ldd	r24, Y+1	; 0x01
    2230:	28 2f       	mov	r18, r24
    2232:	30 e0       	ldi	r19, 0x00	; 0
    2234:	00 d0       	rcall	.+0      	; 0x2236 <handle_internal_commands+0x144>
    2236:	00 d0       	rcall	.+0      	; 0x2238 <handle_internal_commands+0x146>
    2238:	00 d0       	rcall	.+0      	; 0x223a <handle_internal_commands+0x148>
    223a:	ed b7       	in	r30, 0x3d	; 61
    223c:	fe b7       	in	r31, 0x3e	; 62
    223e:	31 96       	adiw	r30, 0x01	; 1
    2240:	8b 81       	ldd	r24, Y+3	; 0x03
    2242:	9c 81       	ldd	r25, Y+4	; 0x04
    2244:	91 83       	std	Z+1, r25	; 0x01
    2246:	80 83       	st	Z, r24
    2248:	84 e2       	ldi	r24, 0x24	; 36
    224a:	93 e0       	ldi	r25, 0x03	; 3
    224c:	93 83       	std	Z+3, r25	; 0x03
    224e:	82 83       	std	Z+2, r24	; 0x02
    2250:	35 83       	std	Z+5, r19	; 0x05
    2252:	24 83       	std	Z+4, r18	; 0x04
    2254:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    2258:	8d b7       	in	r24, 0x3d	; 61
    225a:	9e b7       	in	r25, 0x3e	; 62
    225c:	06 96       	adiw	r24, 0x06	; 6
    225e:	0f b6       	in	r0, 0x3f	; 63
    2260:	f8 94       	cli
    2262:	9e bf       	out	0x3e, r25	; 62
    2264:	0f be       	out	0x3f, r0	; 63
    2266:	8d bf       	out	0x3d, r24	; 61
		uart_puts(cmd);
    2268:	8b 81       	ldd	r24, Y+3	; 0x03
    226a:	9c 81       	ldd	r25, Y+4	; 0x04
    226c:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		gpib_set_partner_secondary(val);
    2270:	89 81       	ldd	r24, Y+1	; 0x01
    2272:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <gpib_set_partner_secondary>
    2276:	3d c1       	rjmp	.+634    	; 0x24f2 <handle_internal_commands+0x400>
		break;
	case '+':
		/* add device */
		stringToTwoUchars((char*) (&(cmd[2])), &val, &val1);
    2278:	8b 81       	ldd	r24, Y+3	; 0x03
    227a:	9c 81       	ldd	r25, Y+4	; 0x04
    227c:	02 96       	adiw	r24, 0x02	; 2
    227e:	ae 01       	movw	r20, r28
    2280:	4e 5f       	subi	r20, 0xFE	; 254
    2282:	5f 4f       	sbci	r21, 0xFF	; 255
    2284:	9e 01       	movw	r18, r28
    2286:	2f 5f       	subi	r18, 0xFF	; 255
    2288:	3f 4f       	sbci	r19, 0xFF	; 255
    228a:	b9 01       	movw	r22, r18
    228c:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <stringToTwoUchars>
		sprintf(cmd, "Add device, primary: %u , secondary: %u\n\r", val, val1);
    2290:	89 81       	ldd	r24, Y+1	; 0x01
    2292:	28 2f       	mov	r18, r24
    2294:	30 e0       	ldi	r19, 0x00	; 0
    2296:	8a 81       	ldd	r24, Y+2	; 0x02
    2298:	48 2f       	mov	r20, r24
    229a:	50 e0       	ldi	r21, 0x00	; 0
    229c:	8d b7       	in	r24, 0x3d	; 61
    229e:	9e b7       	in	r25, 0x3e	; 62
    22a0:	08 97       	sbiw	r24, 0x08	; 8
    22a2:	0f b6       	in	r0, 0x3f	; 63
    22a4:	f8 94       	cli
    22a6:	9e bf       	out	0x3e, r25	; 62
    22a8:	0f be       	out	0x3f, r0	; 63
    22aa:	8d bf       	out	0x3d, r24	; 61
    22ac:	ed b7       	in	r30, 0x3d	; 61
    22ae:	fe b7       	in	r31, 0x3e	; 62
    22b0:	31 96       	adiw	r30, 0x01	; 1
    22b2:	8b 81       	ldd	r24, Y+3	; 0x03
    22b4:	9c 81       	ldd	r25, Y+4	; 0x04
    22b6:	91 83       	std	Z+1, r25	; 0x01
    22b8:	80 83       	st	Z, r24
    22ba:	8a e4       	ldi	r24, 0x4A	; 74
    22bc:	93 e0       	ldi	r25, 0x03	; 3
    22be:	93 83       	std	Z+3, r25	; 0x03
    22c0:	82 83       	std	Z+2, r24	; 0x02
    22c2:	35 83       	std	Z+5, r19	; 0x05
    22c4:	24 83       	std	Z+4, r18	; 0x04
    22c6:	57 83       	std	Z+7, r21	; 0x07
    22c8:	46 83       	std	Z+6, r20	; 0x06
    22ca:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    22ce:	2d b7       	in	r18, 0x3d	; 61
    22d0:	3e b7       	in	r19, 0x3e	; 62
    22d2:	28 5f       	subi	r18, 0xF8	; 248
    22d4:	3f 4f       	sbci	r19, 0xFF	; 255
    22d6:	0f b6       	in	r0, 0x3f	; 63
    22d8:	f8 94       	cli
    22da:	3e bf       	out	0x3e, r19	; 62
    22dc:	0f be       	out	0x3f, r0	; 63
    22de:	2d bf       	out	0x3d, r18	; 61
		uart_puts(cmd);
    22e0:	8b 81       	ldd	r24, Y+3	; 0x03
    22e2:	9c 81       	ldd	r25, Y+4	; 0x04
    22e4:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		gpib_add_partner_address(val, val1);
    22e8:	89 81       	ldd	r24, Y+1	; 0x01
    22ea:	9a 81       	ldd	r25, Y+2	; 0x02
    22ec:	69 2f       	mov	r22, r25
    22ee:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <gpib_add_partner_address>
    22f2:	ff c0       	rjmp	.+510    	; 0x24f2 <handle_internal_commands+0x400>
		break;
	case '-':
		/* add device */
		stringToTwoUchars((char*) (&(cmd[2])), &val, &val1);
    22f4:	8b 81       	ldd	r24, Y+3	; 0x03
    22f6:	9c 81       	ldd	r25, Y+4	; 0x04
    22f8:	02 96       	adiw	r24, 0x02	; 2
    22fa:	ae 01       	movw	r20, r28
    22fc:	4e 5f       	subi	r20, 0xFE	; 254
    22fe:	5f 4f       	sbci	r21, 0xFF	; 255
    2300:	9e 01       	movw	r18, r28
    2302:	2f 5f       	subi	r18, 0xFF	; 255
    2304:	3f 4f       	sbci	r19, 0xFF	; 255
    2306:	b9 01       	movw	r22, r18
    2308:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <stringToTwoUchars>
		sprintf(cmd, "Remove device, primary: %u , secondary: %u\n\r", val,
    230c:	89 81       	ldd	r24, Y+1	; 0x01
    230e:	28 2f       	mov	r18, r24
    2310:	30 e0       	ldi	r19, 0x00	; 0
    2312:	8a 81       	ldd	r24, Y+2	; 0x02
    2314:	48 2f       	mov	r20, r24
    2316:	50 e0       	ldi	r21, 0x00	; 0
    2318:	8d b7       	in	r24, 0x3d	; 61
    231a:	9e b7       	in	r25, 0x3e	; 62
    231c:	08 97       	sbiw	r24, 0x08	; 8
    231e:	0f b6       	in	r0, 0x3f	; 63
    2320:	f8 94       	cli
    2322:	9e bf       	out	0x3e, r25	; 62
    2324:	0f be       	out	0x3f, r0	; 63
    2326:	8d bf       	out	0x3d, r24	; 61
    2328:	ed b7       	in	r30, 0x3d	; 61
    232a:	fe b7       	in	r31, 0x3e	; 62
    232c:	31 96       	adiw	r30, 0x01	; 1
    232e:	8b 81       	ldd	r24, Y+3	; 0x03
    2330:	9c 81       	ldd	r25, Y+4	; 0x04
    2332:	91 83       	std	Z+1, r25	; 0x01
    2334:	80 83       	st	Z, r24
    2336:	84 e7       	ldi	r24, 0x74	; 116
    2338:	93 e0       	ldi	r25, 0x03	; 3
    233a:	93 83       	std	Z+3, r25	; 0x03
    233c:	82 83       	std	Z+2, r24	; 0x02
    233e:	35 83       	std	Z+5, r19	; 0x05
    2340:	24 83       	std	Z+4, r18	; 0x04
    2342:	57 83       	std	Z+7, r21	; 0x07
    2344:	46 83       	std	Z+6, r20	; 0x06
    2346:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    234a:	2d b7       	in	r18, 0x3d	; 61
    234c:	3e b7       	in	r19, 0x3e	; 62
    234e:	28 5f       	subi	r18, 0xF8	; 248
    2350:	3f 4f       	sbci	r19, 0xFF	; 255
    2352:	0f b6       	in	r0, 0x3f	; 63
    2354:	f8 94       	cli
    2356:	3e bf       	out	0x3e, r19	; 62
    2358:	0f be       	out	0x3f, r0	; 63
    235a:	2d bf       	out	0x3d, r18	; 61
				val1);
		uart_puts(cmd);
    235c:	8b 81       	ldd	r24, Y+3	; 0x03
    235e:	9c 81       	ldd	r25, Y+4	; 0x04
    2360:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		gpib_remove_partner_address(val, val1);
    2364:	89 81       	ldd	r24, Y+1	; 0x01
    2366:	9a 81       	ldd	r25, Y+2	; 0x02
    2368:	69 2f       	mov	r22, r25
    236a:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <gpib_remove_partner_address>
    236e:	c1 c0       	rjmp	.+386    	; 0x24f2 <handle_internal_commands+0x400>
		break;
	case 'x':
		/* Xon/Xoff flow control */
		if (!xonXoffMode) {
    2370:	80 91 92 04 	lds	r24, 0x0492
    2374:	88 23       	and	r24, r24
    2376:	59 f4       	brne	.+22     	; 0x238e <handle_internal_commands+0x29c>
			xonXoffMode = 1;
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	80 93 92 04 	sts	0x0492, r24
			uart_set_flow_control(FLOWCONTROL_XONXOFF);
    237e:	81 e0       	ldi	r24, 0x01	; 1
    2380:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <uart_set_flow_control>
			uart_puts_P("xon/xoff flowcontrol on\n\r");
    2384:	82 ee       	ldi	r24, 0xE2	; 226
    2386:	90 e0       	ldi	r25, 0x00	; 0
    2388:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
    238c:	b2 c0       	rjmp	.+356    	; 0x24f2 <handle_internal_commands+0x400>
		} else {
			xonXoffMode = 0;
    238e:	10 92 92 04 	sts	0x0492, r1
			uart_set_flow_control(FLOWCONTROL_NONE);
    2392:	80 e0       	ldi	r24, 0x00	; 0
    2394:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <uart_set_flow_control>
			uart_puts_P("xon/xoff flowcontrol off\n\r");
    2398:	87 ec       	ldi	r24, 0xC7	; 199
    239a:	90 e0       	ldi	r25, 0x00	; 0
    239c:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
    23a0:	a8 c0       	rjmp	.+336    	; 0x24f2 <handle_internal_commands+0x400>
		}
		break;
	case 'h':
		/* print some usage infos */
		printHelp();
    23a2:	0e 94 5b 13 	call	0x26b6	; 0x26b6 <printHelp>
    23a6:	a5 c0       	rjmp	.+330    	; 0x24f2 <handle_internal_commands+0x400>
		break;
	case 'i':
		gpib_info();
    23a8:	0e 94 92 0a 	call	0x1524	; 0x1524 <gpib_info>
		sprintf(cmd, "Xon/Xoff flow control: %u\n\r", xonXoffMode);
    23ac:	80 91 92 04 	lds	r24, 0x0492
    23b0:	28 2f       	mov	r18, r24
    23b2:	30 e0       	ldi	r19, 0x00	; 0
    23b4:	00 d0       	rcall	.+0      	; 0x23b6 <handle_internal_commands+0x2c4>
    23b6:	00 d0       	rcall	.+0      	; 0x23b8 <handle_internal_commands+0x2c6>
    23b8:	00 d0       	rcall	.+0      	; 0x23ba <handle_internal_commands+0x2c8>
    23ba:	ed b7       	in	r30, 0x3d	; 61
    23bc:	fe b7       	in	r31, 0x3e	; 62
    23be:	31 96       	adiw	r30, 0x01	; 1
    23c0:	8b 81       	ldd	r24, Y+3	; 0x03
    23c2:	9c 81       	ldd	r25, Y+4	; 0x04
    23c4:	91 83       	std	Z+1, r25	; 0x01
    23c6:	80 83       	st	Z, r24
    23c8:	81 ea       	ldi	r24, 0xA1	; 161
    23ca:	93 e0       	ldi	r25, 0x03	; 3
    23cc:	93 83       	std	Z+3, r25	; 0x03
    23ce:	82 83       	std	Z+2, r24	; 0x02
    23d0:	35 83       	std	Z+5, r19	; 0x05
    23d2:	24 83       	std	Z+4, r18	; 0x04
    23d4:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    23d8:	8d b7       	in	r24, 0x3d	; 61
    23da:	9e b7       	in	r25, 0x3e	; 62
    23dc:	06 96       	adiw	r24, 0x06	; 6
    23de:	0f b6       	in	r0, 0x3f	; 63
    23e0:	f8 94       	cli
    23e2:	9e bf       	out	0x3e, r25	; 62
    23e4:	0f be       	out	0x3f, r0	; 63
    23e6:	8d bf       	out	0x3d, r24	; 61
		uart_puts(cmd);
    23e8:	8b 81       	ldd	r24, Y+3	; 0x03
    23ea:	9c 81       	ldd	r25, Y+4	; 0x04
    23ec:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		sprintf(cmd, "RS232 echo: %u\n\r", rs232_remote_echo);
    23f0:	80 91 91 04 	lds	r24, 0x0491
    23f4:	28 2f       	mov	r18, r24
    23f6:	30 e0       	ldi	r19, 0x00	; 0
    23f8:	00 d0       	rcall	.+0      	; 0x23fa <handle_internal_commands+0x308>
    23fa:	00 d0       	rcall	.+0      	; 0x23fc <handle_internal_commands+0x30a>
    23fc:	00 d0       	rcall	.+0      	; 0x23fe <handle_internal_commands+0x30c>
    23fe:	ed b7       	in	r30, 0x3d	; 61
    2400:	fe b7       	in	r31, 0x3e	; 62
    2402:	31 96       	adiw	r30, 0x01	; 1
    2404:	8b 81       	ldd	r24, Y+3	; 0x03
    2406:	9c 81       	ldd	r25, Y+4	; 0x04
    2408:	91 83       	std	Z+1, r25	; 0x01
    240a:	80 83       	st	Z, r24
    240c:	8d eb       	ldi	r24, 0xBD	; 189
    240e:	93 e0       	ldi	r25, 0x03	; 3
    2410:	93 83       	std	Z+3, r25	; 0x03
    2412:	82 83       	std	Z+2, r24	; 0x02
    2414:	35 83       	std	Z+5, r19	; 0x05
    2416:	24 83       	std	Z+4, r18	; 0x04
    2418:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    241c:	2d b7       	in	r18, 0x3d	; 61
    241e:	3e b7       	in	r19, 0x3e	; 62
    2420:	2a 5f       	subi	r18, 0xFA	; 250
    2422:	3f 4f       	sbci	r19, 0xFF	; 255
    2424:	0f b6       	in	r0, 0x3f	; 63
    2426:	f8 94       	cli
    2428:	3e bf       	out	0x3e, r19	; 62
    242a:	0f be       	out	0x3f, r0	; 63
    242c:	2d bf       	out	0x3d, r18	; 61
		uart_puts(cmd);
    242e:	8b 81       	ldd	r24, Y+3	; 0x03
    2430:	9c 81       	ldd	r25, Y+4	; 0x04
    2432:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		sprintf(cmd, "SRQs enabled: %u\n\r", srq_enabled);
    2436:	80 91 93 04 	lds	r24, 0x0493
    243a:	28 2f       	mov	r18, r24
    243c:	30 e0       	ldi	r19, 0x00	; 0
    243e:	00 d0       	rcall	.+0      	; 0x2440 <handle_internal_commands+0x34e>
    2440:	00 d0       	rcall	.+0      	; 0x2442 <handle_internal_commands+0x350>
    2442:	00 d0       	rcall	.+0      	; 0x2444 <handle_internal_commands+0x352>
    2444:	ed b7       	in	r30, 0x3d	; 61
    2446:	fe b7       	in	r31, 0x3e	; 62
    2448:	31 96       	adiw	r30, 0x01	; 1
    244a:	8b 81       	ldd	r24, Y+3	; 0x03
    244c:	9c 81       	ldd	r25, Y+4	; 0x04
    244e:	91 83       	std	Z+1, r25	; 0x01
    2450:	80 83       	st	Z, r24
    2452:	8e ec       	ldi	r24, 0xCE	; 206
    2454:	93 e0       	ldi	r25, 0x03	; 3
    2456:	93 83       	std	Z+3, r25	; 0x03
    2458:	82 83       	std	Z+2, r24	; 0x02
    245a:	35 83       	std	Z+5, r19	; 0x05
    245c:	24 83       	std	Z+4, r18	; 0x04
    245e:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    2462:	8d b7       	in	r24, 0x3d	; 61
    2464:	9e b7       	in	r25, 0x3e	; 62
    2466:	06 96       	adiw	r24, 0x06	; 6
    2468:	0f b6       	in	r0, 0x3f	; 63
    246a:	f8 94       	cli
    246c:	9e bf       	out	0x3e, r25	; 62
    246e:	0f be       	out	0x3f, r0	; 63
    2470:	8d bf       	out	0x3d, r24	; 61
		uart_puts(cmd);
    2472:	8b 81       	ldd	r24, Y+3	; 0x03
    2474:	9c 81       	ldd	r25, Y+4	; 0x04
    2476:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		sprintf(cmd, "Linebreak value: %u\n\r", linebreak);
    247a:	80 91 94 04 	lds	r24, 0x0494
    247e:	28 2f       	mov	r18, r24
    2480:	30 e0       	ldi	r19, 0x00	; 0
    2482:	00 d0       	rcall	.+0      	; 0x2484 <handle_internal_commands+0x392>
    2484:	00 d0       	rcall	.+0      	; 0x2486 <handle_internal_commands+0x394>
    2486:	00 d0       	rcall	.+0      	; 0x2488 <handle_internal_commands+0x396>
    2488:	ed b7       	in	r30, 0x3d	; 61
    248a:	fe b7       	in	r31, 0x3e	; 62
    248c:	31 96       	adiw	r30, 0x01	; 1
    248e:	8b 81       	ldd	r24, Y+3	; 0x03
    2490:	9c 81       	ldd	r25, Y+4	; 0x04
    2492:	91 83       	std	Z+1, r25	; 0x01
    2494:	80 83       	st	Z, r24
    2496:	81 ee       	ldi	r24, 0xE1	; 225
    2498:	93 e0       	ldi	r25, 0x03	; 3
    249a:	93 83       	std	Z+3, r25	; 0x03
    249c:	82 83       	std	Z+2, r24	; 0x02
    249e:	35 83       	std	Z+5, r19	; 0x05
    24a0:	24 83       	std	Z+4, r18	; 0x04
    24a2:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    24a6:	2d b7       	in	r18, 0x3d	; 61
    24a8:	3e b7       	in	r19, 0x3e	; 62
    24aa:	2a 5f       	subi	r18, 0xFA	; 250
    24ac:	3f 4f       	sbci	r19, 0xFF	; 255
    24ae:	0f b6       	in	r0, 0x3f	; 63
    24b0:	f8 94       	cli
    24b2:	3e bf       	out	0x3e, r19	; 62
    24b4:	0f be       	out	0x3f, r0	; 63
    24b6:	2d bf       	out	0x3d, r18	; 61
		uart_puts(cmd);
    24b8:	8b 81       	ldd	r24, Y+3	; 0x03
    24ba:	9c 81       	ldd	r25, Y+4	; 0x04
    24bc:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
    24c0:	18 c0       	rjmp	.+48     	; 0x24f2 <handle_internal_commands+0x400>
		break;
	case 'e':
		uart_puts_P("Check errors\n\r");
    24c2:	88 eb       	ldi	r24, 0xB8	; 184
    24c4:	90 e0       	ldi	r25, 0x00	; 0
    24c6:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
		check_errors();
    24ca:	0e 94 19 0f 	call	0x1e32	; 0x1e32 <check_errors>
    24ce:	11 c0       	rjmp	.+34     	; 0x24f2 <handle_internal_commands+0x400>
		break;
#ifdef ARB_TEST
	case 'z':
		uart_puts("arb\n\r");
    24d0:	87 ef       	ldi	r24, 0xF7	; 247
    24d2:	93 e0       	ldi	r25, 0x03	; 3
    24d4:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
		arb();
    24d8:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <arb>
		uart_puts("arb done\n\r");
    24dc:	8d ef       	ldi	r24, 0xFD	; 253
    24de:	93 e0       	ldi	r25, 0x03	; 3
    24e0:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
    24e4:	06 c0       	rjmp	.+12     	; 0x24f2 <handle_internal_commands+0x400>
		break;
#endif
	default:
		uart_puts_P("unknown command\n\r");
    24e6:	86 ea       	ldi	r24, 0xA6	; 166
    24e8:	90 e0       	ldi	r25, 0x00	; 0
    24ea:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
		printHelp();
    24ee:	0e 94 5b 13 	call	0x26b6	; 0x26b6 <printHelp>
		break;
	}
}
    24f2:	26 96       	adiw	r28, 0x06	; 6
    24f4:	0f b6       	in	r0, 0x3f	; 63
    24f6:	f8 94       	cli
    24f8:	de bf       	out	0x3e, r29	; 62
    24fa:	0f be       	out	0x3f, r0	; 63
    24fc:	cd bf       	out	0x3d, r28	; 61
    24fe:	cf 91       	pop	r28
    2500:	df 91       	pop	r29
    2502:	08 95       	ret

00002504 <receiveAnswer>:

/**
 * Receives answer after command was sent.
 */
void receiveAnswer() {
    2504:	df 93       	push	r29
    2506:	cf 93       	push	r28
    2508:	00 d0       	rcall	.+0      	; 0x250a <receiveAnswer+0x6>
    250a:	00 d0       	rcall	.+0      	; 0x250c <receiveAnswer+0x8>
    250c:	cd b7       	in	r28, 0x3d	; 61
    250e:	de b7       	in	r29, 0x3e	; 62
	uchar b, e;
	uchar colptr = 0;
    2510:	19 82       	std	Y+1, r1	; 0x01

	gpib_prepare_read();
    2512:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_prepare_read>
	// read the answer until EOI is detected (then e becomes true)
	do {
		// gpib bus receive
		e = gpib_receive(&b);
    2516:	ce 01       	movw	r24, r28
    2518:	03 96       	adiw	r24, 0x03	; 3
    251a:	0e 94 cd 05 	call	0xb9a	; 0xb9a <gpib_receive>
    251e:	8a 83       	std	Y+2, r24	; 0x02
		// write out character
		uart_putc(b);
    2520:	8b 81       	ldd	r24, Y+3	; 0x03
    2522:	0e 94 65 16 	call	0x2cca	; 0x2cca <uart_putc>
		if (linebreak && (colptr++ == linebreak)) {
    2526:	80 91 94 04 	lds	r24, 0x0494
    252a:	88 23       	and	r24, r24
    252c:	99 f0       	breq	.+38     	; 0x2554 <receiveAnswer+0x50>
    252e:	90 91 94 04 	lds	r25, 0x0494
    2532:	1c 82       	std	Y+4, r1	; 0x04
    2534:	89 81       	ldd	r24, Y+1	; 0x01
    2536:	89 17       	cp	r24, r25
    2538:	11 f4       	brne	.+4      	; 0x253e <receiveAnswer+0x3a>
    253a:	81 e0       	ldi	r24, 0x01	; 1
    253c:	8c 83       	std	Y+4, r24	; 0x04
    253e:	89 81       	ldd	r24, Y+1	; 0x01
    2540:	8f 5f       	subi	r24, 0xFF	; 255
    2542:	89 83       	std	Y+1, r24	; 0x01
    2544:	8c 81       	ldd	r24, Y+4	; 0x04
    2546:	88 23       	and	r24, r24
    2548:	29 f0       	breq	.+10     	; 0x2554 <receiveAnswer+0x50>
			uart_puts_P("\n\r");
    254a:	8c ef       	ldi	r24, 0xFC	; 252
    254c:	90 e0       	ldi	r25, 0x00	; 0
    254e:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
			colptr = 0;
    2552:	19 82       	std	Y+1, r1	; 0x01
		}
		//sprintf((char*)buf,"%02x - %c\n\r", b, b);
		//uart_puts((char*)buf);
	} while (!e);
    2554:	8a 81       	ldd	r24, Y+2	; 0x02
    2556:	88 23       	and	r24, r24
    2558:	f1 f2       	breq	.-68     	; 0x2516 <receiveAnswer+0x12>
}
    255a:	0f 90       	pop	r0
    255c:	0f 90       	pop	r0
    255e:	0f 90       	pop	r0
    2560:	0f 90       	pop	r0
    2562:	cf 91       	pop	r28
    2564:	df 91       	pop	r29
    2566:	08 95       	ret

00002568 <srq_occured>:

/**
 * Check if a SRQ occured
 */
uchar srq_occured(int* old_time) {
    2568:	df 93       	push	r29
    256a:	cf 93       	push	r28
    256c:	00 d0       	rcall	.+0      	; 0x256e <srq_occured+0x6>
    256e:	0f 92       	push	r0
    2570:	cd b7       	in	r28, 0x3d	; 61
    2572:	de b7       	in	r29, 0x3e	; 62
    2574:	9b 83       	std	Y+3, r25	; 0x03
    2576:	8a 83       	std	Y+2, r24	; 0x02
	uchar srq = 0;
    2578:	19 82       	std	Y+1, r1	; 0x01
	if (*old_time == 0) {
    257a:	ea 81       	ldd	r30, Y+2	; 0x02
    257c:	fb 81       	ldd	r31, Y+3	; 0x03
    257e:	80 81       	ld	r24, Z
    2580:	91 81       	ldd	r25, Z+1	; 0x01
    2582:	00 97       	sbiw	r24, 0x00	; 0
    2584:	49 f4       	brne	.+18     	; 0x2598 <srq_occured+0x30>
		// old_time value initialization on first call with value s
		*old_time = s;
    2586:	80 91 05 06 	lds	r24, 0x0605
    258a:	88 2f       	mov	r24, r24
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	ea 81       	ldd	r30, Y+2	; 0x02
    2590:	fb 81       	ldd	r31, Y+3	; 0x03
    2592:	91 83       	std	Z+1, r25	; 0x01
    2594:	80 83       	st	Z, r24
    2596:	1e c0       	rjmp	.+60     	; 0x25d4 <srq_occured+0x6c>
	} else {
		if (s > *old_time) {
    2598:	80 91 05 06 	lds	r24, 0x0605
    259c:	28 2f       	mov	r18, r24
    259e:	30 e0       	ldi	r19, 0x00	; 0
    25a0:	ea 81       	ldd	r30, Y+2	; 0x02
    25a2:	fb 81       	ldd	r31, Y+3	; 0x03
    25a4:	80 81       	ld	r24, Z
    25a6:	91 81       	ldd	r25, Z+1	; 0x01
    25a8:	82 17       	cp	r24, r18
    25aa:	93 07       	cpc	r25, r19
    25ac:	9c f4       	brge	.+38     	; 0x25d4 <srq_occured+0x6c>
			// some time has passed - check if srq was set
			srq = bit_is_clear(PIND, G_SRQ);
    25ae:	e0 e3       	ldi	r30, 0x30	; 48
    25b0:	f0 e0       	ldi	r31, 0x00	; 0
    25b2:	80 81       	ld	r24, Z
    25b4:	88 2f       	mov	r24, r24
    25b6:	90 e0       	ldi	r25, 0x00	; 0
    25b8:	80 74       	andi	r24, 0x40	; 64
    25ba:	90 70       	andi	r25, 0x00	; 0
    25bc:	19 82       	std	Y+1, r1	; 0x01
    25be:	00 97       	sbiw	r24, 0x00	; 0
    25c0:	11 f4       	brne	.+4      	; 0x25c6 <srq_occured+0x5e>
    25c2:	81 e0       	ldi	r24, 0x01	; 1
    25c4:	89 83       	std	Y+1, r24	; 0x01
			if (srq)
    25c6:	89 81       	ldd	r24, Y+1	; 0x01
    25c8:	88 23       	and	r24, r24
    25ca:	21 f0       	breq	.+8      	; 0x25d4 <srq_occured+0x6c>
				uart_puts_P("\n\rSRQ detected.\n\r");
    25cc:	8f ef       	ldi	r24, 0xFF	; 255
    25ce:	90 e0       	ldi	r25, 0x00	; 0
    25d0:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
		}
	}
	return srq;
    25d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    25d6:	0f 90       	pop	r0
    25d8:	0f 90       	pop	r0
    25da:	0f 90       	pop	r0
    25dc:	cf 91       	pop	r28
    25de:	df 91       	pop	r29
    25e0:	08 95       	ret

000025e2 <handle_srq>:

/**
 * Handles SRQs by doing serial poll
 *
 */
uchar handle_srq(uchar *buf, int *buf_ptr) {
    25e2:	df 93       	push	r29
    25e4:	cf 93       	push	r28
    25e6:	cd b7       	in	r28, 0x3d	; 61
    25e8:	de b7       	in	r29, 0x3e	; 62
    25ea:	28 97       	sbiw	r28, 0x08	; 8
    25ec:	0f b6       	in	r0, 0x3f	; 63
    25ee:	f8 94       	cli
    25f0:	de bf       	out	0x3e, r29	; 62
    25f2:	0f be       	out	0x3f, r0	; 63
    25f4:	cd bf       	out	0x3d, r28	; 61
    25f6:	9d 83       	std	Y+5, r25	; 0x05
    25f8:	8c 83       	std	Y+4, r24	; 0x04
    25fa:	7f 83       	std	Y+7, r23	; 0x07
    25fc:	6e 83       	std	Y+6, r22	; 0x06
	uchar command_ready = 0;
    25fe:	19 82       	std	Y+1, r1	; 0x01
	uint8_t primary, secondary;

	if (!gpib_serial_poll(&primary, &secondary)) {
    2600:	ce 01       	movw	r24, r28
    2602:	02 96       	adiw	r24, 0x02	; 2
    2604:	9e 01       	movw	r18, r28
    2606:	2d 5f       	subi	r18, 0xFD	; 253
    2608:	3f 4f       	sbci	r19, 0xFF	; 255
    260a:	b9 01       	movw	r22, r18
    260c:	0e 94 a4 0c 	call	0x1948	; 0x1948 <gpib_serial_poll>
    2610:	88 23       	and	r24, r24
    2612:	69 f4       	brne	.+26     	; 0x262e <handle_srq+0x4c>
		uart_puts_P(
    2614:	8c e2       	ldi	r24, 0x2C	; 44
    2616:	91 e0       	ldi	r25, 0x01	; 1
    2618:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
				"\n\rSRQ emitter is not in list of known devices. SRQ Ignored.\n\r");
		uart_puts_P("\n\rSRQs are disabled now.\n\r");
    261c:	81 e1       	ldi	r24, 0x11	; 17
    261e:	91 e0       	ldi	r25, 0x01	; 1
    2620:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
		srq_enabled = 0;
    2624:	10 92 93 04 	sts	0x0493, r1
		return command_ready;
    2628:	89 81       	ldd	r24, Y+1	; 0x01
    262a:	88 87       	std	Y+8, r24	; 0x08
    262c:	3a c0       	rjmp	.+116    	; 0x26a2 <handle_srq+0xc0>
	}
	gpib_set_partner_address(primary, secondary);
    262e:	8a 81       	ldd	r24, Y+2	; 0x02
    2630:	9b 81       	ldd	r25, Y+3	; 0x03
    2632:	69 2f       	mov	r22, r25
    2634:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <gpib_set_partner_address>

	if (gpib_get_flavour() == FLAVOUR_TEK) {
    2638:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <gpib_get_flavour>
    263c:	81 30       	cpi	r24, 0x01	; 1
    263e:	79 f5       	brne	.+94     	; 0x269e <handle_srq+0xbc>
		// Tek: check status for reason
		buf[0] = 'E';
    2640:	ec 81       	ldd	r30, Y+4	; 0x04
    2642:	fd 81       	ldd	r31, Y+5	; 0x05
    2644:	85 e4       	ldi	r24, 0x45	; 69
    2646:	80 83       	st	Z, r24
		buf[1] = 'V';
    2648:	8c 81       	ldd	r24, Y+4	; 0x04
    264a:	9d 81       	ldd	r25, Y+5	; 0x05
    264c:	fc 01       	movw	r30, r24
    264e:	31 96       	adiw	r30, 0x01	; 1
    2650:	86 e5       	ldi	r24, 0x56	; 86
    2652:	80 83       	st	Z, r24
		buf[2] = 'E';
    2654:	8c 81       	ldd	r24, Y+4	; 0x04
    2656:	9d 81       	ldd	r25, Y+5	; 0x05
    2658:	fc 01       	movw	r30, r24
    265a:	32 96       	adiw	r30, 0x02	; 2
    265c:	85 e4       	ldi	r24, 0x45	; 69
    265e:	80 83       	st	Z, r24
		buf[3] = 'N';
    2660:	8c 81       	ldd	r24, Y+4	; 0x04
    2662:	9d 81       	ldd	r25, Y+5	; 0x05
    2664:	fc 01       	movw	r30, r24
    2666:	33 96       	adiw	r30, 0x03	; 3
    2668:	8e e4       	ldi	r24, 0x4E	; 78
    266a:	80 83       	st	Z, r24
		buf[4] = 'T';
    266c:	8c 81       	ldd	r24, Y+4	; 0x04
    266e:	9d 81       	ldd	r25, Y+5	; 0x05
    2670:	fc 01       	movw	r30, r24
    2672:	34 96       	adiw	r30, 0x04	; 4
    2674:	84 e5       	ldi	r24, 0x54	; 84
    2676:	80 83       	st	Z, r24
		buf[5] = '?';
    2678:	8c 81       	ldd	r24, Y+4	; 0x04
    267a:	9d 81       	ldd	r25, Y+5	; 0x05
    267c:	fc 01       	movw	r30, r24
    267e:	35 96       	adiw	r30, 0x05	; 5
    2680:	8f e3       	ldi	r24, 0x3F	; 63
    2682:	80 83       	st	Z, r24
		buf[6] = '\0';
    2684:	8c 81       	ldd	r24, Y+4	; 0x04
    2686:	9d 81       	ldd	r25, Y+5	; 0x05
    2688:	fc 01       	movw	r30, r24
    268a:	36 96       	adiw	r30, 0x06	; 6
    268c:	10 82       	st	Z, r1
		*buf_ptr = 6;
    268e:	ee 81       	ldd	r30, Y+6	; 0x06
    2690:	ff 81       	ldd	r31, Y+7	; 0x07
    2692:	86 e0       	ldi	r24, 0x06	; 6
    2694:	90 e0       	ldi	r25, 0x00	; 0
    2696:	91 83       	std	Z+1, r25	; 0x01
    2698:	80 83       	st	Z, r24
		command_ready = 1;
    269a:	81 e0       	ldi	r24, 0x01	; 1
    269c:	89 83       	std	Y+1, r24	; 0x01
	}
	return command_ready;
    269e:	89 81       	ldd	r24, Y+1	; 0x01
    26a0:	88 87       	std	Y+8, r24	; 0x08
    26a2:	88 85       	ldd	r24, Y+8	; 0x08
}
    26a4:	28 96       	adiw	r28, 0x08	; 8
    26a6:	0f b6       	in	r0, 0x3f	; 63
    26a8:	f8 94       	cli
    26aa:	de bf       	out	0x3e, r29	; 62
    26ac:	0f be       	out	0x3f, r0	; 63
    26ae:	cd bf       	out	0x3d, r28	; 61
    26b0:	cf 91       	pop	r28
    26b2:	df 91       	pop	r29
    26b4:	08 95       	ret

000026b6 <printHelp>:

void printHelp() {
    26b6:	df 93       	push	r29
    26b8:	cf 93       	push	r28
    26ba:	cd b7       	in	r28, 0x3d	; 61
    26bc:	de b7       	in	r29, 0x3e	; 62
    26be:	c0 55       	subi	r28, 0x50	; 80
    26c0:	d0 40       	sbci	r29, 0x00	; 0
    26c2:	0f b6       	in	r0, 0x3f	; 63
    26c4:	f8 94       	cli
    26c6:	de bf       	out	0x3e, r29	; 62
    26c8:	0f be       	out	0x3f, r0	; 63
    26ca:	cd bf       	out	0x3d, r28	; 61
	char buf[COMMAND_INPUT_BUFFER_SIZE];
	sprintf(buf, "\n\rGPIB Controller (Rev.%s) (c) spurtikus.de 2008-2015\n\r",
    26cc:	00 d0       	rcall	.+0      	; 0x26ce <printHelp+0x18>
    26ce:	00 d0       	rcall	.+0      	; 0x26d0 <printHelp+0x1a>
    26d0:	00 d0       	rcall	.+0      	; 0x26d2 <printHelp+0x1c>
    26d2:	ed b7       	in	r30, 0x3d	; 61
    26d4:	fe b7       	in	r31, 0x3e	; 62
    26d6:	31 96       	adiw	r30, 0x01	; 1
    26d8:	ce 01       	movw	r24, r28
    26da:	01 96       	adiw	r24, 0x01	; 1
    26dc:	91 83       	std	Z+1, r25	; 0x01
    26de:	80 83       	st	Z, r24
    26e0:	88 e0       	ldi	r24, 0x08	; 8
    26e2:	94 e0       	ldi	r25, 0x04	; 4
    26e4:	93 83       	std	Z+3, r25	; 0x03
    26e6:	82 83       	std	Z+2, r24	; 0x02
    26e8:	80 e4       	ldi	r24, 0x40	; 64
    26ea:	94 e0       	ldi	r25, 0x04	; 4
    26ec:	95 83       	std	Z+5, r25	; 0x05
    26ee:	84 83       	std	Z+4, r24	; 0x04
    26f0:	0e 94 0d 02 	call	0x41a	; 0x41a <sprintf>
    26f4:	8d b7       	in	r24, 0x3d	; 61
    26f6:	9e b7       	in	r25, 0x3e	; 62
    26f8:	06 96       	adiw	r24, 0x06	; 6
    26fa:	0f b6       	in	r0, 0x3f	; 63
    26fc:	f8 94       	cli
    26fe:	9e bf       	out	0x3e, r25	; 62
    2700:	0f be       	out	0x3f, r0	; 63
    2702:	8d bf       	out	0x3d, r24	; 61
	REVISION);
	uart_puts(buf);
    2704:	ce 01       	movw	r24, r28
    2706:	01 96       	adiw	r24, 0x01	; 1
    2708:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
	uart_puts_P("Internal commands:\n\r");
    270c:	83 ea       	ldi	r24, 0xA3	; 163
    270e:	92 e0       	ldi	r25, 0x02	; 2
    2710:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
	uart_puts(
    2714:	84 e4       	ldi	r24, 0x44	; 68
    2716:	94 e0       	ldi	r25, 0x04	; 4
    2718:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
			".a <primary> [<secondary>] - set prim./second. address of remote device\n\r");
	uart_puts_P(".s <secondary> - set secondary address of remote device\n\r");
    271c:	89 e6       	ldi	r24, 0x69	; 105
    271e:	92 e0       	ldi	r25, 0x02	; 2
    2720:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
	uart_puts_P(
    2724:	89 e2       	ldi	r24, 0x29	; 41
    2726:	92 e0       	ldi	r25, 0x02	; 2
    2728:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
			".+ <n> - add partner device address to list of known devices.\n\r");
	uart_puts_P(
    272c:	84 ee       	ldi	r24, 0xE4	; 228
    272e:	91 e0       	ldi	r25, 0x01	; 1
    2730:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
			".- <n> - remove partner device address from list of known devices.\n\r");
	uart_puts_P(".x - toggle Xon/Xoff flow control.\n\r");
    2734:	8f eb       	ldi	r24, 0xBF	; 191
    2736:	91 e0       	ldi	r25, 0x01	; 1
    2738:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
	uart_puts_P(".h - print help.\n\r");
    273c:	8c ea       	ldi	r24, 0xAC	; 172
    273e:	91 e0       	ldi	r25, 0x01	; 1
    2740:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
	uart_puts_P(".e - dump error queue.\n\r");
    2744:	83 e9       	ldi	r24, 0x93	; 147
    2746:	91 e0       	ldi	r25, 0x01	; 1
    2748:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
	uart_puts_P(".i - dump info about controller state.\n\r");
    274c:	8a e6       	ldi	r24, 0x6A	; 106
    274e:	91 e0       	ldi	r25, 0x01	; 1
    2750:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
}
    2754:	c0 5b       	subi	r28, 0xB0	; 176
    2756:	df 4f       	sbci	r29, 0xFF	; 255
    2758:	0f b6       	in	r0, 0x3f	; 63
    275a:	f8 94       	cli
    275c:	de bf       	out	0x3e, r29	; 62
    275e:	0f be       	out	0x3f, r0	; 63
    2760:	cd bf       	out	0x3d, r28	; 61
    2762:	cf 91       	pop	r28
    2764:	df 91       	pop	r29
    2766:	08 95       	ret

00002768 <state_machine>:
 * 2. send user entered command, if available, to listeners (act as talker, set devices to listeners)
 * 3. if command was a query, read the answer from device (become listener and set device to talker)
 * 4. check if SRQ occured and handle that
 *
 */
void state_machine() {
    2768:	df 93       	push	r29
    276a:	cf 93       	push	r28
    276c:	cd b7       	in	r28, 0x3d	; 61
    276e:	de b7       	in	r29, 0x3e	; 62
    2770:	c9 55       	subi	r28, 0x59	; 89
    2772:	d0 40       	sbci	r29, 0x00	; 0
    2774:	0f b6       	in	r0, 0x3f	; 63
    2776:	f8 94       	cli
    2778:	de bf       	out	0x3e, r29	; 62
    277a:	0f be       	out	0x3f, r0	; 63
    277c:	cd bf       	out	0x3d, r28	; 61
	int old_time = 0;
    277e:	1e 82       	std	Y+6, r1	; 0x06
    2780:	1d 82       	std	Y+5, r1	; 0x05
	uchar is_query = 0;
    2782:	1c 82       	std	Y+4, r1	; 0x04
	uchar do_prompt = 1;
    2784:	81 e0       	ldi	r24, 0x01	; 1
    2786:	8b 83       	std	Y+3, r24	; 0x03
	uchar ch;

	/** buffers used for commands and output strings */
	uchar buf[COMMAND_INPUT_BUFFER_SIZE];
	/** pointer in buffer */
	int buf_ptr = 0;
    2788:	fe 01       	movw	r30, r28
    278a:	e8 5a       	subi	r30, 0xA8	; 168
    278c:	ff 4f       	sbci	r31, 0xFF	; 255
    278e:	11 82       	std	Z+1, r1	; 0x01
    2790:	10 82       	st	Z, r1

	uchar state = S_INITIAL;
    2792:	81 e0       	ldi	r24, 0x01	; 1
    2794:	8a 83       	std	Y+2, r24	; 0x02
	for (;;) {
		if (state == S_INITIAL) {
    2796:	8a 81       	ldd	r24, Y+2	; 0x02
    2798:	81 30       	cpi	r24, 0x01	; 1
    279a:	49 f4       	brne	.+18     	; 0x27ae <state_machine+0x46>
			if (do_prompt) {
    279c:	8b 81       	ldd	r24, Y+3	; 0x03
    279e:	88 23       	and	r24, r24
    27a0:	31 f0       	breq	.+12     	; 0x27ae <state_machine+0x46>
				uart_puts("> ");
    27a2:	8e e8       	ldi	r24, 0x8E	; 142
    27a4:	94 e0       	ldi	r25, 0x04	; 4
    27a6:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <uart_puts>
				do_prompt = 0;
    27aa:	1b 82       	std	Y+3, r1	; 0x03
				is_query = 0;
    27ac:	1c 82       	std	Y+4, r1	; 0x04
			}
		}

		if (!input_char(&ch))
    27ae:	ce 01       	movw	r24, r28
    27b0:	07 96       	adiw	r24, 0x07	; 7
    27b2:	0e 94 81 0f 	call	0x1f02	; 0x1f02 <input_char>
    27b6:	88 23       	and	r24, r24
    27b8:	71 f3       	breq	.-36     	; 0x2796 <state_machine+0x2e>
			continue;

		// byte received. Decide with state what to do.

		if (state == S_INITIAL) {
    27ba:	8a 81       	ldd	r24, Y+2	; 0x02
    27bc:	81 30       	cpi	r24, 0x01	; 1
    27be:	41 f4       	brne	.+16     	; 0x27d0 <state_machine+0x68>
			// internal or external command?
			if (ch == '.') {
    27c0:	8f 81       	ldd	r24, Y+7	; 0x07
    27c2:	8e 32       	cpi	r24, 0x2E	; 46
    27c4:	19 f4       	brne	.+6      	; 0x27cc <state_machine+0x64>
				// internal command
				state = S_FIRST_BYTE_INT;
    27c6:	82 e0       	ldi	r24, 0x02	; 2
    27c8:	8a 83       	std	Y+2, r24	; 0x02
    27ca:	02 c0       	rjmp	.+4      	; 0x27d0 <state_machine+0x68>
			} else {
				// gpib command
				state = S_FIRST_BYTE_GPIB;
    27cc:	83 e0       	ldi	r24, 0x03	; 3
    27ce:	8a 83       	std	Y+2, r24	; 0x02

			}
		}

		if (state == S_FIRST_BYTE_INT) {
    27d0:	8a 81       	ldd	r24, Y+2	; 0x02
    27d2:	82 30       	cpi	r24, 0x02	; 2
    27d4:	59 f5       	brne	.+86     	; 0x282c <state_machine+0xc4>
			buf[0] = ch;
    27d6:	8f 81       	ldd	r24, Y+7	; 0x07
    27d8:	88 87       	std	Y+8, r24	; 0x08
			buf_ptr = 1;
    27da:	fe 01       	movw	r30, r28
    27dc:	e8 5a       	subi	r30, 0xA8	; 168
    27de:	ff 4f       	sbci	r31, 0xFF	; 255
    27e0:	81 e0       	ldi	r24, 0x01	; 1
    27e2:	90 e0       	ldi	r25, 0x00	; 0
    27e4:	91 83       	std	Z+1, r25	; 0x01
    27e6:	80 83       	st	Z, r24
			// send received character back depending on global flag
			if (rs232_remote_echo) {
    27e8:	80 91 91 04 	lds	r24, 0x0491
    27ec:	88 23       	and	r24, r24
    27ee:	19 f0       	breq	.+6      	; 0x27f6 <state_machine+0x8e>
				uart_putc((unsigned char) ch);
    27f0:	8f 81       	ldd	r24, Y+7	; 0x07
    27f2:	0e 94 65 16 	call	0x2cca	; 0x2cca <uart_putc>
			}
			// collect line until CR
			while (!input_process(buf, &buf_ptr))
    27f6:	ce 01       	movw	r24, r28
    27f8:	08 96       	adiw	r24, 0x08	; 8
    27fa:	9e 01       	movw	r18, r28
    27fc:	28 5a       	subi	r18, 0xA8	; 168
    27fe:	3f 4f       	sbci	r19, 0xFF	; 255
    2800:	b9 01       	movw	r22, r18
    2802:	0e 94 31 10 	call	0x2062	; 0x2062 <input_process>
    2806:	88 23       	and	r24, r24
    2808:	b1 f3       	breq	.-20     	; 0x27f6 <state_machine+0x8e>
				;
			uart_puts_P("\n\r");
    280a:	81 ef       	ldi	r24, 0xF1	; 241
    280c:	92 e0       	ldi	r25, 0x02	; 2
    280e:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
			// execute internal command
			handle_internal_commands(buf);
    2812:	ce 01       	movw	r24, r28
    2814:	08 96       	adiw	r24, 0x08	; 8
    2816:	0e 94 79 10 	call	0x20f2	; 0x20f2 <handle_internal_commands>
			// reset local vars
			state = S_INITIAL;
    281a:	81 e0       	ldi	r24, 0x01	; 1
    281c:	8a 83       	std	Y+2, r24	; 0x02
			buf_ptr = 0;
    281e:	fe 01       	movw	r30, r28
    2820:	e8 5a       	subi	r30, 0xA8	; 168
    2822:	ff 4f       	sbci	r31, 0xFF	; 255
    2824:	11 82       	std	Z+1, r1	; 0x01
    2826:	10 82       	st	Z, r1
			do_prompt = 1;
    2828:	81 e0       	ldi	r24, 0x01	; 1
    282a:	8b 83       	std	Y+3, r24	; 0x03
		}

		if (state == S_FIRST_BYTE_GPIB) {
    282c:	8a 81       	ldd	r24, Y+2	; 0x02
    282e:	83 30       	cpi	r24, 0x03	; 3
    2830:	d1 f4       	brne	.+52     	; 0x2866 <state_machine+0xfe>
			// GPIB command. Check if a partner was defined.
			if (gpib_get_partner_pad() == ADDRESS_NOT_SET) {
    2832:	0e 94 57 0d 	call	0x1aae	; 0x1aae <gpib_get_partner_pad>
    2836:	8f 3f       	cpi	r24, 0xFF	; 255
    2838:	79 f4       	brne	.+30     	; 0x2858 <state_machine+0xf0>
				uart_puts_P(
    283a:	8e eb       	ldi	r24, 0xBE	; 190
    283c:	92 e0       	ldi	r25, 0x02	; 2
    283e:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
						"Device address is not set. Can not send command.\n\r");
				// reset local vars
				state = S_INITIAL;
    2842:	81 e0       	ldi	r24, 0x01	; 1
    2844:	8a 83       	std	Y+2, r24	; 0x02
				buf_ptr = 0;
    2846:	fe 01       	movw	r30, r28
    2848:	e8 5a       	subi	r30, 0xA8	; 168
    284a:	ff 4f       	sbci	r31, 0xFF	; 255
    284c:	11 82       	std	Z+1, r1	; 0x01
    284e:	10 82       	st	Z, r1
				do_prompt = 1;
    2850:	81 e0       	ldi	r24, 0x01	; 1
    2852:	8b 83       	std	Y+3, r24	; 0x03
				is_query = 0;
    2854:	1c 82       	std	Y+4, r1	; 0x04
    2856:	07 c0       	rjmp	.+14     	; 0x2866 <state_machine+0xfe>
			} else {
				// write prologue
				state = S_SEND_BYTES;
    2858:	84 e0       	ldi	r24, 0x04	; 4
    285a:	8a 83       	std	Y+2, r24	; 0x02
				gpib_prepare_write();
    285c:	0e 94 3c 05 	call	0xa78	; 0xa78 <gpib_prepare_write>
				gpib_write_prologue(0);
    2860:	80 e0       	ldi	r24, 0x00	; 0
    2862:	0e 94 aa 07 	call	0xf54	; 0xf54 <gpib_write_prologue>
			}
		}

		if (state == S_SEND_BYTES) {
    2866:	8a 81       	ldd	r24, Y+2	; 0x02
    2868:	84 30       	cpi	r24, 0x04	; 4
    286a:	29 f5       	brne	.+74     	; 0x28b6 <state_machine+0x14e>
			// send received character back depending on global flag
			if (rs232_remote_echo) {
    286c:	80 91 91 04 	lds	r24, 0x0491
    2870:	88 23       	and	r24, r24
    2872:	19 f0       	breq	.+6      	; 0x287a <state_machine+0x112>
				uart_putc((unsigned char) ch);
    2874:	8f 81       	ldd	r24, Y+7	; 0x07
    2876:	0e 94 65 16 	call	0x2cca	; 0x2cca <uart_putc>
			}
			uchar isLastByte = (ch == ASCII_CODE_CR);
    287a:	8f 81       	ldd	r24, Y+7	; 0x07
    287c:	19 82       	std	Y+1, r1	; 0x01
    287e:	8d 30       	cpi	r24, 0x0D	; 13
    2880:	11 f4       	brne	.+4      	; 0x2886 <state_machine+0x11e>
    2882:	81 e0       	ldi	r24, 0x01	; 1
    2884:	89 83       	std	Y+1, r24	; 0x01
			gpib_write_byte(ch, isLastByte);
    2886:	8f 81       	ldd	r24, Y+7	; 0x07
    2888:	69 81       	ldd	r22, Y+1	; 0x01
    288a:	0e 94 63 08 	call	0x10c6	; 0x10c6 <gpib_write_byte>

			if (ch == '?') {
    288e:	8f 81       	ldd	r24, Y+7	; 0x07
    2890:	8f 33       	cpi	r24, 0x3F	; 63
    2892:	11 f4       	brne	.+4      	; 0x2898 <state_machine+0x130>
				is_query = 1;
    2894:	81 e0       	ldi	r24, 0x01	; 1
    2896:	8c 83       	std	Y+4, r24	; 0x04
			}

			if (isLastByte) {
    2898:	89 81       	ldd	r24, Y+1	; 0x01
    289a:	88 23       	and	r24, r24
    289c:	61 f0       	breq	.+24     	; 0x28b6 <state_machine+0x14e>
				uart_puts_P("\n\r");
    289e:	8b eb       	ldi	r24, 0xBB	; 187
    28a0:	92 e0       	ldi	r25, 0x02	; 2
    28a2:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
				if (is_query) {
    28a6:	8c 81       	ldd	r24, Y+4	; 0x04
    28a8:	88 23       	and	r24, r24
    28aa:	19 f0       	breq	.+6      	; 0x28b2 <state_machine+0x14a>
					//uart_puts("Query. Will check for answer.\n\r");
					state = S_GPIB_ANSWER;
    28ac:	85 e0       	ldi	r24, 0x05	; 5
    28ae:	8a 83       	std	Y+2, r24	; 0x02
    28b0:	02 c0       	rjmp	.+4      	; 0x28b6 <state_machine+0x14e>
				} else {
					//uart_puts("Command only.\n\r");
					state = S_GPIB_NO_ANSWER;
    28b2:	86 e0       	ldi	r24, 0x06	; 6
    28b4:	8a 83       	std	Y+2, r24	; 0x02
				}
			}
		}

		// write epilogue
		if (state == S_GPIB_ANSWER || state == S_GPIB_NO_ANSWER) {
    28b6:	8a 81       	ldd	r24, Y+2	; 0x02
    28b8:	85 30       	cpi	r24, 0x05	; 5
    28ba:	19 f0       	breq	.+6      	; 0x28c2 <state_machine+0x15a>
    28bc:	8a 81       	ldd	r24, Y+2	; 0x02
    28be:	86 30       	cpi	r24, 0x06	; 6
    28c0:	41 f4       	brne	.+16     	; 0x28d2 <state_machine+0x16a>
			gpib_write_epilogue(0);
    28c2:	80 e0       	ldi	r24, 0x00	; 0
    28c4:	0e 94 f9 07 	call	0xff2	; 0xff2 <gpib_write_epilogue>
			buf_ptr = 0;
    28c8:	fe 01       	movw	r30, r28
    28ca:	e8 5a       	subi	r30, 0xA8	; 168
    28cc:	ff 4f       	sbci	r31, 0xFF	; 255
    28ce:	11 82       	std	Z+1, r1	; 0x01
    28d0:	10 82       	st	Z, r1
		}

		// if we sent a query, read the answer
		if (state == S_GPIB_ANSWER) {
    28d2:	8a 81       	ldd	r24, Y+2	; 0x02
    28d4:	85 30       	cpi	r24, 0x05	; 5
    28d6:	21 f4       	brne	.+8      	; 0x28e0 <state_machine+0x178>
			receiveAnswer();
    28d8:	0e 94 82 12 	call	0x2504	; 0x2504 <receiveAnswer>
			state = S_FINAL;
    28dc:	87 e0       	ldi	r24, 0x07	; 7
    28de:	8a 83       	std	Y+2, r24	; 0x02
		}

		// finalize state machine
		if (state == S_GPIB_NO_ANSWER || state == S_FINAL) {
    28e0:	8a 81       	ldd	r24, Y+2	; 0x02
    28e2:	86 30       	cpi	r24, 0x06	; 6
    28e4:	19 f0       	breq	.+6      	; 0x28ec <state_machine+0x184>
    28e6:	8a 81       	ldd	r24, Y+2	; 0x02
    28e8:	87 30       	cpi	r24, 0x07	; 7
    28ea:	51 f4       	brne	.+20     	; 0x2900 <state_machine+0x198>
			// untalk/unlisten all partners
			gpib_untalkUnlisten();
    28ec:	0e 94 aa 05 	call	0xb54	; 0xb54 <gpib_untalkUnlisten>
			// some devices do not send cr,lf at command end, so create it always itself
			uart_puts_P("\n\r");
    28f0:	88 eb       	ldi	r24, 0xB8	; 184
    28f2:	92 e0       	ldi	r25, 0x02	; 2
    28f4:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <uart_puts_p>
			do_prompt = 1;
    28f8:	81 e0       	ldi	r24, 0x01	; 1
    28fa:	8b 83       	std	Y+3, r24	; 0x03
			state = S_INITIAL;
    28fc:	81 e0       	ldi	r24, 0x01	; 1
    28fe:	8a 83       	std	Y+2, r24	; 0x02
		}

		// SRQ detection - do this every time when time value s has changed
		// s is incremented every second. So we check once a second.
		if (srq_enabled && srq_occured(&old_time)) {
    2900:	80 91 93 04 	lds	r24, 0x0493
    2904:	88 23       	and	r24, r24
    2906:	09 f4       	brne	.+2      	; 0x290a <state_machine+0x1a2>
    2908:	46 cf       	rjmp	.-372    	; 0x2796 <state_machine+0x2e>
    290a:	ce 01       	movw	r24, r28
    290c:	05 96       	adiw	r24, 0x05	; 5
    290e:	0e 94 b4 12 	call	0x2568	; 0x2568 <srq_occured>
    2912:	88 23       	and	r24, r24
    2914:	09 f4       	brne	.+2      	; 0x2918 <state_machine+0x1b0>
    2916:	3f cf       	rjmp	.-386    	; 0x2796 <state_machine+0x2e>
			// TODO: make handle srq work again
			// the returned command_ready was interpreted to read in an answer
			// but this was turned of for new input loop
			// next two lines replace that but must be tested.
			if (handle_srq(buf, &buf_ptr)) {
    2918:	ce 01       	movw	r24, r28
    291a:	08 96       	adiw	r24, 0x08	; 8
    291c:	9e 01       	movw	r18, r28
    291e:	28 5a       	subi	r18, 0xA8	; 168
    2920:	3f 4f       	sbci	r19, 0xFF	; 255
    2922:	b9 01       	movw	r22, r18
    2924:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <handle_srq>
    2928:	88 23       	and	r24, r24
    292a:	09 f4       	brne	.+2      	; 0x292e <state_machine+0x1c6>
    292c:	34 cf       	rjmp	.-408    	; 0x2796 <state_machine+0x2e>
				state = S_GPIB_ANSWER;
    292e:	85 e0       	ldi	r24, 0x05	; 5
    2930:	8a 83       	std	Y+2, r24	; 0x02
    2932:	31 cf       	rjmp	.-414    	; 0x2796 <state_machine+0x2e>

00002934 <main>:
 * \brief Implementation of GPIB controller. Reads a command from RS232, sends it via bus.
 * If The command contains a '?', an answer from the device is expected and read in. The
 * answer then is printed out. If an SRQ occured, a serial poll is initiated.
 * 
 */
int main(void) {
    2934:	df 93       	push	r29
    2936:	cf 93       	push	r28
    2938:	cd b7       	in	r28, 0x3d	; 61
    293a:	de b7       	in	r29, 0x3e	; 62
	/*
	 *  Initialize UART library, pass baudrate and avr cpu clock 
	 *  with the macro UART_BAUD_SELECT()
	 */DI();
    293c:	8c e0       	ldi	r24, 0x0C	; 12
    293e:	90 e0       	ldi	r25, 0x00	; 0
    2940:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <uart_init>

	/*
	 * now enable interrupt, since UART and TIMER library is interrupt controlled
	 */sei();
    2944:	78 94       	sei

	/** print some usage infos */
	printHelp();
    2946:	0e 94 5b 13 	call	0x26b6	; 0x26b6 <printHelp>

	// init timer for timeout detection
	timer16_init();
    294a:	0e 94 dc 14 	call	0x29b8	; 0x29b8 <timer16_init>

	// init gpib lines
	gpib_init();
    294e:	0e 94 e5 04 	call	0x9ca	; 0x9ca <gpib_init>
	// init controller part - assign bus 
	gpib_controller_assign(0x00);
    2952:	80 e0       	ldi	r24, 0x00	; 0
    2954:	0e 94 b4 06 	call	0xd68	; 0xd68 <gpib_controller_assign>

	if (xonXoffMode) {
    2958:	80 91 92 04 	lds	r24, 0x0492
    295c:	88 23       	and	r24, r24
    295e:	19 f0       	breq	.+6      	; 0x2966 <main+0x32>
		uart_set_flow_control(FLOWCONTROL_XONXOFF);
    2960:	81 e0       	ldi	r24, 0x01	; 1
    2962:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <uart_set_flow_control>
	}

	// state machine loops forever
	state_machine();
    2966:	0e 94 b4 13 	call	0x2768	; 0x2768 <state_machine>
    296a:	80 e0       	ldi	r24, 0x00	; 0
    296c:	90 e0       	ldi	r25, 0x00	; 0
}
    296e:	cf 91       	pop	r28
    2970:	df 91       	pop	r29
    2972:	08 95       	ret

00002974 <__vector_7>:

/**
 * Interrupt Service Routine - do not call directly
 *  This routine is called when the Timer Value TCNT1 reaches the Output Compare Register Value OCR1A
 */ 
ISR(TIMER1_COMPA_vect) {
    2974:	1f 92       	push	r1
    2976:	0f 92       	push	r0
    2978:	0f b6       	in	r0, 0x3f	; 63
    297a:	0f 92       	push	r0
    297c:	11 24       	eor	r1, r1
    297e:	8f 93       	push	r24
    2980:	df 93       	push	r29
    2982:	cf 93       	push	r28
    2984:	cd b7       	in	r28, 0x3d	; 61
    2986:	de b7       	in	r29, 0x3e	; 62
#if XTAL_CPU % DEBOUNCE
	OCR1A = XTAL_CPU / DEBOUNCE - 1;
#endif
	if (--timer==0) {
    2988:	80 91 04 06 	lds	r24, 0x0604
    298c:	81 50       	subi	r24, 0x01	; 1
    298e:	80 93 04 06 	sts	0x0604, r24
    2992:	80 91 04 06 	lds	r24, 0x0604
    2996:	88 23       	and	r24, r24
    2998:	39 f4       	brne	.+14     	; 0x29a8 <__vector_7+0x34>
		timer=(uint8_t) DEBOUNCE;
    299a:	10 92 04 06 	sts	0x0604, r1
		s++;
    299e:	80 91 05 06 	lds	r24, 0x0605
    29a2:	8f 5f       	subi	r24, 0xFF	; 255
    29a4:	80 93 05 06 	sts	0x0605, r24
#if XTAL_CPU % DEBOUNCE
		OCR1A = XTAL_CPU / DEBOUNCE + XTAL_CPU % DEBOUNCE - 1;
#endif
	}
}
    29a8:	cf 91       	pop	r28
    29aa:	df 91       	pop	r29
    29ac:	8f 91       	pop	r24
    29ae:	0f 90       	pop	r0
    29b0:	0f be       	out	0x3f, r0	; 63
    29b2:	0f 90       	pop	r0
    29b4:	1f 90       	pop	r1
    29b6:	18 95       	reti

000029b8 <timer16_init>:
/**
 * Timer initialisation.
 *  \brief initializes all registers ands sets second value 's' to zero. Timer is immediately
 * started.
 */ 
void timer16_init( void ) {
    29b8:	df 93       	push	r29
    29ba:	cf 93       	push	r28
    29bc:	cd b7       	in	r28, 0x3d	; 61
    29be:	de b7       	in	r29, 0x3e	; 62

	// OCR1A=XTAL/DEBOUNCE-1 -> Bei Erreichen dieses Wertes (31249) wird die ISR besucht
	// die ISR wird also alle 1/256s aufgerufen. Wenn man dort also bis 256 hochzhlt, ist genau
	// 1 Sekunde um! 256 ist der Wert der Variable timer und wird ber das define DEBOUNCE festgelegt

	TCCR1B = (1<<CS10) ^ (1<<WGM12);	// Prescaler of 1 | CTC mode
    29c0:	ee e4       	ldi	r30, 0x4E	; 78
    29c2:	f0 e0       	ldi	r31, 0x00	; 0
    29c4:	89 e0       	ldi	r24, 0x09	; 9
    29c6:	80 83       	st	Z, r24
	OCR1A  = F_CPU/DEBOUNCE-1;		// Output compare register value 
    29c8:	ea e4       	ldi	r30, 0x4A	; 74
    29ca:	f0 e0       	ldi	r31, 0x00	; 0
    29cc:	81 e1       	ldi	r24, 0x11	; 17
    29ce:	9a e7       	ldi	r25, 0x7A	; 122
    29d0:	91 83       	std	Z+1, r25	; 0x01
    29d2:	80 83       	st	Z, r24
	TCNT1 = 0; // Start value for timer register
    29d4:	ec e4       	ldi	r30, 0x4C	; 76
    29d6:	f0 e0       	ldi	r31, 0x00	; 0
    29d8:	11 82       	std	Z+1, r1	; 0x01
    29da:	10 82       	st	Z, r1
	s=0; // Initialize second value (s) to zero
    29dc:	10 92 05 06 	sts	0x0605, r1
	timer = (uint8_t)DEBOUNCE; 
    29e0:	10 92 04 06 	sts	0x0604, r1
	TIMSK |= (1<<OCIE1A);		// activate timer interrupts which starts timer run
    29e4:	a9 e5       	ldi	r26, 0x59	; 89
    29e6:	b0 e0       	ldi	r27, 0x00	; 0
    29e8:	e9 e5       	ldi	r30, 0x59	; 89
    29ea:	f0 e0       	ldi	r31, 0x00	; 0
    29ec:	80 81       	ld	r24, Z
    29ee:	80 61       	ori	r24, 0x10	; 16
    29f0:	8c 93       	st	X, r24
}
    29f2:	cf 91       	pop	r28
    29f4:	df 91       	pop	r29
    29f6:	08 95       	ret

000029f8 <uart_set_flow_control>:
/** number of chars in rx buffer */
static volatile unsigned char chars_in_rx_buffer = 0;

void SendOutOfBand(unsigned char c);

void uart_set_flow_control(unsigned char _flowControl) {
    29f8:	df 93       	push	r29
    29fa:	cf 93       	push	r28
    29fc:	0f 92       	push	r0
    29fe:	cd b7       	in	r28, 0x3d	; 61
    2a00:	de b7       	in	r29, 0x3e	; 62
    2a02:	89 83       	std	Y+1, r24	; 0x01
	flowControl = _flowControl;
    2a04:	89 81       	ldd	r24, Y+1	; 0x01
    2a06:	80 93 a7 04 	sts	0x04A7, r24
}
    2a0a:	0f 90       	pop	r0
    2a0c:	cf 91       	pop	r28
    2a0e:	df 91       	pop	r29
    2a10:	08 95       	ret

00002a12 <uart_get_flow_control>:

unsigned char uart_get_flow_control() {
    2a12:	df 93       	push	r29
    2a14:	cf 93       	push	r28
    2a16:	cd b7       	in	r28, 0x3d	; 61
    2a18:	de b7       	in	r29, 0x3e	; 62
	return flowControl;
    2a1a:	80 91 a7 04 	lds	r24, 0x04A7
}
    2a1e:	cf 91       	pop	r28
    2a20:	df 91       	pop	r29
    2a22:	08 95       	ret

00002a24 <__vector_13>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
 Function: UART Receive Complete interrupt
 Purpose:  called when the UART has received a character
 **************************************************************************/
{
    2a24:	1f 92       	push	r1
    2a26:	0f 92       	push	r0
    2a28:	0f b6       	in	r0, 0x3f	; 63
    2a2a:	0f 92       	push	r0
    2a2c:	11 24       	eor	r1, r1
    2a2e:	2f 93       	push	r18
    2a30:	3f 93       	push	r19
    2a32:	4f 93       	push	r20
    2a34:	5f 93       	push	r21
    2a36:	6f 93       	push	r22
    2a38:	7f 93       	push	r23
    2a3a:	8f 93       	push	r24
    2a3c:	9f 93       	push	r25
    2a3e:	af 93       	push	r26
    2a40:	bf 93       	push	r27
    2a42:	ef 93       	push	r30
    2a44:	ff 93       	push	r31
    2a46:	df 93       	push	r29
    2a48:	cf 93       	push	r28
    2a4a:	00 d0       	rcall	.+0      	; 0x2a4c <__vector_13+0x28>
    2a4c:	00 d0       	rcall	.+0      	; 0x2a4e <__vector_13+0x2a>
    2a4e:	cd b7       	in	r28, 0x3d	; 61
    2a50:	de b7       	in	r29, 0x3e	; 62
	unsigned char data;
	unsigned char usr;
	unsigned char lastRxError;

	/* read UART status register and UART data register */
	usr = UART0_STATUS;
    2a52:	eb e2       	ldi	r30, 0x2B	; 43
    2a54:	f0 e0       	ldi	r31, 0x00	; 0
    2a56:	80 81       	ld	r24, Z
    2a58:	8a 83       	std	Y+2, r24	; 0x02
	data = UART0_DATA;
    2a5a:	ec e2       	ldi	r30, 0x2C	; 44
    2a5c:	f0 e0       	ldi	r31, 0x00	; 0
    2a5e:	80 81       	ld	r24, Z
    2a60:	8b 83       	std	Y+3, r24	; 0x03

	/* */
#if defined( AT90_UART )
	lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
	lastRxError = (usr & (_BV(FE) | _BV(DOR)));
    2a62:	8a 81       	ldd	r24, Y+2	; 0x02
    2a64:	88 71       	andi	r24, 0x18	; 24
    2a66:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
	lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif

	/* calculate buffer index */
	tmphead = (UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    2a68:	80 91 4d 05 	lds	r24, 0x054D
    2a6c:	8f 5f       	subi	r24, 0xFF	; 255
    2a6e:	8f 77       	andi	r24, 0x7F	; 127
    2a70:	8c 83       	std	Y+4, r24	; 0x04

	if (tmphead == UART_RxTail) {
    2a72:	90 91 4e 05 	lds	r25, 0x054E
    2a76:	8c 81       	ldd	r24, Y+4	; 0x04
    2a78:	89 17       	cp	r24, r25
    2a7a:	19 f4       	brne	.+6      	; 0x2a82 <__vector_13+0x5e>
		/* error: receive buffer overflow */
		lastRxError = UART_BUFFER_OVERFLOW >> 8;
    2a7c:	82 e0       	ldi	r24, 0x02	; 2
    2a7e:	89 83       	std	Y+1, r24	; 0x01
    2a80:	10 c0       	rjmp	.+32     	; 0x2aa2 <__vector_13+0x7e>
	} else {
		/* store new index */
		UART_RxHead = tmphead;
    2a82:	8c 81       	ldd	r24, Y+4	; 0x04
    2a84:	80 93 4d 05 	sts	0x054D, r24
		/* store received data in buffer */
		UART_RxBuf[tmphead] = data;
    2a88:	8c 81       	ldd	r24, Y+4	; 0x04
    2a8a:	88 2f       	mov	r24, r24
    2a8c:	90 e0       	ldi	r25, 0x00	; 0
    2a8e:	fc 01       	movw	r30, r24
    2a90:	e5 53       	subi	r30, 0x35	; 53
    2a92:	fb 4f       	sbci	r31, 0xFB	; 251
    2a94:	8b 81       	ldd	r24, Y+3	; 0x03
    2a96:	80 83       	st	Z, r24
		chars_in_rx_buffer++;
    2a98:	80 91 aa 04 	lds	r24, 0x04AA
    2a9c:	8f 5f       	subi	r24, 0xFF	; 255
    2a9e:	80 93 aa 04 	sts	0x04AA, r24
	}

	if (flowControl == FLOWCONTROL_XONXOFF
    2aa2:	80 91 a7 04 	lds	r24, 0x04A7
    2aa6:	81 30       	cpi	r24, 0x01	; 1
    2aa8:	99 f4       	brne	.+38     	; 0x2ad0 <__vector_13+0xac>
    2aaa:	80 91 aa 04 	lds	r24, 0x04AA
    2aae:	81 36       	cpi	r24, 0x61	; 97
    2ab0:	78 f0       	brcs	.+30     	; 0x2ad0 <__vector_13+0xac>
			&& chars_in_rx_buffer > UART_RX_BUFFER_MAX_MARK) {
		/* immediately send XOFF */
		oob_event = 1;
    2ab2:	81 e0       	ldi	r24, 0x01	; 1
    2ab4:	80 93 a8 04 	sts	0x04A8, r24
		if (!after_xoff_sent) {
    2ab8:	80 91 a9 04 	lds	r24, 0x04A9
    2abc:	88 23       	and	r24, r24
    2abe:	31 f4       	brne	.+12     	; 0x2acc <__vector_13+0xa8>
			SendOutOfBand(XOFF);
    2ac0:	83 e1       	ldi	r24, 0x13	; 19
    2ac2:	0e 94 82 15 	call	0x2b04	; 0x2b04 <SendOutOfBand>
			after_xoff_sent = 1;
    2ac6:	81 e0       	ldi	r24, 0x01	; 1
    2ac8:	80 93 a9 04 	sts	0x04A9, r24
		}
		oob_event = 0;
    2acc:	10 92 a8 04 	sts	0x04A8, r1
	}

	UART_LastRxError = lastRxError;
    2ad0:	89 81       	ldd	r24, Y+1	; 0x01
    2ad2:	80 93 4f 05 	sts	0x054F, r24
}
    2ad6:	0f 90       	pop	r0
    2ad8:	0f 90       	pop	r0
    2ada:	0f 90       	pop	r0
    2adc:	0f 90       	pop	r0
    2ade:	cf 91       	pop	r28
    2ae0:	df 91       	pop	r29
    2ae2:	ff 91       	pop	r31
    2ae4:	ef 91       	pop	r30
    2ae6:	bf 91       	pop	r27
    2ae8:	af 91       	pop	r26
    2aea:	9f 91       	pop	r25
    2aec:	8f 91       	pop	r24
    2aee:	7f 91       	pop	r23
    2af0:	6f 91       	pop	r22
    2af2:	5f 91       	pop	r21
    2af4:	4f 91       	pop	r20
    2af6:	3f 91       	pop	r19
    2af8:	2f 91       	pop	r18
    2afa:	0f 90       	pop	r0
    2afc:	0f be       	out	0x3f, r0	; 63
    2afe:	0f 90       	pop	r0
    2b00:	1f 90       	pop	r1
    2b02:	18 95       	reti

00002b04 <SendOutOfBand>:

void SendOutOfBand(unsigned char c) {
    2b04:	df 93       	push	r29
    2b06:	cf 93       	push	r28
    2b08:	0f 92       	push	r0
    2b0a:	cd b7       	in	r28, 0x3d	; 61
    2b0c:	de b7       	in	r29, 0x3e	; 62
    2b0e:	89 83       	std	Y+1, r24	; 0x01
	while (!(UCSRA & (1 << UDRE)))
    2b10:	eb e2       	ldi	r30, 0x2B	; 43
    2b12:	f0 e0       	ldi	r31, 0x00	; 0
    2b14:	80 81       	ld	r24, Z
    2b16:	88 2f       	mov	r24, r24
    2b18:	90 e0       	ldi	r25, 0x00	; 0
    2b1a:	80 72       	andi	r24, 0x20	; 32
    2b1c:	90 70       	andi	r25, 0x00	; 0
    2b1e:	00 97       	sbiw	r24, 0x00	; 0
    2b20:	b9 f3       	breq	.-18     	; 0x2b10 <SendOutOfBand+0xc>
		;
	UDR = c;
    2b22:	ec e2       	ldi	r30, 0x2C	; 44
    2b24:	f0 e0       	ldi	r31, 0x00	; 0
    2b26:	89 81       	ldd	r24, Y+1	; 0x01
    2b28:	80 83       	st	Z, r24
}
    2b2a:	0f 90       	pop	r0
    2b2c:	cf 91       	pop	r28
    2b2e:	df 91       	pop	r29
    2b30:	08 95       	ret

00002b32 <__vector_14>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
 Function: UART Data Register Empty interrupt
 Purpose:  called when the UART is ready to transmit the next byte
 **************************************************************************/
{
    2b32:	1f 92       	push	r1
    2b34:	0f 92       	push	r0
    2b36:	0f b6       	in	r0, 0x3f	; 63
    2b38:	0f 92       	push	r0
    2b3a:	11 24       	eor	r1, r1
    2b3c:	8f 93       	push	r24
    2b3e:	9f 93       	push	r25
    2b40:	af 93       	push	r26
    2b42:	bf 93       	push	r27
    2b44:	ef 93       	push	r30
    2b46:	ff 93       	push	r31
    2b48:	df 93       	push	r29
    2b4a:	cf 93       	push	r28
    2b4c:	0f 92       	push	r0
    2b4e:	cd b7       	in	r28, 0x3d	; 61
    2b50:	de b7       	in	r29, 0x3e	; 62
	unsigned char tmptail;

	if (oob_event) {
    2b52:	80 91 a8 04 	lds	r24, 0x04A8
    2b56:	88 23       	and	r24, r24
    2b58:	01 f5       	brne	.+64     	; 0x2b9a <__vector_14+0x68>
		/* suppress transmitting during oob handling */
		return;
	}
	if (UART_TxHead != UART_TxTail) {
    2b5a:	90 91 4b 05 	lds	r25, 0x054B
    2b5e:	80 91 4c 05 	lds	r24, 0x054C
    2b62:	98 17       	cp	r25, r24
    2b64:	99 f0       	breq	.+38     	; 0x2b8c <__vector_14+0x5a>
		/* calculate and store new buffer index */
		tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    2b66:	80 91 4c 05 	lds	r24, 0x054C
    2b6a:	8f 5f       	subi	r24, 0xFF	; 255
    2b6c:	8f 71       	andi	r24, 0x1F	; 31
    2b6e:	89 83       	std	Y+1, r24	; 0x01
		UART_TxTail = tmptail;
    2b70:	89 81       	ldd	r24, Y+1	; 0x01
    2b72:	80 93 4c 05 	sts	0x054C, r24
		/* get one byte from buffer and write it to UART */
		UART0_DATA = UART_TxBuf[tmptail]; /* start transmission */
    2b76:	ac e2       	ldi	r26, 0x2C	; 44
    2b78:	b0 e0       	ldi	r27, 0x00	; 0
    2b7a:	89 81       	ldd	r24, Y+1	; 0x01
    2b7c:	88 2f       	mov	r24, r24
    2b7e:	90 e0       	ldi	r25, 0x00	; 0
    2b80:	fc 01       	movw	r30, r24
    2b82:	e5 55       	subi	r30, 0x55	; 85
    2b84:	fb 4f       	sbci	r31, 0xFB	; 251
    2b86:	80 81       	ld	r24, Z
    2b88:	8c 93       	st	X, r24
    2b8a:	07 c0       	rjmp	.+14     	; 0x2b9a <__vector_14+0x68>
	} else {
		/* tx buffer empty, disable UDRE interrupt */
		UART0_CONTROL &= ~_BV(UART0_UDRIE);
    2b8c:	aa e2       	ldi	r26, 0x2A	; 42
    2b8e:	b0 e0       	ldi	r27, 0x00	; 0
    2b90:	ea e2       	ldi	r30, 0x2A	; 42
    2b92:	f0 e0       	ldi	r31, 0x00	; 0
    2b94:	80 81       	ld	r24, Z
    2b96:	8f 7d       	andi	r24, 0xDF	; 223
    2b98:	8c 93       	st	X, r24
	}
}
    2b9a:	0f 90       	pop	r0
    2b9c:	cf 91       	pop	r28
    2b9e:	df 91       	pop	r29
    2ba0:	ff 91       	pop	r31
    2ba2:	ef 91       	pop	r30
    2ba4:	bf 91       	pop	r27
    2ba6:	af 91       	pop	r26
    2ba8:	9f 91       	pop	r25
    2baa:	8f 91       	pop	r24
    2bac:	0f 90       	pop	r0
    2bae:	0f be       	out	0x3f, r0	; 63
    2bb0:	0f 90       	pop	r0
    2bb2:	1f 90       	pop	r1
    2bb4:	18 95       	reti

00002bb6 <uart_init>:
 Function: uart_init()
 Purpose:  initialize UART and set baudrate
 Input:    baudrate using macro UART_BAUD_SELECT()
 Returns:  none
 **************************************************************************/
void uart_init(unsigned int baudrate) {
    2bb6:	df 93       	push	r29
    2bb8:	cf 93       	push	r28
    2bba:	00 d0       	rcall	.+0      	; 0x2bbc <uart_init+0x6>
    2bbc:	cd b7       	in	r28, 0x3d	; 61
    2bbe:	de b7       	in	r29, 0x3e	; 62
    2bc0:	9a 83       	std	Y+2, r25	; 0x02
    2bc2:	89 83       	std	Y+1, r24	; 0x01
	UART_TxHead = 0;
    2bc4:	10 92 4b 05 	sts	0x054B, r1
	UART_TxTail = 0;
    2bc8:	10 92 4c 05 	sts	0x054C, r1
	UART_RxHead = 0;
    2bcc:	10 92 4d 05 	sts	0x054D, r1
	UART_RxTail = 0;
    2bd0:	10 92 4e 05 	sts	0x054E, r1
	/* enable UART receiver and transmmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
	/* Set baud rate */
	if (baudrate & 0x8000) {
    2bd4:	89 81       	ldd	r24, Y+1	; 0x01
    2bd6:	9a 81       	ldd	r25, Y+2	; 0x02
    2bd8:	99 23       	and	r25, r25
    2bda:	4c f4       	brge	.+18     	; 0x2bee <uart_init+0x38>
		UART0_STATUS = (1 << U2X);  //Enable 2x speed
    2bdc:	eb e2       	ldi	r30, 0x2B	; 43
    2bde:	f0 e0       	ldi	r31, 0x00	; 0
    2be0:	82 e0       	ldi	r24, 0x02	; 2
    2be2:	80 83       	st	Z, r24
		baudrate &= ~0x8000;
    2be4:	89 81       	ldd	r24, Y+1	; 0x01
    2be6:	9a 81       	ldd	r25, Y+2	; 0x02
    2be8:	9f 77       	andi	r25, 0x7F	; 127
    2bea:	9a 83       	std	Y+2, r25	; 0x02
    2bec:	89 83       	std	Y+1, r24	; 0x01
	}
	UBRRH = (unsigned char) (baudrate >> 8);
    2bee:	e0 e4       	ldi	r30, 0x40	; 64
    2bf0:	f0 e0       	ldi	r31, 0x00	; 0
    2bf2:	89 81       	ldd	r24, Y+1	; 0x01
    2bf4:	9a 81       	ldd	r25, Y+2	; 0x02
    2bf6:	89 2f       	mov	r24, r25
    2bf8:	99 27       	eor	r25, r25
    2bfa:	80 83       	st	Z, r24
	UBRRL = (unsigned char) baudrate;
    2bfc:	e9 e2       	ldi	r30, 0x29	; 41
    2bfe:	f0 e0       	ldi	r31, 0x00	; 0
    2c00:	89 81       	ldd	r24, Y+1	; 0x01
    2c02:	80 83       	st	Z, r24

	/* Enable USART receiver and transmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE) | (1 << RXEN) | (1 << TXEN);
    2c04:	ea e2       	ldi	r30, 0x2A	; 42
    2c06:	f0 e0       	ldi	r31, 0x00	; 0
    2c08:	88 e9       	ldi	r24, 0x98	; 152
    2c0a:	80 83       	st	Z, r24

	/* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL
	UCSRC = (1 << URSEL) | (3 << UCSZ0);
    2c0c:	e0 e4       	ldi	r30, 0x40	; 64
    2c0e:	f0 e0       	ldi	r31, 0x00	; 0
    2c10:	86 e8       	ldi	r24, 0x86	; 134
    2c12:	80 83       	st	Z, r24
	/* Enable UART receiver and transmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
    2c14:	0f 90       	pop	r0
    2c16:	0f 90       	pop	r0
    2c18:	cf 91       	pop	r28
    2c1a:	df 91       	pop	r29
    2c1c:	08 95       	ret

00002c1e <uart_getc>:
 Function: uart_getc()
 Purpose:  return byte from ringbuffer
 Returns:  lower byte:  received byte from ringbuffer
 higher byte: last receive error
 **************************************************************************/
unsigned int uart_getc(void) {
    2c1e:	df 93       	push	r29
    2c20:	cf 93       	push	r28
    2c22:	00 d0       	rcall	.+0      	; 0x2c24 <uart_getc+0x6>
    2c24:	00 d0       	rcall	.+0      	; 0x2c26 <uart_getc+0x8>
    2c26:	cd b7       	in	r28, 0x3d	; 61
    2c28:	de b7       	in	r29, 0x3e	; 62
	unsigned char tmptail;
	unsigned char data;

	if (UART_RxHead == UART_RxTail) {
    2c2a:	90 91 4d 05 	lds	r25, 0x054D
    2c2e:	80 91 4e 05 	lds	r24, 0x054E
    2c32:	98 17       	cp	r25, r24
    2c34:	29 f4       	brne	.+10     	; 0x2c40 <uart_getc+0x22>
		return UART_NO_DATA; /* no data available */
    2c36:	80 e0       	ldi	r24, 0x00	; 0
    2c38:	91 e0       	ldi	r25, 0x01	; 1
    2c3a:	9c 83       	std	Y+4, r25	; 0x04
    2c3c:	8b 83       	std	Y+3, r24	; 0x03
    2c3e:	3c c0       	rjmp	.+120    	; 0x2cb8 <uart_getc+0x9a>
	}

	/* calculate /store buffer index */
	tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
    2c40:	80 91 4e 05 	lds	r24, 0x054E
    2c44:	8f 5f       	subi	r24, 0xFF	; 255
    2c46:	8f 77       	andi	r24, 0x7F	; 127
    2c48:	8a 83       	std	Y+2, r24	; 0x02
	UART_RxTail = tmptail;
    2c4a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c4c:	80 93 4e 05 	sts	0x054E, r24

	/* get data from receive buffer */
	data = UART_RxBuf[tmptail];
    2c50:	8a 81       	ldd	r24, Y+2	; 0x02
    2c52:	88 2f       	mov	r24, r24
    2c54:	90 e0       	ldi	r25, 0x00	; 0
    2c56:	fc 01       	movw	r30, r24
    2c58:	e5 53       	subi	r30, 0x35	; 53
    2c5a:	fb 4f       	sbci	r31, 0xFB	; 251
    2c5c:	80 81       	ld	r24, Z
    2c5e:	89 83       	std	Y+1, r24	; 0x01
	if (chars_in_rx_buffer > 0) {
    2c60:	80 91 aa 04 	lds	r24, 0x04AA
    2c64:	88 23       	and	r24, r24
    2c66:	29 f0       	breq	.+10     	; 0x2c72 <uart_getc+0x54>
		chars_in_rx_buffer--;
    2c68:	80 91 aa 04 	lds	r24, 0x04AA
    2c6c:	81 50       	subi	r24, 0x01	; 1
    2c6e:	80 93 aa 04 	sts	0x04AA, r24
	}
	if ((flowControl == FLOWCONTROL_XONXOFF) && after_xoff_sent) {
    2c72:	80 91 a7 04 	lds	r24, 0x04A7
    2c76:	81 30       	cpi	r24, 0x01	; 1
    2c78:	91 f4       	brne	.+36     	; 0x2c9e <uart_getc+0x80>
    2c7a:	80 91 a9 04 	lds	r24, 0x04A9
    2c7e:	88 23       	and	r24, r24
    2c80:	71 f0       	breq	.+28     	; 0x2c9e <uart_getc+0x80>
		if (chars_in_rx_buffer <= UART_RX_BUFFER_MIN_MARK) {
    2c82:	80 91 aa 04 	lds	r24, 0x04AA
    2c86:	81 31       	cpi	r24, 0x11	; 17
    2c88:	50 f4       	brcc	.+20     	; 0x2c9e <uart_getc+0x80>
			/* immediately send XON */
			oob_event = 1;
    2c8a:	81 e0       	ldi	r24, 0x01	; 1
    2c8c:	80 93 a8 04 	sts	0x04A8, r24
			SendOutOfBand(XON);
    2c90:	81 e1       	ldi	r24, 0x11	; 17
    2c92:	0e 94 82 15 	call	0x2b04	; 0x2b04 <SendOutOfBand>
			after_xoff_sent = 0;
    2c96:	10 92 a9 04 	sts	0x04A9, r1
			oob_event = 0;
    2c9a:	10 92 a8 04 	sts	0x04A8, r1
		}
	}

	return (UART_LastRxError << 8) + data;
    2c9e:	80 91 4f 05 	lds	r24, 0x054F
    2ca2:	88 2f       	mov	r24, r24
    2ca4:	90 e0       	ldi	r25, 0x00	; 0
    2ca6:	38 2f       	mov	r19, r24
    2ca8:	22 27       	eor	r18, r18
    2caa:	89 81       	ldd	r24, Y+1	; 0x01
    2cac:	88 2f       	mov	r24, r24
    2cae:	90 e0       	ldi	r25, 0x00	; 0
    2cb0:	82 0f       	add	r24, r18
    2cb2:	93 1f       	adc	r25, r19
    2cb4:	9c 83       	std	Y+4, r25	; 0x04
    2cb6:	8b 83       	std	Y+3, r24	; 0x03
    2cb8:	8b 81       	ldd	r24, Y+3	; 0x03
    2cba:	9c 81       	ldd	r25, Y+4	; 0x04

}/* uart_getc */
    2cbc:	0f 90       	pop	r0
    2cbe:	0f 90       	pop	r0
    2cc0:	0f 90       	pop	r0
    2cc2:	0f 90       	pop	r0
    2cc4:	cf 91       	pop	r28
    2cc6:	df 91       	pop	r29
    2cc8:	08 95       	ret

00002cca <uart_putc>:
 Function: uart_putc()
 Purpose:  write byte to ringbuffer for transmitting via UART
 Input:    byte to be transmitted
 Returns:  none
 **************************************************************************/
void uart_putc(unsigned char data) {
    2cca:	df 93       	push	r29
    2ccc:	cf 93       	push	r28
    2cce:	00 d0       	rcall	.+0      	; 0x2cd0 <uart_putc+0x6>
    2cd0:	cd b7       	in	r28, 0x3d	; 61
    2cd2:	de b7       	in	r29, 0x3e	; 62
    2cd4:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char tmphead;

	tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    2cd6:	80 91 4b 05 	lds	r24, 0x054B
    2cda:	8f 5f       	subi	r24, 0xFF	; 255
    2cdc:	8f 71       	andi	r24, 0x1F	; 31
    2cde:	89 83       	std	Y+1, r24	; 0x01

	while (tmphead == UART_TxTail) {
    2ce0:	90 91 4c 05 	lds	r25, 0x054C
    2ce4:	89 81       	ldd	r24, Y+1	; 0x01
    2ce6:	89 17       	cp	r24, r25
    2ce8:	d9 f3       	breq	.-10     	; 0x2ce0 <uart_putc+0x16>
		;/* wait for free space in buffer */
	}

	UART_TxBuf[tmphead] = data;
    2cea:	89 81       	ldd	r24, Y+1	; 0x01
    2cec:	88 2f       	mov	r24, r24
    2cee:	90 e0       	ldi	r25, 0x00	; 0
    2cf0:	fc 01       	movw	r30, r24
    2cf2:	e5 55       	subi	r30, 0x55	; 85
    2cf4:	fb 4f       	sbci	r31, 0xFB	; 251
    2cf6:	8a 81       	ldd	r24, Y+2	; 0x02
    2cf8:	80 83       	st	Z, r24
	UART_TxHead = tmphead;
    2cfa:	89 81       	ldd	r24, Y+1	; 0x01
    2cfc:	80 93 4b 05 	sts	0x054B, r24

	/* enable UDRE interrupt */
	UART0_CONTROL |= _BV(UART0_UDRIE);
    2d00:	aa e2       	ldi	r26, 0x2A	; 42
    2d02:	b0 e0       	ldi	r27, 0x00	; 0
    2d04:	ea e2       	ldi	r30, 0x2A	; 42
    2d06:	f0 e0       	ldi	r31, 0x00	; 0
    2d08:	80 81       	ld	r24, Z
    2d0a:	80 62       	ori	r24, 0x20	; 32
    2d0c:	8c 93       	st	X, r24

}/* uart_putc */
    2d0e:	0f 90       	pop	r0
    2d10:	0f 90       	pop	r0
    2d12:	cf 91       	pop	r28
    2d14:	df 91       	pop	r29
    2d16:	08 95       	ret

00002d18 <uart_puts>:
 Function: uart_puts()
 Purpose:  transmit string to UART
 Input:    string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts(const char *s) {
    2d18:	df 93       	push	r29
    2d1a:	cf 93       	push	r28
    2d1c:	00 d0       	rcall	.+0      	; 0x2d1e <uart_puts+0x6>
    2d1e:	cd b7       	in	r28, 0x3d	; 61
    2d20:	de b7       	in	r29, 0x3e	; 62
    2d22:	9a 83       	std	Y+2, r25	; 0x02
    2d24:	89 83       	std	Y+1, r24	; 0x01
    2d26:	0b c0       	rjmp	.+22     	; 0x2d3e <uart_puts+0x26>
	while (*s)
		uart_putc(*s++);
    2d28:	e9 81       	ldd	r30, Y+1	; 0x01
    2d2a:	fa 81       	ldd	r31, Y+2	; 0x02
    2d2c:	20 81       	ld	r18, Z
    2d2e:	89 81       	ldd	r24, Y+1	; 0x01
    2d30:	9a 81       	ldd	r25, Y+2	; 0x02
    2d32:	01 96       	adiw	r24, 0x01	; 1
    2d34:	9a 83       	std	Y+2, r25	; 0x02
    2d36:	89 83       	std	Y+1, r24	; 0x01
    2d38:	82 2f       	mov	r24, r18
    2d3a:	0e 94 65 16 	call	0x2cca	; 0x2cca <uart_putc>
 Purpose:  transmit string to UART
 Input:    string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts(const char *s) {
	while (*s)
    2d3e:	e9 81       	ldd	r30, Y+1	; 0x01
    2d40:	fa 81       	ldd	r31, Y+2	; 0x02
    2d42:	80 81       	ld	r24, Z
    2d44:	88 23       	and	r24, r24
    2d46:	81 f7       	brne	.-32     	; 0x2d28 <uart_puts+0x10>
		uart_putc(*s++);

}/* uart_puts */
    2d48:	0f 90       	pop	r0
    2d4a:	0f 90       	pop	r0
    2d4c:	cf 91       	pop	r28
    2d4e:	df 91       	pop	r29
    2d50:	08 95       	ret

00002d52 <uart_puts_p>:
 Function: uart_puts_p()
 Purpose:  transmit string from program memory to UART
 Input:    program memory string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts_p(const char *progmem_s) {
    2d52:	df 93       	push	r29
    2d54:	cf 93       	push	r28
    2d56:	00 d0       	rcall	.+0      	; 0x2d58 <uart_puts_p+0x6>
    2d58:	00 d0       	rcall	.+0      	; 0x2d5a <uart_puts_p+0x8>
    2d5a:	00 d0       	rcall	.+0      	; 0x2d5c <uart_puts_p+0xa>
    2d5c:	cd b7       	in	r28, 0x3d	; 61
    2d5e:	de b7       	in	r29, 0x3e	; 62
    2d60:	9d 83       	std	Y+5, r25	; 0x05
    2d62:	8c 83       	std	Y+4, r24	; 0x04
    2d64:	03 c0       	rjmp	.+6      	; 0x2d6c <uart_puts_p+0x1a>
	register char c;

	while ((c = pgm_read_byte(progmem_s++)))
		uart_putc(c);
    2d66:	8e 81       	ldd	r24, Y+6	; 0x06
    2d68:	0e 94 65 16 	call	0x2cca	; 0x2cca <uart_putc>
 Returns:  none
 **************************************************************************/
void uart_puts_p(const char *progmem_s) {
	register char c;

	while ((c = pgm_read_byte(progmem_s++)))
    2d6c:	8c 81       	ldd	r24, Y+4	; 0x04
    2d6e:	9d 81       	ldd	r25, Y+5	; 0x05
    2d70:	9b 83       	std	Y+3, r25	; 0x03
    2d72:	8a 83       	std	Y+2, r24	; 0x02
    2d74:	8c 81       	ldd	r24, Y+4	; 0x04
    2d76:	9d 81       	ldd	r25, Y+5	; 0x05
    2d78:	01 96       	adiw	r24, 0x01	; 1
    2d7a:	9d 83       	std	Y+5, r25	; 0x05
    2d7c:	8c 83       	std	Y+4, r24	; 0x04
    2d7e:	ea 81       	ldd	r30, Y+2	; 0x02
    2d80:	fb 81       	ldd	r31, Y+3	; 0x03
    2d82:	84 91       	lpm	r24, Z+
    2d84:	89 83       	std	Y+1, r24	; 0x01
    2d86:	89 81       	ldd	r24, Y+1	; 0x01
    2d88:	8e 83       	std	Y+6, r24	; 0x06
    2d8a:	8e 81       	ldd	r24, Y+6	; 0x06
    2d8c:	88 23       	and	r24, r24
    2d8e:	59 f7       	brne	.-42     	; 0x2d66 <uart_puts_p+0x14>
		uart_putc(c);

}/* uart_puts_p */
    2d90:	26 96       	adiw	r28, 0x06	; 6
    2d92:	0f b6       	in	r0, 0x3f	; 63
    2d94:	f8 94       	cli
    2d96:	de bf       	out	0x3e, r29	; 62
    2d98:	0f be       	out	0x3f, r0	; 63
    2d9a:	cd bf       	out	0x3d, r28	; 61
    2d9c:	cf 91       	pop	r28
    2d9e:	df 91       	pop	r29
    2da0:	08 95       	ret

00002da2 <__divmodhi4>:
    2da2:	97 fb       	bst	r25, 7
    2da4:	09 2e       	mov	r0, r25
    2da6:	07 26       	eor	r0, r23
    2da8:	0a d0       	rcall	.+20     	; 0x2dbe <__divmodhi4_neg1>
    2daa:	77 fd       	sbrc	r23, 7
    2dac:	04 d0       	rcall	.+8      	; 0x2db6 <__divmodhi4_neg2>
    2dae:	0c d0       	rcall	.+24     	; 0x2dc8 <__udivmodhi4>
    2db0:	06 d0       	rcall	.+12     	; 0x2dbe <__divmodhi4_neg1>
    2db2:	00 20       	and	r0, r0
    2db4:	1a f4       	brpl	.+6      	; 0x2dbc <__divmodhi4_exit>

00002db6 <__divmodhi4_neg2>:
    2db6:	70 95       	com	r23
    2db8:	61 95       	neg	r22
    2dba:	7f 4f       	sbci	r23, 0xFF	; 255

00002dbc <__divmodhi4_exit>:
    2dbc:	08 95       	ret

00002dbe <__divmodhi4_neg1>:
    2dbe:	f6 f7       	brtc	.-4      	; 0x2dbc <__divmodhi4_exit>
    2dc0:	90 95       	com	r25
    2dc2:	81 95       	neg	r24
    2dc4:	9f 4f       	sbci	r25, 0xFF	; 255
    2dc6:	08 95       	ret

00002dc8 <__udivmodhi4>:
    2dc8:	aa 1b       	sub	r26, r26
    2dca:	bb 1b       	sub	r27, r27
    2dcc:	51 e1       	ldi	r21, 0x11	; 17
    2dce:	07 c0       	rjmp	.+14     	; 0x2dde <__udivmodhi4_ep>

00002dd0 <__udivmodhi4_loop>:
    2dd0:	aa 1f       	adc	r26, r26
    2dd2:	bb 1f       	adc	r27, r27
    2dd4:	a6 17       	cp	r26, r22
    2dd6:	b7 07       	cpc	r27, r23
    2dd8:	10 f0       	brcs	.+4      	; 0x2dde <__udivmodhi4_ep>
    2dda:	a6 1b       	sub	r26, r22
    2ddc:	b7 0b       	sbc	r27, r23

00002dde <__udivmodhi4_ep>:
    2dde:	88 1f       	adc	r24, r24
    2de0:	99 1f       	adc	r25, r25
    2de2:	5a 95       	dec	r21
    2de4:	a9 f7       	brne	.-22     	; 0x2dd0 <__udivmodhi4_loop>
    2de6:	80 95       	com	r24
    2de8:	90 95       	com	r25
    2dea:	bc 01       	movw	r22, r24
    2dec:	cd 01       	movw	r24, r26
    2dee:	08 95       	ret

00002df0 <__prologue_saves__>:
    2df0:	2f 92       	push	r2
    2df2:	3f 92       	push	r3
    2df4:	4f 92       	push	r4
    2df6:	5f 92       	push	r5
    2df8:	6f 92       	push	r6
    2dfa:	7f 92       	push	r7
    2dfc:	8f 92       	push	r8
    2dfe:	9f 92       	push	r9
    2e00:	af 92       	push	r10
    2e02:	bf 92       	push	r11
    2e04:	cf 92       	push	r12
    2e06:	df 92       	push	r13
    2e08:	ef 92       	push	r14
    2e0a:	ff 92       	push	r15
    2e0c:	0f 93       	push	r16
    2e0e:	1f 93       	push	r17
    2e10:	cf 93       	push	r28
    2e12:	df 93       	push	r29
    2e14:	cd b7       	in	r28, 0x3d	; 61
    2e16:	de b7       	in	r29, 0x3e	; 62
    2e18:	ca 1b       	sub	r28, r26
    2e1a:	db 0b       	sbc	r29, r27
    2e1c:	0f b6       	in	r0, 0x3f	; 63
    2e1e:	f8 94       	cli
    2e20:	de bf       	out	0x3e, r29	; 62
    2e22:	0f be       	out	0x3f, r0	; 63
    2e24:	cd bf       	out	0x3d, r28	; 61
    2e26:	09 94       	ijmp

00002e28 <__epilogue_restores__>:
    2e28:	2a 88       	ldd	r2, Y+18	; 0x12
    2e2a:	39 88       	ldd	r3, Y+17	; 0x11
    2e2c:	48 88       	ldd	r4, Y+16	; 0x10
    2e2e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2e30:	6e 84       	ldd	r6, Y+14	; 0x0e
    2e32:	7d 84       	ldd	r7, Y+13	; 0x0d
    2e34:	8c 84       	ldd	r8, Y+12	; 0x0c
    2e36:	9b 84       	ldd	r9, Y+11	; 0x0b
    2e38:	aa 84       	ldd	r10, Y+10	; 0x0a
    2e3a:	b9 84       	ldd	r11, Y+9	; 0x09
    2e3c:	c8 84       	ldd	r12, Y+8	; 0x08
    2e3e:	df 80       	ldd	r13, Y+7	; 0x07
    2e40:	ee 80       	ldd	r14, Y+6	; 0x06
    2e42:	fd 80       	ldd	r15, Y+5	; 0x05
    2e44:	0c 81       	ldd	r16, Y+4	; 0x04
    2e46:	1b 81       	ldd	r17, Y+3	; 0x03
    2e48:	aa 81       	ldd	r26, Y+2	; 0x02
    2e4a:	b9 81       	ldd	r27, Y+1	; 0x01
    2e4c:	ce 0f       	add	r28, r30
    2e4e:	d1 1d       	adc	r29, r1
    2e50:	0f b6       	in	r0, 0x3f	; 63
    2e52:	f8 94       	cli
    2e54:	de bf       	out	0x3e, r29	; 62
    2e56:	0f be       	out	0x3f, r0	; 63
    2e58:	cd bf       	out	0x3d, r28	; 61
    2e5a:	ed 01       	movw	r28, r26
    2e5c:	08 95       	ret

00002e5e <_exit>:
    2e5e:	f8 94       	cli

00002e60 <__stop_program>:
    2e60:	ff cf       	rjmp	.-2      	; 0x2e60 <__stop_program>
