// Seed: 1305828326
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9,
    input tri0 id_10
);
  wire id_12;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    output uwire id_7,
    input supply0 id_8,
    input supply0 id_9
);
  wire [-1 'b0 &  1 'b0 >=  1 : -1] id_11;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_9,
      id_7,
      id_1,
      id_8,
      id_8,
      id_3,
      id_8,
      id_3
  );
endmodule
