ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MPU_Config,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MPU_Config:
  25              	.LFB147:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "gpio.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "printf.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MPU_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** void SWD_Init(void)
  54:Core/Src/main.c **** {
  55:Core/Src/main.c **** 
  56:Core/Src/main.c ****     *(__IO uint32_t*)(0x5C001004) |= 0x00700000; // DBGMCU_CR D3DBGCKEN D1DBGCKEN TRACECLKEN
  57:Core/Src/main.c **** 
  58:Core/Src/main.c ****     //UNLOCK FUNNEL
  59:Core/Src/main.c ****     *(__IO uint32_t*)(0x5C004FB0) = 0xC5ACCE55; // SWTF_LAR
  60:Core/Src/main.c ****     *(__IO uint32_t*)(0x5C003FB0) = 0xC5ACCE55; // SWO_LAR
  61:Core/Src/main.c **** 
  62:Core/Src/main.c ****     //SWO current output divisor register
  63:Core/Src/main.c ****     //This divisor value (0x000000C7) corresponds to 400Mhz
  64:Core/Src/main.c ****     //To change it, you can use the following rule
  65:Core/Src/main.c ****     // value = (CPU Freq/sw speed )-1
  66:Core/Src/main.c ****      *(__IO uint32_t*)(0x5C003010) = ((SystemCoreClock / 2 / 2000000) - 1); // SWO_CODR
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****     //SWO selected pin protocol register
  69:Core/Src/main.c ****      *(__IO uint32_t*)(0x5C0030F0) = 0x00000002; // SWO_SPPR
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****     //Enable ITM input of SWO trace funnel
  72:Core/Src/main.c ****      *(__IO uint32_t*)(0x5C004000) |= 0x00000001; // SWFT_CTRL
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****     //RCC_AHB4ENR enable GPIOB clock
  75:Core/Src/main.c ****      *(__IO uint32_t*)(0x580244E0) |= 0x00000002;
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****     // Configure GPIOB pin 3 as AF
  78:Core/Src/main.c ****      *(__IO uint32_t*)(0x58020400) = (*(__IO uint32_t*)(0x58020400) & 0xffffff3f) | 0x00000080;
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****     // Configure GPIOB pin 3 Speed
  81:Core/Src/main.c ****      *(__IO uint32_t*)(0x58020408) |= 0x00000080;
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****     // Force AF0 for GPIOB pin 3
  84:Core/Src/main.c ****      *(__IO uint32_t*)(0x58020420) &= 0xFFFF0FFF;
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** }
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /* USER CODE END PFP */
  89:Core/Src/main.c **** 
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 3


  90:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  91:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** /* USER CODE END 0 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c **** /**
  96:Core/Src/main.c ****   * @brief  The application entry point.
  97:Core/Src/main.c ****   * @retval int
  98:Core/Src/main.c ****   */
  99:Core/Src/main.c **** int main(void)
 100:Core/Src/main.c **** {
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 1 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
 107:Core/Src/main.c ****   MPU_Config();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 112:Core/Src/main.c ****   HAL_Init();
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* USER CODE END Init */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* Configure the system clock */
 119:Core/Src/main.c ****   SystemClock_Config();
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 122:Core/Src/main.c ****   SWD_Init();
 123:Core/Src/main.c ****   /* USER CODE END SysInit */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* Initialize all configured peripherals */
 126:Core/Src/main.c ****   MX_GPIO_Init();
 127:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 128:Core/Src/main.c ****   printf("hello");
 129:Core/Src/main.c ****   /* USER CODE END 2 */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Infinite loop */
 132:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 133:Core/Src/main.c ****   while (1)
 134:Core/Src/main.c ****   {
 135:Core/Src/main.c ****     /* USER CODE END WHILE */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 138:Core/Src/main.c ****     printf("hello");
 139:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 140:Core/Src/main.c ****     HAL_Delay(100);
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   /* USER CODE END 3 */
 143:Core/Src/main.c **** }
 144:Core/Src/main.c **** 
 145:Core/Src/main.c **** /**
 146:Core/Src/main.c ****   * @brief System Clock Configuration
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 4


 147:Core/Src/main.c ****   * @retval None
 148:Core/Src/main.c ****   */
 149:Core/Src/main.c **** void SystemClock_Config(void)
 150:Core/Src/main.c **** {
 151:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 152:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /** Supply configuration update enable
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 165:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 44;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 179:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 187:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** /* USER CODE BEGIN 4 */
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 5


 204:Core/Src/main.c **** // int _write(int file, char *ptr, int len)
 205:Core/Src/main.c **** // {
 206:Core/Src/main.c **** //     for (int i = 0; i < len; i++)
 207:Core/Src/main.c **** //     {
 208:Core/Src/main.c **** //         ITM_SendChar((uint32_t)*ptr++);
 209:Core/Src/main.c **** //     }
 210:Core/Src/main.c **** //     return len;
 211:Core/Src/main.c **** // }
 212:Core/Src/main.c **** /* USER CODE END 4 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****  /* MPU Configuration */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** void MPU_Config(void)
 217:Core/Src/main.c **** {
  27              		.loc 1 217 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
 218:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  39              		.loc 1 218 3 view .LVU1
  40              		.loc 1 218 26 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0094     		str	r4, [sp]
  43 0008 0194     		str	r4, [sp, #4]
  44 000a 0294     		str	r4, [sp, #8]
  45 000c 0394     		str	r4, [sp, #12]
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* Disables the MPU */
 221:Core/Src/main.c ****   HAL_MPU_Disable();
  46              		.loc 1 221 3 is_stmt 1 view .LVU3
  47 000e FFF7FEFF 		bl	HAL_MPU_Disable
  48              	.LVL0:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  49              		.loc 1 225 3 view .LVU4
  50              		.loc 1 225 25 is_stmt 0 view .LVU5
  51 0012 0123     		movs	r3, #1
  52 0014 8DF80030 		strb	r3, [sp]
 226:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  53              		.loc 1 226 3 is_stmt 1 view .LVU6
  54              		.loc 1 226 25 is_stmt 0 view .LVU7
  55 0018 8DF80140 		strb	r4, [sp, #1]
 227:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  56              		.loc 1 227 3 is_stmt 1 view .LVU8
  57              		.loc 1 227 30 is_stmt 0 view .LVU9
  58 001c 0194     		str	r4, [sp, #4]
 228:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 6


  59              		.loc 1 228 3 is_stmt 1 view .LVU10
  60              		.loc 1 228 23 is_stmt 0 view .LVU11
  61 001e 1F22     		movs	r2, #31
  62 0020 8DF80820 		strb	r2, [sp, #8]
 229:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  63              		.loc 1 229 3 is_stmt 1 view .LVU12
  64              		.loc 1 229 35 is_stmt 0 view .LVU13
  65 0024 8722     		movs	r2, #135
  66 0026 8DF80920 		strb	r2, [sp, #9]
 230:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  67              		.loc 1 230 3 is_stmt 1 view .LVU14
  68              		.loc 1 230 31 is_stmt 0 view .LVU15
  69 002a 8DF80A40 		strb	r4, [sp, #10]
 231:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  70              		.loc 1 231 3 is_stmt 1 view .LVU16
  71              		.loc 1 231 35 is_stmt 0 view .LVU17
  72 002e 8DF80B40 		strb	r4, [sp, #11]
 232:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  73              		.loc 1 232 3 is_stmt 1 view .LVU18
  74              		.loc 1 232 30 is_stmt 0 view .LVU19
  75 0032 8DF80C30 		strb	r3, [sp, #12]
 233:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  76              		.loc 1 233 3 is_stmt 1 view .LVU20
  77              		.loc 1 233 30 is_stmt 0 view .LVU21
  78 0036 8DF80D30 		strb	r3, [sp, #13]
 234:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  79              		.loc 1 234 3 is_stmt 1 view .LVU22
  80              		.loc 1 234 30 is_stmt 0 view .LVU23
  81 003a 8DF80E40 		strb	r4, [sp, #14]
 235:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  82              		.loc 1 235 3 is_stmt 1 view .LVU24
  83              		.loc 1 235 31 is_stmt 0 view .LVU25
  84 003e 8DF80F40 		strb	r4, [sp, #15]
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  85              		.loc 1 237 3 is_stmt 1 view .LVU26
  86 0042 6846     		mov	r0, sp
  87 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  88              	.LVL1:
 238:Core/Src/main.c ****   /* Enables the MPU */
 239:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  89              		.loc 1 239 3 view .LVU27
  90 0048 0420     		movs	r0, #4
  91 004a FFF7FEFF 		bl	HAL_MPU_Enable
  92              	.LVL2:
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** }
  93              		.loc 1 241 1 is_stmt 0 view .LVU28
  94 004e 04B0     		add	sp, sp, #16
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 8
  97              		@ sp needed
  98 0050 10BD     		pop	{r4, pc}
  99              		.cfi_endproc
 100              	.LFE147:
 102              		.section	.text.SWD_Init,"ax",%progbits
 103              		.align	1
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 7


 104              		.global	SWD_Init
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	SWD_Init:
 110              	.LFB144:
  54:Core/Src/main.c **** 
 111              		.loc 1 54 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
  56:Core/Src/main.c **** 
 116              		.loc 1 56 5 view .LVU30
  56:Core/Src/main.c **** 
 117              		.loc 1 56 35 is_stmt 0 view .LVU31
 118 0000 1C4A     		ldr	r2, .L4
 119 0002 5368     		ldr	r3, [r2, #4]
 120 0004 43F4E003 		orr	r3, r3, #7340032
 121 0008 5360     		str	r3, [r2, #4]
  59:Core/Src/main.c ****     *(__IO uint32_t*)(0x5C003FB0) = 0xC5ACCE55; // SWO_LAR
 122              		.loc 1 59 5 is_stmt 1 view .LVU32
  59:Core/Src/main.c ****     *(__IO uint32_t*)(0x5C003FB0) = 0xC5ACCE55; // SWO_LAR
 123              		.loc 1 59 35 is_stmt 0 view .LVU33
 124 000a 02F54052 		add	r2, r2, #12288
 125 000e 1A4B     		ldr	r3, .L4+4
 126 0010 C2F8B03F 		str	r3, [r2, #4016]
  60:Core/Src/main.c **** 
 127              		.loc 1 60 5 is_stmt 1 view .LVU34
  60:Core/Src/main.c **** 
 128              		.loc 1 60 35 is_stmt 0 view .LVU35
 129 0014 1949     		ldr	r1, .L4+8
 130 0016 C1F8B03F 		str	r3, [r1, #4016]
  66:Core/Src/main.c **** 
 131              		.loc 1 66 6 is_stmt 1 view .LVU36
  66:Core/Src/main.c **** 
 132              		.loc 1 66 60 is_stmt 0 view .LVU37
 133 001a 194B     		ldr	r3, .L4+12
 134 001c 1B68     		ldr	r3, [r3]
 135 001e 1948     		ldr	r0, .L4+16
 136 0020 A0FB0303 		umull	r0, r3, r0, r3
 137 0024 1B0D     		lsrs	r3, r3, #20
  66:Core/Src/main.c **** 
 138              		.loc 1 66 71 view .LVU38
 139 0026 013B     		subs	r3, r3, #1
  66:Core/Src/main.c **** 
 140              		.loc 1 66 36 view .LVU39
 141 0028 0B61     		str	r3, [r1, #16]
  69:Core/Src/main.c **** 
 142              		.loc 1 69 6 is_stmt 1 view .LVU40
  69:Core/Src/main.c **** 
 143              		.loc 1 69 36 is_stmt 0 view .LVU41
 144 002a 0223     		movs	r3, #2
 145 002c C1F8F030 		str	r3, [r1, #240]
  72:Core/Src/main.c **** 
 146              		.loc 1 72 6 is_stmt 1 view .LVU42
  72:Core/Src/main.c **** 
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 8


 147              		.loc 1 72 36 is_stmt 0 view .LVU43
 148 0030 1368     		ldr	r3, [r2]
 149 0032 43F00103 		orr	r3, r3, #1
 150 0036 1360     		str	r3, [r2]
  75:Core/Src/main.c **** 
 151              		.loc 1 75 6 is_stmt 1 view .LVU44
  75:Core/Src/main.c **** 
 152              		.loc 1 75 36 is_stmt 0 view .LVU45
 153 0038 134A     		ldr	r2, .L4+20
 154 003a D2F8E034 		ldr	r3, [r2, #1248]
 155 003e 43F00203 		orr	r3, r3, #2
 156 0042 C2F8E034 		str	r3, [r2, #1248]
  78:Core/Src/main.c **** 
 157              		.loc 1 78 6 is_stmt 1 view .LVU46
  78:Core/Src/main.c **** 
 158              		.loc 1 78 39 is_stmt 0 view .LVU47
 159 0046 114B     		ldr	r3, .L4+24
 160 0048 D3F80024 		ldr	r2, [r3, #1024]
  78:Core/Src/main.c **** 
 161              		.loc 1 78 69 view .LVU48
 162 004c 22F0C002 		bic	r2, r2, #192
  78:Core/Src/main.c **** 
 163              		.loc 1 78 83 view .LVU49
 164 0050 42F08002 		orr	r2, r2, #128
  78:Core/Src/main.c **** 
 165              		.loc 1 78 36 view .LVU50
 166 0054 C3F80024 		str	r2, [r3, #1024]
  81:Core/Src/main.c **** 
 167              		.loc 1 81 6 is_stmt 1 view .LVU51
  81:Core/Src/main.c **** 
 168              		.loc 1 81 36 is_stmt 0 view .LVU52
 169 0058 D3F80824 		ldr	r2, [r3, #1032]
 170 005c 42F08002 		orr	r2, r2, #128
 171 0060 C3F80824 		str	r2, [r3, #1032]
  84:Core/Src/main.c **** 
 172              		.loc 1 84 6 is_stmt 1 view .LVU53
  84:Core/Src/main.c **** 
 173              		.loc 1 84 36 is_stmt 0 view .LVU54
 174 0064 D3F82024 		ldr	r2, [r3, #1056]
 175 0068 22F47042 		bic	r2, r2, #61440
 176 006c C3F82024 		str	r2, [r3, #1056]
  86:Core/Src/main.c **** 
 177              		.loc 1 86 1 view .LVU55
 178 0070 7047     		bx	lr
 179              	.L5:
 180 0072 00BF     		.align	2
 181              	.L4:
 182 0074 0010005C 		.word	1543507968
 183 0078 55CEACC5 		.word	-978530731
 184 007c 0030005C 		.word	1543516160
 185 0080 00000000 		.word	SystemCoreClock
 186 0084 83DE1B43 		.word	1125899907
 187 0088 00400258 		.word	1476542464
 188 008c 00000258 		.word	1476526080
 189              		.cfi_endproc
 190              	.LFE144:
 192              		.section	.text.Error_Handler,"ax",%progbits
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 9


 193              		.align	1
 194              		.global	Error_Handler
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	Error_Handler:
 200              	.LFB148:
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** /**
 244:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 245:Core/Src/main.c ****   * @retval None
 246:Core/Src/main.c ****   */
 247:Core/Src/main.c **** void Error_Handler(void)
 248:Core/Src/main.c **** {
 201              		.loc 1 248 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ Volatile: function does not return.
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 249:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 250:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 251:Core/Src/main.c ****   __disable_irq();
 207              		.loc 1 251 3 view .LVU57
 208              	.LBB4:
 209              	.LBI4:
 210              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 10


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 11


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 12


 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 13


 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 211              		.loc 2 207 27 view .LVU58
 212              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 213              		.loc 2 209 3 view .LVU59
 214              		.syntax unified
 215              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 216 0000 72B6     		cpsid i
 217              	@ 0 "" 2
 218              		.thumb
 219              		.syntax unified
 220              	.L7:
 221              	.LBE5:
 222              	.LBE4:
 252:Core/Src/main.c ****   while (1)
 223              		.loc 1 252 3 discriminator 1 view .LVU60
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****   }
 224              		.loc 1 254 3 discriminator 1 view .LVU61
 252:Core/Src/main.c ****   while (1)
 225              		.loc 1 252 9 discriminator 1 view .LVU62
 226 0002 FEE7     		b	.L7
 227              		.cfi_endproc
 228              	.LFE148:
 230              		.section	.text.SystemClock_Config,"ax",%progbits
 231              		.align	1
 232              		.global	SystemClock_Config
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	SystemClock_Config:
 238              	.LFB146:
 150:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 239              		.loc 1 150 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 112
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243 0000 00B5     		push	{lr}
 244              	.LCFI3:
 245              		.cfi_def_cfa_offset 4
 246              		.cfi_offset 14, -4
 247 0002 9DB0     		sub	sp, sp, #116
 248              	.LCFI4:
 249              		.cfi_def_cfa_offset 120
 151:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 250              		.loc 1 151 3 view .LVU64
 151:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 251              		.loc 1 151 22 is_stmt 0 view .LVU65
 252 0004 4C22     		movs	r2, #76
 253 0006 0021     		movs	r1, #0
 254 0008 09A8     		add	r0, sp, #36
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 14


 255 000a FFF7FEFF 		bl	memset
 256              	.LVL3:
 152:Core/Src/main.c **** 
 257              		.loc 1 152 3 is_stmt 1 view .LVU66
 152:Core/Src/main.c **** 
 258              		.loc 1 152 22 is_stmt 0 view .LVU67
 259 000e 2022     		movs	r2, #32
 260 0010 0021     		movs	r1, #0
 261 0012 01A8     		add	r0, sp, #4
 262 0014 FFF7FEFF 		bl	memset
 263              	.LVL4:
 156:Core/Src/main.c **** 
 264              		.loc 1 156 3 is_stmt 1 view .LVU68
 265 0018 0220     		movs	r0, #2
 266 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 267              	.LVL5:
 160:Core/Src/main.c **** 
 268              		.loc 1 160 3 view .LVU69
 269              	.LBB6:
 160:Core/Src/main.c **** 
 270              		.loc 1 160 3 view .LVU70
 271 001e 0023     		movs	r3, #0
 272 0020 0093     		str	r3, [sp]
 160:Core/Src/main.c **** 
 273              		.loc 1 160 3 view .LVU71
 274 0022 204B     		ldr	r3, .L15
 275 0024 9A69     		ldr	r2, [r3, #24]
 276 0026 22F44042 		bic	r2, r2, #49152
 277 002a 9A61     		str	r2, [r3, #24]
 160:Core/Src/main.c **** 
 278              		.loc 1 160 3 view .LVU72
 279 002c 9B69     		ldr	r3, [r3, #24]
 280 002e 03F44043 		and	r3, r3, #49152
 281 0032 0093     		str	r3, [sp]
 160:Core/Src/main.c **** 
 282              		.loc 1 160 3 view .LVU73
 283 0034 009B     		ldr	r3, [sp]
 284              	.LBE6:
 160:Core/Src/main.c **** 
 285              		.loc 1 160 3 view .LVU74
 162:Core/Src/main.c **** 
 286              		.loc 1 162 3 view .LVU75
 287              	.L9:
 162:Core/Src/main.c **** 
 288              		.loc 1 162 48 discriminator 1 view .LVU76
 162:Core/Src/main.c **** 
 289              		.loc 1 162 8 discriminator 1 view .LVU77
 162:Core/Src/main.c **** 
 290              		.loc 1 162 10 is_stmt 0 discriminator 1 view .LVU78
 291 0036 1B4B     		ldr	r3, .L15
 292 0038 9B69     		ldr	r3, [r3, #24]
 162:Core/Src/main.c **** 
 293              		.loc 1 162 8 discriminator 1 view .LVU79
 294 003a 13F4005F 		tst	r3, #8192
 295 003e FAD0     		beq	.L9
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 296              		.loc 1 167 3 is_stmt 1 view .LVU80
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 15


 167:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 297              		.loc 1 167 36 is_stmt 0 view .LVU81
 298 0040 0122     		movs	r2, #1
 299 0042 0992     		str	r2, [sp, #36]
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 300              		.loc 1 168 3 is_stmt 1 view .LVU82
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 301              		.loc 1 168 30 is_stmt 0 view .LVU83
 302 0044 4FF48033 		mov	r3, #65536
 303 0048 0A93     		str	r3, [sp, #40]
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 304              		.loc 1 169 3 is_stmt 1 view .LVU84
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 305              		.loc 1 169 34 is_stmt 0 view .LVU85
 306 004a 0223     		movs	r3, #2
 307 004c 1293     		str	r3, [sp, #72]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 308              		.loc 1 170 3 is_stmt 1 view .LVU86
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 309              		.loc 1 170 35 is_stmt 0 view .LVU87
 310 004e 1393     		str	r3, [sp, #76]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 44;
 311              		.loc 1 171 3 is_stmt 1 view .LVU88
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 44;
 312              		.loc 1 171 30 is_stmt 0 view .LVU89
 313 0050 1493     		str	r3, [sp, #80]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 314              		.loc 1 172 3 is_stmt 1 view .LVU90
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 315              		.loc 1 172 30 is_stmt 0 view .LVU91
 316 0052 2C21     		movs	r1, #44
 317 0054 1591     		str	r1, [sp, #84]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 318              		.loc 1 173 3 is_stmt 1 view .LVU92
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 319              		.loc 1 173 30 is_stmt 0 view .LVU93
 320 0056 1692     		str	r2, [sp, #88]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 321              		.loc 1 174 3 is_stmt 1 view .LVU94
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 322              		.loc 1 174 30 is_stmt 0 view .LVU95
 323 0058 1793     		str	r3, [sp, #92]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 324              		.loc 1 175 3 is_stmt 1 view .LVU96
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 325              		.loc 1 175 30 is_stmt 0 view .LVU97
 326 005a 1893     		str	r3, [sp, #96]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 327              		.loc 1 176 3 is_stmt 1 view .LVU98
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 328              		.loc 1 176 32 is_stmt 0 view .LVU99
 329 005c 0C23     		movs	r3, #12
 330 005e 1993     		str	r3, [sp, #100]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 331              		.loc 1 177 3 is_stmt 1 view .LVU100
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 332              		.loc 1 177 35 is_stmt 0 view .LVU101
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 16


 333 0060 0023     		movs	r3, #0
 334 0062 1A93     		str	r3, [sp, #104]
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 335              		.loc 1 178 3 is_stmt 1 view .LVU102
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 336              		.loc 1 178 34 is_stmt 0 view .LVU103
 337 0064 1B93     		str	r3, [sp, #108]
 179:Core/Src/main.c ****   {
 338              		.loc 1 179 3 is_stmt 1 view .LVU104
 179:Core/Src/main.c ****   {
 339              		.loc 1 179 7 is_stmt 0 view .LVU105
 340 0066 09A8     		add	r0, sp, #36
 341 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 342              	.LVL6:
 179:Core/Src/main.c ****   {
 343              		.loc 1 179 6 view .LVU106
 344 006c A8B9     		cbnz	r0, .L13
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 345              		.loc 1 186 3 is_stmt 1 view .LVU107
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 346              		.loc 1 186 31 is_stmt 0 view .LVU108
 347 006e 3F23     		movs	r3, #63
 348 0070 0193     		str	r3, [sp, #4]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 349              		.loc 1 189 3 is_stmt 1 view .LVU109
 189:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 350              		.loc 1 189 34 is_stmt 0 view .LVU110
 351 0072 0321     		movs	r1, #3
 352 0074 0291     		str	r1, [sp, #8]
 190:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 353              		.loc 1 190 3 is_stmt 1 view .LVU111
 190:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 354              		.loc 1 190 35 is_stmt 0 view .LVU112
 355 0076 0023     		movs	r3, #0
 356 0078 0393     		str	r3, [sp, #12]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 357              		.loc 1 191 3 is_stmt 1 view .LVU113
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 358              		.loc 1 191 35 is_stmt 0 view .LVU114
 359 007a 0823     		movs	r3, #8
 360 007c 0493     		str	r3, [sp, #16]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 361              		.loc 1 192 3 is_stmt 1 view .LVU115
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 362              		.loc 1 192 36 is_stmt 0 view .LVU116
 363 007e 4023     		movs	r3, #64
 364 0080 0593     		str	r3, [sp, #20]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 365              		.loc 1 193 3 is_stmt 1 view .LVU117
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 366              		.loc 1 193 36 is_stmt 0 view .LVU118
 367 0082 0693     		str	r3, [sp, #24]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 368              		.loc 1 194 3 is_stmt 1 view .LVU119
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 369              		.loc 1 194 36 is_stmt 0 view .LVU120
 370 0084 4FF48062 		mov	r2, #1024
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 17


 371 0088 0792     		str	r2, [sp, #28]
 195:Core/Src/main.c **** 
 372              		.loc 1 195 3 is_stmt 1 view .LVU121
 195:Core/Src/main.c **** 
 373              		.loc 1 195 36 is_stmt 0 view .LVU122
 374 008a 0893     		str	r3, [sp, #32]
 197:Core/Src/main.c ****   {
 375              		.loc 1 197 3 is_stmt 1 view .LVU123
 197:Core/Src/main.c ****   {
 376              		.loc 1 197 7 is_stmt 0 view .LVU124
 377 008c 01A8     		add	r0, sp, #4
 378 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 379              	.LVL7:
 197:Core/Src/main.c ****   {
 380              		.loc 1 197 6 view .LVU125
 381 0092 20B9     		cbnz	r0, .L14
 201:Core/Src/main.c **** 
 382              		.loc 1 201 1 view .LVU126
 383 0094 1DB0     		add	sp, sp, #116
 384              	.LCFI5:
 385              		.cfi_remember_state
 386              		.cfi_def_cfa_offset 4
 387              		@ sp needed
 388 0096 5DF804FB 		ldr	pc, [sp], #4
 389              	.L13:
 390              	.LCFI6:
 391              		.cfi_restore_state
 181:Core/Src/main.c ****   }
 392              		.loc 1 181 5 is_stmt 1 view .LVU127
 393 009a FFF7FEFF 		bl	Error_Handler
 394              	.LVL8:
 395              	.L14:
 199:Core/Src/main.c ****   }
 396              		.loc 1 199 5 view .LVU128
 397 009e FFF7FEFF 		bl	Error_Handler
 398              	.LVL9:
 399              	.L16:
 400 00a2 00BF     		.align	2
 401              	.L15:
 402 00a4 00480258 		.word	1476544512
 403              		.cfi_endproc
 404              	.LFE146:
 406              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 407              		.align	2
 408              	.LC0:
 409 0000 68656C6C 		.ascii	"hello\000"
 409      6F00
 410              		.section	.text.main,"ax",%progbits
 411              		.align	1
 412              		.global	main
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	main:
 418              	.LFB145:
 100:Core/Src/main.c **** 
 419              		.loc 1 100 1 view -0
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 18


 420              		.cfi_startproc
 421              		@ Volatile: function does not return.
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424 0000 08B5     		push	{r3, lr}
 425              	.LCFI7:
 426              		.cfi_def_cfa_offset 8
 427              		.cfi_offset 3, -8
 428              		.cfi_offset 14, -4
 107:Core/Src/main.c **** 
 429              		.loc 1 107 3 view .LVU130
 430 0002 FFF7FEFF 		bl	MPU_Config
 431              	.LVL10:
 112:Core/Src/main.c **** 
 432              		.loc 1 112 3 view .LVU131
 433 0006 FFF7FEFF 		bl	HAL_Init
 434              	.LVL11:
 119:Core/Src/main.c **** 
 435              		.loc 1 119 3 view .LVU132
 436 000a FFF7FEFF 		bl	SystemClock_Config
 437              	.LVL12:
 122:Core/Src/main.c ****   /* USER CODE END SysInit */
 438              		.loc 1 122 3 view .LVU133
 439 000e FFF7FEFF 		bl	SWD_Init
 440              	.LVL13:
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 441              		.loc 1 126 3 view .LVU134
 442 0012 FFF7FEFF 		bl	MX_GPIO_Init
 443              	.LVL14:
 128:Core/Src/main.c ****   /* USER CODE END 2 */
 444              		.loc 1 128 3 view .LVU135
 445 0016 0748     		ldr	r0, .L20
 446 0018 FFF7FEFF 		bl	printf_
 447              	.LVL15:
 448              	.L18:
 133:Core/Src/main.c ****   {
 449              		.loc 1 133 3 discriminator 1 view .LVU136
 138:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 450              		.loc 1 138 5 discriminator 1 view .LVU137
 451 001c 0548     		ldr	r0, .L20
 452 001e FFF7FEFF 		bl	printf_
 453              	.LVL16:
 139:Core/Src/main.c ****     HAL_Delay(100);
 454              		.loc 1 139 5 discriminator 1 view .LVU138
 455 0022 0821     		movs	r1, #8
 456 0024 0448     		ldr	r0, .L20+4
 457 0026 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 458              	.LVL17:
 140:Core/Src/main.c ****   }
 459              		.loc 1 140 5 discriminator 1 view .LVU139
 460 002a 6420     		movs	r0, #100
 461 002c FFF7FEFF 		bl	HAL_Delay
 462              	.LVL18:
 133:Core/Src/main.c ****   {
 463              		.loc 1 133 9 discriminator 1 view .LVU140
 464 0030 F4E7     		b	.L18
 465              	.L21:
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 19


 466 0032 00BF     		.align	2
 467              	.L20:
 468 0034 00000000 		.word	.LC0
 469 0038 00100258 		.word	1476530176
 470              		.cfi_endproc
 471              	.LFE145:
 473              		.text
 474              	.Letext0:
 475              		.file 3 "f:\\0_career\\0_skill_stack\\hardware\\0_embedded_sys_dev\\1_mcu_dev\\0_mcu_stm32\\projec
 476              		.file 4 "f:\\0_career\\0_skill_stack\\hardware\\0_embedded_sys_dev\\1_mcu_dev\\0_mcu_stm32\\projec
 477              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 478              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 479              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 480              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 481              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 482              		.file 10 "Core/Inc/gpio.h"
 483              		.file 11 "Core/Inc/printf.h"
 484              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 485              		.file 13 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 486              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 487              		.file 15 "<built-in>"
ARM GAS  F:\msys64\tmp\ccNEYBG9.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
F:\msys64\tmp\ccNEYBG9.s:19     .text.MPU_Config:00000000 $t
F:\msys64\tmp\ccNEYBG9.s:24     .text.MPU_Config:00000000 MPU_Config
F:\msys64\tmp\ccNEYBG9.s:103    .text.SWD_Init:00000000 $t
F:\msys64\tmp\ccNEYBG9.s:109    .text.SWD_Init:00000000 SWD_Init
F:\msys64\tmp\ccNEYBG9.s:182    .text.SWD_Init:00000074 $d
F:\msys64\tmp\ccNEYBG9.s:193    .text.Error_Handler:00000000 $t
F:\msys64\tmp\ccNEYBG9.s:199    .text.Error_Handler:00000000 Error_Handler
F:\msys64\tmp\ccNEYBG9.s:231    .text.SystemClock_Config:00000000 $t
F:\msys64\tmp\ccNEYBG9.s:237    .text.SystemClock_Config:00000000 SystemClock_Config
F:\msys64\tmp\ccNEYBG9.s:402    .text.SystemClock_Config:000000a4 $d
F:\msys64\tmp\ccNEYBG9.s:407    .rodata.main.str1.4:00000000 $d
F:\msys64\tmp\ccNEYBG9.s:411    .text.main:00000000 $t
F:\msys64\tmp\ccNEYBG9.s:417    .text.main:00000000 main
F:\msys64\tmp\ccNEYBG9.s:468    .text.main:00000034 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
SystemCoreClock
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
printf_
HAL_GPIO_TogglePin
HAL_Delay
