Analysis & Synthesis report for partyBox
Thu Mar 23 09:36:46 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |partyBox|test:u0|test_SDRAM:sdram|m_next
 12. State Machine - |partyBox|test:u0|test_SDRAM:sdram|m_state
 13. State Machine - |partyBox|test:u0|test_SDRAM:sdram|i_next
 14. State Machine - |partyBox|test:u0|test_SDRAM:sdram|i_state
 15. State Machine - |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Source assignments for test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 26. Source assignments for test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 27. Source assignments for test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated
 28. Source assignments for test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated
 29. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO
 30. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated
 31. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p
 32. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p
 33. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram
 34. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 35. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 36. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp
 37. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp
 38. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 39. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 40. Source assignments for test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 41. Source assignments for test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 42. Source assignments for test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated
 43. Source assignments for test:u0|test_SDRAM:sdram
 44. Source assignments for test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 45. Source assignments for test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 46. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux
 47. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 48. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux
 49. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_001
 50. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_002
 51. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 52. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_004
 53. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 54. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 55. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_007
 56. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_008
 57. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_009
 58. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_010
 59. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_011
 60. Source assignments for test:u0|altera_reset_controller:rst_controller
 61. Source assignments for test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 70. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer
 71. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 72. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 73. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 74. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 75. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 76. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer
 77. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 78. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 79. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 80. Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 81. Parameter Settings for User Entity Instance: test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll|altera_pll:altera_pll_i
 82. Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer
 83. Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory
 84. Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom
 85. Parameter Settings for User Entity Instance: test:u0|test_Dual_Clock_FIFO:dual_clock_fifo
 86. Parameter Settings for User Entity Instance: test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO
 87. Parameter Settings for User Entity Instance: test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo
 88. Parameter Settings for User Entity Instance: test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo
 89. Parameter Settings for User Entity Instance: test:u0|test_Onchip_Memory:onchip_memory
 90. Parameter Settings for User Entity Instance: test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram
 91. Parameter Settings for User Entity Instance: test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i
 92. Parameter Settings for User Entity Instance: test:u0|test_VGA_Controller:vga_controller
 93. Parameter Settings for User Entity Instance: test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
 94. Parameter Settings for User Entity Instance: test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i
 95. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port
 96. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 97. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 98. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 99. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
100. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer
101. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
102. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
103. Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
104. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
105. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
106. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator
107. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator
108. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator
109. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
110. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator
111. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
112. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
113. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
114. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
115. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator
116. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator
117. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
118. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
119. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
120. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent
121. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent
124. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent
127. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
130. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent
133. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
136. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
139. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
142. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
143. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
146. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent
149. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent
152. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
155. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_004|test_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_005|test_mm_interconnect_0_router_005_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_006|test_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_007|test_mm_interconnect_0_router_005_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_009|test_mm_interconnect_0_router_005_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_010|test_mm_interconnect_0_router_005_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_011|test_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_012|test_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_013|test_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
172. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
173. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter
174. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
175. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
176. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
177. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter
192. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
194. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
195. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter
196. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
197. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
198. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
199. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
200. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
201. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
202. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
203. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
204. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
205. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
206. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
207. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
208. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
209. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller
210. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
211. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
212. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001
213. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
214. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
215. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002
216. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
217. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
218. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_003
219. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_004
220. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
221. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
222. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_005
223. Parameter Settings for Inferred Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
224. scfifo Parameter Settings by Entity Instance
225. dcfifo Parameter Settings by Entity Instance
226. altsyncram Parameter Settings by Entity Instance
227. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_005"
228. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1"
229. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_004"
230. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_003"
231. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
232. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_002"
233. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
234. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_001"
235. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
236. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller"
237. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
238. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter"
239. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
240. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
241. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
242. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter"
243. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
244. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
245. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
246. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode"
247. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_005|test_mm_interconnect_0_router_005_default_decode:the_default_decode"
248. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode"
249. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode"
250. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode"
251. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode"
252. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
253. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
254. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo"
255. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent"
256. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo"
257. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent"
258. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
259. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
260. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
261. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
262. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
263. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
264. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
265. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
266. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
267. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo"
268. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent"
269. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
270. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
271. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo"
272. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent"
273. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo"
274. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent"
275. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo"
276. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent"
277. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
278. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
279. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
280. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator"
281. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator"
282. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
283. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
284. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
285. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
286. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator"
287. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
288. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator"
289. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator"
290. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator"
291. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
292. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
293. Port Connectivity Checks: "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
294. Port Connectivity Checks: "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
295. Port Connectivity Checks: "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i"
296. Port Connectivity Checks: "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll"
297. Port Connectivity Checks: "test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
298. Port Connectivity Checks: "test:u0|test_VGA_Controller:vga_controller"
299. Port Connectivity Checks: "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i"
300. Port Connectivity Checks: "test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module"
301. Port Connectivity Checks: "test:u0|test_Onchip_Memory:onchip_memory"
302. Port Connectivity Checks: "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic"
303. Port Connectivity Checks: "test:u0|test_JTAG:jtag"
304. Port Connectivity Checks: "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo"
305. Port Connectivity Checks: "test:u0|test_Char_Buffer:char_buffer"
306. Port Connectivity Checks: "test:u0|test_CPU:cpu"
307. Port Connectivity Checks: "test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll|altera_pll:altera_pll_i"
308. Port Connectivity Checks: "test:u0|test_Audio_Clk:audio_clk"
309. Port Connectivity Checks: "test:u0"
310. Post-Synthesis Netlist Statistics for Top Partition
311. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
312. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
313. Elapsed Time Per Partition
314. Analysis & Synthesis Messages
315. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar 23 09:36:46 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; partyBox                                    ;
; Top-level Entity Name           ; partyBox                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3765                                        ;
; Total pins                      ; 234                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 952,768                                     ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; partyBox           ; partyBox           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; test/synthesis/test.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v                                                                     ; test        ;
; test/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_controller.v                                       ; test        ;
; test/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_synchronizer.v                                     ; test        ;
; test/synthesis/submodules/test_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_irq_mapper.sv                                              ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v                                        ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006.v                  ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v                  ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v                      ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; test        ;
; test/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; test        ;
; test/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv                           ; test        ;
; test/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv                               ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_003.sv                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv                             ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv                           ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv                               ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv                             ; test        ;
; test/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; test        ;
; test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; test        ;
; test/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; test        ;
; test/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_008.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_005.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_005.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router.sv                                ; test        ;
; test/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; test        ;
; test/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_master_agent.sv                                   ; test        ;
; test/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_translator.sv                               ; test        ;
; test/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_master_translator.sv                              ; test        ;
; test/synthesis/submodules/test_timer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_timer.v                                                    ; test        ;
; test/synthesis/submodules/test_button_1.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_button_1.v                                                 ; test        ;
; test/synthesis/submodules/altera_up_rs232_counters.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_counters.v                                      ; test        ;
; test/synthesis/submodules/altera_up_rs232_in_deserializer.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_in_deserializer.v                               ; test        ;
; test/synthesis/submodules/altera_up_rs232_out_serializer.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_out_serializer.v                                ; test        ;
; test/synthesis/submodules/altera_up_sync_fifo.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_sync_fifo.v                                           ; test        ;
; test/synthesis/submodules/test_WIFI_Serial_Port.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_WIFI_Serial_Port.v                                         ; test        ;
; test/synthesis/submodules/test_Video_Clk.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk.v                                                ; test        ;
; test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                     ; test        ;
; test/synthesis/submodules/test_Video_Clk_video_pll.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v                                      ; test        ;
; test/synthesis/submodules/altera_up_avalon_video_vga_timing.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_video_vga_timing.v                             ; test        ;
; test/synthesis/submodules/test_VGA_Controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_VGA_Controller.v                                           ; test        ;
; test/synthesis/submodules/test_Sys_Clk.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk.v                                                  ; test        ;
; test/synthesis/submodules/test_Sys_Clk_sys_pll.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v                                          ; test        ;
; test/synthesis/submodules/test_SDRAM.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v                                                    ; test        ;
; test/synthesis/submodules/test_Onchip_Memory.hex                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.hex                                          ; test        ;
; test/synthesis/submodules/test_Onchip_Memory.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v                                            ; test        ;
; test/synthesis/submodules/test_JTAG.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v                                                     ; test        ;
; test/synthesis/submodules/test_Dual_Clock_FIFO.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v                                          ; test        ;
; test/synthesis/submodules/altera_up_video_128_character_rom.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v                             ; test        ;
; test/synthesis/submodules/altera_up_video_char_mode_rom_128.mif                           ; yes             ; User Memory Initialization File              ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_char_mode_rom_128.mif                           ; test        ;
; test/synthesis/submodules/test_Char_Buffer.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v                                              ; test        ;
; test/synthesis/submodules/test_CPU.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU.v                                                      ; test        ;
; test/synthesis/submodules/test_CPU_cpu.v                                                  ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v                                                  ; test        ;
; test/synthesis/submodules/test_CPU_cpu_debug_slave_sysclk.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_sysclk.v                               ; test        ;
; test/synthesis/submodules/test_CPU_cpu_debug_slave_tck.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_tck.v                                  ; test        ;
; test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v                              ; test        ;
; test/synthesis/submodules/test_CPU_cpu_mult_cell.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_mult_cell.v                                        ; test        ;
; test/synthesis/submodules/test_CPU_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_test_bench.v                                       ; test        ;
; test/synthesis/submodules/test_Audio_Clk.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk.v                                                ; test        ;
; test/synthesis/submodules/test_Audio_Clk_audio_pll.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk_audio_pll.v                                      ; test        ;
; test/synthesis/submodules/altera_up_audio_bit_counter.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_audio_bit_counter.v                                   ; test        ;
; test/synthesis/submodules/altera_up_audio_in_deserializer.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_audio_in_deserializer.v                               ; test        ;
; test/synthesis/submodules/altera_up_audio_out_serializer.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_audio_out_serializer.v                                ; test        ;
; test/synthesis/submodules/altera_up_clock_edge.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_clock_edge.v                                          ; test        ;
; test/synthesis/submodules/test_Audio.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio.v                                                    ; test        ;
; partyBox.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv                                                                               ;             ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                     ;             ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                  ;             ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                   ;             ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                   ;             ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                   ;             ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                   ;             ;
; aglobal181.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                 ;             ;
; db/scfifo_7ba1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_7ba1.tdf                                                                        ;             ;
; db/a_dpfifo_q2a1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_q2a1.tdf                                                                      ;             ;
; db/altsyncram_n3i1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_n3i1.tdf                                                                    ;             ;
; db/cmpr_6l8.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cmpr_6l8.tdf                                                                           ;             ;
; db/cntr_h2b.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_h2b.tdf                                                                           ;             ;
; db/cntr_u27.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_u27.tdf                                                                           ;             ;
; db/cntr_i2b.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_i2b.tdf                                                                           ;             ;
; altera_pll.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                   ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                     ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;             ;
; db/altsyncram_spj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_spj1.tdf                                                                    ;             ;
; db/altsyncram_rgj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_rgj1.tdf                                                                    ;             ;
; db/altsyncram_pdj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_pdj1.tdf                                                                    ;             ;
; db/altsyncram_voi1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_voi1.tdf                                                                    ;             ;
; altera_mult_add.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                            ;             ;
; db/altera_mult_add_37p2.v                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altera_mult_add_37p2.v                                                                 ;             ;
; altera_mult_add_rtl.v                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                          ;             ;
; db/altsyncram_lpi1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_lpi1.tdf                                                                    ;             ;
; db/altsyncram_4kl1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_4kl1.tdf                                                                    ;             ;
; db/altsyncram_baj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_baj1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                      ;             ;
; db/altsyncram_qid1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qid1.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;             ;
; db/altsyncram_6dd2.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_6dd2.tdf                                                                    ;             ;
; db/altsyncram_ggo1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_ggo1.tdf                                                                    ;             ;
; dcfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                     ;             ;
; lpm_counter.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;             ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;             ;
; a_graycounter.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                              ;             ;
; a_fefifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                   ;             ;
; a_gray2bin.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                 ;             ;
; dffpipe.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                    ;             ;
; alt_sync_fifo.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                              ;             ;
; lpm_compare.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;             ;
; altsyncram_fifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                            ;             ;
; db/dcfifo_73q1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf                                                                        ;             ;
; db/a_gray2bin_f9b.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_gray2bin_f9b.tdf                                                                     ;             ;
; db/a_graycounter_cg6.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_graycounter_cg6.tdf                                                                  ;             ;
; db/a_graycounter_8ub.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_graycounter_8ub.tdf                                                                  ;             ;
; db/altsyncram_3b81.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf                                                                    ;             ;
; db/alt_synch_pipe_g9l.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_g9l.tdf                                                                 ;             ;
; db/dffpipe_1v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_1v8.tdf                                                                        ;             ;
; db/dffpipe_0v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_0v8.tdf                                                                        ;             ;
; db/alt_synch_pipe_h9l.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_h9l.tdf                                                                 ;             ;
; db/dffpipe_2v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_2v8.tdf                                                                        ;             ;
; db/cmpr_su5.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cmpr_su5.tdf                                                                           ;             ;
; db/mux_5r7.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/mux_5r7.tdf                                                                            ;             ;
; db/scfifo_3291.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_3291.tdf                                                                        ;             ;
; db/a_dpfifo_5771.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_vg7.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_vg7.tdf                                                                           ;             ;
; db/altsyncram_7pu1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_7pu1.tdf                                                                    ;             ;
; db/cntr_jgb.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_jgb.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                            ;             ;
; db/altsyncram_qum1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qum1.tdf                                                                    ;             ;
; db/decode_8la.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/decode_8la.tdf                                                                         ;             ;
; db/mux_5hb.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/mux_5hb.tdf                                                                            ;             ;
; db/scfifo_q9a1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_q9a1.tdf                                                                        ;             ;
; db/a_dpfifo_d1a1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_d1a1.tdf                                                                      ;             ;
; db/altsyncram_t0i1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_t0i1.tdf                                                                    ;             ;
; pzdyqx.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                     ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sld76ff8c70/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; db/altsyncram_40n1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_40n1.tdf                                                                    ;             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2571                                                                                             ;
;                                             ;                                                                                                  ;
; Combinational ALUT usage for logic          ; 3983                                                                                             ;
;     -- 7 input functions                    ; 50                                                                                               ;
;     -- 6 input functions                    ; 753                                                                                              ;
;     -- 5 input functions                    ; 765                                                                                              ;
;     -- 4 input functions                    ; 655                                                                                              ;
;     -- <=3 input functions                  ; 1760                                                                                             ;
;                                             ;                                                                                                  ;
; Dedicated logic registers                   ; 3765                                                                                             ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 234                                                                                              ;
; Total MLAB memory bits                      ; 0                                                                                                ;
; Total block memory bits                     ; 952768                                                                                           ;
;                                             ;                                                                                                  ;
; Total DSP Blocks                            ; 3                                                                                                ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 5                                                                                                ;
;     -- PLLs                                 ; 5                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3973                                                                                             ;
; Total fan-out                               ; 39727                                                                                            ;
; Average fan-out                             ; 4.48                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |partyBox                                                                                                                               ; 3983 (1)            ; 3765 (0)                  ; 952768            ; 3          ; 234  ; 0            ; |partyBox                                                                                                                                                                                                                                                                                                                                            ; partyBox                             ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                               ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                          ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                             ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                             ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                             ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                             ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 137 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 136 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 136 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 136 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 135 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 135 (96)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
;    |test:u0|                                                                                                                            ; 3751 (0)            ; 3602 (0)                  ; 952768            ; 3          ; 0    ; 0            ; |partyBox|test:u0                                                                                                                                                                                                                                                                                                                                    ; test                                 ; test         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                         ; altera_reset_controller              ; test         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer            ; test         ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                         ; altera_reset_controller              ; test         ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                         ; altera_reset_controller              ; test         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer            ; test         ;
;       |altera_reset_controller:rst_controller_005|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_005                                                                                                                                                                                                                                                                                         ; altera_reset_controller              ; test         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                             ; altera_reset_controller              ; test         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer            ; test         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer            ; test         ;
;       |test_Audio:audio|                                                                                                                ; 318 (50)            ; 283 (41)                  ; 16384             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio                                                                                                                                                                                                                                                                                                                   ; test_Audio                           ; test         ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 111 (7)             ; 120 (48)                  ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                             ; altera_up_audio_in_deserializer      ; test         ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                           ; altera_up_audio_bit_counter          ; test         ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                              ; altera_up_sync_fifo                  ; test         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                             ; scfifo                               ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                  ; scfifo_7ba1                          ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                             ; a_dpfifo_q2a1                        ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                     ; altsyncram_n3i1                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                         ; cntr_h2b                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                             ; cntr_i2b                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                      ; cntr_u27                             ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                             ; altera_up_sync_fifo                  ; test         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                            ; scfifo                               ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                 ; scfifo_7ba1                          ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                            ; a_dpfifo_q2a1                        ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                    ; altsyncram_n3i1                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                        ; cntr_h2b                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                            ; cntr_i2b                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                     ; cntr_u27                             ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 156 (60)            ; 116 (50)                  ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                               ; altera_up_audio_out_serializer       ; test         ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                               ; altera_up_sync_fifo                  ; test         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                              ; scfifo                               ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                   ; scfifo_7ba1                          ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                              ; a_dpfifo_q2a1                        ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                      ; altsyncram_n3i1                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                          ; cntr_h2b                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                              ; cntr_i2b                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                       ; cntr_u27                             ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                              ; altera_up_sync_fifo                  ; test         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                             ; scfifo                               ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                  ; scfifo_7ba1                          ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                             ; a_dpfifo_q2a1                        ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                     ; altsyncram_n3i1                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                         ; cntr_h2b                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                             ; cntr_i2b                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                      ; cntr_u27                             ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                   ; altera_up_clock_edge                 ; test         ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                              ; altera_up_clock_edge                 ; test         ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                   ; altera_up_clock_edge                 ; test         ;
;       |test_Audio_Clk:audio_clk|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio_Clk:audio_clk                                                                                                                                                                                                                                                                                                           ; test_Audio_Clk                       ; test         ;
;          |test_Audio_Clk_audio_pll:audio_pll|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll                                                                                                                                                                                                                                                                        ; test_Audio_Clk_audio_pll             ; test         ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                ; altera_pll                           ; work         ;
;       |test_CPU:cpu|                                                                                                                    ; 1565 (1)            ; 1768 (39)                 ; 64448             ; 3          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu                                                                                                                                                                                                                                                                                                                       ; test_CPU                             ; test         ;
;          |test_CPU_cpu:cpu|                                                                                                             ; 1564 (1383)         ; 1729 (1390)               ; 64448             ; 3          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu                                                                                                                                                                                                                                                                                                      ; test_CPU_cpu                         ; test         ;
;             |test_CPU_cpu_bht_module:test_CPU_cpu_bht|                                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht                                                                                                                                                                                                                                                             ; test_CPU_cpu_bht_module              ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                           ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                    ; altsyncram_pdj1                      ; work         ;
;             |test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|                                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data                                                                                                                                                                                                                                                     ; test_CPU_cpu_dc_data_module          ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                           ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                            ; altsyncram_4kl1                      ; work         ;
;             |test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|                                                                            ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag                                                                                                                                                                                                                                                       ; test_CPU_cpu_dc_tag_module           ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                           ; work         ;
;                   |altsyncram_lpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                                              ; altsyncram_lpi1                      ; work         ;
;             |test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim                                                                                                                                                                                                                                                 ; test_CPU_cpu_dc_victim_module        ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                           ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                        ; altsyncram_baj1                      ; work         ;
;             |test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|                                                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data                                                                                                                                                                                                                                                     ; test_CPU_cpu_ic_data_module          ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                           ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                            ; altsyncram_spj1                      ; work         ;
;             |test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|                                                                            ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag                                                                                                                                                                                                                                                       ; test_CPU_cpu_ic_tag_module           ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                           ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                              ; altsyncram_rgj1                      ; work         ;
;             |test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|                                                                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell                                                                                                                                                                                                                                                    ; test_CPU_cpu_mult_cell               ; test         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                 ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                 ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                 ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                ; work         ;
;             |test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|                                                                         ; 181 (11)            ; 275 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci                                                                                                                                                                                                                                                    ; test_CPU_cpu_nios2_oci               ; test         ;
;                |test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|                                                  ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper                                                                                                                                                                              ; test_CPU_cpu_debug_slave_wrapper     ; test         ;
;                   |sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy|                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy                                                                                                                          ; sld_virtual_jtag_basic               ; work         ;
;                   |test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|                                                 ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk                                                                                                          ; test_CPU_cpu_debug_slave_sysclk      ; test         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                     ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                     ; altera_std_synchronizer              ; work         ;
;                   |test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|                                                       ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck                                                                                                                ; test_CPU_cpu_debug_slave_tck         ; test         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                           ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                           ; altera_std_synchronizer              ; work         ;
;                |test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|                                                        ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg                                                                                                                                                                                    ; test_CPU_cpu_nios2_avalon_reg        ; test         ;
;                |test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|                                                          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break                                                                                                                                                                                      ; test_CPU_cpu_nios2_oci_break         ; test         ;
;                |test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|                                                          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug                                                                                                                                                                                      ; test_CPU_cpu_nios2_oci_debug         ; test         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                  ; altera_std_synchronizer              ; work         ;
;                |test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|                                                                ; 84 (84)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem                                                                                                                                                                                            ; test_CPU_cpu_nios2_ocimem            ; test         ;
;                   |test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram                                                                                                                               ; test_CPU_cpu_ociram_sp_ram_module    ; test         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                     ; altsyncram                           ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                                      ; altsyncram_qid1                      ; work         ;
;             |test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|                                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a                                                                                                                                                                                                                                     ; test_CPU_cpu_register_bank_a_module  ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                           ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                      ; work         ;
;             |test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b|                                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b                                                                                                                                                                                                                                     ; test_CPU_cpu_register_bank_b_module  ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                           ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                      ; work         ;
;       |test_Char_Buffer:char_buffer|                                                                                                    ; 94 (94)             ; 109 (109)                 ; 65536             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer                                                                                                                                                                                                                                                                                                       ; test_Char_Buffer                     ; test         ;
;          |altera_up_video_128_character_rom:Character_Rom|                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom                                                                                                                                                                                                                                                       ; altera_up_video_128_character_rom    ; test         ;
;             |altsyncram:character_data_rom|                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom                                                                                                                                                                                                                         ; altsyncram                           ; work         ;
;                |altsyncram_ggo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated                                                                                                                                                                                          ; altsyncram_ggo1                      ; work         ;
;          |altsyncram:Char_Buffer_Memory|                                                                                                ; 0 (0)               ; 0 (0)                     ; 57344             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory                                                                                                                                                                                                                                                                         ; altsyncram                           ; work         ;
;             |altsyncram_6dd2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 57344             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated                                                                                                                                                                                                                                          ; altsyncram_6dd2                      ; work         ;
;       |test_Dual_Clock_FIFO:dual_clock_fifo|                                                                                            ; 60 (2)              ; 102 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo                                                                                                                                                                                                                                                                                               ; test_Dual_Clock_FIFO                 ; test         ;
;          |dcfifo:Data_FIFO|                                                                                                             ; 58 (0)              ; 102 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO                                                                                                                                                                                                                                                                              ; dcfifo                               ; work         ;
;             |dcfifo_73q1:auto_generated|                                                                                                ; 58 (11)             ; 102 (34)                  ; 3200              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated                                                                                                                                                                                                                                                   ; dcfifo_73q1                          ; work         ;
;                |a_gray2bin_f9b:wrptr_g_gray2bin|                                                                                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                                                                                                                                                                   ; a_gray2bin_f9b                       ; work         ;
;                |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                                                                                                                                                                   ; a_gray2bin_f9b                       ; work         ;
;                |a_graycounter_8ub:wrptr_g1p|                                                                                            ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p                                                                                                                                                                                                                       ; a_graycounter_8ub                    ; work         ;
;                |a_graycounter_cg6:rdptr_g1p|                                                                                            ; 16 (16)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                                                                                                       ; a_graycounter_cg6                    ; work         ;
;                |alt_synch_pipe_g9l:rs_dgwp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                        ; alt_synch_pipe_g9l                   ; work         ;
;                   |dffpipe_1v8:dffpipe12|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                                                  ; dffpipe_1v8                          ; work         ;
;                |alt_synch_pipe_h9l:ws_dgrp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                        ; alt_synch_pipe_h9l                   ; work         ;
;                   |dffpipe_2v8:dffpipe16|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                                                                                                  ; dffpipe_2v8                          ; work         ;
;                |altsyncram_3b81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram                                                                                                                                                                                                                          ; altsyncram_3b81                      ; work         ;
;                |dffpipe_0v8:ws_brp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                                                ; dffpipe_0v8                          ; work         ;
;                |dffpipe_0v8:ws_bwp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                                                ; dffpipe_0v8                          ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                     ; mux_5r7                              ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                     ; mux_5r7                              ; work         ;
;       |test_JTAG:jtag|                                                                                                                  ; 116 (35)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag                                                                                                                                                                                                                                                                                                                     ; test_JTAG                            ; test         ;
;          |alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|                                                                                ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                    ; work         ;
;          |test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|                                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r                                                                                                                                                                                                                                                                           ; test_JTAG_scfifo_r                   ; test         ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                              ; scfifo                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                   ; scfifo_3291                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                              ; a_dpfifo_5771                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                      ; a_fefifo_7cf                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                 ; cntr_vg7                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                      ; altsyncram_7pu1                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                        ; cntr_jgb                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                              ; cntr_jgb                             ; work         ;
;          |test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|                                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w                                                                                                                                                                                                                                                                           ; test_JTAG_scfifo_w                   ; test         ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                              ; scfifo                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                   ; scfifo_3291                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                              ; a_dpfifo_5771                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                      ; a_fefifo_7cf                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                 ; cntr_vg7                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                      ; altsyncram_7pu1                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                        ; cntr_jgb                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                              ; cntr_jgb                             ; work         ;
;       |test_Onchip_Memory:onchip_memory|                                                                                                ; 38 (2)              ; 2 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory                                                                                                                                                                                                                                                                                                   ; test_Onchip_Memory                   ; test         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; altsyncram                           ; work         ;
;             |altsyncram_qum1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 800000            ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_qum1                      ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                       ; decode_8la                           ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                             ; mux_5hb                              ; work         ;
;       |test_SDRAM:sdram|                                                                                                                ; 222 (169)           ; 248 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_SDRAM:sdram                                                                                                                                                                                                                                                                                                                   ; test_SDRAM                           ; test         ;
;          |test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module|                                                              ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module                                                                                                                                                                                                                                                   ; test_SDRAM_input_efifo_module        ; test         ;
;       |test_Sys_Clk:sys_clk|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Sys_Clk:sys_clk                                                                                                                                                                                                                                                                                                               ; test_Sys_Clk                         ; test         ;
;          |test_Sys_Clk_sys_pll:sys_pll|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll                                                                                                                                                                                                                                                                                  ; test_Sys_Clk_sys_pll                 ; test         ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                          ; altera_pll                           ; work         ;
;       |test_VGA_Controller:vga_controller|                                                                                              ; 65 (1)              ; 83 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_VGA_Controller:vga_controller                                                                                                                                                                                                                                                                                                 ; test_VGA_Controller                  ; test         ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 64 (64)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                                    ; altera_up_avalon_video_vga_timing    ; test         ;
;       |test_Video_Clk:video_clk|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Video_Clk:video_clk                                                                                                                                                                                                                                                                                                           ; test_Video_Clk                       ; test         ;
;          |test_Video_Clk_video_pll:video_pll|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll                                                                                                                                                                                                                                                                        ; test_Video_Clk_video_pll             ; test         ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                ; altera_pll                           ; work         ;
;       |test_WIFI_Serial_Port:wifi_serial_port|                                                                                          ; 176 (17)            ; 166 (33)                  ; 2048              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port                                                                                                                                                                                                                                                                                             ; test_WIFI_Serial_Port                ; test         ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 73 (5)              ; 66 (18)                   ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                       ; altera_up_rs232_in_deserializer      ; test         ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 20 (20)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                            ; altera_up_rs232_counters             ; test         ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 48 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                     ; altera_up_sync_fifo                  ; test         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                    ; scfifo                               ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                         ; scfifo_q9a1                          ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                    ; a_dpfifo_d1a1                        ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                            ; altsyncram_t0i1                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                ; cntr_h2b                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                    ; cntr_i2b                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                             ; cntr_u27                             ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 86 (22)             ; 67 (19)                   ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                         ; altera_up_rs232_out_serializer       ; test         ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                             ; altera_up_rs232_counters             ; test         ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 46 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                      ; altera_up_sync_fifo                  ; test         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 46 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                     ; scfifo                               ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 46 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                          ; scfifo_q9a1                          ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 46 (23)             ; 33 (13)                   ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                     ; a_dpfifo_d1a1                        ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                             ; altsyncram_t0i1                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                 ; cntr_h2b                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                     ; cntr_i2b                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                              ; cntr_u27                             ; work         ;
;       |test_button_1:button_1|                                                                                                          ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_button_1:button_1                                                                                                                                                                                                                                                                                                             ; test_button_1                        ; test         ;
;       |test_button_1:button_2|                                                                                                          ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_button_1:button_2                                                                                                                                                                                                                                                                                                             ; test_button_1                        ; test         ;
;       |test_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 869 (0)             ; 456 (0)                   ; 128               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; test_mm_interconnect_0               ; test         ;
;          |altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|                                                                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|                                                    ; 10 (10)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|                                                   ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                ; test         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                       ; altsyncram_40n1                      ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 32 (32)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; test         ;
;          |altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; test         ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; test         ;
;          |altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|                                                         ; 8 (4)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent            ; test         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                        ; altera_merlin_burst_uncompressor     ; test         ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; test         ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent            ; test         ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 14 (8)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent            ; test         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor     ; test         ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent            ; test         ;
;          |altera_merlin_slave_translator:audio_avalon_audio_slave_translator|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:button_1_s1_translator|                                                                        ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:button_2_s1_translator|                                                                        ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator|                                               ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator|                                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator|                                                ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; test         ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 17 (17)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter        ; test         ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter        ; test         ;
;          |altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|                                           ; 29 (29)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter          ; test         ;
;          |altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|                                           ; 26 (26)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter          ; test         ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 46 (46)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                    ; altera_merlin_width_adapter          ; test         ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                    ; altera_merlin_width_adapter          ; test         ;
;          |test_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                ; test_mm_interconnect_0_cmd_demux     ; test         ;
;          |test_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                        ; test_mm_interconnect_0_cmd_demux_001 ; test         ;
;          |test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                               ; 18 (14)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_003   ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator             ; test         ;
;          |test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                               ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_003   ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator             ; test         ;
;          |test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|                                                                               ; 53 (48)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_003   ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator             ; test         ;
;          |test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|                                                                               ; 27 (23)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_003   ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator             ; test         ;
;          |test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|                                                                               ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_003   ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator             ; test         ;
;          |test_mm_interconnect_0_router:router|                                                                                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router                                                                                                                                                                                                                                                      ; test_mm_interconnect_0_router        ; test         ;
;          |test_mm_interconnect_0_router_001:router_001|                                                                                 ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                              ; test_mm_interconnect_0_router_001    ; test         ;
;          |test_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_003 ; test         ;
;          |test_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_003 ; test         ;
;          |test_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_003 ; test         ;
;          |test_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_003 ; test         ;
;          |test_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_003 ; test         ;
;          |test_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 169 (169)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                    ; test_mm_interconnect_0_rsp_mux       ; test         ;
;          |test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                            ; test_mm_interconnect_0_rsp_mux_001   ; test         ;
;       |test_timer:timer_0|                                                                                                              ; 105 (105)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_timer:timer_0                                                                                                                                                                                                                                                                                                                 ; test_timer                           ; test         ;
;       |test_timer:timer|                                                                                                                ; 106 (106)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_timer:timer                                                                                                                                                                                                                                                                                                                   ; test_timer                           ; test         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                  ;
; test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                  ;
; test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                  ;
; test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; altera_up_video_char_mode_rom_128.mif ;
; test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                  ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                  ;
; test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                  ;
; test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                  ;
; test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; test_Onchip_Memory.hex                ;
; test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                                  ;
; test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0                                                                                                                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll                                                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_button_1:button_1                                                                                                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_button_1:button_2                                                                                                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_CPU:cpu                                                                                                                                                                                                                                                ; test.qsys       ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu                                                                                                                                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dtrace:the_test_CPU_cpu_nios2_oci_dtrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dtrace:the_test_CPU_cpu_nios2_oci_dtrace|test_CPU_cpu_nios2_oci_td_mode:test_CPU_cpu_nios2_oci_trc_ctrl_td_mode                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_test_CPU_cpu_nios2_oci_compute_input_tm_cnt                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_fifo_cnt_inc:the_test_CPU_cpu_nios2_oci_fifo_cnt_inc                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_test_CPU_cpu_nios2_oci_fifo_wrptr_inc                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_im:the_test_CPU_cpu_nios2_oci_im                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_itrace:the_test_CPU_cpu_nios2_oci_itrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_pib:the_test_CPU_cpu_nios2_oci_pib                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram                                                        ;                 ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_JTAG:jtag                                                                                                                                                                                                                                              ; test.qsys       ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent                                                                                                                                                           ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|test_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                     ; test.qsys       ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent                                                                                                                                                                        ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo                                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator                                                                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent                                                                                                                                                                        ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo                                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator                                                                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent                                                                                                                                               ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo                                                                                                                                          ; test.qsys       ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent                                                                                                                                              ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator                                                                                                                                    ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                            ; test.qsys       ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                        ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router                                                                                                                                                                               ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_004                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_005                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_006                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_007                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_009                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_010                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_011                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_012                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_013                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                           ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                    ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                    ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                               ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                           ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent                                                                                                                                                ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                           ; test.qsys       ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator                                                                                                                                      ; test.qsys       ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory                                                                                                                                                                                                                            ; test.qsys       ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller_005                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_SDRAM:sdram                                                                                                                                                                                                                                            ; test.qsys       ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll                                                                                                                                                                                                           ; test.qsys       ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_timer:timer                                                                                                                                                                                                                                            ; test.qsys       ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_timer:timer_0                                                                                                                                                                                                                                          ; test.qsys       ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll                                                                                                                                                                                                 ; test.qsys       ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_SDRAM:sdram|m_next                                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_SDRAM:sdram|m_state                                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_SDRAM:sdram|i_next      ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_SDRAM:sdram|i_state                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                              ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|read_req                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                               ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|read                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 90                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_use_reg                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_chipselect_pre                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_chipselect_pre                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator|av_chipselect_pre                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator|av_chipselect_pre                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator|av_chipselect_pre                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_button_1:button_2|readdata[1..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_button_1:button_1|readdata[1..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_iw_corrupt                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exc_crst_active                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[7..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_im:the_test_CPU_cpu_nios2_oci_im|trc_wrap                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_im:the_test_CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][88]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][87]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][86]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][85]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][61]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][60]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][59]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][58]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][88]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][87]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][86]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][85]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[1..31]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[1..31]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[0..7]                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_address_field[0,1]                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][88]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][87]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][86]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][85]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][61]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][60]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][59]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][58]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][87]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][86]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][85]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[0..3]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][107]                                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][107]                                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][72]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][107]                                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][86]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][87]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][72]                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][107]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][71]                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][64]                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][71]                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][76]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][49]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][37]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][51]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][43]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][47]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][46]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][48]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][107]                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][70]                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][71]                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][64]                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][71]                                                                                                              ;
; test:u0|test_WIFI_Serial_Port:wifi_serial_port|readdata[11..14,24..31]                                                                                                                                                                 ; Merged with test:u0|test_WIFI_Serial_Port:wifi_serial_port|readdata[10]                                                                                                                                                                            ;
; test:u0|test_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                            ; Merged with test:u0|test_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                    ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_badaddr_reg_baddr[0..26]                                                                                                                                                                       ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][48]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|waitrequest_reset_override                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator|waitrequest_reset_override                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator|waitrequest_reset_override                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|waitrequest_reset_override                                                                                                      ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|waitrequest_reset_override                                                                                                      ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                           ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                       ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                         ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator|waitrequest_reset_override                                                                              ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[3]                                                                                                          ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[3]                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][70]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][71]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][86]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][87]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][88]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][45]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][49]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][51]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][76]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][78]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][46]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][43]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][47]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][43]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][48]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][43]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][43]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][72]                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][107]                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][70]                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][71]                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][72]                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][107]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][70]                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][64]                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][71]                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][64]                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][72]                                                                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][107]                                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][72]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][107]                                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][72]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][107]                                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                              ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                 ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                              ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[7..9,11..27]                                                                                                                                                                ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                    ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                    ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                    ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][50]                                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[3]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][71]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][71]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_WIFI_Serial_Port:wifi_serial_port|readdata[10]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_Char_Buffer:char_buffer|buf_readdata[7]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|trigger_state                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][64]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                               ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|trigbrktype                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|data_reg[7,15,23]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][106]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][106]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][106]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][106]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][106]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][106]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_SDRAM:sdram|m_next~9                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_next~10                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_next~13                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_next~14                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_next~16                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_next~4                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_next~5                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_next~6                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_state~14                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_state~15                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_state~16                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.011 ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.001 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][35]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][34]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][33]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][32]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][31]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][30]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][29]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][28]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][27]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][26]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][25]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][24]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][23]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][22]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][21]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][20]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][19]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][18]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][17]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][16]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][14]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][13]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][12]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][11]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][36]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[27]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][35]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[26]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][34]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[25]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][33]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[24]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][32]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[23]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][31]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[22]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][30]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[21]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][29]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[20]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][28]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[19]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][27]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[18]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][26]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[17]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][25]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[16]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][24]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[15]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][23]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[14]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][22]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[13]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][21]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][20]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][19]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][18]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][17]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][16]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][14]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][13]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][12]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][11]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..27]                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_count[2]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 1181                                                                                                                                                                                               ;                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                            ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                            ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                            ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                            ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                            ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                            ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                            ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                            ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|data_reg[7],                                                                                       ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|data_reg[15],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][35],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][34],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][33],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][32],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][31],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][30],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][29],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][28],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][27],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][26],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][25],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][24],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][23],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][22],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][21],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][20],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][19],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][18],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][17],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][16],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][15],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][14],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][13],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][12],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][11],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][36],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[27],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][35],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[26],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][34],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[25],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][33],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[24],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][32],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[23],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][31],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[22],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][30],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[21],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][29],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[20],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][28],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[19],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][27],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[18],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][26],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[17],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][25],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[16],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][24],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[15],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][23],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[14],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][22],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[13],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][21],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][20],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][19],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][18],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][17],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][16],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][15],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][14],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][13],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][12],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][11],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                   ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_use_reg                                                                                       ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_address_field[0],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37],                                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                  ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|data_reg[23]                                                                                       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                    ;
;                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                    ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                    ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                  ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                              ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                               ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                ;
; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[3]                                                                                                                                                                          ; Lost Fanouts                   ; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7],                                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator|av_chipselect_pre                                                                                    ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[3],                                                                                     ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_Char_Buffer:char_buffer|buf_readdata[7]                                                                                                                                                                                   ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                         ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                         ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                     ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exc_crst_active,                                                                                                                                                                               ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                          ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                 ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                         ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                         ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                         ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                     ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                 ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|trigbrktype                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88],                                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][88],                                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][88],                                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][88]                                                                                                 ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][88],                                                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][88]                                                                                               ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][88],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][88]                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][88],                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                    ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][64],                                                                                                                     ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                           ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                 ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                  ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                              ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                               ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ;
; test:u0|test_button_1:button_2|readdata[14]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[14]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[13]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[13]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[12]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[12]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[11]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[11]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[10]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[10]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[9]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[9]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[8]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[8]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[7]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[7]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[6]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[6]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[5]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[5]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[4]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[4]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[3]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[3]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[2]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[2]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[1]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[1]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[31]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[31]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[30]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[30]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[29]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[29]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[28]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[28]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[27]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[27]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[26]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[26]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[25]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[25]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[24]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[24]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[23]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[23]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[22]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[22]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[21]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[21]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[20]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[20]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[19]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[19]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[18]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[18]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[17]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[17]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[16]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[16]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[15]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[15]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[14]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[14]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[13]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[13]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[12]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[12]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[11]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[11]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[10]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[10]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[9]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[9]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[8]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[8]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[7]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[7]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[6]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[6]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[5]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[5]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[4]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[4]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[3]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[3]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[2]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[2]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_1|readdata[1]                                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|av_readdata_pre[1]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator|av_chipselect_pre                                                                                     ; Stuck at GND                   ; test:u0|test_WIFI_Serial_Port:wifi_serial_port|readdata[10]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                           ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                      ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[31]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[31]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[30]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[30]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                               ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                       ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|trigger_state                                                                    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[29]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[29]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                       ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                     ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                       ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                     ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                       ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[28]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[28]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                              ;
; test:u0|test_button_1:button_2|readdata[27]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[27]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                           ;
; test:u0|test_button_1:button_2|readdata[26]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[26]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                           ;
; test:u0|test_button_1:button_2|readdata[25]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[25]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][87]                                                                                                 ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][87]                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][86]                                                                                                 ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][86]                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][85]                                                                                                 ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][85]                                                                                                   ;
; test:u0|test_button_1:button_2|readdata[24]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[24]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][87]                                                                                               ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                 ;
; test:u0|test_button_1:button_2|readdata[23]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[23]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][85]                                                                                               ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][61]                                                                                                ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][61]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][60]                                                                                                ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][60]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][59]                                                                                                ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][59]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][58]                                                                                                ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][58]                                                                                                  ;
; test:u0|test_button_1:button_2|readdata[22]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[22]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][87]                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][87]                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][86]                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][86]                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][85]                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][85]                                                                                                              ;
; test:u0|test_button_1:button_2|readdata[21]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[21]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                               ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                           ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                           ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[20]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[20]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[19]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[19]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[18]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[18]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][71]                                                                                                 ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][64]                                                                                                   ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[17]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[17]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][86]                                                                                               ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][71]                                                                                                            ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[16]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[16]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_button_1:button_2|readdata[15]                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|av_readdata_pre[15]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][106]                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][106]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][106]                                                                                              ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[1][106]                                                                                                ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo|mem[0][106]                                                                                                  ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                        ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                        ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                               ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                  ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                         ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                           ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][106]                                                                                                                   ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][106]                                                                                                                     ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                                                ; Stuck at VCC                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                ; Stuck at VCC                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                ; Stuck at VCC                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                                                ; Stuck at VCC                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count_zero_flag                                                                                                                ; Stuck at VCC                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.101 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][71]                                                                                               ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                 ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3765  ;
; Number of registers using Synchronous Clear  ; 783   ;
; Number of registers using Synchronous Load   ; 365   ;
; Number of registers using Asynchronous Clear ; 2494  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2581  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; test:u0|test_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                               ; 1       ;
; test:u0|test_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                             ; 11      ;
; test:u0|test_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                              ; 16      ;
; test:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; test:u0|test_SDRAM:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                                     ; 2       ;
; test:u0|test_SDRAM:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                    ; 2       ;
; test:u0|test_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                     ; 2       ;
; test:u0|test_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                     ; 2       ;
; test:u0|test_SDRAM:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 34      ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                   ; 11      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                              ; 8       ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ; 14      ;
; test:u0|test_JTAG:jtag|av_waitrequest                                                                                                                                                                                                                                                                                           ; 5       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; test:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                  ; 6       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                  ; 6       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a0                                                                                                                                                                                                 ; 11      ;
; test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; test:u0|test_JTAG:jtag|t_dav                                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 589     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; test:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a0                                                                                                                                                                                                 ; 7       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|parity6                                                                                                                                                                                                    ; 5       ;
; test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                       ; 3       ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_pipe_flush_waddr[25]                                                                                                                                                                                                                                                                    ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                     ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                                                    ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                          ; 2       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                          ; 2       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                          ; 2       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                          ; 2       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                          ; 2       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                          ; 2       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                          ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                          ; 2       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9                                                                                                                                                                                                    ; 5       ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                       ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                            ; 8       ;
; test:u0|test_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|test_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                                   ; 3       ;
; test:u0|test_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                                   ; 3       ;
; test:u0|test_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|test_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|test_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|test_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|test_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|test_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                  ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                                 ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                 ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                  ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                  ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                  ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                  ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                  ; 3       ;
; test:u0|test_timer:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                  ; 3       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1       ;
; test:u0|test_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                                   ; 2       ;
; test:u0|test_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                                  ; 2       ;
; test:u0|test_timer:timer|period_l_register[14]                                                                                                                                                                                                                                                                                  ; 2       ;
; test:u0|test_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                   ; 2       ;
; test:u0|test_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                                   ; 2       ;
; test:u0|test_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                                   ; 2       ;
; test:u0|test_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                                   ; 2       ;
; test:u0|test_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; test:u0|test_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                                ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                                ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                                 ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                                 ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; test:u0|test_timer:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 99                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                ; Megafunction                                                                                               ; Type ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_Audio:audio|clear_read_fifos                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|count[1]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|buf_readdata[3]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|data_reg[19]                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter|data_reg[10]                                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|d_address_tag_field[4]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|read_interrupt_en                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|control_reg[6]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|control_reg[12]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|control_reg[25]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|control_reg[20]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|delayed_x_position[3]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|d_writedata[16]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4]                                                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|readdata[4]                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|x_position[7]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|y_position[3]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6]                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|readdata[7]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|readdata[8]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|readdata[23]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|ctrl_readdata[9]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|sr[37]                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|sr[33]                                                                                                                       ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|sr[14]                                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|sr[24]                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 21 bits   ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_pipe_flush_waddr[12]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |partyBox|test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                                                                                                                       ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |partyBox|test:u0|test_Audio:audio|readdata[5]                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |partyBox|test:u0|test_Audio:audio|readdata[3]                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|active_addr[0]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|src_channel[1]                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_rot[20]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_wr_port_data[4]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated|mux_5hb:mux2|l2_w14_n0_mux_dataout                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_wr_port_data[8]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_wr_port_data[24]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_rot_step1[27]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|src_data[89]                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_logic_result[30]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_wr_data_unfiltered[31]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_src2_reg[16]                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|src_channel[11]                                                                                                                                                                                                                                                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |partyBox|test:u0|test_SDRAM:sdram|Selector35                                                                                                                                                                                                                                                                                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |partyBox|test:u0|test_SDRAM:sdram|Selector24                                                                                                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |partyBox|test:u0|test_SDRAM:sdram|Selector28                                                                                                                                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------+
; Assignment                            ; Value                  ; From ; To                                      ;
+---------------------------------------+------------------------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg              ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                             ;
+---------------------------------------+------------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for test:u0|test_SDRAM:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller     ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
; DW               ; 31    ; Signed Integer                                                                                   ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                  ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                    ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                    ;
; AW             ; 6     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                     ;
; AW             ; 6     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                   ;
; AW             ; 6     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                    ;
; AW             ; 6     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                   ;
; fractional_vco_multiplier            ; false                  ; String                                                                   ;
; pll_type                             ; General                ; String                                                                   ;
; pll_subtype                          ; General                ; String                                                                   ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                           ;
; operation_mode                       ; direct                 ; String                                                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                                                           ;
; data_rate                            ; 0                      ; Signed Integer                                                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                           ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                   ;
; phase_shift0                         ; 0 ps                   ; String                                                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                   ;
; phase_shift1                         ; 0 ps                   ; String                                                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                   ;
; phase_shift2                         ; 0 ps                   ; String                                                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                   ;
; phase_shift3                         ; 0 ps                   ; String                                                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                   ;
; phase_shift4                         ; 0 ps                   ; String                                                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                   ;
; phase_shift5                         ; 0 ps                   ; String                                                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                   ;
; phase_shift6                         ; 0 ps                   ; String                                                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                   ;
; phase_shift7                         ; 0 ps                   ; String                                                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                   ;
; phase_shift8                         ; 0 ps                   ; String                                                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                   ;
; phase_shift9                         ; 0 ps                   ; String                                                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                   ;
; phase_shift10                        ; 0 ps                   ; String                                                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                   ;
; phase_shift11                        ; 0 ps                   ; String                                                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                   ;
; phase_shift12                        ; 0 ps                   ; String                                                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                   ;
; phase_shift13                        ; 0 ps                   ; String                                                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                   ;
; phase_shift14                        ; 0 ps                   ; String                                                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                   ;
; phase_shift15                        ; 0 ps                   ; String                                                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                   ;
; phase_shift16                        ; 0 ps                   ; String                                                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                   ;
; phase_shift17                        ; 0 ps                   ; String                                                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                           ;
; clock_name_0                         ;                        ; String                                                                   ;
; clock_name_1                         ;                        ; String                                                                   ;
; clock_name_2                         ;                        ; String                                                                   ;
; clock_name_3                         ;                        ; String                                                                   ;
; clock_name_4                         ;                        ; String                                                                   ;
; clock_name_5                         ;                        ; String                                                                   ;
; clock_name_6                         ;                        ; String                                                                   ;
; clock_name_7                         ;                        ; String                                                                   ;
; clock_name_8                         ;                        ; String                                                                   ;
; clock_name_global_0                  ; false                  ; String                                                                   ;
; clock_name_global_1                  ; false                  ; String                                                                   ;
; clock_name_global_2                  ; false                  ; String                                                                   ;
; clock_name_global_3                  ; false                  ; String                                                                   ;
; clock_name_global_4                  ; false                  ; String                                                                   ;
; clock_name_global_5                  ; false                  ; String                                                                   ;
; clock_name_global_6                  ; false                  ; String                                                                   ;
; clock_name_global_7                  ; false                  ; String                                                                   ;
; clock_name_global_8                  ; false                  ; String                                                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_bypass_en                      ; false                  ; String                                                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_bypass_en                      ; false                  ; String                                                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                           ;
; pll_slf_rst                          ; false                  ; String                                                                   ;
; pll_bw_sel                           ; low                    ; String                                                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                           ;
; ENLARGE_CHAR   ; 0     ; Signed Integer                                           ;
; AW             ; 13    ; Signed Integer                                           ;
; BUFFER_SIZE    ; 8192  ; Signed Integer                                           ;
; PIXELS         ; 640   ; Signed Integer                                           ;
; LINES          ; 480   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_6dd2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                            ;
; WIDTH_A                            ; 1                                     ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 13                                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 8192                                  ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                            ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                            ;
; INIT_FILE                          ; altera_up_video_char_mode_rom_128.mif ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_ggo1                       ; Untyped                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Dual_Clock_FIFO:dual_clock_fifo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                   ;
; EW             ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_73q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Onchip_Memory:onchip_memory ;
+----------------+------------------------+---------------------------------------------+
; Parameter Name ; Value                  ; Type                                        ;
+----------------+------------------------+---------------------------------------------+
; INIT_FILE      ; test_Onchip_Memory.hex ; String                                      ;
+----------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                              ;
+------------------------------------+------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                     ; Signed Integer                                    ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                    ;
; NUMWORDS_A                         ; 25000                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                           ;
; WIDTH_B                            ; 1                      ; Untyped                                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                           ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE              ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                           ;
; INIT_FILE                          ; test_Onchip_Memory.hex ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 25000                  ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_qum1        ; Untyped                                           ;
+------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                         ;
; pll_type                             ; General                ; String                                                         ;
; pll_subtype                          ; General                ; String                                                         ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                 ;
; operation_mode                       ; direct                 ; String                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                 ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                                         ;
; phase_shift1                         ; -3000 ps               ; String                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                 ;
; clock_name_0                         ;                        ; String                                                         ;
; clock_name_1                         ;                        ; String                                                         ;
; clock_name_2                         ;                        ; String                                                         ;
; clock_name_3                         ;                        ; String                                                         ;
; clock_name_4                         ;                        ; String                                                         ;
; clock_name_5                         ;                        ; String                                                         ;
; clock_name_6                         ;                        ; String                                                         ;
; clock_name_7                         ;                        ; String                                                         ;
; clock_name_8                         ;                        ; String                                                         ;
; clock_name_global_0                  ; false                  ; String                                                         ;
; clock_name_global_1                  ; false                  ; String                                                         ;
; clock_name_global_2                  ; false                  ; String                                                         ;
; clock_name_global_3                  ; false                  ; String                                                         ;
; clock_name_global_4                  ; false                  ; String                                                         ;
; clock_name_global_5                  ; false                  ; String                                                         ;
; clock_name_global_6                  ; false                  ; String                                                         ;
; clock_name_global_7                  ; false                  ; String                                                         ;
; clock_name_global_8                  ; false                  ; String                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                 ;
; pll_slf_rst                          ; false                  ; String                                                         ;
; pll_bw_sel                           ; low                    ; String                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                         ;
+--------------------------------------+------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_VGA_Controller:vga_controller ;
+-------------------------+------------+--------------------------------------------------+
; Parameter Name          ; Value      ; Type                                             ;
+-------------------------+------------+--------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                   ;
; DW                      ; 29         ; Signed Integer                                   ;
; R_UI                    ; 29         ; Signed Integer                                   ;
; R_LI                    ; 22         ; Signed Integer                                   ;
; G_UI                    ; 19         ; Signed Integer                                   ;
; G_LI                    ; 12         ; Signed Integer                                   ;
; B_UI                    ; 9          ; Signed Integer                                   ;
; B_LI                    ; 2          ; Signed Integer                                   ;
; H_ACTIVE                ; 640        ; Signed Integer                                   ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                   ;
; H_SYNC                  ; 96         ; Signed Integer                                   ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                   ;
; H_TOTAL                 ; 800        ; Signed Integer                                   ;
; V_ACTIVE                ; 480        ; Signed Integer                                   ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                   ;
; V_SYNC                  ; 2          ; Signed Integer                                   ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                   ;
; V_TOTAL                 ; 525        ; Signed Integer                                   ;
; LW                      ; 10         ; Signed Integer                                   ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                  ;
; PW                      ; 10         ; Signed Integer                                   ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                  ;
+-------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                          ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                ;
; PW                      ; 10         ; Signed Integer                                                                                ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                               ;
; LW                      ; 10         ; Signed Integer                                                                                ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                               ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                   ;
; fractional_vco_multiplier            ; false                  ; String                                                                   ;
; pll_type                             ; General                ; String                                                                   ;
; pll_subtype                          ; General                ; String                                                                   ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                           ;
; operation_mode                       ; direct                 ; String                                                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                                                           ;
; data_rate                            ; 0                      ; Signed Integer                                                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                           ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                   ;
; phase_shift0                         ; 0 ps                   ; String                                                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                                                   ;
; phase_shift1                         ; 0 ps                   ; String                                                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency2              ; 33.000000 MHz          ; String                                                                   ;
; phase_shift2                         ; 0 ps                   ; String                                                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                   ;
; phase_shift3                         ; 0 ps                   ; String                                                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                   ;
; phase_shift4                         ; 0 ps                   ; String                                                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                   ;
; phase_shift5                         ; 0 ps                   ; String                                                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                   ;
; phase_shift6                         ; 0 ps                   ; String                                                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                   ;
; phase_shift7                         ; 0 ps                   ; String                                                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                   ;
; phase_shift8                         ; 0 ps                   ; String                                                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                   ;
; phase_shift9                         ; 0 ps                   ; String                                                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                   ;
; phase_shift10                        ; 0 ps                   ; String                                                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                   ;
; phase_shift11                        ; 0 ps                   ; String                                                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                   ;
; phase_shift12                        ; 0 ps                   ; String                                                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                   ;
; phase_shift13                        ; 0 ps                   ; String                                                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                   ;
; phase_shift14                        ; 0 ps                   ; String                                                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                   ;
; phase_shift15                        ; 0 ps                   ; String                                                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                   ;
; phase_shift16                        ; 0 ps                   ; String                                                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                   ;
; phase_shift17                        ; 0 ps                   ; String                                                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                           ;
; clock_name_0                         ;                        ; String                                                                   ;
; clock_name_1                         ;                        ; String                                                                   ;
; clock_name_2                         ;                        ; String                                                                   ;
; clock_name_3                         ;                        ; String                                                                   ;
; clock_name_4                         ;                        ; String                                                                   ;
; clock_name_5                         ;                        ; String                                                                   ;
; clock_name_6                         ;                        ; String                                                                   ;
; clock_name_7                         ;                        ; String                                                                   ;
; clock_name_8                         ;                        ; String                                                                   ;
; clock_name_global_0                  ; false                  ; String                                                                   ;
; clock_name_global_1                  ; false                  ; String                                                                   ;
; clock_name_global_2                  ; false                  ; String                                                                   ;
; clock_name_global_3                  ; false                  ; String                                                                   ;
; clock_name_global_4                  ; false                  ; String                                                                   ;
; clock_name_global_5                  ; false                  ; String                                                                   ;
; clock_name_global_6                  ; false                  ; String                                                                   ;
; clock_name_global_7                  ; false                  ; String                                                                   ;
; clock_name_global_8                  ; false                  ; String                                                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_bypass_en                      ; false                  ; String                                                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_bypass_en                      ; false                  ; String                                                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                           ;
; pll_slf_rst                          ; false                  ; String                                                                   ;
; pll_bw_sel                           ; low                    ; String                                                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port ;
+----------------------+-------+--------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                         ;
+----------------------+-------+--------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                               ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                               ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                               ;
; TDW                  ; 10    ; Signed Integer                                               ;
; DW                   ; 8     ; Signed Integer                                               ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                              ;
+----------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                     ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                     ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                     ;
; TDW                  ; 10    ; Signed Integer                                                                                                     ;
; DW                   ; 7     ; Signed Integer                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                                ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                                ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                                ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                   ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                   ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                   ;
; TDW                  ; 10    ; Signed Integer                                                                                                   ;
; DW                   ; 7     ; Signed Integer                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                               ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                               ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                               ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 41    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 38    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 61    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 58    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_004|test_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_005|test_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_006|test_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_007|test_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_009|test_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_010|test_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_011|test_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_012|test_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_013|test_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                  ;
; VALID_WIDTH               ; 12    ; Signed Integer                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 12    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 45    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L ; 43    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_DATA_W      ; 79    ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_CHANNEL_W   ; 12    ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                               ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                               ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 12    ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 36    ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 37    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 43    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 45    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 46    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 48    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 49    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 51    ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 74    ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 75    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 42    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 52    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 53    ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 76    ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 78    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 39    ; Signed Integer                                                                                                                           ;
; IN_ST_DATA_W                  ; 79    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                           ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                           ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 42    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                           ;
; OUT_ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+-------+-------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                        ;
+---------------------------+-------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                      ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                              ;
+---------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_004 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_005 ;
+---------------------------+-------+-------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                        ;
+---------------------------+-------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                      ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                              ;
+---------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                                                                                       ;
; Entity Instance            ; test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO          ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO           ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO          ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo                                                                           ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo                                                                           ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 1                                                             ;
; Entity Instance            ; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                    ;
;     -- LPM_WIDTH           ; 32                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                            ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                     ;
; Entity Instance                           ; test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory                                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                    ;
;     -- NUMWORDS_A                         ; 25000                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_005" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                    ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_004" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                    ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                               ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                            ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                               ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_005|test_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_2_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_serial_port_avalon_rs232_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_serial_port_avalon_rs232_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_2_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_serial_port_avalon_rs232_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i"                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll" ;
+----------+--------+----------+------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                          ;
+----------+--------+----------+------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                           ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                           ;
+----------+--------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                              ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_VGA_Controller:vga_controller"                                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i"                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Onchip_Memory:onchip_memory" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                             ;
+--------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic"                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_JTAG:jtag"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo"                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Char_Buffer:char_buffer"                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_CPU:cpu"           ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll|altera_pll:altera_pll_i"                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Audio_Clk:audio_clk"    ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0"                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; vga_SYNC ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3602                        ;
;     CLR               ; 612                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SLD           ; 19                          ;
;     ENA               ; 272                         ;
;     ENA CLR           ; 1372                        ;
;     ENA CLR SCLR      ; 176                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 213                         ;
;     ENA SCLR          ; 376                         ;
;     ENA SCLR SLD      ; 28                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 128                         ;
;     SLD               ; 32                          ;
;     plain             ; 308                         ;
; arriav_io_obuf        ; 56                          ;
; arriav_lcell_comb     ; 3758                        ;
;     arith             ; 486                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 342                         ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 46                          ;
;         7 data inputs ; 46                          ;
;     normal            ; 3219                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 467                         ;
;         3 data inputs ; 618                         ;
;         4 data inputs ; 614                         ;
;         5 data inputs ; 725                         ;
;         6 data inputs ; 711                         ;
;     shared            ; 7                           ;
;         2 data inputs ; 7                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 274                         ;
; generic_pll           ; 5                           ;
; stratixv_ram_block    ; 574                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.65                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 137                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 136                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 32                                       ;
;         3 data inputs ; 27                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.63                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 23 09:35:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off partyBox -c partyBox
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/test.v
    Info (12023): Found entity 1: test File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_irq_mapper.sv
    Info (12023): Found entity 1: test_irq_mapper File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0.v
    Info (12023): Found entity 1: test_mm_interconnect_0 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_006 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_mux_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_mux File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_demux_003 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_demux File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_mux_003 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_mux File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_demux_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_demux File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_008_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_008 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_005_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_005 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_003_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_003 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_002_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_002 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_001_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_timer.v
    Info (12023): Found entity 1: test_timer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_button_1.v
    Info (12023): Found entity 1: test_button_1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_button_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_wifi_serial_port.v
    Info (12023): Found entity 1: test_WIFI_Serial_Port File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_WIFI_Serial_Port.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_video_clk.v
    Info (12023): Found entity 1: test_Video_Clk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_video_clk_video_pll.v
    Info (12023): Found entity 1: test_Video_Clk_video_pll File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_vga_controller.v
    Info (12023): Found entity 1: test_VGA_Controller File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_VGA_Controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_sys_clk.v
    Info (12023): Found entity 1: test_Sys_Clk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_sys_clk_sys_pll.v
    Info (12023): Found entity 1: test_Sys_Clk_sys_pll File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_sdram.v
    Info (12023): Found entity 1: test_SDRAM_input_efifo_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 21
    Info (12023): Found entity 2: test_SDRAM File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_onchip_memory.v
    Info (12023): Found entity 1: test_Onchip_Memory File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file test/synthesis/submodules/test_jtag.v
    Info (12023): Found entity 1: test_JTAG_sim_scfifo_w File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 21
    Info (12023): Found entity 2: test_JTAG_scfifo_w File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 78
    Info (12023): Found entity 3: test_JTAG_sim_scfifo_r File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 164
    Info (12023): Found entity 4: test_JTAG_scfifo_r File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 243
    Info (12023): Found entity 5: test_JTAG File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_dual_clock_fifo.v
    Info (12023): Found entity 1: test_Dual_Clock_FIFO File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_video_128_character_rom.v
    Info (12023): Found entity 1: altera_up_video_128_character_rom File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_video_fb_color_rom.v
    Info (12023): Found entity 1: altera_up_video_fb_color_rom File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_fb_color_rom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_char_buffer.v
    Info (12023): Found entity 1: test_Char_Buffer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu.v
    Info (12023): Found entity 1: test_CPU File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file test/synthesis/submodules/test_cpu_cpu.v
    Info (12023): Found entity 1: test_CPU_cpu_ic_data_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 21
    Info (12023): Found entity 2: test_CPU_cpu_ic_tag_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 89
    Info (12023): Found entity 3: test_CPU_cpu_bht_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 158
    Info (12023): Found entity 4: test_CPU_cpu_register_bank_a_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 227
    Info (12023): Found entity 5: test_CPU_cpu_register_bank_b_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 293
    Info (12023): Found entity 6: test_CPU_cpu_dc_tag_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 359
    Info (12023): Found entity 7: test_CPU_cpu_dc_data_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 425
    Info (12023): Found entity 8: test_CPU_cpu_dc_victim_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 494
    Info (12023): Found entity 9: test_CPU_cpu_nios2_oci_debug File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 562
    Info (12023): Found entity 10: test_CPU_cpu_nios2_oci_break File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 708
    Info (12023): Found entity 11: test_CPU_cpu_nios2_oci_xbrk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1001
    Info (12023): Found entity 12: test_CPU_cpu_nios2_oci_dbrk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1262
    Info (12023): Found entity 13: test_CPU_cpu_nios2_oci_itrace File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1451
    Info (12023): Found entity 14: test_CPU_cpu_nios2_oci_td_mode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1634
    Info (12023): Found entity 15: test_CPU_cpu_nios2_oci_dtrace File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1702
    Info (12023): Found entity 16: test_CPU_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1784
    Info (12023): Found entity 17: test_CPU_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1856
    Info (12023): Found entity 18: test_CPU_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1899
    Info (12023): Found entity 19: test_CPU_cpu_nios2_oci_fifo File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1946
    Info (12023): Found entity 20: test_CPU_cpu_nios2_oci_pib File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2432
    Info (12023): Found entity 21: test_CPU_cpu_nios2_oci_im File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2455
    Info (12023): Found entity 22: test_CPU_cpu_nios2_performance_monitors File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2525
    Info (12023): Found entity 23: test_CPU_cpu_nios2_avalon_reg File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2542
    Info (12023): Found entity 24: test_CPU_cpu_ociram_sp_ram_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2635
    Info (12023): Found entity 25: test_CPU_cpu_nios2_ocimem File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2700
    Info (12023): Found entity 26: test_CPU_cpu_nios2_oci File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2881
    Info (12023): Found entity 27: test_CPU_cpu File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: test_CPU_cpu_debug_slave_sysclk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: test_CPU_cpu_debug_slave_tck File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: test_CPU_cpu_debug_slave_wrapper File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: test_CPU_cpu_mult_cell File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: test_CPU_cpu_test_bench File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_audio_clk.v
    Info (12023): Found entity 1: test_Audio_Clk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_audio_clk_audio_pll.v
    Info (12023): Found entity 1: test_Audio_Clk_audio_pll File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_audio.v
    Info (12023): Found entity 1: test_Audio File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file partybox.sv
    Info (12023): Found entity 1: partyBox File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at partyBox.sv(75): created implicit net for "VGA_SYNC" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 75
Warning (10037): Verilog HDL or VHDL warning at test_SDRAM.v(318): conditional expression evaluates to a constant File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at test_SDRAM.v(328): conditional expression evaluates to a constant File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at test_SDRAM.v(338): conditional expression evaluates to a constant File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at test_SDRAM.v(682): conditional expression evaluates to a constant File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 682
Info (12127): Elaborating entity "partyBox" for the top level hierarchy
Warning (10034): Output port "LEDR" at partyBox.sv(6) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
Warning (10034): Output port "HEX0" at partyBox.sv(7) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
Warning (10034): Output port "HEX1" at partyBox.sv(8) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
Warning (10034): Output port "HEX2" at partyBox.sv(9) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
Warning (10034): Output port "HEX3" at partyBox.sv(10) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
Warning (10034): Output port "HEX4" at partyBox.sv(11) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
Warning (10034): Output port "HEX5" at partyBox.sv(12) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
Warning (10034): Output port "IO_address" at partyBox.sv(48) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
Warning (10034): Output port "IO_byte_enable" at partyBox.sv(50) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 50
Warning (10034): Output port "IO_write_data" at partyBox.sv(52) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
Warning (10034): Output port "VGA_SYNC_N" at partyBox.sv(33) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 33
Warning (10034): Output port "FPGA_I2C_SCLK" at partyBox.sv(36) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 36
Warning (10034): Output port "IO_bus_enable" at partyBox.sv(49) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 49
Warning (10034): Output port "IO_rw" at partyBox.sv(51) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 51
Info (12128): Elaborating entity "test" for hierarchy "test:u0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 97
Info (12128): Elaborating entity "test_Audio" for hierarchy "test:u0|test_Audio:audio" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 178
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "test:u0|test_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio.v Line: 274
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio.v Line: 329
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "test:u0|test_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio.v Line: 357
Info (12128): Elaborating entity "test_Audio_Clk" for hierarchy "test:u0|test_Audio_Clk:audio_clk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 185
Info (12128): Elaborating entity "test_Audio_Clk_audio_pll" for hierarchy "test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "test:u0|test_Audio_Clk:audio_clk|test_Audio_Clk_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "test:u0|test_Audio_Clk:audio_clk|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Audio_Clk.v Line: 28
Info (12128): Elaborating entity "test_CPU" for hierarchy "test:u0|test_CPU:cpu" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 216
Info (12128): Elaborating entity "test_CPU_cpu" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU.v Line: 69
Info (12128): Elaborating entity "test_CPU_cpu_test_bench" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_test_bench:the_test_CPU_cpu_test_bench" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 6014
Info (12128): Elaborating entity "test_CPU_cpu_ic_data_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 7016
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_ic_tag_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 7082
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_rgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_bht_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 7280
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_register_bank_a_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 8237
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_register_bank_b_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 8255
Info (12128): Elaborating entity "test_CPU_cpu_mult_cell" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 8840
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "test_CPU_cpu_dc_tag_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 9262
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf
    Info (12023): Found entity 1: altsyncram_lpi1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_lpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lpi1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_dc_data_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 9328
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_dc_victim_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 9440
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 10349
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_debug" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 632
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_break" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3128
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_xbrk" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3151
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_dbrk" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3178
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_itrace" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_itrace:the_test_CPU_cpu_nios2_oci_itrace" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3216
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_dtrace" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dtrace:the_test_CPU_cpu_nios2_oci_dtrace" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3231
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_td_mode" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dtrace:the_test_CPU_cpu_nios2_oci_dtrace|test_CPU_cpu_nios2_oci_td_mode:test_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1752
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_fifo" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3246
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_test_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2065
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_test_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2074
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_fifo_cnt_inc:the_test_CPU_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2083
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_pib" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_pib:the_test_CPU_cpu_nios2_oci_pib" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3251
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_im" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_im:the_test_CPU_cpu_nios2_oci_im" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3265
Info (12128): Elaborating entity "test_CPU_cpu_nios2_avalon_reg" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3284
Info (12128): Elaborating entity "test_CPU_cpu_nios2_ocimem" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3304
Info (12128): Elaborating entity "test_CPU_cpu_ociram_sp_ram_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_debug_slave_wrapper" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3406
Info (12128): Elaborating entity "test_CPU_cpu_debug_slave_tck" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "test_CPU_cpu_debug_slave_sysclk" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "test_Char_Buffer" for hierarchy "test:u0|test_Char_Buffer:char_buffer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 241
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 359
Info (12130): Elaborated megafunction instantiation "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 359
Info (12133): Instantiated megafunction "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 359
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf
    Info (12023): Found entity 1: altsyncram_6dd2 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_6dd2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6dd2" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_up_video_128_character_rom" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 400
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
Info (12130): Elaborated megafunction instantiation "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
Info (12133): Instantiated megafunction "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "altera_up_video_char_mode_rom_128.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf
    Info (12023): Found entity 1: altsyncram_ggo1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_ggo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ggo1" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_Dual_Clock_FIFO" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 258
Info (12128): Elaborating entity "dcfifo" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v Line: 155
Info (12130): Elaborated megafunction instantiation "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v Line: 155
Info (12133): Instantiated megafunction "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf
    Info (12023): Found entity 1: dcfifo_73q1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_73q1" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf
    Info (12023): Found entity 1: a_gray2bin_f9b File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_gray2bin_f9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_f9b" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf
    Info (12023): Found entity 1: a_graycounter_cg6 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_graycounter_cg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cg6" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf
    Info (12023): Found entity 1: a_graycounter_8ub File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_graycounter_8ub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_8ub" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf
    Info (12023): Found entity 1: altsyncram_3b81 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3b81" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cmpr_su5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 92
Info (12128): Elaborating entity "test_JTAG" for hierarchy "test:u0|test_JTAG:jtag" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 271
Info (12128): Elaborating entity "test_JTAG_scfifo_w" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 139
Info (12130): Elaborated megafunction instantiation "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 139
Info (12133): Instantiated megafunction "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "test_JTAG_scfifo_r" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 569
Info (12130): Elaborated megafunction instantiation "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 569
Info (12133): Instantiated megafunction "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "test_Onchip_Memory" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 285
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v Line: 69
Info (12130): Elaborated megafunction instantiation "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v Line: 69
Info (12133): Instantiated megafunction "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "test_Onchip_Memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qum1.tdf
    Info (12023): Found entity 1: altsyncram_qum1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qum1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_qum1" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated|decode_8la:decode3" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qum1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qum1:auto_generated|mux_5hb:mux2" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qum1.tdf Line: 44
Info (12128): Elaborating entity "test_SDRAM" for hierarchy "test:u0|test_SDRAM:sdram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 308
Info (12128): Elaborating entity "test_SDRAM_input_efifo_module" for hierarchy "test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 298
Info (12128): Elaborating entity "test_Sys_Clk" for hierarchy "test:u0|test_Sys_Clk:sys_clk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 316
Info (12128): Elaborating entity "test_Sys_Clk_sys_pll" for hierarchy "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "test_VGA_Controller" for hierarchy "test:u0|test_VGA_Controller:vga_controller" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 334
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_VGA_Controller.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "test_Video_Clk" for hierarchy "test:u0|test_Video_Clk:video_clk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 341
Info (12128): Elaborating entity "test_Video_Clk_video_pll" for hierarchy "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v Line: 91
Info (12133): Instantiated megafunction "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "33.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "test_WIFI_Serial_Port" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 356
Warning (10036): Verilog HDL or VHDL warning at test_WIFI_Serial_Port.v(104): object "write_data_parity" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_WIFI_Serial_Port.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_WIFI_Serial_Port.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf
    Info (12023): Found entity 1: scfifo_q9a1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_q9a1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q9a1" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d1a1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_d1a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d1a1" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_q9a1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf
    Info (12023): Found entity 1: altsyncram_t0i1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_t0i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t0i1" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_d1a1.tdf Line: 45
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "test:u0|test_WIFI_Serial_Port:wifi_serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_WIFI_Serial_Port.v Line: 271
Info (12128): Elaborating entity "test_button_1" for hierarchy "test:u0|test_button_1:button_1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 368
Info (12128): Elaborating entity "test_timer" for hierarchy "test:u0|test_timer:timer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 391
Info (12128): Elaborating entity "test_mm_interconnect_0" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 501
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1030
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1090
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1154
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1218
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1282
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1346
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1474
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1538
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1602
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1666
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_1_s1_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1730
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1939
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2020
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2104
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2145
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2229
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2270
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2854
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2895
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2936
Info (12128): Elaborating entity "test_mm_interconnect_0_router" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3577
Info (12128): Elaborating entity "test_mm_interconnect_0_router_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "test_mm_interconnect_0_router_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3593
Info (12128): Elaborating entity "test_mm_interconnect_0_router_001_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv Line: 183
Info (12128): Elaborating entity "test_mm_interconnect_0_router_002" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3609
Info (12128): Elaborating entity "test_mm_interconnect_0_router_002_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "test_mm_interconnect_0_router_003" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3625
Info (12128): Elaborating entity "test_mm_interconnect_0_router_003_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "test_mm_interconnect_0_router_005" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_005" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3657
Info (12128): Elaborating entity "test_mm_interconnect_0_router_005_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_005:router_005|test_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "test_mm_interconnect_0_router_008" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3705
Info (12128): Elaborating entity "test_mm_interconnect_0_router_008_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3835
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3935
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3985
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_demux" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4068
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_demux_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4109
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_mux" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4126
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_mux_003" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4183
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_demux" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4360
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_demux_003" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4417
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_mux" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4660
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_mux_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4701
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_rsp_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4767
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4833
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_cmd_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4899
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4965
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4994
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 5023
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 5168
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|test_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "test_irq_mapper" for hierarchy "test:u0|test_irq_mapper:irq_mapper" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 514
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "test:u0|altera_reset_controller:rst_controller" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 577
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "test:u0|altera_reset_controller:rst_controller_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 640
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "test:u0|altera_reset_controller:rst_controller_002" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 703
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "test:u0|altera_reset_controller:rst_controller_003" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 766
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "test:u0|altera_reset_controller:rst_controller_004" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 829
Warning (12030): Port "q_b" on the entity instantiation of "Char_Buffer_Memory" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 359
Warning (12020): Port "jdo" on the entity instantiation of "the_test_CPU_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.23.09:36:17 Progress: Loading sld76ff8c70/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[1]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 69
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[2]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 99
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[3]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 129
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[12]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 399
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[13]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 429
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[22]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 699
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[23]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 729
        Warning (14320): Synthesized away node "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|q_a[7]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_6dd2.tdf Line: 315
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_40n1.tdf Line: 27
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[35]" and its non-tri-state driver. File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 40
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 41
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 43
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 37
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[35]~synth" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 17
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 33
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 36
    Warning (13410): Pin "IO_address[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[7]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[8]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[9]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[10]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[11]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[12]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[13]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[14]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_address[15]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 48
    Warning (13410): Pin "IO_bus_enable" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 49
    Warning (13410): Pin "IO_byte_enable[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 50
    Warning (13410): Pin "IO_byte_enable[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 50
    Warning (13410): Pin "IO_rw" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 51
    Warning (13410): Pin "IO_write_data[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[7]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[8]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[9]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[10]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[11]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[12]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[13]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[14]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
    Warning (13410): Pin "IO_write_data[15]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 52
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 515 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 24 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/output_files/partyBox.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "IO_acknowledge" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 46
    Warning (15610): No output dependent on input pin "IO_irq" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 47
    Warning (15610): No output dependent on input pin "IO_read_data[0]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[1]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[2]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[3]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[4]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[5]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[6]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[7]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[8]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[9]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[10]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[11]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[12]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[13]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[14]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
    Warning (15610): No output dependent on input pin "IO_read_data[15]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 54
Info (21057): Implemented 6763 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 144 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 5942 logic cells
    Info (21064): Implemented 574 RAM segments
    Info (21065): Implemented 5 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 244 warnings
    Info: Peak virtual memory: 5120 megabytes
    Info: Processing ended: Thu Mar 23 09:36:46 2023
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/output_files/partyBox.map.smsg.


