Verilator Tree Dump (format 0x3900) from <e476> to <e553>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab679610 <e363> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0xaaaaab67d720 <e477#> {c1ai}  CyclicRightShiftRegister_NegEdge_8Bit -> CyclicRightShiftRegister_NegEdge_8Bit [scopep=0]
    1:2: VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679cb0 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab681620 <e486#> {c2al} @dt=0xaaaaab6750a0@(G/w1)
    1:2:1: VARREF 0xaaaaab681500 <e483#> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6813e0 <e484#> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [LV] => VAR 0xaaaaab67fb20 <e515#> {c2al} @dt=0xaaaaab6750a0@(G/w1)  CyclicRightShiftRegister_NegEdge_8Bit__DOT__clock [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab681920 <e495#> {c3al} @dt=0xaaaaab6750a0@(G/w1)
    1:2:1: VARREF 0xaaaaab681800 <e492#> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VAR 0xaaaaab679cb0 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6816e0 <e493#> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [LV] => VAR 0xaaaaab67fca0 <e216> {c3al} @dt=0xaaaaab6750a0@(G/w1)  CyclicRightShiftRegister_NegEdge_8Bit__DOT__reset [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab681c20 <e504#> {c4ar} @dt=0xaaaaab66ca40@(G/w8)
    1:2:1: VARREF 0xaaaaab681b00 <e501#> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [RV] <- VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6819e0 <e502#> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [LV] => VAR 0xaaaaab67fe20 <e224> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  CyclicRightShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab681f20 <e513#> {c5aw} @dt=0xaaaaab66ca40@(G/w8)
    1:2:1: VARREF 0xaaaaab681e00 <e510#> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [RV] <- VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab681ce0 <e511#> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [LV] => VAR 0xaaaaab67ffa0 <e330> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  CyclicRightShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fb20 <e515#> {c2al} @dt=0xaaaaab6750a0@(G/w1)  CyclicRightShiftRegister_NegEdge_8Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fca0 <e216> {c3al} @dt=0xaaaaab6750a0@(G/w1)  CyclicRightShiftRegister_NegEdge_8Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fe20 <e224> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  CyclicRightShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67ffa0 <e330> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  CyclicRightShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab680120 <e139> {c7af}
    1:2:1: SENTREE 0xaaaaab6801e0 <e148> {c7am}
    1:2:1:1: SENITEM 0xaaaaab6802a0 <e73> {c7ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab680360 <e233> {c7aw} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0xaaaaab680480 <e414> {c10ap} @dt=0xaaaaab66ca40@(G/w8)
    1:2:2:1: COND 0xaaaaab680540 <e405> {c10as} @dt=0xaaaaab66ca40@(G/w8)
    1:2:2:1:1: VARREF 0xaaaaab680600 <e401> {c9an} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VAR 0xaaaaab679cb0 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: CONST 0xaaaaab680720 <e402> {c10as} @dt=0xaaaaab66ca40@(G/w8)  8'h0
    1:2:2:1:3: CONCAT 0xaaaaab680860 <e403> {c12ax} @dt=0xaaaaab66ca40@(G/w8)
    1:2:2:1:3:1: SEL 0xaaaaab680920 <e343> {c12au} @dt=0xaaaaab6750a0@(G/w1) decl[7:0]]
    1:2:2:1:3:1:1: VARREF 0xaaaaab6809f0 <e248> {c12at} @dt=0xaaaaab66ca40@(G/w8)  D [RV] <- VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:1:2: CONST 0xaaaaab680b10 <e271> {c12av} @dt=0xaaaaab6754f0@(G/sw3)  3'h0
    1:2:2:1:3:1:3: CONST 0xaaaaab680c50 <e342> {c12au} @dt=0xaaaaab678e30@(G/w32)  32'h1
    1:2:2:1:3:2: SEL 0xaaaaab680d90 <e291> {c12ba} @dt=0xaaaaab678410@(G/w7) decl[7:0]]
    1:2:2:1:3:2:1: VARREF 0xaaaaab680e60 <e283> {c12az} @dt=0xaaaaab66ca40@(G/w8)  D [RV] <- VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:2:2: CONST 0xaaaaab680f80 <e310> {c12bd} @dt=0xaaaaab6754f0@(G/sw3)  3'h1
    1:2:2:1:3:2:3: CONST 0xaaaaab6810c0 <e353> {c12bb} @dt=0xaaaaab678e30@(G/w32)  32'h7
    1:2:2:2: VARREF 0xaaaaab681200 <e332> {c10an} @dt=0xaaaaab66ca40@(G/w8)  Q [LV] => VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0xaaaaab67ed90 <e427> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab6750a0 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab67ed90 <e427> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab67e950 <e420> {c12au} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab6754f0 <e263> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab678410 <e288> {c12ba} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
		detailed  ->  BASICDTYPE 0xaaaaab66ca40 <e223> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab678e30 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab66c1d0 <e26> {c4am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab66c570 <e31> {c4ao} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab675e60 <e82> {c10as} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab677520 <e121> {c12as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab677650 <e128> {c12as} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab66bb00 <e203> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab6750a0 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66be80 <e210> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab66ca40 <e223> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab66da10 <e231> {c5am} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab675260 <e245> {c12au} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab675410 <e253> {c12au} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab6754f0 <e263> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab678040 <e267> {c12av} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab678260 <e280> {c12bb} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab678410 <e288> {c12ba} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
    3:1: BASICDTYPE 0xaaaaab678e30 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab67e950 <e420> {c12au} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab67ed90 <e427> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa} u1=0x1  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
