/*
 * P4080DS Device Tree Source
 *
 * Copyright 2009-2011 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/include/ "fsl/p4080si-pre.dtsi"

/ {
	model = "fsl,P4080DS";
	compatible = "fsl,P4080DS";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&mpic>;

	aliases {
		ethernet0 = &enet0;
		ethernet1 = &enet1;
		ethernet2 = &enet2;
		ethernet3 = &enet3;
		ethernet4 = &enet4;
		ethernet5 = &enet5;
		ethernet6 = &enet6;
		ethernet7 = &enet7;
		ethernet8 = &enet8;
		ethernet9 = &enet9;
		phy_rgmii = &phyrgmii;
		phy5_slot3 = &phy5slot3;
		phy6_slot3 = &phy6slot3;
		phy7_slot3 = &phy7slot3;
		phy8_slot3 = &phy8slot3;
		emi1_slot3 = &p4080mdio2;
		emi1_slot4 = &p4080mdio1;
		emi1_slot5 = &p4080mdio3;
		emi1_rgmii = &p4080mdio0;
		emi2_slot4 = &p4080xmdio1;
		emi2_slot5 = &p4080xmdio3;
	};

	memory {
		device_type = "memory";
	};

	dcsr: dcsr@f00000000 {
		ranges = <0x00000000 0xf 0x00000000 0x01008000>;
	};

	bportals: bman-portals@ff4000000 {
		ranges = <0x0 0xf 0xf4000000 0x200000>;
		bman-portal@0 {
			cpu-handle = <&cpu0>;
		};
		bman-portal@4000 {
			cpu-handle = <&cpu1>;
		};
		bman-portal@8000 {
			cpu-handle = <&cpu2>;
		};
		bman-portal@c000 {
			cpu-handle = <&cpu3>;
		};
		bman-portal@10000 {
			cpu-handle = <&cpu4>;
		};
		bman-portal@14000 {
			cpu-handle = <&cpu5>;
		};
		bman-portal@18000 {
			cpu-handle = <&cpu6>;
		};
		bman-portal@1c000 {
			cpu-handle = <&cpu7>;
		};
		bman-portal@20000 {
		};
		bman-portal@24000 {
		};

		buffer-pool@0 {
			compatible = "fsl,p4080-bpool", "fsl,bpool";
			fsl,bpid = <0>;
			fsl,bpool-cfg = <0 0x100 0 1 0 0x100>;
		};
	};

	qportals: qman-portals@ff4200000 {
		ranges = <0x0 0xf 0xf4200000 0x200000>;
		qportal0: qman-portal@0 {
			cpu-handle = <&cpu0>;
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal1: qman-portal@4000 {
			cpu-handle = <&cpu1>;
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal2: qman-portal@8000 {
			cpu-handle = <&cpu2>;
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal3: qman-portal@c000 {
			cpu-handle = <&cpu3>;
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal4: qman-portal@10000 {
			cpu-handle = <&cpu4>;
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal5: qman-portal@14000 {
			cpu-handle = <&cpu5>;
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal6: qman-portal@18000 {
			cpu-handle = <&cpu6>;
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal7: qman-portal@1c000 {
			cpu-handle = <&cpu7>;
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal8: qman-portal@20000 {
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};

		qportal9: qman-portal@24000 {
			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3
						  &qpool4 &qpool5 &qpool6
						  &qpool7 &qpool8 &qpool9
						  &qpool10 &qpool11 &qpool12
						  &qpool13 &qpool14 &qpool15>;
		};
	};

	soc: soc@ffe000000 {
		ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
		reg = <0xf 0xfe000000 0 0x00001000>;

		spi@110000 {
			flash@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "spansion,s25sl12801";
				reg = <0>;
				spi-max-frequency = <40000000>; /* input clock */
				partition@u-boot {
					label = "u-boot";
					reg = <0x00000000 0x00100000>;
					read-only;
				};
				partition@kernel {
					label = "kernel";
					reg = <0x00100000 0x00500000>;
					read-only;
				};
				partition@dtb {
					label = "dtb";
					reg = <0x00600000 0x00100000>;
					read-only;
				};
				partition@fs {
					label = "file system";
					reg = <0x00700000 0x00900000>;
				};
			};
		};

		i2c@118100 {
			eeprom@51 {
				compatible = "at24,24c256";
				reg = <0x51>;
			};
			eeprom@52 {
				compatible = "at24,24c256";
				reg = <0x52>;
			};
			rtc@68 {
				compatible = "dallas,ds3232";
				reg = <0x68>;
				interrupts = <0x1 0x1 0 0>;
			};
		};

		usb0: usb@210000 {
			phy_type = "ulpi";
		};

		usb1: usb@211000 {
			dr_mode = "host";
			phy_type = "ulpi";
		};

		fman0: fman@400000 {
			enet0: ethernet@e0000 {
				tbi-handle = <&tbi0>;
				phy-handle = <&phy0>;
				phy-connection-type = "sgmii";
			};

			mdio0: mdio@e1120 {
				gpios = <&gpio0 0 0
					 &gpio0 1 0>;

				tbi0: tbi-phy@8 {
					reg = <0x8>;
					device_type = "tbi-phy";
				};

				p4080mdio0: p4080ds-mdio0 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,p4080ds-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,muxval = <0>;

					phyrgmii: ethernet-phy@0 {
						reg = <0x0>;
					};
				};

				p4080mdio1: p4080ds-mdio1 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,p4080ds-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,muxval = <1>;

					phy5: ethernet-phy@1c {
						reg = <0x1c>;
					};
					phy6: ethernet-phy@1d {
						reg = <0x1d>;
					};
					phy7: ethernet-phy@1e {
						reg = <0x1e>;
					};
					phy8: ethernet-phy@1f {
						reg = <0x1f>;
					};
				};

				p4080mdio2: p4080ds-mdio2 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,p4080ds-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,muxval = <2>;
					status = "disabled";

					phy5slot3: ethernet-phy@1c {
						reg = <0x1c>;
					};
					phy6slot3: ethernet-phy@1d {
						reg = <0x1d>;
					};
					phy7slot3: ethernet-phy@1e {
						reg = <0x1e>;
					};
					phy8slot3: ethernet-phy@1f {
						reg = <0x1f>;
					};
				};

				p4080mdio3: p4080ds-mdio3 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,p4080ds-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,muxval = <3>;

					phy0: ethernet-phy@1c {
						reg = <0x1c>;
					};
					phy1: ethernet-phy@1d {
						reg = <0x1d>;
					};
					phy2: ethernet-phy@1e {
						reg = <0x1e>;
					};
					phy3: ethernet-phy@1f {
						reg = <0x1f>;
					};
				};
			};

			enet1: ethernet@e2000 {
				tbi-handle = <&tbi1>;
				phy-handle = <&phy1>;
				phy-connection-type = "sgmii";
			};

			mdio@e3120 {
				tbi1: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet2: ethernet@e4000 {
				tbi-handle = <&tbi2>;
				phy-handle = <&phy2>;
				phy-connection-type = "sgmii";
			};

			mdio@e5120 {
				tbi2: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet3: ethernet@e6000 {
				tbi-handle = <&tbi3>;
				phy-handle = <&phy3>;
				phy-connection-type = "sgmii";
			};

			mdio@e7120 {
				tbi3: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};
			enet4: ethernet@f0000 {
				phy-handle = <&phy10>;
				phy-connection-type = "xgmii";
			};

			xmdio0: mdio@f1000 {
				gpios = <&gpio0 2 0
					 &gpio0 3 0>;

				p4080xmdio1: p4080ds-xmdio1 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,p4080ds-xmdio";
					fsl,mdio-handle = <&xmdio0>;
					fsl,muxval = <1>;

					phy11: ethernet-phy@0 {
						reg = <0x0>;
					};
				};

				p4080xmdio3: p4080ds-xmdio3 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,p4080ds-xmdio";
					fsl,mdio-handle = <&xmdio0>;
					fsl,muxval = <3>;

					phy10: ethernet-phy@4 {
						reg = <0x4>;
					};
				};
			};
		};

		fman1: fman@500000 {
			enet5: ethernet@e0000 {
				tbi-handle = <&tbi5>;
				phy-handle = <&phy5>;
				phy-connection-type = "sgmii";
			};
			mdio@e1120 {
				tbi5: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet6: ethernet@e2000 {
				tbi-handle = <&tbi6>;
				phy-handle = <&phy6>;
				phy-connection-type = "sgmii";
			};

			mdio@e3120 {
				tbi6: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet7: ethernet@e4000 {
				tbi-handle = <&tbi7>;
				phy-handle = <&phy7>;
				phy-connection-type = "sgmii";
			};

			mdio@e5120 {
				tbi7: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet8: ethernet@e6000 {
				tbi-handle = <&tbi8>;
				phy-handle = <&phy8>;
				phy-connection-type = "sgmii";
			};

			mdio@e7120 {
				tbi8: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet9: ethernet@f0000 {
				phy-handle = <&phy11>;
				phy-connection-type = "xgmii";
			};
		};
	};

	rio: rapidio@ffe0c0000 {
		reg = <0xf 0xfe0c0000 0 0x11000>;

		port1 {
			ranges = <0 0 0xc 0x20000000 0 0x10000000>;
		};
		port2 {
			ranges = <0 0 0xc 0x30000000 0 0x10000000>;
		};
	};

	lbc: localbus@ffe124000 {
		reg = <0xf 0xfe124000 0 0x1000>;
		ranges = <0 0 0xf 0xe8000000 0x08000000
			  3 0 0xf 0xffdf0000 0x00008000>;

		flash@0,0 {
			compatible = "cfi-flash";
			reg = <0 0 0x08000000>;
			bank-width = <2>;
			device-width = <2>;
		};

		board-control@3,0 {
			compatible = "fsl,p4080ds-fpga", "fsl,fpga-ngpixis";
			reg = <3 0 0x30>;
		};
	};

	pci0: pcie@ffe200000 {
		reg = <0xf 0xfe200000 0 0x1000>;
		ranges = <0x02000000 0 0xe0000000 0xc 0x00000000 0x0 0x20000000
			  0x01000000 0 0x00000000 0xf 0xf8000000 0x0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x20000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};

	pci1: pcie@ffe201000 {
		reg = <0xf 0xfe201000 0 0x1000>;
		ranges = <0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000
			  0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x20000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};

	pci2: pcie@ffe202000 {
		reg = <0xf 0xfe202000 0 0x1000>;
		ranges = <0x02000000 0 0xe0000000 0xc 0x40000000 0 0x20000000
			  0x01000000 0 0x00000000 0xf 0xf8020000 0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x20000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};

	fsl,dpaa {
		compatible = "fsl,p4080-dpaa", "fsl,dpaa";

		ethernet@0 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet0>;
		};
		ethernet@1 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet1>;
		};
		ethernet@2 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet2>;
		};
		ethernet@3 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet3>;
		};
		ethernet@4 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet4>;
		};
		ethernet@5 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet5>;
		};
		ethernet@6 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet6>;
		};
		ethernet@7 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet7>;
		};
		ethernet@8 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet8>;
		};
		ethernet@9 {
			compatible = "fsl,p4080-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,qman-channel = <&qpool1>;
			fsl,fman-mac = <&enet9>;
		};
	};
};

/include/ "fsl/p4080si-post.dtsi"
