
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111918824                       # Number of ticks simulated
final_tick                               400314060252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142313                       # Simulator instruction rate (inst/s)
host_op_rate                                   184467                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  26749                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376636                       # Number of bytes of host memory used
host_seconds                                 41567.94                       # Real time elapsed on the host
sim_insts                                  5915673506                       # Number of instructions simulated
sim_ops                                    7667927929                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        62848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        63872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               229376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       126464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            126464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          491                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          499                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1792                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             988                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  988                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2993024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18533727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     56522112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     57443042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               206288440                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2993024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17152331                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         113734921                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              113734921                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         113734921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2993024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18533727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     56522112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     57443042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              320023362                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199698                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        109683                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2422028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2159734     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27844      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32245      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17680      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20340      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11690      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7713      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20665      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124117      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2422028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.449919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       127360                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          19497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98664                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2032931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6803345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6803345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          329825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2422028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.564678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.257168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1846429     76.23%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231202      9.55%     85.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124591      5.14%     90.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85785      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75336      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38689      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9355      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2422028                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.64%     55.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1350     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144782     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126782      9.27%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74645      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367666                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.512912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5162419                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1659593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75412                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.504691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.503550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2380845                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.332433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1879348     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232739      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97570      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58504      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40162      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26309      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13807      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10785      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21621      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2380845                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21621                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3817195                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2957171                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.666468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.666468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.375028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.375028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          194698                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       175006                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        16974                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       132146                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          128296                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10584                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          518                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2066635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1109934                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             194698                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       138880                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               246503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          56456                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         44253                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           126304                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2396773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.516018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.754314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2150270     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           38337      1.60%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18276      0.76%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           37856      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           10695      0.45%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           35483      1.48%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5128      0.21%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            8466      0.35%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           92262      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2396773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073017                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416255                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2042699                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        68969                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           245835                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          265                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39002                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17150                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1232032                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1673                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39002                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2045729                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          44468                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        15927                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           242986                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8658                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1229314                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1066                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1602320                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5556536                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5556536                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1264514                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          337780                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            19265                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       230651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        33301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          352                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         7424                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1221116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1131242                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1207                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       244008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       516380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2396773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.471985                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.082212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1901348     79.33%     79.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       150945      6.30%     85.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       171494      7.16%     92.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        97260      4.06%     96.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        48584      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        12612      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        13884      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          339      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          307      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2396773                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1887     57.60%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           782     23.87%     81.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          607     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       881626     77.93%     77.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         8181      0.72%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       208574     18.44%     97.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        32787      2.90%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1131242                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.424247                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3276                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002896                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4663740                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1465304                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1100274                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1134518                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          855                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        50782                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1315                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39002                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          33706                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1023                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1221281                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       230651                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        33301                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10585                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        17875                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1116324                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       205481                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        14918                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              238245                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          170050                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             32764                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.418652                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1100680                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1100274                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           668035                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1422194                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.412633                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.469721                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       873060                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       974896                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       246417                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        16680                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2357771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.413482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.283906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1998652     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       138577      5.88%     90.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91409      3.88%     94.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        28026      1.19%     95.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        49114      2.08%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         8829      0.37%     98.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         5771      0.24%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         4948      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        32445      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2357771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       873060                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        974896                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                211848                       # Number of memory references committed
system.switch_cpus1.commit.loads               179862                       # Number of loads committed
system.switch_cpus1.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            150440                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           849284                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        32445                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3546626                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2481677                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 269700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             873060                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               974896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       873060                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      3.054169                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.054169                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.327421                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.327421                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5200180                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1426525                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1319422                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          184762                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       150715                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19624                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        76162                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           70699                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           18492                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          873                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1792434                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1091391                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             184762                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        89191                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               224125                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          61364                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        105705                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           111944                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2163300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.613619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.973586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1939175     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11689      0.54%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18944      0.88%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           28337      1.31%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           11817      0.55%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           13785      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           14763      0.68%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10236      0.47%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          114554      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2163300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.069291                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.409301                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1770057                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       128761                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           222401                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1355                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40725                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        29930                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1323487                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1071                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40725                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1774373                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          58371                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        56379                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           219536                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13907                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1320462                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          782                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2783                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1184                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1807169                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6155664                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6155664                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1487992                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          319131                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          285                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            39472                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       133807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3693                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14276                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1315929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1228077                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1981                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       201623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       467021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2163300                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.567687                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.252937                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1639252     75.78%     75.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       213085      9.85%     85.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117417      5.43%     91.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        77128      3.57%     94.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        70239      3.25%     97.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        21687      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        15563      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5427      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3502      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2163300                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            347     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1234     41.62%     53.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1384     46.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1011144     82.34%     82.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22569      1.84%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       121784      9.92%     94.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        72444      5.90%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1228077                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.460562                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2965                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002414                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4624398                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1517902                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1205338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1231042                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         5777                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        28402                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4877                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          972                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40725                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          47000                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1583                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1316214                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           28                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       133807                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73882                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          149                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           842                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22801                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1209842                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       115206                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18233                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              187520                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          164319                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             72314                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.453724                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1205434                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1205338                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           713425                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1810110                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.452035                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394134                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       891783                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1087497                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       229601                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        19969                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2122575                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.512348                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.360945                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1681748     79.23%     79.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       209943      9.89%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        87303      4.11%     93.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        44382      2.09%     95.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        33366      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19051      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        11685      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9803      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25294      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2122575                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       891783                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1087497                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                174404                       # Number of memory references committed
system.switch_cpus2.commit.loads               105403                       # Number of loads committed
system.switch_cpus2.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            151009                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           983222                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        21217                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25294                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3414379                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2674971                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 503173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             891783                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1087497                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       891783                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.990047                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.990047                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.334443                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.334443                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5491652                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1647315                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1253783                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           272                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          237618                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       198059                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        23306                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        90743                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           85051                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           25113                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2058256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1302182                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             237618                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       110164                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               270583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          65882                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        113481                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           129514                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2484714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.644627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.017997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2214131     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           16446      0.66%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20368      0.82%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           33143      1.33%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           13629      0.55%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           18089      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           20635      0.83%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9853      0.40%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          138420      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2484714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089113                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.488354                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2046175                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       126947                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           269213                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          165                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         42211                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        35843                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1591272                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         42211                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2048694                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           6322                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       114434                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           266825                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6221                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1580730                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents           842                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4262                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2208238                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7345646                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7345646                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1811722                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          396516                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22447                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       149218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        76266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          812                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17406                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1541098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1467073                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       209023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       438884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2484714                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.590439                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.314739                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1864713     75.05%     75.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       281637     11.33%     86.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       115821      4.66%     91.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        65102      2.62%     93.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        87441      3.52%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27760      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        26912      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        14172      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2484714                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          10117     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1396     10.88%     89.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1319     10.28%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1236601     84.29%     84.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19852      1.35%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       134493      9.17%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        75947      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1467073                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.550192                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              12832                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5433442                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1750496                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1426172                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1479905                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          958                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        31482                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         42211                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4804                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          650                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1541467                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       149218                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        76266                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           571                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        26720                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1439498                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       131797                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        27575                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              207724                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          202895                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             75927                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.539851                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1426187                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1426172                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           854340                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2295738                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.534853                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372142                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1053792                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1298659                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       242816                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        23334                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2442503                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.531692                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.350011                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1891963     77.46%     77.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       279507     11.44%     88.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       101444      4.15%     93.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        50270      2.06%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45761      1.87%     96.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19442      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        19288      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9152      0.37%     98.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25676      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2442503                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1053792                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1298659                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                192609                       # Number of memory references committed
system.switch_cpus3.commit.loads               117736                       # Number of loads committed
system.switch_cpus3.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            188204                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1169287                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        26835                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25676                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3958302                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3125162                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 181759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1053792                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1298659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1053792                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.530360                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.530360                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395201                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395201                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6474133                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1995294                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1469080                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           360                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          237960                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       198356                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        23342                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        90871                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           85179                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           25148                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2061160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1304090                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             237960                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       110327                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               270978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          65974                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        109817                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           129696                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2484405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.019432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2213427     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           16466      0.66%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20404      0.82%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           33192      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13646      0.55%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           18115      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           20666      0.83%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9865      0.40%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          138624      5.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2484405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089241                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.489069                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2049074                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       123289                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           269605                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          167                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         42267                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35888                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1593602                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         42267                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2051596                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6360                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       110722                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           267216                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6237                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1583057                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents           850                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4264                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2211533                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7356483                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7356483                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1814494                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          397039                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22491                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       149427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        76365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          816                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17439                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1543368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1469261                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       209254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       439364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2484405                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.591394                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.315584                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1863488     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       282038     11.35%     86.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       116006      4.67%     91.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        65189      2.62%     93.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        87584      3.53%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27800      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26948      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        14196      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2484405                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          10129     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1396     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1319     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1238458     84.29%     84.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19896      1.35%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       134681      9.17%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        76046      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1469261                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551013                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12844                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008742                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5437521                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1752997                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1428303                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1482105                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          966                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31518                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         42267                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4829                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          654                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1543737                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       149427                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        76365                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26759                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1441644                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       131985                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        27617                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              208011                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          203189                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             76026                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.540656                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1428318                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1428303                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           855642                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2299255                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.535653                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372139                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1055397                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1300630                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       243115                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23370                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2442138                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532578                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.351027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1890808     77.42%     77.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       279881     11.46%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       101602      4.16%     93.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        50345      2.06%     95.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45822      1.88%     96.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19470      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19319      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9170      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25721      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2442138                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1055397                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1300630                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                192881                       # Number of memory references committed
system.switch_cpus4.commit.loads               117909                       # Number of loads committed
system.switch_cpus4.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            188478                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1171064                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26873                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25721                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3960162                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3129758                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 182068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1055397                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1300630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1055397                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.526512                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.526512                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395803                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395803                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6483810                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1998323                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1471215                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           360                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          217049                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       177656                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22954                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        88073                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           83093                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21886                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1059                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2083498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1214849                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             217049                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       104979                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               252083                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          63607                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         54845                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           128994                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        22806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2430793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.613831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2178710     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11561      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18227      0.75%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           24507      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           25989      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           21996      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           11638      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           18525      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          119640      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2430793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081399                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.455601                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2062365                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        76409                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           251478                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         40159                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        35473                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1488794                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         40159                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2068383                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          13835                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        49315                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           245850                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        13242                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1487570                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1692                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2076332                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6916088                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6916088                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1766966                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          309356                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            41412                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       139998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        74667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          836                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16665                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1484727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1399714                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          403                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       182912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       443263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2430793                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575826                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268719                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1840022     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       241658      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       122915      5.06%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        93715      3.86%     94.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        73503      3.02%     97.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        29242      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        18653      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         9739      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1346      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2430793                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            293     11.90%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           903     36.68%     48.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1266     51.42%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1177781     84.14%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20785      1.48%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       126719      9.05%     94.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        74255      5.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1399714                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.524931                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2462                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001759                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5233083                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1668013                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1376637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1402176                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2753                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        25104                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1535                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         40159                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          10916                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1173                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1485091                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       139998                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        74667                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12525                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13574                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        26099                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1378790                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       119137                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20921                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              193363                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          195390                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             74226                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.517084                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1376716                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1376637                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           791118                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2132164                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.516276                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1030283                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1267820                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       217267                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        23020                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2390634                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.530328                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378036                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1870717     78.25%     78.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       257517     10.77%     89.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97690      4.09%     93.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        46191      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        38613      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        22686      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        20239      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8814      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28167      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2390634                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1030283                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1267820                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                188021                       # Number of memory references committed
system.switch_cpus5.commit.loads               114892                       # Number of loads committed
system.switch_cpus5.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            182776                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1142352                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        26123                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28167                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3847541                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3010354                       # The number of ROB writes
system.switch_cpus5.timesIdled                  33342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 235680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1030283                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1267820                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1030283                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.588098                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.588098                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.386384                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.386384                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6203261                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1919264                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1379635                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2666460                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          183420                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       149462                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        19627                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        75457                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           69881                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           18413                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          892                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1782340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1085624                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             183420                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        88294                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               222757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61287                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        107857                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           111463                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        19655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2153901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.613025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.973284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1931144     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11673      0.54%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18718      0.87%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           28015      1.30%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           11771      0.55%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           13766      0.64%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           14455      0.67%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10275      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          114084      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2153901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.068788                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.407141                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1759858                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       131001                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           221099                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1306                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40636                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        29841                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          313                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1316531                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40636                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1764242                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          53796                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        63187                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           218073                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13958                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1313624                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          724                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2537                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         7123                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1169                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1797817                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6124382                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6124382                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1479901                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          317755                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          286                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          151                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            39933                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       133420                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3612                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14211                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1309125                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1222142                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2082                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       200216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       462838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2153901                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.567409                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.252232                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1631991     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       212305      9.86%     85.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       117265      5.44%     91.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        76739      3.56%     94.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        69658      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        21557      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        15503      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5409      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3474      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2153901                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            351     11.95%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1235     42.05%     54.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1351     46.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1006133     82.33%     82.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        22532      1.84%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          135      0.01%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       121341      9.93%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        72001      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1222142                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.458339                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2937                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002403                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4603204                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1509695                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1199529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1225079                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5938                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        28547                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4903                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          943                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40636                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          41876                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1710                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1309412                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       133420                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73564                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          151                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           943                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           69                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        22781                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1204185                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       114998                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17957                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              186876                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          163381                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             71878                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.451604                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1199653                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1199529                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           710456                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1800513                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.449858                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394585                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       887073                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1081636                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       228618                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        19981                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2113265                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.511832                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.360059                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1674609     79.24%     79.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       208989      9.89%     89.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        86932      4.11%     93.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44127      2.09%     95.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        33154      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18925      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        11704      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9663      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        25162      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2113265                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       887073                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1081636                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                173514                       # Number of memory references committed
system.switch_cpus6.commit.loads               104864                       # Number of loads committed
system.switch_cpus6.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            150140                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           977948                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        21088                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        25162                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3398357                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2661280                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 512559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             887073                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1081636                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       887073                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.005908                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.005908                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.332678                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.332678                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5466765                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1639661                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1247367                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           272                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          210246                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       172226                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22265                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        87097                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80036                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21311                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2009146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1200077                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             210246                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       101347                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               262383                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          64237                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        111024                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           125265                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21989                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2424141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.956556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2161758     89.18%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           27851      1.15%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           32260      1.33%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           17685      0.73%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           20347      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           11694      0.48%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7718      0.32%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20671      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          124157      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2424141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078848                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.450062                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1992109                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       128715                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           260037                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2085                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         41191                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34088                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1464370                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         41191                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1995713                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          19416                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       100092                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           258550                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         9175                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1462114                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2045                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4467                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2033593                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6805699                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6805699                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1703668                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          329887                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            26707                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       140736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        75445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1927                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15757                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1458073                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1368133                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2052                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       201619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       472334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2424141                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.564378                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.256860                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1848327     76.25%     76.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       231284      9.54%     85.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       124647      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        85832      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        75354      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        38698      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         9362      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6115      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4522      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2424141                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            340     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1312     43.72%     55.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1349     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1145159     83.70%     83.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21295      1.56%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126838      9.27%     94.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74675      5.46%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1368133                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.513087                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3001                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002194                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5165452                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1660125                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1343163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1371134                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3397                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27804                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2349                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         41191                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          14430                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1458471                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           49                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       140736                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        75445                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25288                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1346206                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       118704                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        21919                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              193332                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          187669                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74628                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.504864                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1343258                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1343163                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           799143                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2093417                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.503723                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381741                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1000342                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1227323                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       231145                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22214                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2382950                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.515044                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.332168                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1881289     78.95%     78.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       232815      9.77%     88.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        97599      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        58523      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        40171      1.69%     96.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        26320      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        13809      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10789      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        21635      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2382950                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1000342                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1227323                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                186024                       # Number of memory references committed
system.switch_cpus7.commit.loads               112928                       # Number of loads committed
system.switch_cpus7.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            175610                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1106514                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        24969                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        21635                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3819770                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2958157                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 242332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1000342                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1227323                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1000342                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.665561                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.665561                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.375155                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.375155                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6070783                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1866717                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1365129                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           336                       # number of misc regfile writes
system.l20.replacements                           150                       # number of replacements
system.l20.tagsinuse                      4094.524676                       # Cycle average of tags in use
system.l20.total_refs                          260982                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          257.504037                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    23.209254                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    72.181394                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3741.629991                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.017622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.913484                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          447                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l20.Writeback_hits::total                  249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          450                       # number of demand (read+write) hits
system.l20.demand_hits::total                     451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          450                       # number of overall hits
system.l20.overall_hits::total                    451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l20.demand_misses::total                   150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l20.overall_misses::total                  150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     24555447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     63945889                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       88501336                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     24555447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     63945889                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        88501336                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     24555447                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     63945889                       # number of overall miss cycles
system.l20.overall_miss_latency::total       88501336                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          576                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          576                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.219895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218750                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218750                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1023143.625000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 507507.055556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 590008.906667                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1023143.625000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 507507.055556                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 590008.906667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1023143.625000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 507507.055556                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 590008.906667                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  92                       # number of writebacks
system.l20.writebacks::total                       92                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     22831426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     54895609                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     77727035                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     22831426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     54895609                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     77727035                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     22831426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     54895609                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     77727035                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 951309.416667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 435679.436508                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 518180.233333                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 951309.416667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 435679.436508                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 518180.233333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 951309.416667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 435679.436508                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 518180.233333                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           187                       # number of replacements
system.l21.tagsinuse                      4095.707768                       # Cycle average of tags in use
system.l21.total_refs                           75393                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4283                       # Sample count of references to valid blocks.
system.l21.avg_refs                         17.602848                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.279663                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.122861                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    91.086364                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3903.218880                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019111                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005645                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.022238                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.952934                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999929                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          407                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    408                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              63                       # number of Writeback hits
system.l21.Writeback_hits::total                   63                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          410                       # number of demand (read+write) hits
system.l21.demand_hits::total                     411                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          410                       # number of overall hits
system.l21.overall_hits::total                    411                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          161                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  187                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          161                       # number of demand (read+write) misses
system.l21.demand_misses::total                   187                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          161                       # number of overall misses
system.l21.overall_misses::total                  187                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     16319580                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     74830711                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       91150291                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     16319580                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     74830711                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        91150291                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     16319580                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     74830711                       # number of overall miss cycles
system.l21.overall_miss_latency::total       91150291                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           27                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          568                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                595                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           63                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               63                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           27                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          571                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 598                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           27                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          571                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                598                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.283451                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.314286                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281961                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.312709                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281961                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.312709                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 627676.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 464787.024845                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 487434.711230                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 627676.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 464787.024845                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 487434.711230                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 627676.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 464787.024845                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 487434.711230                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  34                       # number of writebacks
system.l21.writebacks::total                       34                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          161                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             187                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          161                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              187                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          161                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             187                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     14441027                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     63183297                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     77624324                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     14441027                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     63183297                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     77624324                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     14441027                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     63183297                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     77624324                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.283451                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.314286                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281961                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.312709                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281961                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.312709                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 555424.115385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 392442.838509                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 415103.336898                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 555424.115385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 392442.838509                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 415103.336898                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 555424.115385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 392442.838509                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 415103.336898                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           508                       # number of replacements
system.l22.tagsinuse                      4090.262235                       # Cycle average of tags in use
system.l22.total_refs                          318372                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4600                       # Sample count of references to valid blocks.
system.l22.avg_refs                         69.211304                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          309.449722                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.594205                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   218.402204                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst                    1                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3548.816104                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.075549                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003075                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.053321                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000244                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.866410                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998599                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          508                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    508                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             507                       # number of Writeback hits
system.l22.Writeback_hits::total                  507                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          508                       # number of demand (read+write) hits
system.l22.demand_hits::total                     508                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          508                       # number of overall hits
system.l22.overall_hits::total                    508                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          442                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  455                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           49                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 49                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          491                       # number of demand (read+write) misses
system.l22.demand_misses::total                   504                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          491                       # number of overall misses
system.l22.overall_misses::total                  504                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6555730                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    245001941                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      251557671                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data     20850180                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total     20850180                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6555730                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    265852121                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       272407851                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6555730                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    265852121                       # number of overall miss cycles
system.l22.overall_miss_latency::total      272407851                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          950                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                963                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          507                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              507                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           49                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          999                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                1012                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          999                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               1012                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.465263                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.472482                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.491491                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.498024                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.491491                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.498024                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 504286.923077                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 554303.033937                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 552874.002198                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 425513.877551                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 425513.877551                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 504286.923077                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 541450.348269                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 540491.767857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 504286.923077                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 541450.348269                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 540491.767857                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 301                       # number of writebacks
system.l22.writebacks::total                      301                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          442                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             455                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           49                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            49                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          491                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              504                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          491                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             504                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5622330                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    213266341                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    218888671                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data     17331980                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total     17331980                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5622330                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    230598321                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    236220651                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5622330                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    230598321                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    236220651                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.465263                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.472482                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.491491                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.498024                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.491491                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.498024                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 432486.923077                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 482503.033937                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 481074.002198                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 353713.877551                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 353713.877551                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 432486.923077                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 469650.348269                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 468691.767857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 432486.923077                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 469650.348269                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 468691.767857                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            90                       # number of replacements
system.l23.tagsinuse                      4095.834299                       # Cycle average of tags in use
system.l23.total_refs                          181608                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l23.avg_refs                         43.384615                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          136.265286                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.765187                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    38.162088                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3910.641739                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002628                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.009317                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.954747                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          295                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    295                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l23.Writeback_hits::total                  100                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          295                       # number of demand (read+write) hits
system.l23.demand_hits::total                     295                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          295                       # number of overall hits
system.l23.overall_hits::total                    295                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           11                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           78                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           11                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           78                       # number of demand (read+write) misses
system.l23.demand_misses::total                    89                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           11                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           78                       # number of overall misses
system.l23.overall_misses::total                   89                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5689157                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     36627214                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       42316371                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5689157                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     36627214                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        42316371                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5689157                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     36627214                       # number of overall miss cycles
system.l23.overall_miss_latency::total       42316371                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           11                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          373                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                384                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           11                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          373                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 384                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           11                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          373                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                384                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.209115                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.231771                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.209115                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.231771                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.209115                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.231771                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 517196.090909                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 469579.666667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 475464.842697                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 517196.090909                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 469579.666667                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 475464.842697                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 517196.090909                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 469579.666667                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 475464.842697                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  57                       # number of writebacks
system.l23.writebacks::total                       57                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           11                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           78                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           11                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           78                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           11                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           78                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4899246                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     31020838                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     35920084                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4899246                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     31020838                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     35920084                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4899246                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     31020838                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     35920084                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.209115                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.231771                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.209115                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.231771                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.209115                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.231771                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       445386                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 397703.051282                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 403596.449438                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       445386                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 397703.051282                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 403596.449438                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       445386                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 397703.051282                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 403596.449438                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            90                       # number of replacements
system.l24.tagsinuse                      4095.834845                       # Cycle average of tags in use
system.l24.total_refs                          181609                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l24.avg_refs                         43.384854                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          136.265817                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    10.766055                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    38.213566                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3910.589408                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002628                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.009329                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.954734                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          296                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    296                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l24.Writeback_hits::total                  100                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          296                       # number of demand (read+write) hits
system.l24.demand_hits::total                     296                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          296                       # number of overall hits
system.l24.overall_hits::total                    296                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           11                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           78                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           11                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           78                       # number of demand (read+write) misses
system.l24.demand_misses::total                    89                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           11                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           78                       # number of overall misses
system.l24.overall_misses::total                   89                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6479727                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     34347182                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       40826909                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6479727                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     34347182                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        40826909                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6479727                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     34347182                       # number of overall miss cycles
system.l24.overall_miss_latency::total       40826909                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           11                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          374                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                385                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           11                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          374                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 385                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           11                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          374                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                385                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.208556                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.231169                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.208556                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.231169                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.208556                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.231169                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 440348.487179                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 458729.314607                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 440348.487179                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 458729.314607                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 440348.487179                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 458729.314607                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  57                       # number of writebacks
system.l24.writebacks::total                       57                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           78                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           78                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           78                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     28743319                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     34433246                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     28743319                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     34433246                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     28743319                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     34433246                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.231169                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.231169                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.231169                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 368504.089744                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 386890.404494                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 368504.089744                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 386890.404494                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 368504.089744                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 386890.404494                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           111                       # number of replacements
system.l25.tagsinuse                      4095.727167                       # Cycle average of tags in use
system.l25.total_refs                          193717                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l25.avg_refs                         46.079210                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           91.634283                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    14.815941                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    39.881489                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3949.395454                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.022372                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003617                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.009737                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.964208                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999933                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          320                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    321                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l25.Writeback_hits::total                  102                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          323                       # number of demand (read+write) hits
system.l25.demand_hits::total                     324                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          323                       # number of overall hits
system.l25.overall_hits::total                    324                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           84                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           84                       # number of demand (read+write) misses
system.l25.demand_misses::total                   111                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           84                       # number of overall misses
system.l25.overall_misses::total                  111                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     31748543                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     48615095                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       80363638                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     31748543                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     48615095                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        80363638                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     31748543                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     48615095                       # number of overall miss cycles
system.l25.overall_miss_latency::total       80363638                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          404                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                432                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          407                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 435                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          407                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                435                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.207921                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.256944                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.206388                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.255172                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.206388                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.255172                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1175871.962963                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 578751.130952                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 723996.738739                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1175871.962963                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 578751.130952                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 723996.738739                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1175871.962963                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 578751.130952                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 723996.738739                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  50                       # number of writebacks
system.l25.writebacks::total                       50                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           84                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           84                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           84                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     29809803                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     42582911                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     72392714                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     29809803                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     42582911                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     72392714                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     29809803                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     42582911                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     72392714                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.207921                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.256944                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.206388                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.255172                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.206388                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.255172                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1104066.777778                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 506939.416667                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 652186.612613                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1104066.777778                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 506939.416667                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 652186.612613                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1104066.777778                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 506939.416667                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 652186.612613                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           517                       # number of replacements
system.l26.tagsinuse                      4090.567407                       # Cycle average of tags in use
system.l26.total_refs                          318376                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4607                       # Sample count of references to valid blocks.
system.l26.avg_refs                         69.107011                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          308.994638                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.597885                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   222.535903                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.inst                    1                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3545.438981                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.075438                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003076                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.054330                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.inst            0.000244                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.865586                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998674                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          511                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    511                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             507                       # number of Writeback hits
system.l26.Writeback_hits::total                  507                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          511                       # number of demand (read+write) hits
system.l26.demand_hits::total                     511                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          511                       # number of overall hits
system.l26.overall_hits::total                    511                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          450                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  463                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           49                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 49                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          499                       # number of demand (read+write) misses
system.l26.demand_misses::total                   512                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          499                       # number of overall misses
system.l26.overall_misses::total                  512                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      7370541                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    259622086                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      266992627                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     21653148                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     21653148                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      7370541                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    281275234                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       288645775                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      7370541                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    281275234                       # number of overall miss cycles
system.l26.overall_miss_latency::total      288645775                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          961                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                974                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          507                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              507                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           49                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         1010                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                1023                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         1010                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               1023                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.468262                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.475359                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.494059                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.500489                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.494059                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.500489                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 566964.692308                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 576937.968889                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 576657.941685                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 441900.979592                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 441900.979592                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 566964.692308                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 563677.823647                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 563761.279297                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 566964.692308                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 563677.823647                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 563761.279297                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 305                       # number of writebacks
system.l26.writebacks::total                      305                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          450                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             463                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           49                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            49                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          499                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              512                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          499                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             512                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      6437141                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    227296044                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    233733185                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     18130099                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     18130099                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      6437141                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    245426143                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    251863284                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      6437141                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    245426143                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    251863284                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.468262                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.475359                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.494059                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.500489                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.494059                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.500489                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 495164.692308                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 505102.320000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 504823.293737                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 370002.020408                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 370002.020408                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 495164.692308                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 491835.957916                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 491920.476562                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 495164.692308                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 491835.957916                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 491920.476562                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           150                       # number of replacements
system.l27.tagsinuse                      4094.527888                       # Cycle average of tags in use
system.l27.total_refs                          260982                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l27.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          257.495639                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    23.229933                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    72.275372                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3741.526944                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.062865                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005671                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.017645                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.913459                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999641                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          447                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l27.Writeback_hits::total                  249                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          450                       # number of demand (read+write) hits
system.l27.demand_hits::total                     451                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          450                       # number of overall hits
system.l27.overall_hits::total                    451                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           24                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          126                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           24                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          126                       # number of demand (read+write) misses
system.l27.demand_misses::total                   150                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           24                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          126                       # number of overall misses
system.l27.overall_misses::total                  150                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     21989681                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     65391043                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       87380724                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     21989681                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     65391043                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        87380724                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     21989681                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     65391043                       # number of overall miss cycles
system.l27.overall_miss_latency::total       87380724                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           25                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          573                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           25                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          576                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           25                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          576                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.219895                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.218750                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.218750                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 916236.708333                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 518976.531746                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 582538.160000                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 916236.708333                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 518976.531746                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 582538.160000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 916236.708333                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 518976.531746                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 582538.160000                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  92                       # number of writebacks
system.l27.writebacks::total                       92                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           24                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          126                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           24                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          126                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           24                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          126                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     20264977                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     56339325                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     76604302                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     20264977                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     56339325                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     76604302                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     20264977                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     56339325                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     76604302                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.218750                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.218750                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 844374.041667                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 447137.500000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 510695.346667                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 844374.041667                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 447137.500000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 510695.346667                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 844374.041667                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 447137.500000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 510695.346667                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.169689                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.564103                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.169689                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125188                       # number of overall hits
system.cpu0.icache.overall_hits::total         125188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38863606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38863606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38863606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38863606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38863606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38863606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1022726.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1022726.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1022726.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1022726.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1022726.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1022726.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     24827472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24827472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     24827472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24827472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     24827472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24827472                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 993098.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 993098.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 993098.880000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 993098.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 993098.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 993098.880000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              142071.638221                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.212295                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.787705                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.715673                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.284327                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159502                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    412620218                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    412620218                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452109651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452109651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452109651                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452109651                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213130.277893                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213130.277893                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224149.554289                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224149.554289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224149.554289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224149.554289                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       107868                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu0.dcache.writebacks::total              249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     94276819                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94276819                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     94469119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94469119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     94469119                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94469119                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164531.970332                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164531.970332                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 164008.887153                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 164008.887153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 164008.887153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 164008.887153                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               549.122152                       # Cycle average of tags in use
system.cpu1.icache.total_refs               646509830                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1169095.533454                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.006256                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.115896                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.038472                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841532                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.880003                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       126269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         126269                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       126269                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          126269                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       126269                       # number of overall hits
system.cpu1.icache.overall_hits::total         126269                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     20275991                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20275991                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     20275991                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20275991                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     20275991                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20275991                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       126304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       126304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       126304                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       126304                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       126304                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       126304                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000277                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000277                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000277                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000277                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000277                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 579314.028571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 579314.028571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 579314.028571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 579314.028571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 579314.028571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 579314.028571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     16601803                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     16601803                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     16601803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     16601803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     16601803                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     16601803                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 614881.592593                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 614881.592593                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 614881.592593                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 614881.592593                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 614881.592593                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 614881.592593                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   571                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               151270725                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   827                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              182915.024184                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   152.558060                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   103.441940                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.595930                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.404070                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       189144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         189144                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        31815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31815                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           77                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           76                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       220959                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          220959                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       220959                       # number of overall hits
system.cpu1.dcache.overall_hits::total         220959                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1903                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           11                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1914                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1914                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1914                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1914                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    439218885                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    439218885                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       944304                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       944304                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    440163189                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    440163189                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    440163189                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    440163189                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       191047                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       191047                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       222873                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       222873                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       222873                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       222873                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009961                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009961                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000346                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000346                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008588                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008588                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008588                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008588                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 230803.407777                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 230803.407777                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85845.818182                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85845.818182                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 229970.318182                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 229970.318182                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 229970.318182                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 229970.318182                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           63                       # number of writebacks
system.cpu1.dcache.writebacks::total               63                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1335                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            8                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1343                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1343                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          571                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          571                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    102867806                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    102867806                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    103060106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    103060106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    103060106                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    103060106                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002562                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002562                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002562                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002562                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 181105.292254                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 181105.292254                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 180490.553415                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 180490.553415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 180490.553415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 180490.553415                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.593365                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753303774                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1497621.817097                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.593365                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020182                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805438                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       111930                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         111930                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       111930                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          111930                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       111930                       # number of overall hits
system.cpu2.icache.overall_hits::total         111930                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7009505                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7009505                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7009505                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7009505                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7009505                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7009505                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       111944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       111944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       111944                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       111944                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       111944                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       111944                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000125                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000125                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 500678.928571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 500678.928571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 500678.928571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 500678.928571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 500678.928571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 500678.928571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6664153                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6664153                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6664153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6664153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6664153                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6664153                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 512627.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 512627.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 512627.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 512627.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 512627.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 512627.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   999                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               125519093                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1255                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              100015.213546                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   188.398464                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    67.601536                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.735932                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.264068                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        84543                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          84543                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68231                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68231                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          141                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          136                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       152774                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          152774                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       152774                       # number of overall hits
system.cpu2.dcache.overall_hits::total         152774                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2371                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2371                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          409                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          409                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2780                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2780                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2780                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2780                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    776038068                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    776038068                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    172119107                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    172119107                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    948157175                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    948157175                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    948157175                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    948157175                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        86914                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        86914                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       155554                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       155554                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       155554                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       155554                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.027280                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.027280                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005959                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005959                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017872                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017872                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017872                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017872                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 327304.119781                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 327304.119781                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 420829.112469                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 420829.112469                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 341063.732014                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 341063.732014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 341063.732014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 341063.732014                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          507                       # number of writebacks
system.cpu2.dcache.writebacks::total              507                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1421                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1421                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          360                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          360                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1781                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1781                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1781                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1781                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          950                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           49                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          999                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          999                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    282620863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    282620863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     21256880                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     21256880                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    303877743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    303877743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    303877743                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    303877743                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000714                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000714                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006422                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006422                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006422                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006422                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 297495.645263                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 297495.645263                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 433813.877551                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 433813.877551                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 304181.924925                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 304181.924925                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 304181.924925                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 304181.924925                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               465.764476                       # Cycle average of tags in use
system.cpu3.icache.total_refs               753005751                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1615892.169528                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    10.764476                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.017251                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.746417                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       129499                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         129499                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       129499                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          129499                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       129499                       # number of overall hits
system.cpu3.icache.overall_hits::total         129499                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7359375                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7359375                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7359375                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7359375                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7359375                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7359375                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       129514                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       129514                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       129514                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       129514                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       129514                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       129514                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000116                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000116                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       490625                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       490625                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       490625                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       490625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       490625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       490625                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           11                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           11                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           11                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5780457                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5780457                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5780457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5780457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5780457                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5780457                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 525496.090909                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 525496.090909                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 525496.090909                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 525496.090909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 525496.090909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 525496.090909                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   373                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               109338015                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   629                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              173828.322734                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   130.639231                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   125.360769                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.510309                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.489691                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       101256                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         101256                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        74513                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         74513                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          187                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          180                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       175769                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          175769                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       175769                       # number of overall hits
system.cpu3.dcache.overall_hits::total         175769                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          963                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          963                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          963                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           963                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          963                       # number of overall misses
system.cpu3.dcache.overall_misses::total          963                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    146316753                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    146316753                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    146316753                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    146316753                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    146316753                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    146316753                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       102219                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       102219                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        74513                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        74513                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       176732                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       176732                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       176732                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       176732                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009421                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009421                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005449                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005449                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005449                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005449                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 151938.476636                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 151938.476636                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 151938.476636                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 151938.476636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 151938.476636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 151938.476636                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu3.dcache.writebacks::total              100                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          590                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          590                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          373                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          373                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          373                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          373                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     56519726                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     56519726                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     56519726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     56519726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     56519726                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     56519726                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002111                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002111                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151527.415550                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 151527.415550                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 151527.415550                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 151527.415550                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 151527.415550                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 151527.415550                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               465.765344                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753005932                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1615892.557940                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    10.765344                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.017252                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.746419                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129680                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129680                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129680                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129680                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129680                       # number of overall hits
system.cpu4.icache.overall_hits::total         129680                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           16                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           16                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           16                       # number of overall misses
system.cpu4.icache.overall_misses::total           16                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8829962                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8829962                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8829962                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8829962                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8829962                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8829962                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129696                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129696                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129696                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129696                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129696                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129696                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 551872.625000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 551872.625000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 551872.625000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6571027                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6571027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6571027                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 597366.090909                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   374                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109338245                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   630                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              173552.769841                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   130.752719                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   125.247281                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.510753                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.489247                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       101387                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         101387                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        74612                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         74612                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          187                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          180                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       175999                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          175999                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       175999                       # number of overall hits
system.cpu4.dcache.overall_hits::total         175999                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          967                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          967                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          967                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           967                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          967                       # number of overall misses
system.cpu4.dcache.overall_misses::total          967                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    143098718                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    143098718                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    143098718                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    143098718                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    143098718                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    143098718                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       102354                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       102354                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        74612                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        74612                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       176966                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       176966                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       176966                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       176966                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009448                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009448                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005464                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005464                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005464                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005464                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 147982.128232                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 147982.128232                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 147982.128232                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 147982.128232                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 147982.128232                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 147982.128232                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu4.dcache.writebacks::total              100                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          593                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          593                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          593                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          374                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          374                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          374                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     54300608                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     54300608                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     54300608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     54300608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     54300608                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     54300608                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002113                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002113                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 145188.791444                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.905088                       # Cycle average of tags in use
system.cpu5.icache.total_refs               749562901                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1490184.693837                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    14.905088                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.023886                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.785104                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       128958                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         128958                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       128958                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          128958                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       128958                       # number of overall hits
system.cpu5.icache.overall_hits::total         128958                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     35043469                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     35043469                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     35043469                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     35043469                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     35043469                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     35043469                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       128994                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       128994                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       128994                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       128994                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       128994                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       128994                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000279                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000279                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 973429.694444                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 973429.694444                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 973429.694444                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 973429.694444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 973429.694444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 973429.694444                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     32041255                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     32041255                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     32041255                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     32041255                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     32041255                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     32041255                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1144330.535714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1144330.535714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1144330.535714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1144330.535714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1144330.535714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1144330.535714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   407                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               113240193                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   663                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              170799.687783                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   140.395730                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   115.604270                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.548421                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.451579                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        87546                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          87546                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72771                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72771                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          177                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          176                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       160317                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          160317                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       160317                       # number of overall hits
system.cpu5.dcache.overall_hits::total         160317                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1286                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1286                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           16                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1302                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1302                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1302                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1302                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    242275684                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    242275684                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1266128                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1266128                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    243541812                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    243541812                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    243541812                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    243541812                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        88832                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        88832                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72787                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72787                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       161619                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       161619                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       161619                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       161619                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014477                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014477                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000220                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008056                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008056                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008056                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008056                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 188394.777605                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 188394.777605                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        79133                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        79133                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 187052.082949                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 187052.082949                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 187052.082949                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 187052.082949                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu5.dcache.writebacks::total              102                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          882                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          895                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          895                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          895                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          895                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          404                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          407                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          407                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     70162857                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     70162857                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     70355157                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     70355157                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     70355157                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     70355157                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004548                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004548                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002518                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002518                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002518                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002518                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 173670.438119                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 173670.438119                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 172862.793612                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 172862.793612                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 172862.793612                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 172862.793612                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               502.597045                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753303293                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1497620.860835                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.597045                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020188                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.805444                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       111449                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         111449                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       111449                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          111449                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       111449                       # number of overall hits
system.cpu6.icache.overall_hits::total         111449                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.cpu6.icache.overall_misses::total           14                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7815878                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7815878                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7815878                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7815878                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7815878                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7815878                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       111463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       111463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       111463                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       111463                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       111463                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       111463                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000126                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000126                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000126                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000126                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000126                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000126                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst       558277                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total       558277                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst       558277                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total       558277                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst       558277                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total       558277                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            1                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            1                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7478575                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7478575                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7478575                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7478575                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7478575                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7478575                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       575275                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       575275                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       575275                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       575275                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       575275                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       575275                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1010                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               125518467                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1266                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              99145.708531                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   190.087353                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    65.912647                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.742529                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.257471                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        84287                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          84287                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        67860                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         67860                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          142                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          136                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       152147                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          152147                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       152147                       # number of overall hits
system.cpu6.dcache.overall_hits::total         152147                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2408                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2408                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          430                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          430                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2838                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2838                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2838                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2838                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    791882219                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    791882219                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    192354719                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    192354719                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    984236938                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    984236938                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    984236938                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    984236938                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        86695                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        86695                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68290                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68290                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       154985                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       154985                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       154985                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       154985                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.027776                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027776                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.006297                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.006297                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018311                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018311                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018311                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018311                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 328854.742110                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 328854.742110                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 447336.555814                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 447336.555814                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 346806.532065                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 346806.532065                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 346806.532065                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 346806.532065                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          507                       # number of writebacks
system.cpu6.dcache.writebacks::total              507                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1447                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1447                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          381                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1828                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1828                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1828                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1828                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          961                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          961                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           49                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1010                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1010                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1010                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1010                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    297503462                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    297503462                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     22059848                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     22059848                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    319563310                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    319563310                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    319563310                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    319563310                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011085                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011085                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000718                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000718                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006517                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006517                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006517                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006517                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 309576.963580                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 309576.963580                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 450200.979592                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 450200.979592                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 316399.316832                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 316399.316832                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 316399.316832                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 316399.316832                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               506.191271                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750133190                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1479552.642998                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.191271                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.038768                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.811204                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       125228                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         125228                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       125228                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          125228                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       125228                       # number of overall hits
system.cpu7.icache.overall_hits::total         125228                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.cpu7.icache.overall_misses::total           37                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34808259                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34808259                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34808259                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34808259                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34808259                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34808259                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       125265                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       125265                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       125265                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       125265                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       125265                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       125265                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000295                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000295                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 940763.756757                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 940763.756757                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 940763.756757                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 940763.756757                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 940763.756757                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 940763.756757                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     22264800                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     22264800                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     22264800                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     22264800                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     22264800                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     22264800                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       890592                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       890592                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       890592                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       890592                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       890592                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       890592                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   576                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               118203668                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              142071.716346                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   183.438873                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    72.561127                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.716558                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.283442                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        86919                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          86919                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72648                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72648                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          184                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          168                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       159567                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          159567                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       159567                       # number of overall hits
system.cpu7.dcache.overall_hits::total         159567                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1936                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           81                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2017                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2017                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    413961523                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    413961523                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     39129842                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     39129842                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    453091365                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    453091365                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    453091365                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    453091365                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88855                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88855                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72729                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72729                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       161584                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       161584                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       161584                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       161584                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021788                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021788                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.001114                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012483                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012483                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012483                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012483                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 213823.100723                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 213823.100723                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 483084.469136                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 483084.469136                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 224636.274170                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 224636.274170                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 224636.274170                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 224636.274170                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        92978                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets        92978                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu7.dcache.writebacks::total              249                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1363                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           78                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1441                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1441                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          573                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          576                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          576                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     95723808                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     95723808                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     95916108                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     95916108                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     95916108                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     95916108                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006449                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006449                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003565                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003565                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003565                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003565                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 167057.256545                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 167057.256545                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 166521.020833                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 166521.020833                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 166521.020833                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 166521.020833                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
