// Seed: 3877693542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output tri0 id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd9,
    parameter id_3 = 32'd96
) (
    input wire id_0,
    output uwire id_1,
    input uwire _id_2,
    input supply0 _id_3,
    output tri0 id_4,
    input tri1 id_5,
    input uwire id_6
);
  wand [id_2  -  1 : id_3] id_8 = 1'b0 ? id_2 == -1 : id_8#(.id_8(1)) ^ id_2;
  id_9(
      id_9
  );
  assign id_4 = id_3 != id_8;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_8,
      id_8,
      id_10,
      id_8,
      id_8,
      id_9,
      id_8
  );
endmodule
