
---------- Begin Simulation Statistics ----------
final_tick                                 3129818500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288547                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695360                       # Number of bytes of host memory used
host_op_rate                                   352374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.92                       # Real time elapsed on the host
host_tick_rate                               68154901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13250558                       # Number of instructions simulated
sim_ops                                      16181733                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003130                       # Number of seconds simulated
sim_ticks                                  3129818500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4422197                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12186123                       # number of cc regfile writes
system.cpu.committedInsts                    13250558                       # Number of Instructions Simulated
system.cpu.committedOps                      16181733                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.472406                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.472406                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37503                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21407                       # number of floating regfile writes
system.cpu.idleCycles                          128506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14374                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   532617                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.630459                       # Inst execution rate
system.cpu.iew.exec_refs                      4183316                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1739547                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  237055                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2466249                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                376                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1763628                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16786250                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2443769                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20991                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              16465718                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10828                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5366                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  13266                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 28156                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            324                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10335                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4039                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25708759                       # num instructions consuming a value
system.cpu.iew.wb_count                      16439848                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533247                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13709116                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.626326                       # insts written-back per cycle
system.cpu.iew.wb_sent                       16444231                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31242137                       # number of integer regfile reads
system.cpu.int_regfile_writes                14125831                       # number of integer regfile writes
system.cpu.ipc                               2.116825                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.116825                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             33200      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12240783     74.25%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1067      0.01%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2980      0.02%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2381      0.01%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 644      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1468      0.01%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4804      0.03%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4171      0.03%     74.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2534      0.02%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                753      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              20      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             12      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2441711     14.81%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736004     10.53%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8893      0.05%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5284      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               16486709                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41743                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               74918                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28628                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              75993                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3240138                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.196530                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2329530     71.90%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     29      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     824      0.03%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2081      0.06%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   594      0.02%     72.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     72.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     72.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     10      0.00%     72.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1003      0.03%     72.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    299      0.01%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    65      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   22      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 490487     15.14%     87.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                409636     12.64%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2068      0.06%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3479      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19651904                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           42335798                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     16411220                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17315088                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16785794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  16486709                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 456                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          604510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             66028                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1012533                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6131132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.689016                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.482416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              809900     13.21%     13.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              503966      8.22%     21.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              898268     14.65%     36.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2123253     34.63%     70.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1245653     20.32%     91.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              466867      7.61%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               83085      1.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 129      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  11      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6131132                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.633812                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            460337                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           210488                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2466249                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1763628                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                85398243                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    311                       # number of misc regfile writes
system.cpu.numCycles                          6259638                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  630973                       # Number of BP lookups
system.cpu.branchPred.condPredicted            560092                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13583                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               438775                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  435302                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.208478                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   23103                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5005                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                535                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4470                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          789                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          554506                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12723                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6049489                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.674893                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.109009                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2060089     34.05%     34.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1542400     25.50%     59.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          204838      3.39%     62.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          399702      6.61%     69.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          230795      3.82%     73.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           84094      1.39%     74.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          122344      2.02%     76.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          288979      4.78%     81.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1116248     18.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6049489                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             13250558                       # Number of instructions committed
system.cpu.commit.opsCommitted               16181733                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4122412                       # Number of memory references committed
system.cpu.commit.loads                       2392285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                     513579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      19839                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16146690                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 20044                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        25310      0.16%      0.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     12019557     74.28%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1030      0.01%     74.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2789      0.02%     74.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          898      0.01%     74.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          496      0.00%     74.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1254      0.01%     74.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2357      0.01%     74.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2746      0.02%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2240      0.01%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          644      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2388108     14.76%     89.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1725663     10.66%     99.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4177      0.03%     99.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4464      0.03%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16181733                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1116248                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3405531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3405531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3405531                       # number of overall hits
system.cpu.dcache.overall_hits::total         3405531                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16263                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16263                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16263                       # number of overall misses
system.cpu.dcache.overall_misses::total         16263                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    986759952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    986759952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    986759952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    986759952                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3421794                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3421794                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3421794                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3421794                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60675.149234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60675.149234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60675.149234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60675.149234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       103994                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1112                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.519784                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3454                       # number of writebacks
system.cpu.dcache.writebacks::total              3454                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11782                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11782                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11782                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11782                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4481                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    297612452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    297612452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    297612452                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297612452                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001310                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001310                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66416.525775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66416.525775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66416.525775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66416.525775                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3454                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1676396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1676396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    924287000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    924287000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1691663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1691663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60541.494727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60541.494727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    236336000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    236336000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67698.653681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67698.653681                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1729135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1729135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62472952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62472952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1730131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1730131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62723.847390                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62723.847390                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     61276452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61276452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61895.406061                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61895.406061                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1003.467778                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3410012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4478                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            761.503350                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1003.467778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          929                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6848066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6848066                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   693158                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1967575                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2600490                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                856643                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  13266                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               420238                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1483                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               16908770                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 97929                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2431125                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1739553                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1283                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           190                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              92756                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13868182                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      630973                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             458940                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6016756                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   29378                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  653                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5945                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          300                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3397566                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1930                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            6131132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.821288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.515342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2212637     36.09%     36.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   293686      4.79%     40.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   216964      3.54%     44.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   482768      7.87%     52.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1002949     16.36%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1060074     17.29%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   334276      5.45%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   418276      6.82%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   109502      1.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              6131132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.100800                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.215493                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3394283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3394283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3394283                       # number of overall hits
system.cpu.icache.overall_hits::total         3394283                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3282                       # number of overall misses
system.cpu.icache.overall_misses::total          3282                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197614499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197614499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197614499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197614499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3397565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3397565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3397565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3397565                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000966                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000966                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60211.608470                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60211.608470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60211.608470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60211.608470                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1238                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   137.555556                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1901                       # number of writebacks
system.cpu.icache.writebacks::total              1901                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          868                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          868                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          868                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          868                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2414                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2414                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2414                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2414                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153545999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153545999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153545999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153545999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000711                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000711                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000711                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000711                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63606.461889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63606.461889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63606.461889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63606.461889                       # average overall mshr miss latency
system.cpu.icache.replacements                   1901                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3394283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3394283                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3282                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197614499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197614499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3397565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3397565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60211.608470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60211.608470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          868                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          868                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2414                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2414                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153545999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153545999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000711                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000711                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63606.461889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63606.461889                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.879358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3396697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2414                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1407.082436                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.879358                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6797544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6797544                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3398315                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1079                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      738196                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   73964                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 324                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  33501                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   3129818500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  13266                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1236282                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  606656                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7716                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2889003                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1378209                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               16828188                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 35753                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                247177                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 593342                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 124777                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41212                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           32919                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            26814177                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    42004766                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 31864919                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     74761                       # Number of floating rename lookups
system.cpu.rename.committedMaps              26042061                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   772107                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     377                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 340                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3224478                       # count of insts added to the skid buffer
system.cpu.rob.reads                         21666204                       # The number of ROB reads
system.cpu.rob.writes                        33554425                       # The number of ROB writes
system.cpu.thread_0.numInsts                 13250558                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16181733                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005419213250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4998                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6889                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5350                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6889                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5350                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    198                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6889                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.770186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.017553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.212716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            305     94.72%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            13      4.04%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.31%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.512422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.481330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              253     78.57%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.55%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     12.73%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      4.66%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      2.17%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  440896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               342400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    140.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3129813500                       # Total gap between requests
system.mem_ctrls.avgGap                     255724.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       144320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       283904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       340288                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46111300.064204998314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 90709413.341380655766                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 108724515.495067834854                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2411                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4478                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5350                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     79252000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    153471750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  88473228250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32871.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34272.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16537052.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       154304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       286592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        440896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       154304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       154304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        60608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        60608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4478                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6889                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          947                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           947                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     49301261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     91568249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        140869510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     49301261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     49301261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     19364701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        19364701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     19364701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     49301261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     91568249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       160234212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6691                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5317                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          167                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               107267500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33455000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          232723750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16031.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34781.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4908                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3700                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   226.380165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.157442                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   243.716683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1287     37.99%     37.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1098     32.41%     70.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          418     12.34%     82.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          178      5.25%     87.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          103      3.04%     91.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           77      2.27%     93.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           44      1.30%     94.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           30      0.89%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          153      4.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                428224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             340288                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              136.820713                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              108.724515                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13408920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7108035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       24868620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      13561560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 246470640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    233372820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1005325920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1544116515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.356568                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2611627750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    104260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    413930750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        10867080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5749425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       22905120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14193180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 246470640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    230116980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1008067680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1538370105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   491.520548                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2618826000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    104260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    406732500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          947                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               988                       # Transaction distribution
system.membus.trans_dist::ReadExResp              988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3490                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6726                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6726                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12413                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12413                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19139                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       275968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       275968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       507648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       507648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  783616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6895                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001740                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041685                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6883     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6895                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3129818500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35804000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12832000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23827750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
