<stg><name>AES256_ECB</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ctr_addr = getelementptr [16 x i8]* %ctr, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctr_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
:4  %ctx_RoundKey = alloca [240 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
:5  %test = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="test"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
:23  %ctr_load = load i8* %ctr_addr, align 1

]]></Node>
<StgValue><ssdm name="ctr_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %ctr_addr_16 = getelementptr [16 x i8]* %ctr, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctr_addr_16"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:26  %ctr_load_1 = load i8* %ctr_addr_16, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %test_addr = getelementptr [16 x i8]* %test, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="test_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %test_addr_1 = getelementptr [16 x i8]* %test, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="test_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
:23  %ctr_load = load i8* %ctr_addr, align 1

]]></Node>
<StgValue><ssdm name="ctr_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:24  store i8 %ctr_load, i8* %test_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:26  %ctr_load_1 = load i8* %ctr_addr_16, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:27  store i8 %ctr_load_1, i8* %test_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %ctr_addr_15 = getelementptr [16 x i8]* %ctr, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctr_addr_15"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
:29  %ctr_load_2 = load i8* %ctr_addr_15, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %ctr_addr_17 = getelementptr [16 x i8]* %ctr, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctr_addr_17"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
:32  %ctr_load_3 = load i8* %ctr_addr_17, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %test_addr_2 = getelementptr [16 x i8]* %test, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="test_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %test_addr_3 = getelementptr [16 x i8]* %test, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="test_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
:29  %ctr_load_2 = load i8* %ctr_addr_15, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:30  store i8 %ctr_load_2, i8* %test_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
:32  %ctr_load_3 = load i8* %ctr_addr_17, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:33  store i8 %ctr_load_3, i8* %test_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %ctr_addr_18 = getelementptr [16 x i8]* %ctr, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctr_addr_18"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
:35  %ctr_load_4 = load i8* %ctr_addr_18, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %ctr_addr_19 = getelementptr [16 x i8]* %ctr, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctr_addr_19"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
:38  %ctr_load_5 = load i8* %ctr_addr_19, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %test_addr_4 = getelementptr [16 x i8]* %test, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="test_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %test_addr_5 = getelementptr [16 x i8]* %test, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="test_addr_5"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
:35  %ctr_load_4 = load i8* %ctr_addr_18, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_4"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:36  store i8 %ctr_load_4, i8* %test_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
:38  %ctr_load_5 = load i8* %ctr_addr_19, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_5"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:39  store i8 %ctr_load_5, i8* %test_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %ctr_addr_20 = getelementptr [16 x i8]* %ctr, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctr_addr_20"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
:41  %ctr_load_6 = load i8* %ctr_addr_20, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_6"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %ctr_addr_21 = getelementptr [16 x i8]* %ctr, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctr_addr_21"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
:44  %ctr_load_7 = load i8* %ctr_addr_21, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %test_addr_6 = getelementptr [16 x i8]* %test, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="test_addr_6"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %test_addr_7 = getelementptr [16 x i8]* %test, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="test_addr_7"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
:41  %ctr_load_6 = load i8* %ctr_addr_20, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_6"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:42  store i8 %ctr_load_6, i8* %test_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
:44  %ctr_load_7 = load i8* %ctr_addr_21, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_7"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:45  store i8 %ctr_load_7, i8* %test_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %ctr_addr_22 = getelementptr [16 x i8]* %ctr, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctr_addr_22"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
:47  %ctr_load_8 = load i8* %ctr_addr_22, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_8"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %ctr_addr_23 = getelementptr [16 x i8]* %ctr, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctr_addr_23"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
:50  %ctr_load_9 = load i8* %ctr_addr_23, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %test_addr_8 = getelementptr [16 x i8]* %test, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="test_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %test_addr_9 = getelementptr [16 x i8]* %test, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="test_addr_9"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
:47  %ctr_load_8 = load i8* %ctr_addr_22, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_8"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:48  store i8 %ctr_load_8, i8* %test_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
:50  %ctr_load_9 = load i8* %ctr_addr_23, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_9"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:51  store i8 %ctr_load_9, i8* %test_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %ctr_addr_24 = getelementptr [16 x i8]* %ctr, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctr_addr_24"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
:53  %ctr_load_10 = load i8* %ctr_addr_24, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_10"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %ctr_addr_25 = getelementptr [16 x i8]* %ctr, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctr_addr_25"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4">
<![CDATA[
:56  %ctr_load_11 = load i8* %ctr_addr_25, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %test_addr_10 = getelementptr [16 x i8]* %test, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="test_addr_10"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %test_addr_11 = getelementptr [16 x i8]* %test, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="test_addr_11"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
:53  %ctr_load_10 = load i8* %ctr_addr_24, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_10"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:54  store i8 %ctr_load_10, i8* %test_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4">
<![CDATA[
:56  %ctr_load_11 = load i8* %ctr_addr_25, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_11"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:57  store i8 %ctr_load_11, i8* %test_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %ctr_addr_26 = getelementptr [16 x i8]* %ctr, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctr_addr_26"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:59  %ctr_load_12 = load i8* %ctr_addr_26, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_12"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %ctr_addr_27 = getelementptr [16 x i8]* %ctr, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctr_addr_27"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
:62  %ctr_load_13 = load i8* %ctr_addr_27, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %test_addr_12 = getelementptr [16 x i8]* %test, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="test_addr_12"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %test_addr_13 = getelementptr [16 x i8]* %test, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="test_addr_13"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:22  call fastcc void @KeyExpansion([240 x i8]* %ctx_RoundKey, [32 x i8]* %key)

]]></Node>
<StgValue><ssdm name="call_ln227"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:59  %ctr_load_12 = load i8* %ctr_addr_26, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_12"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:60  store i8 %ctr_load_12, i8* %test_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
:62  %ctr_load_13 = load i8* %ctr_addr_27, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_13"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:63  store i8 %ctr_load_13, i8* %test_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %ctr_addr_28 = getelementptr [16 x i8]* %ctr, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ctr_addr_28"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4">
<![CDATA[
:65  %ctr_load_14 = load i8* %ctr_addr_28, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_14"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %ctr_addr_29 = getelementptr [16 x i8]* %ctr, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ctr_addr_29"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4">
<![CDATA[
:68  %ctr_load_15 = load i8* %ctr_addr_29, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %test_addr_14 = getelementptr [16 x i8]* %test, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="test_addr_14"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %test_addr_15 = getelementptr [16 x i8]* %test, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="test_addr_15"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:22  call fastcc void @KeyExpansion([240 x i8]* %ctx_RoundKey, [32 x i8]* %key)

]]></Node>
<StgValue><ssdm name="call_ln227"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4">
<![CDATA[
:65  %ctr_load_14 = load i8* %ctr_addr_28, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_14"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:66  store i8 %ctr_load_14, i8* %test_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4">
<![CDATA[
:68  %ctr_load_15 = load i8* %ctr_addr_29, align 1

]]></Node>
<StgValue><ssdm name="ctr_load_15"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:69  store i8 %ctr_load_15, i8* %test_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
:70  call fastcc void @Cipher([16 x i8]* %test, [240 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln473"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="106" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
:70  call fastcc void @Cipher([16 x i8]* %test, [240 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln473"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:71  %test_load = load i8* %test_addr, align 16

]]></Node>
<StgValue><ssdm name="test_load"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:73  %test_load_1 = load i8* %test_addr_1, align 1

]]></Node>
<StgValue><ssdm name="test_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %buffer_offset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %buffer_offset)

]]></Node>
<StgValue><ssdm name="buffer_offset_read"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="6">
<![CDATA[
:1  %buffer_offset_cast15 = zext i6 %buffer_offset_read to i64

]]></Node>
<StgValue><ssdm name="buffer_offset_cast15"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %buffer_addr = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %buffer_offset_cast15

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:71  %test_load = load i8* %test_addr, align 16

]]></Node>
<StgValue><ssdm name="test_load"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:72  store i8 %test_load, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:73  %test_load_1 = load i8* %test_addr_1, align 1

]]></Node>
<StgValue><ssdm name="test_load_1"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:74  %add_ln187 = add i6 %buffer_offset_read, 1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
:75  %zext_ln187 = zext i6 %add_ln187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %buffer_addr_16 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="buffer_addr_16"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:77  store i8 %test_load_1, i8* %buffer_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:78  %test_load_2 = load i8* %test_addr_2, align 2

]]></Node>
<StgValue><ssdm name="test_load_2"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:83  %test_load_3 = load i8* %test_addr_3, align 1

]]></Node>
<StgValue><ssdm name="test_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:78  %test_load_2 = load i8* %test_addr_2, align 2

]]></Node>
<StgValue><ssdm name="test_load_2"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:79  %add_ln188 = add i6 %buffer_offset_read, 2

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="6">
<![CDATA[
:80  %zext_ln188 = zext i6 %add_ln188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %buffer_addr_15 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="buffer_addr_15"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:82  store i8 %test_load_2, i8* %buffer_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:83  %test_load_3 = load i8* %test_addr_3, align 1

]]></Node>
<StgValue><ssdm name="test_load_3"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:84  %add_ln189 = add i6 %buffer_offset_read, 3

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="6">
<![CDATA[
:85  %zext_ln189 = zext i6 %add_ln189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %buffer_addr_17 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="buffer_addr_17"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:87  store i8 %test_load_3, i8* %buffer_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:88  %test_load_4 = load i8* %test_addr_4, align 4

]]></Node>
<StgValue><ssdm name="test_load_4"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:93  %test_load_5 = load i8* %test_addr_5, align 1

]]></Node>
<StgValue><ssdm name="test_load_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="133" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:88  %test_load_4 = load i8* %test_addr_4, align 4

]]></Node>
<StgValue><ssdm name="test_load_4"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:89  %add_ln190 = add i6 %buffer_offset_read, 4

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
:90  %zext_ln190 = zext i6 %add_ln190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %buffer_addr_18 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="buffer_addr_18"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:92  store i8 %test_load_4, i8* %buffer_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:93  %test_load_5 = load i8* %test_addr_5, align 1

]]></Node>
<StgValue><ssdm name="test_load_5"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:94  %add_ln191 = add i6 %buffer_offset_read, 5

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="6">
<![CDATA[
:95  %zext_ln191 = zext i6 %add_ln191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %buffer_addr_19 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="buffer_addr_19"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:97  store i8 %test_load_5, i8* %buffer_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:98  %test_load_6 = load i8* %test_addr_6, align 2

]]></Node>
<StgValue><ssdm name="test_load_6"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:103  %test_load_7 = load i8* %test_addr_7, align 1

]]></Node>
<StgValue><ssdm name="test_load_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="145" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:98  %test_load_6 = load i8* %test_addr_6, align 2

]]></Node>
<StgValue><ssdm name="test_load_6"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:99  %add_ln192 = add i6 %buffer_offset_read, 6

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="6">
<![CDATA[
:100  %zext_ln192 = zext i6 %add_ln192 to i64

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %buffer_addr_20 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="buffer_addr_20"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:102  store i8 %test_load_6, i8* %buffer_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:103  %test_load_7 = load i8* %test_addr_7, align 1

]]></Node>
<StgValue><ssdm name="test_load_7"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:104  %add_ln193 = add i6 %buffer_offset_read, 7

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="6">
<![CDATA[
:105  %zext_ln193 = zext i6 %add_ln193 to i64

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %buffer_addr_21 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln193

]]></Node>
<StgValue><ssdm name="buffer_addr_21"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:107  store i8 %test_load_7, i8* %buffer_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:108  %test_load_8 = load i8* %test_addr_8, align 8

]]></Node>
<StgValue><ssdm name="test_load_8"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:113  %test_load_9 = load i8* %test_addr_9, align 1

]]></Node>
<StgValue><ssdm name="test_load_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="157" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:108  %test_load_8 = load i8* %test_addr_8, align 8

]]></Node>
<StgValue><ssdm name="test_load_8"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:109  %add_ln194 = add i6 %buffer_offset_read, 8

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="6">
<![CDATA[
:110  %zext_ln194 = zext i6 %add_ln194 to i64

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %buffer_addr_22 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln194

]]></Node>
<StgValue><ssdm name="buffer_addr_22"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:112  store i8 %test_load_8, i8* %buffer_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:113  %test_load_9 = load i8* %test_addr_9, align 1

]]></Node>
<StgValue><ssdm name="test_load_9"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:114  %add_ln195 = add i6 %buffer_offset_read, 9

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="6">
<![CDATA[
:115  %zext_ln195 = zext i6 %add_ln195 to i64

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %buffer_addr_23 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="buffer_addr_23"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:117  store i8 %test_load_9, i8* %buffer_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:118  %test_load_10 = load i8* %test_addr_10, align 2

]]></Node>
<StgValue><ssdm name="test_load_10"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:123  %test_load_11 = load i8* %test_addr_11, align 1

]]></Node>
<StgValue><ssdm name="test_load_11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="169" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:118  %test_load_10 = load i8* %test_addr_10, align 2

]]></Node>
<StgValue><ssdm name="test_load_10"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:119  %add_ln196 = add i6 %buffer_offset_read, 10

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="6">
<![CDATA[
:120  %zext_ln196 = zext i6 %add_ln196 to i64

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %buffer_addr_24 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="buffer_addr_24"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:122  store i8 %test_load_10, i8* %buffer_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:123  %test_load_11 = load i8* %test_addr_11, align 1

]]></Node>
<StgValue><ssdm name="test_load_11"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:124  %add_ln197 = add i6 %buffer_offset_read, 11

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="6">
<![CDATA[
:125  %zext_ln197 = zext i6 %add_ln197 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %buffer_addr_25 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="buffer_addr_25"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:127  store i8 %test_load_11, i8* %buffer_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:128  %test_load_12 = load i8* %test_addr_12, align 4

]]></Node>
<StgValue><ssdm name="test_load_12"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:133  %test_load_13 = load i8* %test_addr_13, align 1

]]></Node>
<StgValue><ssdm name="test_load_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="181" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:128  %test_load_12 = load i8* %test_addr_12, align 4

]]></Node>
<StgValue><ssdm name="test_load_12"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:129  %add_ln198 = add i6 %buffer_offset_read, 12

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="6">
<![CDATA[
:130  %zext_ln198 = zext i6 %add_ln198 to i64

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %buffer_addr_26 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln198

]]></Node>
<StgValue><ssdm name="buffer_addr_26"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:132  store i8 %test_load_12, i8* %buffer_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:133  %test_load_13 = load i8* %test_addr_13, align 1

]]></Node>
<StgValue><ssdm name="test_load_13"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:134  %add_ln199 = add i6 %buffer_offset_read, 13

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="6">
<![CDATA[
:135  %zext_ln199 = zext i6 %add_ln199 to i64

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %buffer_addr_27 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="buffer_addr_27"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:137  store i8 %test_load_13, i8* %buffer_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:138  %test_load_14 = load i8* %test_addr_14, align 2

]]></Node>
<StgValue><ssdm name="test_load_14"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:143  %test_load_15 = load i8* %test_addr_15, align 1

]]></Node>
<StgValue><ssdm name="test_load_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="193" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:138  %test_load_14 = load i8* %test_addr_14, align 2

]]></Node>
<StgValue><ssdm name="test_load_14"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:139  %add_ln200 = add i6 %buffer_offset_read, 14

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
:140  %zext_ln200 = zext i6 %add_ln200 to i64

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %buffer_addr_28 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln200

]]></Node>
<StgValue><ssdm name="buffer_addr_28"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:142  store i8 %test_load_14, i8* %buffer_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
:143  %test_load_15 = load i8* %test_addr_15, align 1

]]></Node>
<StgValue><ssdm name="test_load_15"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:144  %add_ln201 = add i6 %buffer_offset_read, 15

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="6">
<![CDATA[
:145  %zext_ln201 = zext i6 %add_ln201 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %buffer_addr_29 = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="buffer_addr_29"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:147  store i8 %test_load_15, i8* %buffer_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0">
<![CDATA[
:148  ret void

]]></Node>
<StgValue><ssdm name="ret_ln206"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
