<?xml version="1.0" encoding="UTF-8"?>
<module>

  <signal mode="out" name="a" type="lilas.type.StdLogic" size="1"/>
  <signal mode="out" name="b" type="lilas.type.StdLogic" size="2"/>
  <signal mode="out" name="c" type="lilas.type.StdLogic" size="3"/>
  <signal mode="in" name="bus" type="lilas.type.StdLogic" size="6"/>
  
    <code language="logic"><![CDATA[
   (a, b, c) <= bus;  
]]></code>
  
</module>
