# ROIC Digital Block - Verilog HDL

## ğŸ“Œ Overview
This repository contains the Verilog HDL implementation of the digital block of a Read-Out Integrated Circuit (ROIC).
The design features an FSM-based pixel scanner that sequentially reads pixel data from the sensor array for further processing.

## ğŸ›  Features
- FSM-based pixel scanning logic
- Parameterized design for flexibility
- Testbench for functional verification
- Compatible with ModelSim, Vivado, and other Verilog simulators

## ğŸ“‚ Project Structure
- `src/` â†’ Verilog source files
- `testbench/` â†’ Testbench files
- `docs/` â†’ Documentation, simulation screenshots, diagrams

## ğŸ–¼ Block Diagram
![Block Diagram](docs/block_diagram.png)

## ğŸš€ Simulation Results
![Simulation Screenshot](docs/simulation_results.png)

## âš™ï¸ Tools Used
- ModelSim for simulation
- Vivado for synthesis
- GTKWave for waveform analysis

## â–¶ï¸ How to Run
1. Open ModelSim or Vivado simulator.
2. Compile the files in `src/` and `testbench/`.
3. Run the testbench and view the waveform output.
4. Use GTKWave or built-in tools to analyze the signals.

## ğŸ‘¨â€ğŸ’» Author
Shivam Mandal

## ğŸ“œ License
This project is licensed under the MIT License.
