// Seed: 2111154079
module module_0 (
    input wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input wire id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    input supply1 id_13,
    output supply0 id_14,
    output tri0 id_15,
    output supply1 id_16,
    output tri0 id_17,
    output tri0 id_18
);
  wire id_20;
  ;
  parameter id_21 = ~(-1);
  logic [1 'h0 -  -1 : -1] id_22, id_23, id_24, id_25;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output uwire id_2,
    input tri id_3,
    input tri id_4,
    output supply1 id_5,
    input supply1 id_6
);
  assign id_1 = 1 == 1;
  wire [-1 : 1] id_8;
  wire ["" : 1 'b0] id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_6,
      id_6,
      id_3,
      id_2,
      id_4,
      id_5,
      id_5,
      id_6,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_13 = 0;
endmodule
