<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="63" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="976" height="1038" x="952" y="0" />
 <generation
   synthesis="VERILOG"
   simulation="VERILOG"
   block_symbol_file="0"
   path="Simulation/" />
</preferences>
