Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 16:04:35 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.014       -0.066                      8                 4989        0.040        0.000                      0                 4989        4.500        0.000                       0                  2096  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.014       -0.066                      8                 4989        0.040        0.000                      0                 4989        4.500        0.000                       0                  2096  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -0.014ns,  Total Violation       -0.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[19][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 1.904ns (19.393%)  route 7.914ns (80.607%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.552     4.961    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  inst_LogicUnit/registers_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.478     5.439 r  inst_LogicUnit/registers_reg[13][3]/Q
                         net (fo=2, routed)           1.099     6.538    inst_LogicUnit/registers_reg[13]__0[3]
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.295     6.833 r  inst_LogicUnit/a_sub[3]_i_7/O
                         net (fo=1, routed)           0.000     6.833    inst_LogicUnit/a_sub[3]_i_7_n_0
    SLICE_X28Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     7.047 r  inst_LogicUnit/a_sub_reg[3]_i_2/O
                         net (fo=2, routed)           0.778     7.825    inst_LogicUnit/a_sub_reg[3]_i_2_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.297     8.122 f  inst_LogicUnit/registers[3][6]_i_17/O
                         net (fo=23, routed)          1.468     9.591    inst_LogicUnit/registers[3][6]_i_17_n_0
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.715 f  inst_LogicUnit/registers[3][10]_i_25/O
                         net (fo=3, routed)           0.673    10.388    inst_LogicUnit/registers[3][10]_i_25_n_0
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.512 f  inst_LogicUnit/registers[3][8]_i_19/O
                         net (fo=2, routed)           0.887    11.399    inst_LogicUnit/registers[3][8]_i_19_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  inst_LogicUnit/registers[3][7]_i_8/O
                         net (fo=1, routed)           0.592    12.115    inst_LogicUnit/registers[3][7]_i_8_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I1_O)        0.124    12.239 r  inst_LogicUnit/registers[3][7]_i_3/O
                         net (fo=1, routed)           0.848    13.086    inst_LogicUnit/registers[3][7]_i_3_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.210 r  inst_LogicUnit/registers[3][7]_i_1/O
                         net (fo=31, routed)          1.569    14.779    inst_LogicUnit/registers[3][7]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  inst_LogicUnit/registers_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.449    14.687    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  inst_LogicUnit/registers_reg[19][7]/C
                         clock pessimism              0.172    14.859    
                         clock uncertainty           -0.035    14.823    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.058    14.765    inst_LogicUnit/registers_reg[19][7]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[17][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[25][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 2.625ns (26.785%)  route 7.175ns (73.215%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 14.670 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.565     4.975    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  inst_LogicUnit/registers_reg[17][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     5.431 r  inst_LogicUnit/registers_reg[17][9]/Q
                         net (fo=2, routed)           1.402     6.833    inst_LogicUnit/registers_reg_n_0_[17][9]
    SLICE_X27Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.957 r  inst_LogicUnit/a_sub[9]_i_7/O
                         net (fo=1, routed)           0.327     7.284    inst_LogicUnit/a_sub[9]_i_7_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  inst_LogicUnit/a_sub[9]_i_2/O
                         net (fo=3, routed)           0.871     8.278    inst_LogicUnit/a_sub[9]_i_2_n_0
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.402 r  inst_LogicUnit/a_sub[9]_i_1/O
                         net (fo=29, routed)          0.847     9.249    inst_LogicUnit/registers[0]_35[9]
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.373 r  inst_LogicUnit/dm_addr[11]_i_14/O
                         net (fo=1, routed)           0.000     9.373    inst_LogicUnit/dm_addr[11]_i_14_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.923 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.923    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.037    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.371 r  inst_LogicUnit/registers_reg[3][23]_i_26/O[1]
                         net (fo=1, routed)           0.813    11.184    inst_LogicUnit/registers[1]0[17]
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.303    11.487 r  inst_LogicUnit/registers[3][17]_i_19/O
                         net (fo=1, routed)           0.403    11.890    inst_LogicUnit/registers[3][17]_i_19_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.014 f  inst_LogicUnit/registers[3][17]_i_8/O
                         net (fo=1, routed)           0.630    12.645    inst_LogicUnit/registers[3][17]_i_8_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124    12.769 r  inst_LogicUnit/registers[3][17]_i_3/O
                         net (fo=1, routed)           0.820    13.589    inst_LogicUnit/registers[3][17]_i_3_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.713 r  inst_LogicUnit/registers[3][17]_i_1/O
                         net (fo=31, routed)          1.062    14.775    inst_LogicUnit/registers[3][17]_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  inst_LogicUnit/registers_reg[25][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.433    14.670    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  inst_LogicUnit/registers_reg[25][17]/C
                         clock pessimism              0.172    14.842    
                         clock uncertainty           -0.035    14.807    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.045    14.762    inst_LogicUnit/registers_reg[25][17]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[12][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[19][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 1.642ns (16.817%)  route 8.122ns (83.183%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 14.670 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.562     4.972    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  inst_LogicUnit/registers_reg[12][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.478     5.450 r  inst_LogicUnit/registers_reg[12][25]/Q
                         net (fo=2, routed)           1.068     6.518    inst_LogicUnit/registers_reg[12]__0[25]
    SLICE_X17Y58         LUT6 (Prop_lut6_I5_O)        0.296     6.814 f  inst_LogicUnit/a_sub[25]_i_11/O
                         net (fo=1, routed)           0.544     7.358    inst_LogicUnit/a_sub[25]_i_11_n_0
    SLICE_X17Y56         LUT3 (Prop_lut3_I1_O)        0.124     7.482 r  inst_LogicUnit/a_sub[25]_i_4/O
                         net (fo=2, routed)           0.696     8.178    inst_LogicUnit/a_sub[25]_i_4_n_0
    SLICE_X17Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.302 f  inst_LogicUnit/registers[3][25]_i_26/O
                         net (fo=16, routed)          1.006     9.308    inst_LogicUnit/registers[3][25]_i_26_n_0
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.124     9.432 r  inst_LogicUnit/registers[3][17]_i_29/O
                         net (fo=5, routed)           1.106    10.538    inst_LogicUnit/registers[3][17]_i_29_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.124    10.662 r  inst_LogicUnit/registers[3][17]_i_25/O
                         net (fo=4, routed)           1.132    11.794    inst_LogicUnit/registers[3][17]_i_25_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.918 f  inst_LogicUnit/registers[3][15]_i_16/O
                         net (fo=1, routed)           0.869    12.787    inst_LogicUnit/registers[3][15]_i_16_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.911 f  inst_LogicUnit/registers[3][15]_i_5/O
                         net (fo=1, routed)           0.885    13.796    inst_LogicUnit/registers[3][15]_i_5_n_0
    SLICE_X27Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.920 r  inst_LogicUnit/registers[3][15]_i_1/O
                         net (fo=31, routed)          0.816    14.736    inst_LogicUnit/registers[3][15]_i_1_n_0
    SLICE_X25Y54         FDRE                                         r  inst_LogicUnit/registers_reg[19][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.433    14.670    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X25Y54         FDRE                                         r  inst_LogicUnit/registers_reg[19][15]/C
                         clock pessimism              0.172    14.842    
                         clock uncertainty           -0.035    14.807    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)       -0.081    14.726    inst_LogicUnit/registers_reg[19][15]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -14.736    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[13][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 2.470ns (25.645%)  route 7.162ns (74.355%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.633     5.043    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  inst_LogicUnit/registers_reg[13][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  inst_LogicUnit/registers_reg[13][11]/Q
                         net (fo=2, routed)           1.596     7.094    inst_LogicUnit/registers_reg[13]__0[11]
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.218 f  inst_LogicUnit/a_sub[11]_i_7/O
                         net (fo=1, routed)           0.000     7.218    inst_LogicUnit/a_sub[11]_i_7_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     7.435 f  inst_LogicUnit/a_sub_reg[11]_i_2/O
                         net (fo=1, routed)           0.575     8.010    inst_LogicUnit/a_sub_reg[11]_i_2_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I0_O)        0.299     8.309 f  inst_LogicUnit/a_sub[11]_i_1/O
                         net (fo=34, routed)          1.277     9.586    inst_LogicUnit/registers[0]_35[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I0_O)        0.124     9.710 r  inst_LogicUnit/registers[24][0]_i_28/O
                         net (fo=2, routed)           0.913    10.624    inst_LogicUnit/registers[24][0]_i_28_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.144 r  inst_LogicUnit/registers_reg[24][0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.144    inst_LogicUnit/registers_reg[24][0]_i_16_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  inst_LogicUnit/registers_reg[24][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.261    inst_LogicUnit/registers_reg[24][0]_i_7_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  inst_LogicUnit/registers_reg[24][0]_i_6/CO[3]
                         net (fo=5, routed)           1.274    12.651    inst_LogicUnit/instruction_multicycle0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.775 f  inst_LogicUnit/registers[3][0]_i_24/O
                         net (fo=2, routed)           0.415    13.190    inst_LogicUnit/registers[3][0]_i_24_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.314 f  inst_LogicUnit/registers[3][0]_i_16/O
                         net (fo=27, routed)          0.549    13.864    inst_LogicUnit/registers[3][0]_i_16_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.988 r  inst_LogicUnit/registers[18][0]_i_2/O
                         net (fo=1, routed)           0.563    14.550    inst_LogicUnit/registers[18][0]_i_2_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.674 r  inst_LogicUnit/registers[18][0]_i_1/O
                         net (fo=1, routed)           0.000    14.674    inst_LogicUnit/registers[18][0]_i_1_n_0
    SLICE_X26Y43         FDRE                                         r  inst_LogicUnit/registers_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          1.448    14.462    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X26Y43         FDRE                                         r  inst_LogicUnit/registers_reg[18][0]/C
                         clock pessimism              0.160    14.622    
                         clock uncertainty           -0.035    14.586    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.079    14.665    inst_LogicUnit/registers_reg[18][0]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[17][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[14][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 2.529ns (26.597%)  route 6.980ns (73.403%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 14.445 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.565     4.975    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  inst_LogicUnit/registers_reg[17][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     5.431 r  inst_LogicUnit/registers_reg[17][9]/Q
                         net (fo=2, routed)           1.402     6.833    inst_LogicUnit/registers_reg_n_0_[17][9]
    SLICE_X27Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.957 r  inst_LogicUnit/a_sub[9]_i_7/O
                         net (fo=1, routed)           0.327     7.284    inst_LogicUnit/a_sub[9]_i_7_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  inst_LogicUnit/a_sub[9]_i_2/O
                         net (fo=3, routed)           0.871     8.278    inst_LogicUnit/a_sub[9]_i_2_n_0
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.402 r  inst_LogicUnit/a_sub[9]_i_1/O
                         net (fo=29, routed)          0.847     9.249    inst_LogicUnit/registers[0]_35[9]
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.373 r  inst_LogicUnit/dm_addr[11]_i_14/O
                         net (fo=1, routed)           0.000     9.373    inst_LogicUnit/dm_addr[11]_i_14_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.923 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.923    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.037    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.276 r  inst_LogicUnit/registers_reg[3][23]_i_26/O[2]
                         net (fo=1, routed)           1.197    11.473    inst_LogicUnit/registers[1]0[18]
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.302    11.775 r  inst_LogicUnit/registers[3][18]_i_20/O
                         net (fo=1, routed)           0.575    12.350    inst_LogicUnit/registers[3][18]_i_20_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    12.474 f  inst_LogicUnit/registers[3][18]_i_7/O
                         net (fo=1, routed)           0.600    13.075    inst_LogicUnit/registers[3][18]_i_7_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I0_O)        0.124    13.199 r  inst_LogicUnit/registers[3][18]_i_3/O
                         net (fo=1, routed)           0.458    13.657    inst_LogicUnit/registers[3][18]_i_3_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.781 r  inst_LogicUnit/registers[3][18]_i_1/O
                         net (fo=31, routed)          0.703    14.483    inst_LogicUnit/registers[3][18]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  inst_LogicUnit/registers_reg[14][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          1.432    14.445    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X9Y55          FDRE                                         r  inst_LogicUnit/registers_reg[14][18]/C
                         clock pessimism              0.160    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.093    14.477    inst_LogicUnit/registers_reg[14][18]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[25][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 1.641ns (17.144%)  route 7.931ns (82.856%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 14.447 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.552     4.961    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  inst_LogicUnit/registers_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.478     5.439 f  inst_LogicUnit/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.980     6.419    inst_LogicUnit/registers_reg[13]__0[3]
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.295     6.714 f  inst_LogicUnit/b_sub[3]_i_8/O
                         net (fo=1, routed)           0.161     6.875    inst_LogicUnit/b_sub[3]_i_8_n_0
    SLICE_X26Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.999 r  inst_LogicUnit/b_sub[3]_i_2/O
                         net (fo=1, routed)           0.939     7.938    inst_LogicUnit/b_sub[3]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.062 f  inst_LogicUnit/b_sub[3]_i_1/O
                         net (fo=104, routed)         0.921     8.983    inst_LogicUnit/b_sub[3]_i_1_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.107 f  inst_LogicUnit/registers[3][6]_i_18/O
                         net (fo=26, routed)          1.258    10.365    inst_LogicUnit/registers[3][6]_i_18_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124    10.489 r  inst_LogicUnit/registers[3][25]_i_28/O
                         net (fo=8, routed)           1.101    11.590    inst_LogicUnit/registers[3][25]_i_28_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.714 f  inst_LogicUnit/registers[3][24]_i_15/O
                         net (fo=1, routed)           1.393    13.107    inst_LogicUnit/registers[3][24]_i_15_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.231 r  inst_LogicUnit/registers[3][24]_i_4/O
                         net (fo=1, routed)           0.263    13.494    inst_LogicUnit/registers[3][24]_i_4_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.618 r  inst_LogicUnit/registers[3][24]_i_1/O
                         net (fo=31, routed)          0.915    14.533    inst_LogicUnit/registers[3][24]_i_1_n_0
    SLICE_X26Y56         FDRE                                         r  inst_LogicUnit/registers_reg[25][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          1.434    14.447    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X26Y56         FDRE                                         r  inst_LogicUnit/registers_reg[25][24]/C
                         clock pessimism              0.160    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)       -0.045    14.527    inst_LogicUnit/registers_reg[25][24]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[21][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[23][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 1.448ns (14.838%)  route 8.311ns (85.162%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 14.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.550     4.959    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  inst_LogicUnit/registers_reg[21][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.415 r  inst_LogicUnit/registers_reg[21][26]/Q
                         net (fo=2, routed)           1.186     6.601    inst_LogicUnit/registers_reg[21]__0[26]
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.725 f  inst_LogicUnit/a_sub[26]_i_8/O
                         net (fo=1, routed)           0.733     7.458    inst_LogicUnit/a_sub[26]_i_8_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.582 f  inst_LogicUnit/a_sub[26]_i_3/O
                         net (fo=1, routed)           0.577     8.159    inst_LogicUnit/a_sub[26]_i_3_n_0
    SLICE_X14Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.283 r  inst_LogicUnit/a_sub[26]_i_2/O
                         net (fo=39, routed)          1.318     9.601    inst_LogicUnit/registers[0]_35[26]
    SLICE_X19Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.725 f  inst_LogicUnit/registers[3][10]_i_28/O
                         net (fo=4, routed)           1.022    10.747    inst_LogicUnit/registers[3][10]_i_28_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.871 f  inst_LogicUnit/registers[3][4]_i_21/O
                         net (fo=4, routed)           0.819    11.690    inst_LogicUnit/registers[3][4]_i_21_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.814 f  inst_LogicUnit/registers[3][4]_i_16/O
                         net (fo=3, routed)           0.417    12.231    inst_LogicUnit/registers[3][4]_i_16_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.124    12.355 r  inst_LogicUnit/registers[3][4]_i_6/O
                         net (fo=1, routed)           0.824    13.180    inst_LogicUnit/registers[3][4]_i_6_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.304 r  inst_LogicUnit/registers[3][4]_i_1/O
                         net (fo=28, routed)          1.414    14.718    inst_LogicUnit/registers[3][4]_i_1_n_0
    SLICE_X27Y46         FDRE                                         r  inst_LogicUnit/registers_reg[23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.448    14.686    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  inst_LogicUnit/registers_reg[23][4]/C
                         clock pessimism              0.172    14.858    
                         clock uncertainty           -0.035    14.822    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)       -0.109    14.713    inst_LogicUnit/registers_reg[23][4]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.001ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[24][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[28][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 1.844ns (18.552%)  route 8.096ns (81.448%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 14.671 - 10.000 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          1.617     4.790    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X5Y55          FDRE                                         r  inst_LogicUnit/registers_reg[24][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.209 r  inst_LogicUnit/registers_reg[24][19]/Q
                         net (fo=2, routed)           1.269     6.478    inst_LogicUnit/registers_reg[24]__0[19]
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.299     6.777 r  inst_LogicUnit/a_sub[19]_i_10/O
                         net (fo=1, routed)           0.000     6.777    inst_LogicUnit/a_sub[19]_i_10_n_0
    SLICE_X12Y58         MUXF7 (Prop_muxf7_I0_O)      0.209     6.986 r  inst_LogicUnit/a_sub_reg[19]_i_4/O
                         net (fo=2, routed)           1.006     7.992    inst_LogicUnit/a_sub_reg[19]_i_4_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.297     8.289 r  inst_LogicUnit/a_sub[19]_i_1/O
                         net (fo=30, routed)          1.460     9.749    inst_LogicUnit/registers[0]_35[19]
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.873 f  inst_LogicUnit/registers[3][11]_i_29/O
                         net (fo=6, routed)           0.806    10.679    inst_LogicUnit/registers[3][11]_i_29_n_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124    10.803 f  inst_LogicUnit/registers[3][9]_i_21/O
                         net (fo=2, routed)           0.657    11.461    inst_LogicUnit/registers[3][9]_i_21_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.585 f  inst_LogicUnit/registers[3][8]_i_11/O
                         net (fo=1, routed)           1.010    12.594    inst_LogicUnit/registers[3][8]_i_11_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.718 r  inst_LogicUnit/registers[3][8]_i_3/O
                         net (fo=1, routed)           0.411    13.129    inst_LogicUnit/registers[3][8]_i_3_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.253 r  inst_LogicUnit/registers[3][8]_i_1/O
                         net (fo=31, routed)          1.477    14.730    inst_LogicUnit/registers[3][8]_i_1_n_0
    SLICE_X24Y52         FDRE                                         r  inst_LogicUnit/registers_reg[28][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.434    14.671    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y52         FDRE                                         r  inst_LogicUnit/registers_reg[28][8]/C
                         clock pessimism              0.160    14.831    
                         clock uncertainty           -0.035    14.796    
    SLICE_X24Y52         FDRE (Setup_fdre_C_D)       -0.067    14.729    inst_LogicUnit/registers_reg[28][8]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[13][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[20][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 1.778ns (18.230%)  route 7.975ns (81.770%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 14.671 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.562     4.972    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  inst_LogicUnit/registers_reg[13][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     5.490 r  inst_LogicUnit/registers_reg[13][20]/Q
                         net (fo=2, routed)           1.470     6.959    inst_LogicUnit/registers_reg[13]__0[20]
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.083 f  inst_LogicUnit/a_sub[20]_i_12/O
                         net (fo=1, routed)           0.000     7.083    inst_LogicUnit/a_sub[20]_i_12_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     7.300 f  inst_LogicUnit/a_sub_reg[20]_i_5/O
                         net (fo=2, routed)           0.869     8.169    inst_LogicUnit/a_sub_reg[20]_i_5_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.299     8.468 r  inst_LogicUnit/a_sub[20]_i_2/O
                         net (fo=33, routed)          1.082     9.550    inst_LogicUnit/registers[0]_35[20]
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     9.674 r  inst_LogicUnit/registers[3][19]_i_30/O
                         net (fo=4, routed)           1.315    10.990    inst_LogicUnit/registers[3][19]_i_30_n_0
    SLICE_X15Y47         LUT3 (Prop_lut3_I0_O)        0.124    11.114 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           1.009    12.123    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X25Y49         LUT5 (Prop_lut5_I4_O)        0.124    12.247 r  inst_LogicUnit/registers[3][13]_i_16/O
                         net (fo=1, routed)           0.632    12.879    inst_LogicUnit/registers[3][13]_i_16_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.003 f  inst_LogicUnit/registers[3][13]_i_5/O
                         net (fo=1, routed)           0.431    13.434    inst_LogicUnit/registers[3][13]_i_5_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.558 r  inst_LogicUnit/registers[3][13]_i_1/O
                         net (fo=31, routed)          1.167    14.725    inst_LogicUnit/registers[3][13]_i_1_n_0
    SLICE_X27Y54         FDRE                                         r  inst_LogicUnit/registers_reg[20][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.434    14.671    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  inst_LogicUnit/registers_reg[20][13]/C
                         clock pessimism              0.172    14.843    
                         clock uncertainty           -0.035    14.808    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)       -0.081    14.727    inst_LogicUnit/registers_reg[20][13]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 1.893ns (19.309%)  route 7.911ns (80.691%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 14.670 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.552     4.961    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  inst_LogicUnit/registers_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.478     5.439 r  inst_LogicUnit/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.980     6.419    inst_LogicUnit/registers_reg[13]__0[3]
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.295     6.714 r  inst_LogicUnit/b_sub[3]_i_8/O
                         net (fo=1, routed)           0.161     6.875    inst_LogicUnit/b_sub[3]_i_8_n_0
    SLICE_X26Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.999 f  inst_LogicUnit/b_sub[3]_i_2/O
                         net (fo=1, routed)           0.939     7.938    inst_LogicUnit/b_sub[3]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  inst_LogicUnit/b_sub[3]_i_1/O
                         net (fo=104, routed)         1.756     9.818    inst_LogicUnit/b_sub[3]_i_1_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.152     9.970 r  inst_LogicUnit/registers[3][26]_i_25/O
                         net (fo=15, routed)          0.777    10.746    inst_LogicUnit/registers[3][26]_i_25_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.348    11.094 r  inst_LogicUnit/registers[3][22]_i_27/O
                         net (fo=3, routed)           0.898    11.992    inst_LogicUnit/registers[3][22]_i_27_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124    12.116 f  inst_LogicUnit/registers[3][19]_i_15/O
                         net (fo=1, routed)           0.655    12.771    inst_LogicUnit/registers[3][19]_i_15_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I1_O)        0.124    12.895 f  inst_LogicUnit/registers[3][19]_i_5/O
                         net (fo=1, routed)           0.696    13.591    inst_LogicUnit/registers[3][19]_i_5_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124    13.715 r  inst_LogicUnit/registers[3][19]_i_1/O
                         net (fo=31, routed)          1.050    14.765    inst_LogicUnit/registers[3][19]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  inst_LogicUnit/registers_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.433    14.670    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  inst_LogicUnit/registers_reg[1][19]/C
                         clock pessimism              0.179    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)       -0.045    14.769    inst_LogicUnit/registers_reg[1][19]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -14.765    
  -------------------------------------------------------------------
                         slack                                  0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.582%)  route 0.244ns (63.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.558     1.670    CLK_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  progRam_Data_In_Bytes_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  progRam_Data_In_Bytes_reg[0][4]/Q
                         net (fo=2, routed)           0.244     2.056    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.861     2.072    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.352     1.720    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.016    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.616%)  route 0.266ns (65.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.561     1.673    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  progRam_Data_In_Bytes_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.814 r  progRam_Data_In_Bytes_reg[7][6]/Q
                         net (fo=2, routed)           0.266     2.081    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.873     2.084    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.351     1.733    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.029    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.502%)  route 0.268ns (65.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.558     1.670    CLK_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  progRam_Data_In_Bytes_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  progRam_Data_In_Bytes_reg[0][5]/Q
                         net (fo=2, routed)           0.268     2.079    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.861     2.072    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.352     1.720    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.016    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.283%)  route 0.440ns (75.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.587     1.699    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.840 r  inst_LogicUnit/o_DM_Data_reg[16]/Q
                         net (fo=5, routed)           0.440     2.280    <hidden>
    RAMB36_X0Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.863     2.012    <hidden>
    RAMB36_X0Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.092     1.920    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.216    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.565     1.677    CLK_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  progRam_Data_In_Bytes_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     1.841 r  progRam_Data_In_Bytes_reg[6][6]/Q
                         net (fo=2, routed)           0.285     2.126    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.877     2.088    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.332     1.756    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 inst_LogicUnit/dm_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.803%)  route 0.332ns (70.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.560     1.672    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X21Y39         FDRE                                         r  inst_LogicUnit/dm_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  inst_LogicUnit/dm_addr_reg[3]/Q
                         net (fo=16, routed)          0.332     2.145    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.874     1.961    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.086     1.875    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.003%)  route 0.314ns (68.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.561     1.673    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  progRam_Data_In_Bytes_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.814 r  progRam_Data_In_Bytes_reg[7][4]/Q
                         net (fo=2, routed)           0.314     2.128    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.873     2.084    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.351     1.733    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.029    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.628%)  route 0.335ns (70.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.561     1.673    CLK_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  progRam_Data_In_Bytes_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  progRam_Data_In_Bytes_reg[3][1]/Q
                         net (fo=2, routed)           0.335     2.149    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.872     2.083    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.332     1.751    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.047    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.555     1.667    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X27Y20         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  inst_LogicUnit/instruction_fetch_reg[3][5]/Q
                         net (fo=1, routed)           0.054     1.862    inst_LogicUnit/instruction_fetch_reg[3]_23[5]
    SLICE_X26Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  inst_LogicUnit/instruction_fetch[1][5]_i_1/O
                         net (fo=1, routed)           0.000     1.907    inst_LogicUnit/instruction_fetch[1]_42[5]
    SLICE_X26Y20         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.823     2.034    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y20         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][5]/C
                         clock pessimism             -0.353     1.680    
    SLICE_X26Y20         FDRE (Hold_fdre_C_D)         0.121     1.801    inst_LogicUnit/instruction_fetch_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/current_instruction_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.553     1.665    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y20         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  inst_LogicUnit/instruction_fetch_reg[0][5]/Q
                         net (fo=1, routed)           0.054     1.860    inst_LogicUnit/instruction_fetch_reg[0]_26[5]
    SLICE_X22Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.905 r  inst_LogicUnit/current_instruction[5]_i_1/O
                         net (fo=1, routed)           0.000     1.905    inst_LogicUnit/current_instruction[5]_i_1_n_0
    SLICE_X22Y20         FDRE                                         r  inst_LogicUnit/current_instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.821     2.032    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y20         FDRE                                         r  inst_LogicUnit/current_instruction_reg[5]/C
                         clock pessimism             -0.353     1.678    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.121     1.799    inst_LogicUnit/current_instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y22  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y22  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y22  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y22  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 4.068ns (51.078%)  route 3.896ns (48.922%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.547     4.957    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X20Y22         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  Inst_UART_TX_CTRL/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.834     6.247    Inst_UART_TX_CTRL/o_TX_Serial
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.371 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.062     9.433    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    12.921 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.921    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 3.965ns (65.554%)  route 2.084ns (34.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.610     5.019    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.475 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           2.084     7.559    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    11.068 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.068    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.959ns (67.973%)  route 1.865ns (32.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.606     5.015    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.471 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.865     7.336    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.839 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.839    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 3.976ns (68.519%)  route 1.827ns (31.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.613     5.022    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.478 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.827     7.305    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.824 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.824    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.976ns (68.690%)  route 1.812ns (31.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.613     5.022    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.478 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.812     7.291    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    10.811 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.811    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 3.978ns (69.893%)  route 1.714ns (30.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.613     5.022    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.478 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.714     7.192    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.714 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.714    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.989ns (70.128%)  route 1.699ns (29.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.606     5.015    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.471 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.699     7.170    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.703 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.703    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.985ns (70.423%)  route 1.674ns (29.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.606     5.015    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.471 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.674     7.145    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.674 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.674    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.981ns (70.424%)  route 1.672ns (29.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.609     5.018    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.474 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           1.672     7.146    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.525    10.671 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.671    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 3.974ns (70.464%)  route 1.666ns (29.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.613     5.022    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.478 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.666     7.144    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.661 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.661    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.367ns (80.889%)  route 0.323ns (19.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.583     1.695    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.836 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.323     2.159    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.385 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.385    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.346ns (79.527%)  route 0.347ns (20.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.581     1.693    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.834 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.347     2.181    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.386 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.386    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.360ns (80.394%)  route 0.332ns (19.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.585     1.697    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.838 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.332     2.170    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.389 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.389    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.371ns (80.052%)  route 0.342ns (19.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.581     1.693    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.834 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.342     2.176    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.406 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.406    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.375ns (79.839%)  route 0.347ns (20.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.581     1.693    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.834 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.347     2.182    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.415 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.415    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.364ns (79.319%)  route 0.356ns (20.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.585     1.697    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.838 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.356     2.194    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.418 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.418    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.362ns (77.576%)  route 0.394ns (22.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.585     1.697    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.838 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.394     2.232    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.453 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.453    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.362ns (77.590%)  route 0.393ns (22.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.585     1.697    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.838 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.393     2.232    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.453 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.453    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.345ns (76.365%)  route 0.416ns (23.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.581     1.693    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.834 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.416     2.251    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.455 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.455    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.351ns (72.538%)  route 0.512ns (27.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.584     1.696    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.837 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.512     2.349    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.559 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.559    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.709ns (31.218%)  route 3.765ns (68.782%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.560     4.021    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.145 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.424     4.569    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.781     5.474    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.437     4.675    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.584ns (29.169%)  route 3.847ns (70.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.222     5.431    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.495     4.733    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.584ns (29.169%)  route 3.847ns (70.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.222     5.431    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.495     4.733    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.584ns (29.169%)  route 3.847ns (70.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.222     5.431    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.495     4.733    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.584ns (29.194%)  route 3.842ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.217     5.426    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.493     4.731    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.584ns (29.194%)  route 3.842ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.217     5.426    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.493     4.731    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.584ns (29.194%)  route 3.842ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.217     5.426    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.493     4.731    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.584ns (29.194%)  route 3.842ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.217     5.426    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.493     4.731    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.403ns  (logic 1.584ns (29.308%)  route 3.820ns (70.692%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.091     4.551    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.675 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.728     5.403    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.429     4.667    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.403ns  (logic 1.584ns (29.308%)  route 3.820ns (70.692%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.091     4.551    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.675 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.728     5.403    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        1.429     4.667    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.274ns (22.566%)  route 0.940ns (77.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          0.940     1.169    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.214 r  Inst_UART_RX_CTRL/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.214    Inst_UART_RX_CTRL/r_SM_Main[0]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.826     2.037    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y14         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.274ns (21.206%)  route 1.018ns (78.794%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.018     1.247    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X18Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.292    Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0
    SLICE_X18Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.825     2.036    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.274ns (20.248%)  route 1.079ns (79.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.079     1.308    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.353 r  Inst_UART_RX_CTRL/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.353    Inst_UART_RX_CTRL/r_SM_Main[1]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.826     2.037    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y14         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.274ns (20.190%)  route 1.083ns (79.810%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.083     1.312    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X19Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.357 r  Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.357    Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0
    SLICE_X19Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.825     2.036    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X19Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.274ns (20.160%)  route 1.085ns (79.840%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.085     1.314    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X19Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.359 r  Inst_UART_RX_CTRL/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Inst_UART_RX_CTRL/r_RX_Byte[5]_i_1_n_0
    SLICE_X19Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.825     2.036    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X19Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.265ns (19.088%)  route 1.123ns (80.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.996     1.216    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.127     1.388    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.817     2.028    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.265ns (19.088%)  route 1.123ns (80.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.996     1.216    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.127     1.388    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.817     2.028    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.265ns (19.088%)  route 1.123ns (80.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.996     1.216    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.127     1.388    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.817     2.028    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.274ns (19.262%)  route 1.148ns (80.738%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.148     1.377    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.422 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.422    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X21Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.826     2.037    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X21Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.274ns (19.213%)  route 1.152ns (80.787%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.152     1.381    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X18Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.426 r  Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.426    Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0
    SLICE_X18Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=20, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=56, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2019, routed)        0.825     2.036    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/C





