{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo.v@190:200@HdlIdDef", "  input   [(AXI_DATA_WIDTH-1):0]      axi_rdata;\n  output                              axi_rready;\n\n  // internal registers\n  reg                                 dma_dacrst_m1 = 1'b0;\n  reg                                 dma_dacrst_m2 = 1'b0;\n\n  // internal signals\n\n  wire    [(AXI_DATA_WIDTH-1):0]      axi_wr_data_s;\n  wire                                axi_wr_ready_s;\n"], "Clone Blocks": [["hdl/library/axi_dacfifo/axi_dacfifo.v@189:199", "  input                               axi_rlast;\n  input   [(AXI_DATA_WIDTH-1):0]      axi_rdata;\n  output                              axi_rready;\n\n  // internal registers\n  reg                                 dma_dacrst_m1 = 1'b0;\n  reg                                 dma_dacrst_m2 = 1'b0;\n\n  // internal signals\n\n  wire    [(AXI_DATA_WIDTH-1):0]      axi_wr_data_s;\n"]], "Diff Content": {"Delete": [[195, "  reg                                 dma_dacrst_m2 = 1'b0;\n"]], "Add": []}}