#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dd8120bc60 .scope module, "testbenchControle" "testbenchControle" 2 3;
 .timescale -9 -12;
v000001dd812228d0_0 .net "ALUOp", 1 0, v000001dd8120db60_0;  1 drivers
v000001dd812475f0_0 .net "ALUSrc", 0 0, v000001dd8120dc00_0;  1 drivers
v000001dd81247690_0 .net "Branch", 0 0, v000001dd8120dca0_0;  1 drivers
v000001dd81247730_0 .net "MemRead", 0 0, v000001dd81222510_0;  1 drivers
v000001dd81253d60_0 .net "MemWrite", 0 0, v000001dd812225b0_0;  1 drivers
v000001dd812541c0_0 .net "MemtoReg", 0 0, v000001dd81222650_0;  1 drivers
v000001dd81253c20_0 .net "RegDst", 0 0, v000001dd812226f0_0;  1 drivers
v000001dd81253e00_0 .net "RegWrite", 0 0, v000001dd81222790_0;  1 drivers
v000001dd81253ae0_0 .var "opcode", 5 0;
S_000001dd8120d930 .scope module, "uut" "controle" 2 8, 3 1 0, S_000001dd8120bc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001dd8120db60_0 .var "ALUOp", 1 0;
v000001dd8120dc00_0 .var "ALUSrc", 0 0;
v000001dd8120dca0_0 .var "Branch", 0 0;
v000001dd81222510_0 .var "MemRead", 0 0;
v000001dd812225b0_0 .var "MemWrite", 0 0;
v000001dd81222650_0 .var "MemtoReg", 0 0;
v000001dd812226f0_0 .var "RegDst", 0 0;
v000001dd81222790_0 .var "RegWrite", 0 0;
v000001dd81222830_0 .net "opcode", 5 0, v000001dd81253ae0_0;  1 drivers
E_000001dd8120b960 .event anyedge, v000001dd81222830_0;
    .scope S_000001dd8120d930;
T_0 ;
    %wait E_000001dd8120b960;
    %load/vec4 v000001dd81222830_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd812226f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd8120dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd81222790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd812225b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd8120dca0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dd8120db60_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dd81222830_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd812226f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd8120dc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd81222650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd81222790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd81222510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd812225b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd8120dca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd8120db60_0, 0, 2;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001dd81222830_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd812226f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd8120dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd812225b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd8120dca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd8120db60_0, 0, 2;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001dd81222830_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd812226f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd8120dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd812225b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd8120dca0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dd8120db60_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd812226f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd8120dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd81222510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd812225b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd8120dca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd8120db60_0, 0, 2;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dd8120bc60;
T_1 ;
    %vpi_call 2 21 "$dumpfile", "controle.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dd8120bc60, v000001dd81253ae0_0, v000001dd81253c20_0, v000001dd812475f0_0, v000001dd812541c0_0, v000001dd81253e00_0, v000001dd81247730_0, v000001dd81253d60_0, v000001dd81247690_0, v000001dd812228d0_0 {0 0 0};
    %vpi_call 2 24 "$monitor", "opcode: %b | RegDst: %b | ALUSrc: %b | MemtoReg: %b | RegWrite: %b | MemRead: %b | MemWrite: %b | Branch: %b | ALUOp: %b", v000001dd81253ae0_0, v000001dd81253c20_0, v000001dd812475f0_0, v000001dd812541c0_0, v000001dd81253e00_0, v000001dd81247730_0, v000001dd81253d60_0, v000001dd81247690_0, v000001dd812228d0_0 {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001dd81253ae0_0, 0, 6;
    %delay 10000, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001dd81253ae0_0, 0, 6;
    %delay 10000, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v000001dd81253ae0_0, 0, 6;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001dd81253ae0_0, 0, 6;
    %delay 10000, 0;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000001dd81253ae0_0, 0, 6;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbenchControle.v";
    "controle.v";
