
# ALLGEMEIN ....................................................

# Dateiformate
*~
*qar
*bak


# Ordner 
lab2_proj
DTP_2_Synthesizer



# SYNTHESE.........................................................

FPGA/synthese/**/*
!FPGA/synthese/DE2_Pin.tcl                      # Pin assignments Scripts
!FPGA/synthese/DE2_Pin.tcl
!FPGA/synthese/Counter_irregularities.qpf       # Project file
!FPGA/synthese/Counter_irregularities.qsf       # Assignments (except timing)         
    
!FPGA/synthese/*.sdc            # Timing constrains
!FPGA/synthese/*.cdf            # Programming chain settings
!FPGA/synthese/*.qdf            # Default assignments 


# SIMULATION ......................................................

FPGA/simulation/**/*

# !FPGA/simulation/script/*.do



# VHDL.............................................................




# DOKUMENTATTION (noch nicht in git)...............................

# Ordner
docu

# tex auxiliary files.........
*.aux
*.lof
*.log
*.lot
*.fls
*.out
*.toc

# tex pdf ......................
*.pdf

# bibtex ........................
*.bbl
*.bcf
*.blg
*-blx.aux
*-blx.bib
*.brf
*.run.xml
