Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\marve\Downloads\Final_3\Final_3\PROYECTO_FINAL\adcpiano.qsys --block-symbol-file --output-directory=C:\Users\marve\Downloads\Final_3\Final_3\PROYECTO_FINAL\adcpiano --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading PROYECTO_FINAL/adcpiano.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\marve\Downloads\Final_3\Final_3\PROYECTO_FINAL\adcpiano.qsys --synthesis=VHDL --greybox --output-directory=C:\Users\marve\Downloads\Final_3\Final_3\PROYECTO_FINAL\adcpiano\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading PROYECTO_FINAL/adcpiano.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adcpiano: Generating adcpiano "adcpiano" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: C:/intelfpga/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/marve/AppData/Local/Temp/alt8110_2169819546526331086.dir/0002_sopcgen/adcpiano_adc_mega_0.v
Info: adc_mega_0: "adcpiano" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: adcpiano: Done "adcpiano" with 2 modules, 3 files
Info: Generating third-party timing and resource estimation model ...
Error: Third-party timing and resource estimation model project creation failed: C:/intelfpga/18.1/quartus\bin64/quartus_sh -t quartus_greybox.tcl
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
