module top_module(
    output reg zero // Adding "reg" keyword to assign a value to the output
);

    assign zero = 0; // Assigning 0 to the output
    
endmodule
