<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sfvc784-1-e</Part>
        <TopModelName>spmv</TopModelName>
        <TargetClockPeriod>3.00</TargetClockPeriod>
        <ClockUncertainty>0.81</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.185</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <L1>
                <Slack>2.19</Slack>
                <TripCount>4</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <L2>
                    <Slack>2.19</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>24</IterationLatency>
                    <InstanceList/>
                </L2>
            </L1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>1167</FF>
            <LUT>865</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>spmv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>spmv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>spmv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>spmv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>spmv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>spmv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>rowPtr_address0</name>
            <Object>rowPtr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPtr_ce0</name>
            <Object>rowPtr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPtr_q0</name>
            <Object>rowPtr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPtr_address1</name>
            <Object>rowPtr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPtr_ce1</name>
            <Object>rowPtr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPtr_q1</name>
            <Object>rowPtr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>columnIndex_address0</name>
            <Object>columnIndex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>columnIndex_ce0</name>
            <Object>columnIndex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>columnIndex_q0</name>
            <Object>columnIndex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_address0</name>
            <Object>values</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_ce0</name>
            <Object>values</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_q0</name>
            <Object>values</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_address0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_ce0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_we0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_d0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_address0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_ce0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_q0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>spmv</ModuleName>
            <BindInstances>indvars_iv_next6_fu_189_p2 empty_9_fu_216_p2 fmul_32ns_32ns_32_8_max_dsp_1_U2 fadd_32ns_32ns_32_13_no_dsp_1_U1 add_ln13_fu_260_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>spmv</Name>
            <Loops>
                <L1>
                    <L2/>
                </L1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.185</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L1>
                        <Name>L1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <L2>
                            <Name>L2</Name>
                            <Slack>2.19</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>24</IterationLatency>
                            <PipelineDepth>24</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </L2>
                    </L1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1167</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>865</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next6_fu_189_p2" SOURCE="../../Downloads/CSR_baseline.cpp:13" URAM="0" VARIABLE="indvars_iv_next6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1" OPTYPE="add" PRAGMA="" RTLNAME="empty_9_fu_216_p2" SOURCE="../../Downloads/CSR_baseline.cpp:13" URAM="0" VARIABLE="empty_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="L2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U2" SOURCE="../../Downloads/CSR_baseline.cpp:17" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="12" LOOP="L2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_no_dsp_1_U1" SOURCE="../../Downloads/CSR_baseline.cpp:17" URAM="0" VARIABLE="y0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_260_p2" SOURCE="../../Downloads/CSR_baseline.cpp:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="rowPtr" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="rowPtr_address0" name="rowPtr_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="rowPtr_ce0" name="rowPtr_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="rowPtr_q0" name="rowPtr_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="rowPtr_address1" name="rowPtr_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="rowPtr_ce1" name="rowPtr_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="rowPtr_q1" name="rowPtr_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="columnIndex" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="columnIndex_address0" name="columnIndex_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="columnIndex_ce0" name="columnIndex_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="columnIndex_q0" name="columnIndex_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="values" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="values_address0" name="values_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="values_ce0" name="values_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="values_q0" name="values_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y_address0" name="y_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y_ce0" name="y_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_we0" name="y_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_d0" name="y_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x_address0" name="x_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x_ce0" name="x_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x_q0" name="x_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="rowPtr_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="rowPtr_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>rowPtr_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rowPtr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rowPtr_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="rowPtr_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>rowPtr_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rowPtr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rowPtr_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="rowPtr_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>rowPtr_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rowPtr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rowPtr_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="rowPtr_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>rowPtr_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rowPtr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="columnIndex_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="columnIndex_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>columnIndex_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="columnIndex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="columnIndex_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="columnIndex_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>columnIndex_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="columnIndex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="values_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="values_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>values_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="values"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="values_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="values_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>values_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="values"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="y_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="y_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="x_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="columnIndex_address0">4, , </column>
                    <column name="columnIndex_q0">32, , </column>
                    <column name="rowPtr_address0">3, , </column>
                    <column name="rowPtr_address1">3, , </column>
                    <column name="rowPtr_q0">32, , </column>
                    <column name="rowPtr_q1">32, , </column>
                    <column name="values_address0">4, , </column>
                    <column name="values_q0">32, , </column>
                    <column name="x_address0">2, , </column>
                    <column name="x_q0">32, , </column>
                    <column name="y_address0">2, , </column>
                    <column name="y_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="rowPtr">in, int*</column>
                    <column name="columnIndex">in, int*</column>
                    <column name="values">in, float*</column>
                    <column name="y">out, float*</column>
                    <column name="x">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="rowPtr">rowPtr_address0, port, offset, </column>
                    <column name="rowPtr">rowPtr_ce0, port, , </column>
                    <column name="rowPtr">rowPtr_q0, port, , </column>
                    <column name="rowPtr">rowPtr_address1, port, offset, </column>
                    <column name="rowPtr">rowPtr_ce1, port, , </column>
                    <column name="rowPtr">rowPtr_q1, port, , </column>
                    <column name="columnIndex">columnIndex_address0, port, offset, </column>
                    <column name="columnIndex">columnIndex_ce0, port, , </column>
                    <column name="columnIndex">columnIndex_q0, port, , </column>
                    <column name="values">values_address0, port, offset, </column>
                    <column name="values">values_ce0, port, , </column>
                    <column name="values">values_q0, port, , </column>
                    <column name="y">y_address0, port, offset, </column>
                    <column name="y">y_ce0, port, , </column>
                    <column name="y">y_we0, port, , </column>
                    <column name="y">y_d0, port, , </column>
                    <column name="x">x_address0, port, offset, </column>
                    <column name="x">x_ce0, port, , </column>
                    <column name="x">x_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="../../Downloads/CSR_baseline.cpp:11" status="valid" parentFunction="spmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Downloads/CSR_baseline.cpp:14" status="valid" parentFunction="spmv" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="../../Downloads/CSR_baseline.cpp:15" status="valid" parentFunction="spmv" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

