

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Fri May 10 12:41:39 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_24 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     395|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     395|      73|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_257_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_251_p2        |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          10|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    4|          8|
    |i_fu_86                  |   9|          2|    4|          8|
    |mem_blk_n_R              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arg1_r_1_10_fu_130       |  32|   0|   32|          0|
    |arg1_r_1_11_fu_134       |  32|   0|   32|          0|
    |arg1_r_1_1_fu_94         |  32|   0|   32|          0|
    |arg1_r_1_2_fu_98         |  32|   0|   32|          0|
    |arg1_r_1_3_fu_102        |  32|   0|   32|          0|
    |arg1_r_1_4_fu_106        |  32|   0|   32|          0|
    |arg1_r_1_5_fu_110        |  32|   0|   32|          0|
    |arg1_r_1_6_fu_114        |  32|   0|   32|          0|
    |arg1_r_1_7_fu_118        |  32|   0|   32|          0|
    |arg1_r_1_8_fu_122        |  32|   0|   32|          0|
    |arg1_r_1_9_fu_126        |  32|   0|   32|          0|
    |arg1_r_1_fu_90           |  32|   0|   32|          0|
    |empty_reg_477            |   2|   0|    2|          0|
    |i_fu_86                  |   4|   0|    4|          0|
    |trunc_ln1_reg_481        |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 395|   0|  395|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|m_axi_mem_AWVALID          |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREADY          |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWADDR           |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWID             |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLEN            |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWSIZE           |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWBURST          |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLOCK           |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWCACHE          |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWPROT           |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWQOS            |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREGION         |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWUSER           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WVALID           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WREADY           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WDATA            |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_WSTRB            |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_WLAST            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WID              |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WUSER            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARVALID          |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREADY          |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARADDR           |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARID             |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLEN            |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARSIZE           |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARBURST          |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLOCK           |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARCACHE          |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARPROT           |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARQOS            |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREGION         |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARUSER           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RVALID           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RREADY           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RDATA            |   in|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_RLAST            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RID              |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RFIFONUM         |   in|    9|       m_axi|                                            mem|       pointer|
|m_axi_mem_RUSER            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RRESP            |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BVALID           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BREADY           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BRESP            |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BID              |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BUSER            |   in|    1|       m_axi|                                            mem|       pointer|
|sext_ln17                  |   in|   62|     ap_none|                                      sext_ln17|        scalar|
|arg1_r_2_3_018_out         |  out|   32|      ap_vld|                             arg1_r_2_3_018_out|       pointer|
|arg1_r_2_3_018_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_2_3_018_out|       pointer|
|arg1_r_1_3_017_out         |  out|   32|      ap_vld|                             arg1_r_1_3_017_out|       pointer|
|arg1_r_1_3_017_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_1_3_017_out|       pointer|
|arg1_r_0_3_016_out         |  out|   32|      ap_vld|                             arg1_r_0_3_016_out|       pointer|
|arg1_r_0_3_016_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_0_3_016_out|       pointer|
|arg1_r_2_2_015_out         |  out|   32|      ap_vld|                             arg1_r_2_2_015_out|       pointer|
|arg1_r_2_2_015_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_2_2_015_out|       pointer|
|arg1_r_1_2_014_out         |  out|   32|      ap_vld|                             arg1_r_1_2_014_out|       pointer|
|arg1_r_1_2_014_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_1_2_014_out|       pointer|
|arg1_r_0_2_013_out         |  out|   32|      ap_vld|                             arg1_r_0_2_013_out|       pointer|
|arg1_r_0_2_013_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_0_2_013_out|       pointer|
|arg1_r_2_1_012_out         |  out|   32|      ap_vld|                             arg1_r_2_1_012_out|       pointer|
|arg1_r_2_1_012_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_2_1_012_out|       pointer|
|arg1_r_1_1_011_out         |  out|   32|      ap_vld|                             arg1_r_1_1_011_out|       pointer|
|arg1_r_1_1_011_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_1_1_011_out|       pointer|
|arg1_r_0_1_010_out         |  out|   32|      ap_vld|                             arg1_r_0_1_010_out|       pointer|
|arg1_r_0_1_010_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_0_1_010_out|       pointer|
|arg1_r_2_07_out            |  out|   32|      ap_vld|                                arg1_r_2_07_out|       pointer|
|arg1_r_2_07_out_ap_vld     |  out|    1|      ap_vld|                                arg1_r_2_07_out|       pointer|
|arg1_r_1_04_out            |  out|   32|      ap_vld|                                arg1_r_1_04_out|       pointer|
|arg1_r_1_04_out_ap_vld     |  out|    1|      ap_vld|                                arg1_r_1_04_out|       pointer|
|arg1_r_0_01_out            |  out|   32|      ap_vld|                                arg1_r_0_01_out|       pointer|
|arg1_r_0_01_out_ap_vld     |  out|    1|      ap_vld|                                arg1_r_0_01_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+

