module half_sub(input a, b, output D, B);
    assign D = a ^ b;
    assign B = (~a) & b;
endmodule

module half_sub_tb;
    reg a, b;
    wire D, B;

    half_sub hs(a, b, D, B);

    initial begin
        $monitor("a=%b b=%b difference=%b borrow=%b", a, b, D, B);

        a = 0; b = 0; #1;
        a = 0; b = 1; #1;
        a = 1; b = 0; #1;
        a = 1; b = 1; #1;
    end
endmodule
