# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"mux2x1_sim_time_synth.v" \
"../../../../../../comps/2x1mux_32/mux2x1_sim.v" \

# Do not sort compile order
nosort
