# system info MebX_Qsys_Project on 2019.12.19.14:38:32
system_info:
name,value
DEVICE,EP4SGX530KH40C2
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1576773490
#
#
# Files generated for MebX_Qsys_Project on 2019.12.19.14:38:32
files:
filepath,kind,attributes,module,is_top
simulation/MebX_Qsys_Project.vhd,VHDL,,MebX_Qsys_Project,true
simulation/mebx_qsys_project_rst_controller_001.vhd,VHDL,,MebX_Qsys_Project,false
simulation/mebx_qsys_project_rst_controller_010.vhd,VHDL,,MebX_Qsys_Project,false
simulation/mebx_qsys_project_rst_controller_011.vhd,VHDL,,MebX_Qsys_Project,false
simulation/mebx_qsys_project_rst_controller_020.vhd,VHDL,,MebX_Qsys_Project,false
simulation/mebx_qsys_project_clock_bridge_afi_50.vhd,VHDL,,MebX_Qsys_Project,false
simulation/mebx_qsys_project_m1_clock_bridge.vhd,VHDL,,MebX_Qsys_Project,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
MebX_Qsys_Project.Altera_UP_SD_Card_Avalon_Interface_0,Altera_UP_SD_Card_Avalon_Interface
MebX_Qsys_Project.Dumb_Communication_Module_v1_ChA,comm_v1_50_top
MebX_Qsys_Project.Dumb_Communication_Module_v1_ChB,comm_v1_50_top
MebX_Qsys_Project.Dumb_Communication_Module_v1_ChC,comm_v1_50_top
MebX_Qsys_Project.Dumb_Communication_Module_v1_ChD,comm_v1_50_top
MebX_Qsys_Project.Dumb_Communication_Module_v1_ChE,comm_v1_50_top
MebX_Qsys_Project.Dumb_Communication_Module_v1_ChF,comm_v1_50_top
MebX_Qsys_Project.Dumb_Communication_Module_v1_ChG,comm_v1_50_top
MebX_Qsys_Project.Dumb_Communication_Module_v1_ChH,comm_v1_50_top
MebX_Qsys_Project.Dumb_Communication_Module_v1_Timer,comm_v1_50_top
MebX_Qsys_Project.SEVEN_SEGMENT_CONTROLLER_0,SEVEN_SEG_TOP
MebX_Qsys_Project.clock_bridge_afi_50,altera_avalon_mm_clock_crossing_bridge
MebX_Qsys_Project.m1_clock_bridge,altera_avalon_mm_clock_crossing_bridge
MebX_Qsys_Project.clock_bridge_afi_50,altera_avalon_mm_clock_crossing_bridge
MebX_Qsys_Project.m1_clock_bridge,altera_avalon_mm_clock_crossing_bridge
MebX_Qsys_Project.csense_adc_fo,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.csense_sck,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.csense_sdi,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.m1_ddr2_i2c_scl,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.m2_ddr2_i2c_scl,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.pio_RST_ETH,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.rtcc_cs_n,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.rtcc_sck,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.rtcc_sdi,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.temp_scl,MebX_Qsys_Project_csense_adc_fo
MebX_Qsys_Project.csense_cs_n,MebX_Qsys_Project_csense_cs_n
MebX_Qsys_Project.csense_sdo,MebX_Qsys_Project_csense_sdo
MebX_Qsys_Project.rtcc_alarm,MebX_Qsys_Project_csense_sdo
MebX_Qsys_Project.rtcc_sdo,MebX_Qsys_Project_csense_sdo
MebX_Qsys_Project.sd_card_wp_n,MebX_Qsys_Project_csense_sdo
MebX_Qsys_Project.ddr2_address_span_extender,altera_address_span_extender
MebX_Qsys_Project.dma_DDR_M1,MebX_Qsys_Project_dma_DDR_M1
MebX_Qsys_Project.dma_DDR_M2,MebX_Qsys_Project_dma_DDR_M2
MebX_Qsys_Project.ext_flash,MebX_Qsys_Project_ext_flash
MebX_Qsys_Project.jtag_uart_0,MebX_Qsys_Project_jtag_uart_0
MebX_Qsys_Project.m1_ddr2_i2c_sda,MebX_Qsys_Project_m1_ddr2_i2c_sda
MebX_Qsys_Project.m2_ddr2_i2c_sda,MebX_Qsys_Project_m1_ddr2_i2c_sda
MebX_Qsys_Project.temp_sda,MebX_Qsys_Project_m1_ddr2_i2c_sda
MebX_Qsys_Project.m1_ddr2_memory,MebX_Qsys_Project_m1_ddr2_memory
MebX_Qsys_Project.m2_ddr2_memory,MebX_Qsys_Project_m2_ddr2_memory
MebX_Qsys_Project.nios2_gen2_0,MebX_Qsys_Project_nios2_gen2_0
MebX_Qsys_Project.onchip_memory,MebX_Qsys_Project_onchip_memory
MebX_Qsys_Project.pio_BUTTON,MebX_Qsys_Project_pio_BUTTON
MebX_Qsys_Project.pio_DIP,MebX_Qsys_Project_pio_DIP
MebX_Qsys_Project.pio_EXT,MebX_Qsys_Project_pio_EXT
MebX_Qsys_Project.pio_LED,MebX_Qsys_Project_pio_LED
MebX_Qsys_Project.pio_LED_painel,MebX_Qsys_Project_pio_LED_painel
MebX_Qsys_Project.pio_ctrl_io_lvds,MebX_Qsys_Project_pio_ctrl_io_lvds
MebX_Qsys_Project.rs232_uart,MebX_Qsys_Project_rs232_uart
MebX_Qsys_Project.rst_controller,rst_controller_top
MebX_Qsys_Project.sync,sync_ent
MebX_Qsys_Project.sysid_qsys,MebX_Qsys_Project_sysid_qsys
MebX_Qsys_Project.timer_1ms,MebX_Qsys_Project_timer_1ms
MebX_Qsys_Project.timer_1us,MebX_Qsys_Project_timer_1us
MebX_Qsys_Project.tristate_conduit_bridge_0,MebX_Qsys_Project_tristate_conduit_bridge_0
MebX_Qsys_Project.uart_module_top_0,uart_module_top
MebX_Qsys_Project.mm_interconnect_0,MebX_Qsys_Project_mm_interconnect_0
MebX_Qsys_Project.mm_interconnect_1,MebX_Qsys_Project_mm_interconnect_1
MebX_Qsys_Project.mm_interconnect_2,MebX_Qsys_Project_mm_interconnect_2
MebX_Qsys_Project.mm_interconnect_3,MebX_Qsys_Project_mm_interconnect_3
MebX_Qsys_Project.irq_mapper,MebX_Qsys_Project_irq_mapper
MebX_Qsys_Project.irq_synchronizer,altera_irq_clock_crosser
MebX_Qsys_Project.irq_synchronizer_001,altera_irq_clock_crosser
MebX_Qsys_Project.irq_synchronizer_002,altera_irq_clock_crosser
MebX_Qsys_Project.irq_synchronizer_003,altera_irq_clock_crosser
MebX_Qsys_Project.irq_synchronizer_004,altera_irq_clock_crosser
MebX_Qsys_Project.rst_controller_001,altera_reset_controller
MebX_Qsys_Project.rst_controller_002,altera_reset_controller
MebX_Qsys_Project.rst_controller_003,altera_reset_controller
MebX_Qsys_Project.rst_controller_004,altera_reset_controller
MebX_Qsys_Project.rst_controller_005,altera_reset_controller
MebX_Qsys_Project.rst_controller_006,altera_reset_controller
MebX_Qsys_Project.rst_controller_007,altera_reset_controller
MebX_Qsys_Project.rst_controller_008,altera_reset_controller
MebX_Qsys_Project.rst_controller_009,altera_reset_controller
MebX_Qsys_Project.rst_controller_010,altera_reset_controller
MebX_Qsys_Project.rst_controller_011,altera_reset_controller
MebX_Qsys_Project.rst_controller_012,altera_reset_controller
MebX_Qsys_Project.rst_controller_013,altera_reset_controller
MebX_Qsys_Project.rst_controller_014,altera_reset_controller
MebX_Qsys_Project.rst_controller_015,altera_reset_controller
MebX_Qsys_Project.rst_controller_016,altera_reset_controller
MebX_Qsys_Project.rst_controller_017,altera_reset_controller
MebX_Qsys_Project.rst_controller_018,altera_reset_controller
MebX_Qsys_Project.rst_controller_019,altera_reset_controller
MebX_Qsys_Project.rst_controller_020,altera_reset_controller
MebX_Qsys_Project.rst_controller_021,altera_reset_controller
MebX_Qsys_Project.rst_controller_022,altera_reset_controller
MebX_Qsys_Project.rst_controller_023,altera_reset_controller
MebX_Qsys_Project.rst_controller_001,altera_reset_controller
MebX_Qsys_Project.rst_controller_010,altera_reset_controller
MebX_Qsys_Project.rst_controller_011,altera_reset_controller
MebX_Qsys_Project.rst_controller_020,altera_reset_controller
