Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 30 00:34:29 2017
| Host         : DESKTOP-3VV6NPL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file all_top_control_sets_placed.rpt
| Design       : all_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   154 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           33 |
| No           | No                    | Yes                    |             141 |           39 |
| No           | Yes                   | No                     |             151 |           52 |
| Yes          | No                    | No                     |              27 |            8 |
| Yes          | No                    | Yes                    |              50 |           10 |
| Yes          | Yes                   | No                     |             169 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                        Enable Signal                                                        |                                                         Set/Reset Signal                                                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  OV7670_VSYNC_IBUF_BUFG                       |                                                                                                                             |                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                                | bt_uart/turn_10d/t_i_1_n_0                                                                                                  | bt_uart/turn_10d/t0_carry__4_n_3                                                                                                |                1 |              1 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                             | bt_uart/rst_i                                                                                                                   |                1 |              2 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                             | bt_uart/clk_gen_i0/rst_meta_reg                                                                                                 |                1 |              2 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                             | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             | bt_uart/rst_i                                                                                                                   |                1 |              2 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             | bt_uart/clk_gen_i0/rst_meta_reg                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                        |                                                                                                                             |                                                                                                                                 |                2 |              3 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                             | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  OV7670_PCLK_IBUF_BUFG                        | top_flyinglogo/OV7670_CAPTURE/buff_addr[18]_i_2_n_0                                                                         | top_flyinglogo/OV7670_CAPTURE/buff_addr[18]_i_1_n_0                                                                             |                1 |              4 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                             | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 | bt_uart/uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0                                                                | bt_uart/rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                            |                2 |              4 |
|  top_flyinglogo/u0/inst/clk_out1              | top_flyinglogo/u2/ram_addr_reg[12]_0                                                                                        | top_flyinglogo/u2/SS[0]                                                                                                         |                1 |              4 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 | bt_uart/resp_gen_i0/char_cnt                                                                                                | bt_uart/resp_gen_i0/char_cnt[3]_i_1_n_0                                                                                         |                1 |              4 |
|  clk_IBUF_BUFG                                |                                                                                                                             | bt_uart/cmd_parse_i0/SR[0]                                                                                                      |                1 |              5 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 | bt_uart/cmd_parse_i0/cur_cmd                                                                                                | bt_uart/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                2 |              7 |
|  OV7670_PCLK_IBUF_BUFG                        | OV7670_HREF_IBUF                                                                                                            |                                                                                                                                 |                3 |              8 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                             |                                                                                                                                 |                3 |              8 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 | bt_uart/cmd_parse_i0/p_13_in                                                                                                | bt_uart/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                2 |              8 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              8 |
|  top_flyinglogo/u0/inst/clk_out1              | top_flyinglogo/u2/y_cnt                                                                                                     | top_flyinglogo/u2/y_cnt[9]_i_1_n_0                                                                                              |                3 |             10 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  top_flyinglogo/u0/inst/clk_out1              | top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/dr0                                                                               | sys_rst_IBUF                                                                                                                    |                2 |             11 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             |                                                                                                                                 |                9 |             15 |
|  OV7670_PCLK_IBUF_BUFG                        | top_flyinglogo/OV7670_CAPTURE/buff_addr[19]_i_2_n_0                                                                         | top_flyinglogo/OV7670_CAPTURE/t8_valid0                                                                                         |                6 |             16 |
|  top_flyinglogo/u0/inst/clk_out1              | top_flyinglogo/u2/E[0]                                                                                                      | top_flyinglogo/u2/ram_addr_reg[19]                                                                                              |                6 |             16 |
|  top_flyinglogo/u0/inst/clk_out1              | top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/E[0]                                                                              | sys_rst_IBUF                                                                                                                    |                4 |             16 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             | bt_uart/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/SR[0]                                                                   |                6 |             18 |
|  top_flyinglogo/u0/inst/clk_out1              | top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/dr0                                                                               |                                                                                                                                 |                5 |             19 |
|  top_flyinglogo/u0/inst/clk_out1              |                                                                                                                             | top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/cntr[20]_i_1_n_0                                                                      |                5 |             20 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0] | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             20 |
|  top_flyinglogo/u0/inst/clk_out1              |                                                                                                                             | sys_rst_IBUF                                                                                                                    |               11 |             22 |
|  top_flyinglogo/u0/inst/clk_out1              |                                                                                                                             |                                                                                                                                 |               18 |             25 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 | bt_uart/cmd_parse_i0/arg_sav[27]_i_1_n_0                                                                                    | bt_uart/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                7 |             28 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                6 |             30 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 | bt_uart/cmd_parse_i0/bt_data32[31]_i_1_n_0                                                                                  | bt_uart/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                6 |             32 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                             | bt_uart/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |               16 |             36 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             | bt_uart/rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                            |               12 |             39 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                             | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                9 |             40 |
|  bt_uart/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                             | bt_uart/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                9 |             40 |
|  clk_IBUF_BUFG                                |                                                                                                                             | bt_uart/turn_10d/counter                                                                                                        |               11 |             41 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     5 |
| 3      |                     3 |
| 4      |                     5 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     4 |
| 10     |                     2 |
| 11     |                     1 |
| 15     |                     1 |
| 16+    |                    17 |
+--------+-----------------------+


