$version Generated by VerilatedVcd $end
$date Sun Jan 17 08:36:58 2021
 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  8 & io_out [7:0] $end
  $var wire  1 % io_rst $end
  $var wire  1 $ reset $end
  $scope module Hello $end
   $var wire  1 # clock $end
   $var wire  8 & io_out [7:0] $end
   $var wire  1 % io_rst $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b00101010 &
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
#11
1#
#12
0#
1%
b00000111 &
#13
1#
#14
0#
0%
b00101010 &
#15
1#
#16
0#
1%
b00000111 &
#17
1#
#18
0#
0%
b00101010 &
#19
1#
