<module name="ISP_PREVIEW" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRV_PID" acronym="PRV_PID" offset="0x0" width="32" description="PERIPHERAL ID REGISTER">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="TID" width="8" begin="23" end="16" resetval="0x02" description="Peripheral identification: PRV module" range="" rwaccess="R"/>
    <bitfield id="CID" width="8" begin="15" end="8" resetval="0xFE" description="Class identification: Camera ISP" range="" rwaccess="R"/>
    <bitfield id="PREV" width="8" begin="7" end="0" resetval="TI internal data" description="Peripheral revision number" range="" rwaccess="R"/>
  </register>
  <register id="PRV_PCR" acronym="PRV_PCR" offset="0x4" width="32" description="PERIPHERAL CONTROL REGISTER All the fields in this register can be altered even when the PREVIEW module is busy. Changes take place only for the next frame.">
    <bitfield id="DRK_FAIL" width="1" begin="31" end="31" resetval="0x0" description="Dark frame subtract fail status. Write 1 to clear this bit. Reset to zero for the next frame. When the error is triggered, dark frame subtract is abandoned for the current frame, dark frame subtract resumes for next frame (but bit is not cleared unless explicitly done by firmware)." range="" rwaccess="RW">
      <bitenum value="0" token="DRK_FAIL_0" description="No error"/>
      <bitenum value="1" token="DRK_FAIL_1" description="Error"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="DCOR_METHOD" width="1" begin="28" end="28" resetval="0x0" description="Defect correction method." range="" rwaccess="RW">
      <bitenum value="0" token="DCOR_METHOD_0" description="MinMax"/>
      <bitenum value="1" token="DCOR_METHOD_1" description="MinMax2 (Couplet defect correction)"/>
    </bitfield>
    <bitfield id="DCOREN" width="1" begin="27" end="27" resetval="0x0" description="Defect correction enable This bit enables or disables the defect correction. The PRV_PCR.DCOR_METHOD and PRV_CDC_THRx registers must be configured for correct operation." range="" rwaccess="RW">
      <bitenum value="0" token="DCOREN_0" description="Disable defect correction"/>
      <bitenum value="1" token="DCOREN_1" description="Enable defect correction"/>
    </bitfield>
    <bitfield id="GAMMA_BYPASS" width="1" begin="26" end="26" resetval="0x0" description="Bypass, the output is set to the 8 MSB of the 10-bit input." range="" rwaccess="RW">
      <bitenum value="0" token="GAMMA_BYPASS_0" description="No bypass."/>
      <bitenum value="1" token="GAMMA_BYPASS_1" description="Bypass, the output is set to the 8 MSB of the 10-bit input."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="SCOMP_SFT" width="3" begin="24" end="22" resetval="0x0" description="Shading compensation shift value after multiplication. The right-shift range is 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="SCOMP_EN" width="1" begin="21" end="21" resetval="0x0" description="Shading compensation enable instead of dark frame The 8-bit value loaded from memory is multiplied by the current pixel instead of subtracting it. Note that the dark frame subtract (DRKFEN) must be enabled in addition to this bit being active to perform shading compensation." range="" rwaccess="RW">
      <bitenum value="0" token="SCOMP_EN_0" description="Disable. Dark frame subtract can be used."/>
      <bitenum value="1" token="SCOMP_EN_1" description="Enable. Dark frame subtract cannot be used."/>
    </bitfield>
    <bitfield id="SDRPORT" width="1" begin="20" end="20" resetval="0x1" description="PREVIEW module memory output port enable. This bit enables or disables the data transfer from the PREVIEW module to the memory." range="" rwaccess="RW">
      <bitenum value="0" token="SDRPORT_0" description="Disable"/>
      <bitenum value="1" token="SDRPORT_1" description="Enable"/>
    </bitfield>
    <bitfield id="RSZPORT" width="1" begin="19" end="19" resetval="0x0" description="RESIZER module output port enable. This bit enables or disables the data transfer between the PREVIEW and RESIZER modules. Controls whether or not SDRAM output data is forwarded to the resizer input port. This control bit does not depend on the state of the former SDRPORT bit. Data is simultaneously written to SDRAM (if SDRPORT bit is set) while sending the same data to the resizer as input. Note that the CCDC is also capable or directly writing to the resizer input port. The CCDC setting takes precedence over the preview engine setting." range="" rwaccess="RW">
      <bitenum value="0" token="RSZPORT_0" description="Disable"/>
      <bitenum value="1" token="RSZPORT_1" description="Enable"/>
    </bitfield>
    <bitfield id="YCPOS" width="2" begin="18" end="17" resetval="0x0" description="(CRYCBY) Cr0(31:24) Y1(23:16) Cb0(15:8) Y0(7:0)" range="" rwaccess="RW">
      <bitenum value="0" token="YCPOS_0" description="(YCRYCB) Y1(31:24) Cr0(23:16) Y0(15:8) Cb0(7:0)"/>
      <bitenum value="1" token="YCPOS_1" description="(YCBYCR) Y1(31:24) Cb0(23:16) Y0(15:8) Cr0(7:0)"/>
      <bitenum value="2" token="YCPOS_2" description="(CBYCRY) Cb0(31:24) Y1(23:16) Cr(15:8) Y0(7:0)"/>
      <bitenum value="3" token="YCPOS_3" description="(CRYCBY) Cr0(31:24) Y1(23:16) Cb0(15:8) Y0(7:0)"/>
    </bitfield>
    <bitfield id="SUPEN" width="1" begin="16" end="16" resetval="0x0" description="Color suppression." range="" rwaccess="RW">
      <bitenum value="0" token="SUPEN_0" description="Disable"/>
      <bitenum value="1" token="SUPEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="YNENHEN" width="1" begin="15" end="15" resetval="0x0" description="Non-linear enhancer" range="" rwaccess="RW">
      <bitenum value="0" token="YNENHEN_0" description="Disable"/>
      <bitenum value="1" token="YNENHEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="CFAFMT" width="4" begin="14" end="11" resetval="0x0" description="CFA format" range="" rwaccess="RW">
      <bitenum value="0" token="CFAFMT_0" description="Mode 0: conventional Bayer."/>
      <bitenum value="1" token="CFAFMT_1" description="Mode 1: horizontal 2x downsample."/>
      <bitenum value="2" token="CFAFMT_2" description="Mode 2: bypass CFA stage"/>
      <bitenum value="3" token="CFAFMT_3" description="Mode 3: horizontal and vertical 2x downsample."/>
      <bitenum value="4" token="CFAFMT_4" description="Mode 4: Super CCD Honeycom movie mode sensor."/>
      <bitenum value="5" token="CFAFMT_5" description="Mode5: bypass CFA stage ."/>
    </bitfield>
    <bitfield id="CFAEN" width="1" begin="10" end="10" resetval="0x0" description="CFA enable" range="" rwaccess="RW">
      <bitenum value="0" token="CFAEN_0" description="Disable"/>
      <bitenum value="1" token="CFAEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="NFEN" width="1" begin="9" end="9" resetval="0x0" description="Noise filter enable" range="" rwaccess="RW">
      <bitenum value="0" token="NFEN_0" description="Disable"/>
      <bitenum value="1" token="NFEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="HMEDEN" width="1" begin="8" end="8" resetval="0x0" description="Horizontal median filter enable." range="" rwaccess="RW">
      <bitenum value="0" token="HMEDEN_0" description="Disable"/>
      <bitenum value="1" token="HMEDEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="DRKFCAP" width="1" begin="7" end="7" resetval="0x0" description="Dark frame capture enable." range="" rwaccess="RW">
      <bitenum value="0" token="DRKFCAP_0" description="Normal processing."/>
      <bitenum value="1" token="DRKFCAP_1" description="Capture dark frame."/>
    </bitfield>
    <bitfield id="DRKFEN" width="1" begin="6" end="6" resetval="0x0" description="Subtract dark frame enable." range="" rwaccess="RW">
      <bitenum value="0" token="DRKFEN_0" description="Disable"/>
      <bitenum value="1" token="DRKFEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="INVALAW" width="1" begin="5" end="5" resetval="0x0" description="Inverse A-Law enable." range="" rwaccess="RW">
      <bitenum value="0" token="INVALAW_0" description="Disable"/>
      <bitenum value="1" token="INVALAW_1" description="Enable"/>
    </bitfield>
    <bitfield id="WIDTH" width="1" begin="4" end="4" resetval="0x0" description="Input data width selection." range="" rwaccess="RW">
      <bitenum value="0" token="WIDTH_0" description="10-bit mode"/>
      <bitenum value="1" token="WIDTH_1" description="8-bit mode"/>
    </bitfield>
    <bitfield id="ONESHOT" width="1" begin="3" end="3" resetval="0x0" description="One-shot mode selection.If this bit is set to 1, it is reset to 0 after the ENABLE bit is asserted." range="" rwaccess="RW">
      <bitenum value="0" token="ONESHOT_0" description="Continuous mode (through the video port)."/>
      <bitenum value="1" token="ONESHOT_1" description="One shot mode."/>
    </bitfield>
    <bitfield id="SOURCE" width="1" begin="2" end="2" resetval="0x0" description="Input source selection.If this bit is set to 1, it is reset to 0 after the ENABLE bit is asserted." range="" rwaccess="RW">
      <bitenum value="0" token="SOURCE_0" description="Video port (through the CCDC)"/>
      <bitenum value="1" token="SOURCE_1" description="Memory."/>
    </bitfield>
    <bitfield id="BUSY" width="1" begin="1" end="1" resetval="0x0" description="Busy bit." range="" rwaccess="R">
      <bitenum value="0" token="BUSY_0" description="PREVIEW module not busy."/>
      <bitenum value="1" token="BUSY_1" description="PREVIEW module busy."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable bit.If the ONESHOT or SOURCE bit is 1, this bit is reset to 0 after it is asserted" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="PREVIEW module disabled."/>
      <bitenum value="1" token="ENABLE_1" description="PREVIEW module enabled."/>
    </bitfield>
  </register>
  <register id="PRV_HORZ_INFO" acronym="PRV_HORZ_INFO" offset="0x8" width="32" description="HORIZONTAL SETUP REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="SPH" width="14" begin="29" end="16" resetval="0x0000" description="Start pixel horizontal.If PRV_PCR.SOURCE == 0 (CCDC input) SPH must be = 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="EPH" width="14" begin="13" end="0" resetval="0x0000" description="End pixel horizontal. The input width of the preview engine must be a multiple of the average count multiplied by the least common multiple of the odd distance and even distance of the AVE register settings. If PRV_PCR.SOURCE == 0 (CCDC input) EPH must be = 2 pixels before the last pixel sent from the CCDC. PRV_HORZ_INFO.EPH - PRV_HORZ_INFO.SPH + 1) MOD ((1 PRV_AVE.COUNT) * LeastCommonMultiple(PRV_AVE.ODDDIST+1, PRV_AVE.EVENDIST+1)) = 0" range="" rwaccess="RW"/>
  </register>
  <register id="PRV_VERT_INFO" acronym="PRV_VERT_INFO" offset="0xC" width="32" description="VERTICAL SETUP REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="SLV" width="14" begin="29" end="16" resetval="0x0000" description="Start line vertical" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="ELV" width="14" begin="13" end="0" resetval="0x0000" description="End line vertical" range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RSDR_ADDR" acronym="PRV_RSDR_ADDR" offset="0x10" width="32" description="MEMORY READ ADDRESS REGISTER">
    <bitfield id="RADR" width="32" begin="31" end="0" resetval="0x00000000" description="32-bit read address. Specifies the 32-bit address in memory of the input frame. The lower 5 bits of this register are always treated as 0s. The offset should be aligned on a 32-byte boundary. This field can be altered even when the PREVIEW module is busy. The change takes place only for the next frame (next VS pulse). However, note that reading this register always gives the latest value." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RADR_OFFSET" acronym="PRV_RADR_OFFSET" offset="0x14" width="32" description="MEMORY READ ADDRESS OFFSET REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0x0000" description="Line offset. Specifies the offset for each line relatively to the previous line. The lower 5 bits of this register are always treated as 0s. The offset should be aligned on a 32-byte boundary. This field can be altered even when the PREVIEW module is busy. The change takes place only for the next frame (next VS sync pulse). However, note that reading this register always gives the latest value." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_DSDR_ADDR" acronym="PRV_DSDR_ADDR" offset="0x18" width="32" description="DARK FRAME MEMORY ADDRESS REGISTER">
    <bitfield id="DRKF" width="32" begin="31" end="0" resetval="0x00000000" description="Dark frame address. Specifies the dark frame start address in memory. The lower 5 bits of this register are always treated as 0s. The offset should be aligned on a 32-byte boundary. This field can be altered even when the PREVIEW module is busy. The change takes place only for the next frame (next VS sync pulse). However, note that reading this register always gives the latest value." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_DRKF_OFFSET" acronym="PRV_DRKF_OFFSET" offset="0x1C" width="32" description="DARK FRAME MEMORY OFFSET REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0x0000" description="Dark frame line offset. Specifies the offset for each line relatively to the previous line. The lower 5 bits of this register are always treated as 0s. The offset should be aligned on a 32-byte boundary. This field can be altered even when the PREVIEW module is busy. The change takes place only for the next frame (next VS pulse). However, note that reading this register always gives the latest value." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_WSDR_ADDR" acronym="PRV_WSDR_ADDR" offset="0x20" width="32" description="MEMORY WRITE ADDRESS REGISTER">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x00000000" description="Write address. Specifies the 32-bit address in memory of the output frame. The lower 5 bits of this register are always treated as 0s. The offset should be aligned on a 32-byte boundary. For optimum performance in the system, the starting address must be on a 256-byte boundary This field can be altered even when the PREVIEW module is busy. The change takes place only for the next frame (next VS pulse). However, note that reading this register always gives the latest value." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_WADD_OFFSET" acronym="PRV_WADD_OFFSET" offset="0x24" width="32" description="MEMORY WRITE OFFSET REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0x0000" description="Line offset. The lower 5 bits of this register are always treated as 0s. The offset should be aligned on a 32-byte boundary. For optimum performance in the system, the starting address must be on a 256-byte boundary This field can be altered even when the PREVIEW module is busy. The change takes place only for the next frame (next VS pulse). However, note that reading this register always gives the latest value." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_AVE" acronym="PRV_AVE" offset="0x28" width="32" description="INPUT FORMATTER REGISTER">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="ODDDIST" width="2" begin="5" end="4" resetval="0x0" description="Distance between consecutive pixels of the same color in the odd line." range="" rwaccess="RW">
      <bitenum value="0" token="ODDDIST_0" description="1"/>
      <bitenum value="1" token="ODDDIST_1" description="2"/>
      <bitenum value="2" token="ODDDIST_2" description="3"/>
      <bitenum value="3" token="ODDDIST_3" description="4"/>
    </bitfield>
    <bitfield id="EVENDIST" width="2" begin="3" end="2" resetval="0x0" description="Distance between consecutive pixels of the same color in the even line." range="" rwaccess="RW">
      <bitenum value="0" token="EVENDIST_0" description="1"/>
      <bitenum value="1" token="EVENDIST_1" description="2"/>
      <bitenum value="2" token="EVENDIST_2" description="3"/>
      <bitenum value="3" token="EVENDIST_3" description="4"/>
    </bitfield>
    <bitfield id="COUNT" width="2" begin="1" end="0" resetval="0x0" description="Number of horizontal pixels to average. This field should not be changed when the 'PRV_PCR.DRKFEN bit is set to 1 The input width must be divisible by the number of horizontal pixels to average indicated by this field ( if 4 pixel average is selected, then the input width must be a multiple of 4)." range="" rwaccess="RW">
      <bitenum value="0" token="COUNT_0" description="No averaging."/>
      <bitenum value="1" token="COUNT_1" description="2-pixel average"/>
      <bitenum value="2" token="COUNT_2" description="4-pixel average"/>
      <bitenum value="3" token="COUNT_3" description="8-pixel average"/>
    </bitfield>
  </register>
  <register id="PRV_HMED" acronym="PRV_HMED" offset="0x2C" width="32" description="HORIZONTAL MEDIAN FILTER REGISTER">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Reserved for module specific status information.Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="ODDDIST" width="1" begin="9" end="9" resetval="0x0" description="Distance between consecutive pixels of the same color in the odd line." range="" rwaccess="RW">
      <bitenum value="0" token="ODDDIST_0" description="1"/>
      <bitenum value="1" token="ODDDIST_1" description="2"/>
    </bitfield>
    <bitfield id="EVENDIST" width="1" begin="8" end="8" resetval="0x0" description="Distance between consecutive pixels of the same color in even line." range="" rwaccess="RW">
      <bitenum value="0" token="EVENDIST_0" description="1"/>
      <bitenum value="1" token="EVENDIST_1" description="2"/>
    </bitfield>
    <bitfield id="THRESHOLD" width="8" begin="7" end="0" resetval="0x00" description="Horizontal median filter threshold." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_NF" acronym="PRV_NF" offset="0x30" width="32" description="NOISE FILTER REGISTER">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="SPR" width="2" begin="1" end="0" resetval="0x0" description="The spread value in noise filter algorithm" range="" rwaccess="RW"/>
  </register>
  <register id="PRV_WB_DGAIN" acronym="PRV_WB_DGAIN" offset="0x34" width="32" description="WHITE BALANCE COEF REGISTER">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="DGAIN" width="10" begin="9" end="0" resetval="0x100" description="Digital gain for the white balance. The data is in U10Q8 representation. The value can change anytime following the start of a frame." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_WBGAIN" acronym="PRV_WBGAIN" offset="0x38" width="32" description="WHITE BALANCE COEF REGISTER">
    <bitfield id="COEF3" width="8" begin="31" end="24" resetval="0x20" description="White balance gain - COEF3. The data is in U8Q5 representation. The value can change anytime following the start of a frame." range="" rwaccess="RW"/>
    <bitfield id="COEF2" width="8" begin="23" end="16" resetval="0x20" description="White balance gain - COEF2. The data is in U8Q5 representation. The value can change anytime following the start of a frame." range="" rwaccess="RW"/>
    <bitfield id="COEF1" width="8" begin="15" end="8" resetval="0x20" description="White balance gain - COEF1. The data is in U8Q5 representation. The value can change anytime following the start of a frame." range="" rwaccess="RW"/>
    <bitfield id="COEF0" width="8" begin="7" end="0" resetval="0x20" description="White balance gain - COEF0. The data is in U8Q5 representation. The value can change anytime following the start of a frame." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_WBSEL" acronym="PRV_WBSEL" offset="0x3C" width="32" description="WHITE BALANCE COEF SELECTION REGISTER">
    <bitfield id="N3_3" width="2" begin="31" end="30" resetval="0x3" description="Coefficient selection for 3rd line, 3rd pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N3_3_0" description="COEF0"/>
      <bitenum value="1" token="N3_3_1" description="COEF1"/>
      <bitenum value="2" token="N3_3_2" description="COEF2"/>
      <bitenum value="3" token="N3_3_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N3_2" width="2" begin="29" end="28" resetval="0x2" description="Coefficient selection for 3rd line, 2rd pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N3_2_0" description="COEF0"/>
      <bitenum value="1" token="N3_2_1" description="COEF1"/>
      <bitenum value="2" token="N3_2_2" description="COEF2"/>
      <bitenum value="3" token="N3_2_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N3_1" width="2" begin="27" end="26" resetval="0x3" description="Coefficient selection for 3rd line, 1st pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N3_1_0" description="COEF0"/>
      <bitenum value="1" token="N3_1_1" description="COEF1"/>
      <bitenum value="2" token="N3_1_2" description="COEF2"/>
      <bitenum value="3" token="N3_1_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N3_0" width="2" begin="25" end="24" resetval="0x2" description="Coefficient selection for 3rd line, 0th pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N3_0_0" description="COEF0"/>
      <bitenum value="1" token="N3_0_1" description="COEF1"/>
      <bitenum value="2" token="N3_0_2" description="COEF2"/>
      <bitenum value="3" token="N3_0_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N2_3" width="2" begin="23" end="22" resetval="0x1" description="Coefficient selection for 2nd line, 3rd pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N2_3_0" description="COEF0"/>
      <bitenum value="1" token="N2_3_1" description="COEF1"/>
      <bitenum value="2" token="N2_3_2" description="COEF2"/>
      <bitenum value="3" token="N2_3_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N2_2" width="2" begin="21" end="20" resetval="0x0" description="Coefficient selection for 2nd line, 2nd pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N2_2_0" description="COEF0"/>
      <bitenum value="1" token="N2_2_1" description="COEF1"/>
      <bitenum value="2" token="N2_2_2" description="COEF2"/>
      <bitenum value="3" token="N2_2_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N2_1" width="2" begin="19" end="18" resetval="0x1" description="Coefficient selection for 2nd line, 1st pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N2_1_0" description="COEF0"/>
      <bitenum value="1" token="N2_1_1" description="COEF1"/>
      <bitenum value="2" token="N2_1_2" description="COEF2"/>
      <bitenum value="3" token="N2_1_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N2_0" width="2" begin="17" end="16" resetval="0x0" description="Coefficient selection for 2nd line, 0th pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N2_0_0" description="COEF0"/>
      <bitenum value="1" token="N2_0_1" description="COEF1"/>
      <bitenum value="2" token="N2_0_2" description="COEF2"/>
      <bitenum value="3" token="N2_0_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N1_3" width="2" begin="15" end="14" resetval="0x3" description="Coefficient selection for 1st line, 3rd pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N1_3_0" description="COEF0"/>
      <bitenum value="1" token="N1_3_1" description="COEF1"/>
      <bitenum value="2" token="N1_3_2" description="COEF2"/>
      <bitenum value="3" token="N1_3_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N1_2" width="2" begin="13" end="12" resetval="0x2" description="Coefficient selection for 1st line, 2nd pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N1_2_0" description="COEF0"/>
      <bitenum value="1" token="N1_2_1" description="COEF1"/>
      <bitenum value="2" token="N1_2_2" description="COEF2"/>
      <bitenum value="3" token="N1_2_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N1_1" width="2" begin="11" end="10" resetval="0x3" description="Coefficient selection for 1st line, 1st pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N1_1_0" description="COEF0"/>
      <bitenum value="1" token="N1_1_1" description="COEF1"/>
      <bitenum value="2" token="N1_1_2" description="COEF2"/>
      <bitenum value="3" token="N1_1_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N1_0" width="2" begin="9" end="8" resetval="0x2" description="Coefficient selection for 1st line, 0th pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N1_0_0" description="COEF0"/>
      <bitenum value="1" token="N1_0_1" description="COEF1"/>
      <bitenum value="2" token="N1_0_2" description="COEF2"/>
      <bitenum value="3" token="N1_0_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N0_3" width="2" begin="7" end="6" resetval="0x1" description="Coefficient selection for 0th line, 3rd pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N0_3_0" description="COEF0"/>
      <bitenum value="1" token="N0_3_1" description="COEF1"/>
      <bitenum value="2" token="N0_3_2" description="COEF2"/>
      <bitenum value="3" token="N0_3_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N0_2" width="2" begin="5" end="4" resetval="0x0" description="Coefficient selection for 0th line, 2nd pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N0_2_0" description="COEF0"/>
      <bitenum value="1" token="N0_2_1" description="COEF1"/>
      <bitenum value="2" token="N0_2_2" description="COEF2"/>
      <bitenum value="3" token="N0_2_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N0_1" width="2" begin="3" end="2" resetval="0x1" description="Coefficient selection for 0th line, 1st pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N0_1_0" description="COEF0"/>
      <bitenum value="1" token="N0_1_1" description="COEF1"/>
      <bitenum value="2" token="N0_1_2" description="COEF2"/>
      <bitenum value="3" token="N0_1_3" description="COEF3"/>
    </bitfield>
    <bitfield id="N0_0" width="2" begin="1" end="0" resetval="0x0" description="Coefficient selection for 0th line, 0th pixel." range="" rwaccess="RW">
      <bitenum value="0" token="N0_0_0" description="COEF0"/>
      <bitenum value="1" token="N0_0_1" description="COEF1"/>
      <bitenum value="2" token="N0_0_2" description="COEF2"/>
      <bitenum value="3" token="N0_0_3" description="COEF3"/>
    </bitfield>
  </register>
  <register id="PRV_CFA" acronym="PRV_CFA" offset="0x40" width="32" description="COLOR FILTER ARRAY REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="GRADTH_VER" width="8" begin="15" end="8" resetval="0x00" description="Gradient threshold vertical." range="" rwaccess="RW"/>
    <bitfield id="GRADTH_HOR" width="8" begin="7" end="0" resetval="0x00" description="Gradient threshold horizontal." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_BLKADJOFF" acronym="PRV_BLKADJOFF" offset="0x44" width="32" description="BLACK ADJUSTMENT OFFSET REGISTER">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="R" width="8" begin="23" end="16" resetval="0x00" description="Black-level offset adjustment for RED. The data is in 2's complement format." range="" rwaccess="RW"/>
    <bitfield id="G" width="8" begin="15" end="8" resetval="0x00" description="Black-level offset adjustment for GREEN. The data is in 2's complement format." range="" rwaccess="RW"/>
    <bitfield id="B" width="8" begin="7" end="0" resetval="0x00" description="Black-level offset adjustment for BLUE. The data is in 2's complement format." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RGB_MAT1" acronym="PRV_RGB_MAT1" offset="0x48" width="32" description="RGB TO RGB MATRIX COEF REGISTER">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_GR" width="12" begin="27" end="16" resetval="0x100" description="Blending value for GR position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_RR" width="12" begin="11" end="0" resetval="0x100" description="Blending value for RR position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RGB_MAT2" acronym="PRV_RGB_MAT2" offset="0x4C" width="32" description="RGB TO RGB MATRIX COEF REGISTER">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_RG" width="12" begin="27" end="16" resetval="0x100" description="Blending value for RG position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_BR" width="12" begin="11" end="0" resetval="0x100" description="Blending value for BR position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RGB_MAT3" acronym="PRV_RGB_MAT3" offset="0x50" width="32" description="RGB TO RGB MATRIX COEF REGISTER">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_BG" width="12" begin="27" end="16" resetval="0x100" description="Blending value for BG position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_GG" width="12" begin="11" end="0" resetval="0x100" description="Blending value for GG position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RGB_MAT4" acronym="PRV_RGB_MAT4" offset="0x54" width="32" description="RGB TO RGB MATRIX COEF REGISTER">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_GB" width="12" begin="27" end="16" resetval="0x100" description="Blending value for GB position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_RB" width="12" begin="11" end="0" resetval="0x100" description="Blending value for RB position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RGB_MAT5" acronym="PRV_RGB_MAT5" offset="0x58" width="32" description="RGB TO RGB MATRIX COEF REGISTER">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_BB" width="12" begin="11" end="0" resetval="0x100" description="Blending value for BB position. The format is in S12Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RGB_OFF1" acronym="PRV_RGB_OFF1" offset="0x5C" width="32" description="RGB TO RGB MATRIX OFFSET REGISTER">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_OFFR" width="10" begin="25" end="16" resetval="0x000" description="Blending offset value for RED. The data is in 2's complement format." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_OFFG" width="10" begin="9" end="0" resetval="0x000" description="Blending offset value for GREEN. The data is in 2's complement format." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_RGB_OFF2" acronym="PRV_RGB_OFF2" offset="0x60" width="32" description="RGB TO RGB MATRIX OFFSET REGISTER">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="MTX_OFFB" width="10" begin="9" end="0" resetval="0x000" description="Blending offset value for BLUE (in 2's complemented representation)." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CSC0" acronym="PRV_CSC0" offset="0x64" width="32" description="COLOR SPACE CONVERSION COEF REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSCBY" width="10" begin="29" end="20" resetval="0x01C" description="Color space conversion coefficient of BLUE for computing Y. The format is in S10Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="CSCGY" width="10" begin="19" end="10" resetval="0x098" description="Color space conversion coefficient of GREEN for computing Y. The format is in S10Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="CSCRY" width="10" begin="9" end="0" resetval="0x04C" description="Color space conversion coefficient of RED for computing Y. The format is in S10Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CSC1" acronym="PRV_CSC1" offset="0x68" width="32" description="COLOR SPACE CONVERSION COEF REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSCBCB" width="10" begin="29" end="20" resetval="0x080" description="Color space conversion coefficient of BLUE for computing Y. The format is in S10Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="CSCGCB" width="10" begin="19" end="10" resetval="0x3AC" description="Color space conversion coefficient of GREEN for computing Y. The format is in S10Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="CSCRCB" width="10" begin="9" end="0" resetval="0x3D4" description="Color space conversion coefficient of RED for computing Cb. The format is in S10Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CSC2" acronym="PRV_CSC2" offset="0x6C" width="32" description="COLOR SPACE CONVERSION COEF REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSCBCR" width="10" begin="29" end="20" resetval="0x3EC" description="Color space conversion coefficient of BLUE for computing Cr. The format is in S10Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="CSCGCR" width="10" begin="19" end="10" resetval="0x080" description="Color space conversion coefficient of GREEN for computing Cr. The format is in S10Q8 representation." range="" rwaccess="RW"/>
    <bitfield id="CSCRCR" width="10" begin="9" end="0" resetval="0x39E" description="Color space conversion coefficient of RED for computing Cr. The format is in S10Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CSC_OFFSET" acronym="PRV_CSC_OFFSET" offset="0x70" width="32" description="COLOR SPACE CONVERSION OFFSET REGISTER">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="25" end="24" resetval="0x0" description="Write 0s for future compatibility.Reads returns written value." range="" rwaccess="RW"/>
    <bitfield id="YOFST" width="8" begin="23" end="16" resetval="0x00" description="DC offset value for Y component. The data is in S8Q0 representation. Yout = Yin + YOFST" range="" rwaccess="RW"/>
    <bitfield id="OFSTCB" width="8" begin="15" end="8" resetval="0x00" description="DC offset value for Cb component. The data is in S8Q0 representation. Cout = Cin + OFSTCB" range="" rwaccess="RW"/>
    <bitfield id="OFSTCR" width="8" begin="7" end="0" resetval="0x00" description="DC offset value for Cr component. The data is in S8Q0 representation. Cout = Cin + OFSTCR" range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CNT_BRT" acronym="PRV_CNT_BRT" offset="0x74" width="32" description="CONTRAST SET REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CNT" width="8" begin="15" end="8" resetval="0x10" description="Contrast adjustment. Sets the contrast of the Y data. The data is in U8Q4 representation i.e (0 to 15.9375).. Applied after offset adjustment." range="" rwaccess="RW"/>
    <bitfield id="BRT" width="8" begin="7" end="0" resetval="0x00" description="Brightness adjustment. Sets the brightness of Y data. The data is in U8Q0 representation (0 to 255).. Applied after contrast adjustment." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CSUP" acronym="PRV_CSUP" offset="0x78" width="32" description="CHROMINANCE SUPPRESSION SET REGISTER">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HPYF" width="1" begin="16" end="16" resetval="0x0" description="Use high-pass filter of luminance for chroma suppression" range="" rwaccess="RW">
      <bitenum value="0" token="HPYF_0" description="Disable. Use luminance without high-pass filter."/>
      <bitenum value="1" token="HPYF_1" description="Enable"/>
    </bitfield>
    <bitfield id="CSUPTH" width="8" begin="15" end="8" resetval="0x00" description="Chroma suppression threshold." range="" rwaccess="RW"/>
    <bitfield id="CSUPG" width="8" begin="7" end="0" resetval="0x00" description="Gain value for chroma suppression function. The data format is in U8Q8 representation." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_SETUP_YC" acronym="PRV_SETUP_YC" offset="0x7C" width="32" description="Y AND C SET REGISTER">
    <bitfield id="MAXY" width="8" begin="31" end="24" resetval="0xFF" description="Maximum Y value. The values greater than MAXY are clipped to MAXY." range="" rwaccess="RW"/>
    <bitfield id="MINY" width="8" begin="23" end="16" resetval="0x00" description="Minimum Y value. The values smaller than MINY are clipped to MINY." range="" rwaccess="RW"/>
    <bitfield id="MAXC" width="8" begin="15" end="8" resetval="0xFF" description="Maximum Cb and Cr values. The values greater than MAXC are clipped to MAXC." range="" rwaccess="RW"/>
    <bitfield id="MINC" width="8" begin="7" end="0" resetval="0x00" description="Minimum Cb and Cr values. The values smaller than MINC are clipped to MINC." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_SET_TBL_ADDR" acronym="PRV_SET_TBL_ADDR" offset="0x80" width="32" description="SET TABLE ADDRESS REGISTER">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="ADDR" width="13" begin="12" end="0" resetval="0x0000" description="13-bit address." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_SET_TBL_DATA" acronym="PRV_SET_TBL_DATA" offset="0x84" width="32" description="SETUP TABLE DATA REGISTER">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="DATA" width="20" begin="19" end="0" resetval="0x-----" description="Data to be written. All 20 bits are valid to set up the non-linear enhancer table. Only 8 LSBs are valid to set up the gamma, noise filter and CFA coefficient tables." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CDC_THRx_0" acronym="PRV_CDC_THRx_0" offset="0x90" width="32" description="COUPLET DEFECT CORRECTION THRESHOLD REGISTER FOR COLORx">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CORRECT" width="10" begin="25" end="16" resetval="0x000" description="Correction threshold when couplet defect correction is selected. It must be set to 1023 for single defect correction." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="DETECT" width="10" begin="9" end="0" resetval="0x000" description="Detection threshold when couplet defect correction is selected. It must be set to 0 for single defect correction." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CDC_THRx_1" acronym="PRV_CDC_THRx_1" offset="0x94" width="32" description="COUPLET DEFECT CORRECTION THRESHOLD REGISTER FOR COLORx">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CORRECT" width="10" begin="25" end="16" resetval="0x000" description="Correction threshold when couplet defect correction is selected. It must be set to 1023 for single defect correction." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="DETECT" width="10" begin="9" end="0" resetval="0x000" description="Detection threshold when couplet defect correction is selected. It must be set to 0 for single defect correction." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CDC_THRx_2" acronym="PRV_CDC_THRx_2" offset="0x98" width="32" description="COUPLET DEFECT CORRECTION THRESHOLD REGISTER FOR COLORx">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CORRECT" width="10" begin="25" end="16" resetval="0x000" description="Correction threshold when couplet defect correction is selected. It must be set to 1023 for single defect correction." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="DETECT" width="10" begin="9" end="0" resetval="0x000" description="Detection threshold when couplet defect correction is selected. It must be set to 0 for single defect correction." range="" rwaccess="RW"/>
  </register>
  <register id="PRV_CDC_THRx_3" acronym="PRV_CDC_THRx_3" offset="0x9C" width="32" description="COUPLET DEFECT CORRECTION THRESHOLD REGISTER FOR COLORx">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CORRECT" width="10" begin="25" end="16" resetval="0x000" description="Correction threshold when couplet defect correction is selected. It must be set to 1023 for single defect correction." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="DETECT" width="10" begin="9" end="0" resetval="0x000" description="Detection threshold when couplet defect correction is selected. It must be set to 0 for single defect correction." range="" rwaccess="RW"/>
  </register>
</module>
