

================================================================
== Vivado HLS Report for 'conv2Dfixp'
================================================================
* Date:           Tue Sep 26 16:42:48 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        conv2D_fixedp
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2490881|  3670529|  2490882|  3670530|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                     |      Latency      |   Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- Loop 1             |  2490880|  3670528| 9730 ~ 14338 |          -|          -|   256|    no    |
        | + Loop 1.1          |     9728|    14336|    38 ~ 56   |          -|          -|   256|    no    |
        |  ++ Loop 1.1.1      |       36|       54|    12 ~ 18   |          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |        9|       15|     3 ~ 5    |          -|          -|     3|    no    |
        +---------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    208|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     86|
|Register         |        -|      -|     188|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     188|    294|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2Dfixp_mac_mubkb_U1  |conv2Dfixp_mac_mubkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_151_p2        |     +    |      0|  0|  16|           9|           1|
    |ii_fu_220_p2         |     +    |      0|  0|  17|          10|          10|
    |j_1_fu_183_p2        |     +    |      0|  0|  16|           9|           1|
    |jj_fu_312_p2         |     +    |      0|  0|  17|          10|          10|
    |m_1_fu_205_p2        |     +    |      0|  0|  10|           2|           1|
    |n_1_fu_297_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_211_p2       |     +    |      0|  0|  10|           2|           2|
    |tmp2_fu_303_p2       |     +    |      0|  0|  10|           2|           2|
    |tmp_10_fu_375_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_189_p2      |     +    |      0|  0|  23|          16|          16|
    |tmp_8_fu_366_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_2_fu_279_p2      |     -    |      0|  0|  15|           5|           5|
    |or_cond2_fu_357_p2   |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_285_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_351_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_145_p2  |   icmp   |      0|  0|   5|           9|          10|
    |exitcond2_fu_177_p2  |   icmp   |      0|  0|   5|           9|          10|
    |exitcond3_fu_199_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_291_p2   |   icmp   |      0|  0|   1|           2|           2|
    |icmp7_fu_345_p2      |   icmp   |      0|  0|   1|           2|           1|
    |icmp_fu_249_p2       |   icmp   |      0|  0|   1|           2|           1|
    |rev4_fu_329_p2       |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_233_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 208|         121|         105|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  50|         11|    1|         11|
    |i_reg_95   |   9|          2|    9|         18|
    |j_reg_106  |   9|          2|    9|         18|
    |m_reg_117  |   9|          2|    2|          4|
    |n_reg_129  |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  86|         19|   23|         55|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  10|   0|   10|          0|
    |i_1_reg_432            |   9|   0|    9|          0|
    |i_cast_reg_424         |   9|   0|   10|          1|
    |i_reg_95               |   9|   0|    9|          0|
    |in_V_load_reg_525      |  16|   0|   16|          0|
    |j_1_reg_450            |   9|   0|    9|          0|
    |j_cast_reg_442         |   9|   0|   10|          1|
    |j_reg_106              |   9|   0|    9|          0|
    |kernel_V_load_reg_530  |  16|   0|   16|          0|
    |m_1_reg_463            |   2|   0|    2|          0|
    |m_reg_117              |   2|   0|    2|          0|
    |n_1_reg_491            |   2|   0|    2|          0|
    |n_reg_129              |   2|   0|    2|          0|
    |or_cond2_reg_501       |   1|   0|    1|          0|
    |out_V_addr_reg_455     |  16|   0|   16|          0|
    |p_Val2_s_reg_535       |  16|   0|   16|          0|
    |tmp1_reg_468           |   2|   0|    2|          0|
    |tmp2_reg_496           |   2|   0|    2|          0|
    |tmp3_reg_483           |   1|   0|    1|          0|
    |tmp_10_reg_510         |   5|   0|    5|          0|
    |tmp_1_reg_437          |   8|   0|   16|          8|
    |tmp_2_reg_478          |   5|   0|    5|          0|
    |tmp_6_reg_473          |  10|   0|   18|          8|
    |tmp_8_reg_505          |  18|   0|   18|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 188|   0|  206|         18|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|in_V_address0      | out |   16|  ap_memory |     in_V     |     array    |
|in_V_ce0           | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0            |  in |   16|  ap_memory |     in_V     |     array    |
|out_V_address0     | out |   16|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   16|  ap_memory |     out_V    |     array    |
|out_V_q0           |  in |   16|  ap_memory |     out_V    |     array    |
|kernel_V_address0  | out |    4|  ap_memory |   kernel_V   |     array    |
|kernel_V_ce0       | out |    1|  ap_memory |   kernel_V   |     array    |
|kernel_V_q0        |  in |   16|  ap_memory |   kernel_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

