
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004540                       # Number of seconds simulated
sim_ticks                                  4539524000                       # Number of ticks simulated
final_tick                                 4539524000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1805                       # Simulator instruction rate (inst/s)
host_op_rate                                     1873                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 870833                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681452                       # Number of bytes of host memory used
host_seconds                                  5212.85                       # Real time elapsed on the host
sim_insts                                     9411614                       # Number of instructions simulated
sim_ops                                       9763398                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           83776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4486400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4570176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        83776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1875840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1875840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            70100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29310                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29310                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           18454798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          988297451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1006752250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      18454798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18454798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       413223942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413223942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       413223942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          18454798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         988297451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1419976191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       71410                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60139                       # Number of write requests accepted
system.mem_ctrls.readBursts                     71410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    60139                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 832640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3737600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  134016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4570240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3848896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  58400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 58023                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               53                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4539512000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71410                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                60139                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    612.188056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   419.525976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.229238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          226     14.36%     14.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          219     13.91%     28.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          121      7.69%     35.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           88      5.59%     41.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           86      5.46%     47.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           78      4.96%     51.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          103      6.54%     58.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      2.22%     60.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          618     39.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1574                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.585938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.878375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    686.165880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           126     98.44%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.359375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.333477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              110     85.94%     85.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.34%     88.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      4.69%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      3.91%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      3.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    163888000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               407825500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   65050000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12597.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31347.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       183.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        29.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1006.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    847.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11691                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1828                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34508.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8203860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4341480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                84087780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4390020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         120469440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            162010530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              7141920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       468531450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        35399520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        733794600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1628370600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            358.709469                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4165494500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5903750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      50990000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3045973750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     92199250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     317135750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1027321500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3113040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1631850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8796480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6540660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             27594840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        42438780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20532480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1042981380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1174996950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            258.836982                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4476061000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2038000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4329650000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     53470000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      52697250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     93046750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1123209                       # Number of BP lookups
system.cpu.branchPred.condPredicted            866678                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25584                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               640618                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  584647                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.262968                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108267                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                123                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54942                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54279                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              663                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          247                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          9079049                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              63426                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11136679                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1123209                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             747193                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       8884877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   51644                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  710                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           650                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1278                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3451001                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   731                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            8976763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.287794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.218568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3249589     36.20%     36.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2389393     26.62%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   842518      9.39%     72.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2495263     27.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8976763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.123714                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.226635                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   972132                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4027410                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2714140                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1237727                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25354                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               537990                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   498                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10738585                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 50675                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25354                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1475026                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1749405                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16068                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3402546                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2308364                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10625858                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44279                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                777486                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 488806                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1119930                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  21308                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9599697                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50155971                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12597545                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8835814                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   763883                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                192                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2041685                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3817755                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837963                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2579063                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1082917                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10591038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 197                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10095998                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10434                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          827836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2607881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8976763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.124681                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.964820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2867479     31.94%     31.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2887587     32.17%     64.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2512469     27.99%     92.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              653442      7.28%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               55783      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8976763                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  103625      4.67%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1956655     88.27%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                156442      7.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4714832     46.70%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  145      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3644589     36.10%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736409     17.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10095998                       # Type of FU issued
system.cpu.iq.rate                           1.112011                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2216732                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.219565                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           31395885                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11419292                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10045188                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  40                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12312706                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      24                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2093011                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291953                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          244                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166890                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          214                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25354                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  211344                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                832255                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10591250                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3817755                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1837963                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7566                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                824629                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            244                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7258                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        17990                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25248                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10068410                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3633398                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27588                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                      5354582                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   960743                       # Number of branches executed
system.cpu.iew.exec_stores                    1721184                       # Number of stores executed
system.cpu.iew.exec_rate                     1.108972                       # Inst execution rate
system.cpu.iew.wb_sent                       10054056                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10045204                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7095999                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8574783                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.106416                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.827543                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          786117                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25116                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8859567                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.102018                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.921279                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4912096     55.44%     55.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2304210     26.01%     81.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       295328      3.33%     84.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       522703      5.90%     90.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        54796      0.62%     91.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       200349      2.26%     93.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        59949      0.68%     94.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       361288      4.08%     98.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       148848      1.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8859567                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9411614                       # Number of instructions committed
system.cpu.commit.committedOps                9763398                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5196875                       # Number of memory references committed
system.cpu.commit.loads                       3525802                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     934648                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9040554                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105744                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4566385     46.77%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             131      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3525802     36.11%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1671057     17.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9763398                       # Class of committed instruction
system.cpu.commit.bw_lim_events                148848                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     19259779                       # The number of ROB reads
system.cpu.rob.rob_writes                    21216236                       # The number of ROB writes
system.cpu.timesIdled                            1378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          102286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9411614                       # Number of Instructions Simulated
system.cpu.committedOps                       9763398                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.964664                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.964664                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.036630                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.036630                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11614126                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6838579                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41061598                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2177388                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5340996                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     99                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             70084                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.997149                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2983520                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.560913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           3313000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.997149                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3275695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3275695                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1390878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1390878                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1592554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1592554                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           39                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2983432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2983432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2983432                       # number of overall hits
system.cpu.dcache.overall_hits::total         2983432                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       143886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        143886                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        78176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78176                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       222062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         222062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       222062                       # number of overall misses
system.cpu.dcache.overall_misses::total        222062                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4680636000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4680636000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1921256500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1921256500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       727500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       727500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6601892500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6601892500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6601892500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6601892500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1534764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1534764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1670730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1670730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3205494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3205494                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3205494                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3205494                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.093751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093751                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.046792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046792                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.069275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.069275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069275                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32530.169718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32530.169718                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24576.039961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24576.039961                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 55961.538462                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 55961.538462                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29729.951545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29729.951545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29729.951545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29729.951545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       102286                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3174                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          151                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    32.226213                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        70084                       # number of writebacks
system.cpu.dcache.writebacks::total             70084                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        89902                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        89902                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        62060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62060                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       151962                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       151962                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       151962                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       151962                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        53984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        53984                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16116                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        70100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        70100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70100                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1712114500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1712114500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    371403500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    371403500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2083518000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2083518000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2083518000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2083518000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.035174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021869                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021869                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31715.221177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31715.221177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23045.637875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23045.637875                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29722.082739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29722.082739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29722.082739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29722.082739                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               855                       # number of replacements
system.cpu.icache.tags.tagsinuse           412.695816                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3449449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1309                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2635.178762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   412.695816                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.806047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.806047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6903293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6903293                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3449449                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3449449                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3449449                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3449449                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3449449                       # number of overall hits
system.cpu.icache.overall_hits::total         3449449                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1543                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1543                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1543                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1543                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1543                       # number of overall misses
system.cpu.icache.overall_misses::total          1543                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    102127482                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102127482                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    102127482                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102127482                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    102127482                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102127482                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3450992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3450992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3450992                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3450992                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3450992                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3450992                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000447                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000447                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000447                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000447                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000447                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000447                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66187.609851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66187.609851                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66187.609851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66187.609851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66187.609851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66187.609851                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        28400                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               311                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.318328                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          855                       # number of writebacks
system.cpu.icache.writebacks::total               855                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          233                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1310                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1310                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1310                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1310                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1310                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1310                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89369484                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89369484                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89369484                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89369484                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89369484                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89369484                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000380                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000380                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000380                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68220.980153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68220.980153                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68220.980153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68220.980153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68220.980153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68220.980153                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests        142349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        70941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        10800                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4539524000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              54657                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29310                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41629                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16752                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16752                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53348                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 213758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       138496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8971776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9110272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71410                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.151267                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.358312                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   60608     84.87%     84.87% # Request fanout histogram
system.membus.snoop_fanout::1                   10802     15.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               71410                       # Request fanout histogram
system.membus.reqLayer0.occupancy           434418000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6954238                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          358387467                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
