

================================================================
== Vivado HLS Report for 'music'
================================================================
* Date:           Wed Jul 29 20:31:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.195|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+---------------------+-------+-------+-------+-------+---------+
        |                                 |                     |    Latency    |    Interval   | Pipeline|
        |             Instance            |        Module       |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------------+---------------------+-------+-------+-------+-------+---------+
        |grp_eig_decompose_fu_1410        |eig_decompose        |  53241|  61317|  53241|  61317|   none  |
        |grp_fft_fu_1430                  |fft                  |      ?|      ?|      ?|      ?|   none  |
        |grp_sin_or_cos_double_s_fu_1444  |sin_or_cos_double_s  |     43|     51|     43|     51|   none  |
        |grp_sin_or_cos_double_s_fu_1464  |sin_or_cos_double_s  |     43|     51|     43|     51|   none  |
        |grp_Autocorrelation_fu_1483      |Autocorrelation      |   2985|   2985|   2985|   2985|   none  |
        |grp_sort_eigval_fu_1491          |sort_eigval          |     24|     42|     24|     42|   none  |
        +---------------------------------+---------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------------------+-----------+-----------+-----------------+-----------+-----------+------+----------+
        |                      |        Latency        |    Iteration    |  Initiation Interval  | Trip |          |
        |       Loop Name      |    min    |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +----------------------+-----------+-----------+-----------------+-----------+-----------+------+----------+
        |- Loop 1              |       1023|       1023|                1|          -|          -|  1024|    no    |
        |- Loop 2              |      52223|      52223|               51|          -|          -|  1024|    no    |
        | + Loop 2.1           |         49|         49|                5|          -|          -|    10|    no    |
        |  ++ Loop 2.1.1       |          3|          3|                1|          -|          -|     4|    no    |
        |- Loop 3              |         49|         49|                5|          -|          -|    10|    no    |
        | + Loop 3.1           |          3|          3|                1|          -|          -|     4|    no    |
        |- Loop 4              |         19|         19|                5|          -|          -|     4|    no    |
        | + Loop 4.1           |          3|          3|                1|          -|          -|     4|    no    |
        |- Loop 5              |         19|         19|                5|          -|          -|     4|    no    |
        | + Loop 5.1           |          3|          3|                1|          -|          -|     4|    no    |
        |- Loop 6              |         11|         11|                3|          -|          -|     4|    no    |
        | + Loop 6.1           |          1|          1|                1|          -|          -|     2|    no    |
        |- Loop 7              |         19|         19|                5|          -|          -|     4|    no    |
        | + Loop 7.1           |          3|          3|                1|          -|          -|     4|    no    |
        |- Loop 8              |       1804|       1804|                5|          -|          -|   361|    no    |
        | + Loop 8.1           |          3|          3|                1|          -|          -|     4|    no    |
        |- Loop 9              |        360|        360|                1|          -|          -|   361|    no    |
        |- Loop 10             |       1447|       1447|              362|          -|          -|     4|    no    |
        | + Loop 10.1          |        360|        360|                1|          -|          -|   361|    no    |
        |- Loop 11             |          ?|          ?|                ?|          -|          -|    10|    no    |
        | + Loop 11.1          |          ?|          ?|                ?|          -|          -|     4|    no    |
        |  ++ Loop 11.1.1      |       2048|       2048|                2|          -|          -|  1024|    no    |
        |  ++ Loop 11.1.2      |       2048|       2048|                2|          -|          -|  1024|    no    |
        |- Loop 12             |  431792128|  463738880| 421672 ~ 452870 |          -|          -|  1024|    no    |
        | + Loop 12.1          |        100|        100|               10|          -|          -|    10|    no    |
        |  ++ Loop 12.1.1      |          8|          8|                2|          -|          -|     4|    no    |
        | + Loop 12.2          |         40|         40|               10|          -|          -|     4|    no    |
        |  ++ Loop 12.2.1      |          8|          8|                2|          -|          -|     4|    no    |
        | + Loop 12.3          |     242600|     265704|  60650 ~ 66426  |          -|          -|     4|    no    |
        |  ++ Loop 12.3.1      |      60648|      66424|    168 ~ 184    |          -|          -|   361|    no    |
        | + Loop 12.4          |        284|        284|               71|          -|          -|     4|    no    |
        |  ++ Loop 12.4.1      |         68|         68|               17|          -|          -|     4|    no    |
        | + Loop 12.5          |      96026|      96026|              266|          -|          -|   361|    no    |
        |  ++ Loop 12.5.1      |        264|        264|               66|          -|          -|     4|    no    |
        |   +++ Loop 12.5.1.1  |         64|         64|               16|          -|          -|     4|    no    |
        | + Loop 12.6          |      26353|      26353|               73|          -|          -|   361|    no    |
        |  ++ Loop 12.6.1      |         64|         64|               16|          -|          -|     4|    no    |
        +----------------------+-----------+-----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1431|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       28|    398|   69941|  79955|    0|
|Memory           |      285|      -|     512|     56|    0|
|Multiplexer      |        -|      -|       -|   2710|    -|
|Register         |        -|      -|    2827|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      313|    398|   73280|  84152|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      111|    180|      68|    158|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-------+-------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_Autocorrelation_fu_1483      |Autocorrelation       |        0|     16|   2968|   4642|    0|
    |grp_eig_decompose_fu_1410        |eig_decompose         |        8|    121|  41534|  39434|    0|
    |grp_fft_fu_1430                  |fft                   |        4|     42|   9127|  13184|    0|
    |music_ddiv_64ns_6lbW_U242        |music_ddiv_64ns_6lbW  |        0|      0|   3211|   3658|    0|
    |music_dmul_64ns_6Xh4_U241        |music_dmul_64ns_6Xh4  |        0|     11|    317|    578|    0|
    |music_fadd_32ns_3ocq_U227        |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_fadd_32ns_3ocq_U229        |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_faddfsub_32ibs_U226        |music_faddfsub_32ibs  |        0|      2|    205|    390|    0|
    |music_fmul_32ns_3jbC_U230        |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U231        |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U232        |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U233        |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U234        |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U235        |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U236        |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U237        |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fpext_32ns_WhU_U240        |music_fpext_32ns_WhU  |        0|      0|    100|    138|    0|
    |music_fptrunc_64nkbM_U238        |music_fptrunc_64nkbM  |        0|      0|    128|    277|    0|
    |music_fptrunc_64nkbM_U239        |music_fptrunc_64nkbM  |        0|      0|    128|    277|    0|
    |music_fsub_32ns_3rcU_U228        |music_fsub_32ns_3rcU  |        0|      2|    205|    390|    0|
    |music_mux_42_32_1_1_U243         |music_mux_42_32_1_1   |        0|      0|      0|     21|    0|
    |music_mux_42_32_1_1_U244         |music_mux_42_32_1_1   |        0|      0|      0|     21|    0|
    |grp_sin_or_cos_double_s_fu_1444  |sin_or_cos_double_s   |        8|     88|   4885|   6309|    0|
    |grp_sin_or_cos_double_s_fu_1464  |sin_or_cos_double_s   |        8|     88|   4885|   6309|    0|
    |grp_sort_eigval_fu_1491          |sort_eigval           |        0|      0|    694|    979|    0|
    +---------------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                            |                      |       28|    398|  69941|  79955|    0|
    +---------------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Rx_M_real_U            |eig_decompose_Q_twdI  |        0|  64|   8|    0|     16|   32|     1|          512|
    |Rx_M_imag_U            |eig_decompose_Q_twdI  |        0|  64|   8|    0|     16|   32|     1|          512|
    |U_M_real_U             |eig_decompose_Q_twdI  |        0|  64|   8|    0|     16|   32|     1|          512|
    |U_M_imag_U             |eig_decompose_Q_twdI  |        0|  64|   8|    0|     16|   32|     1|          512|
    |UU_M_real_U            |eig_decompose_Q_twdI  |        0|  64|   8|    0|     16|   32|     1|          512|
    |UU_M_imag_U            |eig_decompose_Q_twdI  |        0|  64|   8|    0|     16|   32|     1|          512|
    |AUU_M_real_U           |music_AUU_M_real      |        4|   0|   0|    0|   1444|   32|     1|        46208|
    |AUU_M_imag_U           |music_AUU_M_real      |        4|   0|   0|    0|   1444|   32|     1|        46208|
    |a_theta_M_real_U       |music_AUU_M_real      |        4|   0|   0|    0|   1444|   32|     1|        46208|
    |a_theta_M_imag_U       |music_AUU_M_real      |        4|   0|   0|    0|   1444|   32|     1|        46208|
    |Autocorr_Buffer_M_r_U  |music_Autocorr_BuShg  |        2|   0|   0|    0|     40|   32|     1|         1280|
    |Autocorr_Buffer_M_i_U  |music_Autocorr_BuShg  |        2|   0|   0|    0|     40|   32|     1|         1280|
    |FFT_Buffer_M_real_U    |music_FFT_Buffer_QgW  |        2|   0|   0|    0|   1024|   32|     1|        32768|
    |FFT_Buffer_M_imag_U    |music_FFT_Buffer_QgW  |        2|   0|   0|    0|   1024|   32|     1|        32768|
    |Un_M_real_U            |music_Un_M_real       |        0|  64|   4|    0|      8|   32|     1|          256|
    |Un_M_imag_U            |music_Un_M_real       |        0|  64|   4|    0|      8|   32|     1|          256|
    |Xj_f_M_real_U          |music_Xj_f_M_real     |      128|   0|   0|    0|  40960|   32|     1|      1310720|
    |Xj_f_M_imag_U          |music_Xj_f_M_real     |      128|   0|   0|    0|  40960|   32|     1|      1310720|
    |fc_U                   |music_fc              |        2|   0|   0|    0|   1024|   32|     1|        32768|
    |theta_U                |music_theta           |        1|   0|   0|    0|    361|   32|     1|        11552|
    |w_M_real_U             |music_w_M_real        |        1|   0|   0|    0|    361|   32|     1|        11552|
    |w_M_imag_U             |music_w_M_real        |        1|   0|   0|    0|    361|   32|     1|        11552|
    +-----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                  |                      |      285| 512|  56|    0|  92043|  704|    22|      2945376|
    +-----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1027_1_fu_1724_p2            |     +    |      0|  0|  43|          36|          36|
    |add_ln1027_2_fu_2028_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln1027_fu_1708_p2              |     +    |      0|  0|  43|          36|          36|
    |add_ln185_fu_1660_p2               |     +    |      0|  0|  14|          10|           1|
    |add_ln187_1_fu_1714_p2             |     +    |      0|  0|  13|           4|           1|
    |add_ln187_2_fu_1729_p2             |     +    |      0|  0|  10|           2|           1|
    |add_ln187_fu_1678_p2               |     +    |      0|  0|  14|          10|           1|
    |add_ln188_1_fu_1772_p2             |     +    |      0|  0|  10|           2|           1|
    |add_ln188_fu_1766_p2               |     +    |      0|  0|  13|           4|           1|
    |add_ln189_1_fu_1810_p2             |     +    |      0|  0|  10|           2|           1|
    |add_ln189_fu_1804_p2               |     +    |      0|  0|  10|           2|           1|
    |add_ln190_1_fu_1848_p2             |     +    |      0|  0|  10|           2|           1|
    |add_ln190_fu_1842_p2               |     +    |      0|  0|  10|           2|           1|
    |add_ln191_fu_1880_p2               |     +    |      0|  0|  10|           2|           1|
    |add_ln192_1_fu_1918_p2             |     +    |      0|  0|  10|           2|           1|
    |add_ln192_fu_1912_p2               |     +    |      0|  0|  10|           2|           1|
    |add_ln193_1_fu_1956_p2             |     +    |      0|  0|  10|           2|           1|
    |add_ln193_fu_1950_p2               |     +    |      0|  0|  15|           9|           1|
    |add_ln194_fu_1988_p2               |     +    |      0|  0|  15|           9|           1|
    |add_ln195_1_fu_2018_p2             |     +    |      0|  0|  15|           9|           1|
    |add_ln195_2_fu_2006_p2             |     +    |      0|  0|  13|          11|           9|
    |add_ln195_fu_2012_p2               |     +    |      0|  0|  10|           2|           1|
    |add_ln221_1_fu_2131_p2             |     +    |      0|  0|  24|          17|          17|
    |add_ln221_fu_2118_p2               |     +    |      0|  0|  21|          15|          15|
    |add_ln225_1_fu_2195_p2             |     +    |      0|  0|  15|          15|          15|
    |add_ln225_2_fu_2208_p2             |     +    |      0|  0|  24|          17|          17|
    |add_ln225_fu_2189_p2               |     +    |      0|  0|  15|          15|          15|
    |add_ln230_fu_2218_p2               |     +    |      0|  0|  23|          16|           6|
    |add_ln233_1_fu_2296_p2             |     +    |      0|  0|  15|           7|           7|
    |add_ln233_fu_2284_p2               |     +    |      0|  0|  23|          16|          16|
    |add_ln242_fu_2484_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln248_fu_2521_p2               |     +    |      0|  0|  13|          11|           9|
    |add_ln250_fu_2564_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln257_fu_2689_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln260_fu_2733_p2               |     +    |      0|  0|  24|           9|          17|
    |add_ln265_1_fu_2827_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln265_fu_2822_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln267_fu_2783_p2               |     +    |      0|  0|  12|          12|          12|
    |add_ln270_fu_2863_p2               |     +    |      0|  0|  24|           9|          17|
    |add_ln274_1_fu_2924_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln274_fu_2913_p2               |     +    |      0|  0|  12|          12|          12|
    |i_5_fu_2745_p2                     |     +    |      0|  0|  15|           1|           9|
    |i_6_fu_2875_p2                     |     +    |      0|  0|  15|           1|           9|
    |i_fu_2595_p2                       |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_2153_p2                     |     +    |      0|  0|  13|          11|           1|
    |j_4_fu_2649_p2                     |     +    |      0|  0|  12|           3|           1|
    |j_5_fu_2769_p2                     |     +    |      0|  0|  12|           3|           1|
    |j_fu_2102_p2                       |     +    |      0|  0|  13|          11|           1|
    |jj_fu_2230_p2                      |     +    |      0|  0|  13|          11|           1|
    |k_1_fu_2800_p2                     |     +    |      0|  0|  12|           3|           1|
    |k_fu_2903_p2                       |     +    |      0|  0|  12|           3|           1|
    |l_1_fu_2246_p2                     |     +    |      0|  0|  13|           4|           1|
    |l_fu_2058_p2                       |     +    |      0|  0|  13|           4|           1|
    |n_1_fu_2086_p2                     |     +    |      0|  0|  12|           3|           1|
    |n_fu_2270_p2                       |     +    |      0|  0|  12|           3|           1|
    |x_1_fu_2533_p2                     |     +    |      0|  0|  12|           3|           1|
    |x_fu_2420_p2                       |     +    |      0|  0|  12|           3|           1|
    |y_1_fu_2474_p2                     |     +    |      0|  0|  12|           3|           1|
    |y_fu_2549_p2                       |     +    |      0|  0|  15|           9|           1|
    |icmp_ln185_fu_1672_p2              |   icmp   |      0|  0|  13|          10|           2|
    |icmp_ln187_1_fu_1754_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln187_2_fu_1760_p2            |   icmp   |      0|  0|  13|          10|           2|
    |icmp_ln187_fu_1748_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln188_1_fu_1798_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln188_fu_1792_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_1_fu_1836_p2            |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_1830_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln190_1_fu_1874_p2            |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln190_fu_1868_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln191_fu_1906_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln192_1_fu_1944_p2            |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln192_fu_1938_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln193_1_fu_1982_p2            |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln193_fu_1976_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln194_fu_2000_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln195_1_fu_2046_p2            |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln195_fu_2040_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln218_fu_2052_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln219_fu_2080_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln220_fu_2096_p2              |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln224_fu_2147_p2              |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln230_fu_2224_p2              |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln231_fu_2240_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln232_fu_2264_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln239_fu_2414_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln240_fu_2468_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln241_fu_2509_p2              |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln243_fu_2515_p2              |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln248_fu_2527_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln249_fu_2543_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln255_fu_2589_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln256_fu_2643_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln260_fu_2739_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln261_fu_2763_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln264_fu_2794_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln270_fu_2869_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln273_fu_2897_p2              |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state128_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln244_fu_2452_p2                |    or    |      0|  0|   4|           4|           1|
    |or_ln257_1_fu_2673_p2              |    or    |      0|  0|   4|           4|           1|
    |or_ln257_fu_2615_p2                |    or    |      0|  0|   4|           4|           1|
    |xor_ln191_fu_1886_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln221_fu_2108_p2               |    xor   |      0|  0|  12|          11|          12|
    |xor_ln667_1_fu_2712_p2             |    xor   |      0|  0|  33|          32|          33|
    |xor_ln667_2_fu_2939_p2             |    xor   |      0|  0|  33|          32|          33|
    |xor_ln667_3_fu_2847_p2             |    xor   |      0|  0|  33|          32|          33|
    |xor_ln667_fu_2697_p2               |    xor   |      0|  0|  33|          32|          33|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1431|         869|         698|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |AUU_M_imag_address0                     |   21|          4|   11|         44|
    |AUU_M_imag_d0                           |   15|          3|   32|         96|
    |AUU_M_real_address0                     |   21|          4|   11|         44|
    |AUU_M_real_d0                           |   15|          3|   32|         96|
    |Autocorr_Buffer_M_i_address0            |   21|          4|    6|         24|
    |Autocorr_Buffer_M_i_ce0                 |   15|          3|    1|          3|
    |Autocorr_Buffer_M_i_ce1                 |    9|          2|    1|          2|
    |Autocorr_Buffer_M_i_d0                  |   15|          3|   32|         96|
    |Autocorr_Buffer_M_r_address0            |   21|          4|    6|         24|
    |Autocorr_Buffer_M_r_ce0                 |   15|          3|    1|          3|
    |Autocorr_Buffer_M_r_ce1                 |    9|          2|    1|          2|
    |Autocorr_Buffer_M_r_d0                  |   15|          3|   32|         96|
    |FFT_Buffer_M_imag_address0              |   27|          5|   10|         50|
    |FFT_Buffer_M_imag_ce0                   |   15|          3|    1|          3|
    |FFT_Buffer_M_imag_d0                    |   15|          3|   32|         96|
    |FFT_Buffer_M_imag_we0                   |   15|          3|    1|          3|
    |FFT_Buffer_M_real_address0              |   27|          5|   10|         50|
    |FFT_Buffer_M_real_ce0                   |   15|          3|    1|          3|
    |FFT_Buffer_M_real_d0                    |   21|          4|   32|        128|
    |FFT_Buffer_M_real_we0                   |   15|          3|    1|          3|
    |Rx_M_imag_address0                      |   21|          4|    4|         16|
    |Rx_M_imag_ce0                           |   21|          4|    1|          4|
    |Rx_M_imag_d0                            |   15|          3|   32|         96|
    |Rx_M_imag_we0                           |   15|          3|    1|          3|
    |Rx_M_real_address0                      |   21|          4|    4|         16|
    |Rx_M_real_ce0                           |   21|          4|    1|          4|
    |Rx_M_real_d0                            |   15|          3|   32|         96|
    |Rx_M_real_we0                           |   15|          3|    1|          3|
    |UU_M_imag_address0                      |   21|          4|    4|         16|
    |UU_M_imag_d0                            |   15|          3|   32|         96|
    |UU_M_real_address0                      |   21|          4|    4|         16|
    |UU_M_real_d0                            |   15|          3|   32|         96|
    |U_M_imag_address0                       |   21|          4|    4|         16|
    |U_M_imag_ce0                            |   15|          3|    1|          3|
    |U_M_imag_d0                             |   15|          3|   32|         96|
    |U_M_imag_we0                            |   15|          3|    1|          3|
    |U_M_real_address0                       |   21|          4|    4|         16|
    |U_M_real_ce0                            |   15|          3|    1|          3|
    |U_M_real_d0                             |   15|          3|   32|         96|
    |U_M_real_we0                            |   15|          3|    1|          3|
    |Un_M_imag_address0                      |   33|          6|    3|         18|
    |Un_M_imag_address1                      |   15|          3|    3|          9|
    |Un_M_imag_d0                            |   15|          3|   32|         96|
    |Un_M_real_address0                      |   33|          6|    3|         18|
    |Un_M_real_address1                      |   15|          3|    3|          9|
    |Un_M_real_d0                            |   15|          3|   32|         96|
    |Xj_f_M_imag_address0                    |   21|          4|   16|         64|
    |Xj_f_M_imag_d0                          |   15|          3|   32|         96|
    |Xj_f_M_real_address0                    |   21|          4|   16|         64|
    |Xj_f_M_real_d0                          |   15|          3|   32|         96|
    |a_theta_M_imag_address0                 |   27|          5|   11|         55|
    |a_theta_M_imag_d0                       |   15|          3|   32|         96|
    |a_theta_M_real_address0                 |   27|          5|   11|         55|
    |a_theta_M_real_d0                       |   15|          3|   32|         96|
    |ap_NS_fsm                               |  829|        191|    1|        191|
    |complex_M_imag_read_1_reg_1375          |    9|          2|   32|         64|
    |complex_M_imag_read_reg_1316            |    9|          2|   32|         64|
    |complex_M_real_read_1_reg_1387          |    9|          2|   32|         64|
    |complex_M_real_read_reg_1329            |    9|          2|   32|         64|
    |grp_fu_1503_opcode                      |   15|          3|    2|          6|
    |grp_fu_1503_p0                          |   33|          6|   32|        192|
    |grp_fu_1503_p1                          |   27|          5|   32|        160|
    |grp_fu_1507_p0                          |   33|          6|   32|        192|
    |grp_fu_1507_p1                          |   27|          5|   32|        160|
    |grp_fu_1525_p0                          |   21|          4|   32|        128|
    |grp_fu_1525_p1                          |   21|          4|   32|        128|
    |grp_fu_1529_p0                          |   21|          4|   32|        128|
    |grp_fu_1529_p1                          |   21|          4|   32|        128|
    |grp_fu_1533_p0                          |   21|          4|   32|        128|
    |grp_fu_1533_p1                          |   21|          4|   32|        128|
    |grp_fu_1537_p0                          |   21|          4|   32|        128|
    |grp_fu_1537_p1                          |   21|          4|   32|        128|
    |grp_fu_1571_p0                          |   21|          4|   32|        128|
    |grp_fu_1576_p0                          |   27|          5|   64|        320|
    |grp_fu_1576_p1                          |   27|          5|   64|        320|
    |grp_fu_1582_p0                          |   15|          3|   64|        192|
    |grp_fu_1582_p1                          |   15|          3|   64|        192|
    |grp_sin_or_cos_double_s_fu_1444_do_cos  |   15|          3|    1|          3|
    |i50_0_reg_1260                          |    9|          2|    3|          6|
    |i52_0_reg_1283                          |    9|          2|    9|         18|
    |i54_0_reg_1353                          |    9|          2|    9|         18|
    |j44_0_reg_1136                          |    9|          2|   11|         22|
    |j45_0_reg_1148                          |    9|          2|   11|         22|
    |j51_0_reg_1272                          |    9|          2|    3|          6|
    |j53_0_reg_1305                          |    9|          2|    3|          6|
    |jj_0_reg_1159                           |    9|          2|   11|         22|
    |k55_0_reg_1399                          |    9|          2|    3|          6|
    |k_0_reg_1342                            |    9|          2|    3|          6|
    |l46_0_reg_1182                          |    9|          2|    4|          8|
    |l_0_reg_1114                            |    9|          2|    4|          8|
    |n47_0_reg_1193                          |    9|          2|    3|          6|
    |n_0_reg_1125                            |    9|          2|    3|          6|
    |phi_ln185_reg_884                       |    9|          2|   10|         20|
    |phi_ln187_1_reg_907                     |    9|          2|    4|          8|
    |phi_ln187_2_reg_919                     |    9|          2|    2|          4|
    |phi_ln187_reg_895                       |    9|          2|   10|         20|
    |phi_ln188_1_reg_942                     |    9|          2|    2|          4|
    |phi_ln188_reg_930                       |    9|          2|    4|          8|
    |phi_ln189_1_reg_965                     |    9|          2|    2|          4|
    |phi_ln189_reg_953                       |    9|          2|    2|          4|
    |phi_ln190_1_reg_988                     |    9|          2|    2|          4|
    |phi_ln190_reg_976                       |    9|          2|    2|          4|
    |phi_ln191_1_reg_1011                    |    9|          2|    1|          2|
    |phi_ln191_reg_999                       |    9|          2|    2|          4|
    |phi_ln192_1_reg_1034                    |    9|          2|    2|          4|
    |phi_ln192_reg_1022                      |    9|          2|    2|          4|
    |phi_ln193_1_reg_1057                    |    9|          2|    2|          4|
    |phi_ln193_reg_1045                      |    9|          2|    9|         18|
    |phi_ln194_reg_1068                      |    9|          2|    9|         18|
    |phi_ln195_1_reg_1103                    |    9|          2|    9|         18|
    |phi_ln195_reg_1079                      |    9|          2|    2|          4|
    |phi_mul11_reg_1170                      |    9|          2|   16|         32|
    |phi_mul5_reg_1237                       |    9|          2|   11|         22|
    |phi_mul7_reg_1294                       |    9|          2|   17|         34|
    |phi_mul9_reg_1364                       |    9|          2|   17|         34|
    |phi_mul_reg_1091                        |    9|          2|   11|         22|
    |w_M_imag_address0                       |   21|          4|    9|         36|
    |w_M_imag_d0                             |   15|          3|   32|         96|
    |w_M_real_address0                       |   21|          4|    9|         36|
    |w_M_real_d0                             |   15|          3|   32|         96|
    |x48_0_reg_1226                          |    9|          2|    3|          6|
    |x_0_reg_1204                            |    9|          2|    3|          6|
    |y49_0_reg_1249                          |    9|          2|    9|         18|
    |y_0_reg_1215                            |    9|          2|    3|          6|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 2710|        566| 1870|       6528|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |AUU_M_imag_addr_2_reg_3695                    |   11|   0|   11|          0|
    |AUU_M_real_addr_2_reg_3690                    |   11|   0|   11|          0|
    |Un_M_imag_addr_1_reg_3388                     |    2|   0|    3|          1|
    |Un_M_imag_addr_2_reg_3393                     |    2|   0|    3|          1|
    |Un_M_imag_load_2_reg_3596                     |   32|   0|   32|          0|
    |Un_M_imag_load_reg_3607                       |   32|   0|   32|          0|
    |Un_M_real_addr_1_reg_3378                     |    2|   0|    3|          1|
    |Un_M_real_addr_2_reg_3383                     |    2|   0|    3|          1|
    |add_ln1027_1_reg_2974                         |   36|   0|   36|          0|
    |add_ln1027_reg_2964                           |   35|   0|   36|          1|
    |add_ln187_1_reg_2969                          |    4|   0|    4|          0|
    |add_ln187_reg_2959                            |   10|   0|   10|          0|
    |add_ln188_reg_2993                            |    4|   0|    4|          0|
    |add_ln189_reg_3009                            |    2|   0|    2|          0|
    |add_ln190_reg_3025                            |    2|   0|    2|          0|
    |add_ln191_reg_3041                            |    2|   0|    2|          0|
    |add_ln192_reg_3054                            |    2|   0|    2|          0|
    |add_ln193_reg_3070                            |    9|   0|    9|          0|
    |add_ln195_2_reg_3094                          |   11|   0|   11|          0|
    |add_ln195_reg_3099                            |    2|   0|    2|          0|
    |add_ln225_2_reg_3216                          |   17|   0|   17|          0|
    |add_ln230_reg_3231                            |   16|   0|   16|          0|
    |add_ln233_1_reg_3280                          |    7|   0|    7|          0|
    |add_ln248_reg_3439                            |   11|   0|   11|          0|
    |add_ln250_reg_3465                            |   11|   0|   11|          0|
    |add_ln257_reg_3585                            |    6|   0|    6|          0|
    |add_ln260_reg_3659                            |   17|   0|   17|          0|
    |add_ln265_reg_3708                            |    6|   0|    6|          0|
    |add_ln270_reg_3766                            |   17|   0|   17|          0|
    |ap_CS_fsm                                     |  190|   0|  190|          0|
    |complex_M_imag_read_1_reg_1375                |   32|   0|   32|          0|
    |complex_M_imag_read_reg_1316                  |   32|   0|   32|          0|
    |complex_M_imag_writ_reg_3649                  |   32|   0|   32|          0|
    |complex_M_real_read_1_reg_1387                |   32|   0|   32|          0|
    |complex_M_real_read_reg_1329                  |   32|   0|   32|          0|
    |complex_M_real_writ_reg_3644                  |   32|   0|   32|          0|
    |eigval_0_1_fu_264                             |   32|   0|   32|          0|
    |eigval_0_reg_3325                             |   32|   0|   32|          0|
    |eigval_1_1_fu_268                             |   32|   0|   32|          0|
    |eigval_1_reg_3330                             |   32|   0|   32|          0|
    |eigval_2_1_fu_272                             |   32|   0|   32|          0|
    |eigval_2_reg_3335                             |   32|   0|   32|          0|
    |eigval_3_1_fu_276                             |   32|   0|   32|          0|
    |eigval_3_reg_3340                             |   32|   0|   32|          0|
    |grp_Autocorrelation_fu_1483_ap_start_reg      |    1|   0|    1|          0|
    |grp_eig_decompose_fu_1410_ap_start_reg        |    1|   0|    1|          0|
    |grp_fft_fu_1430_ap_start_reg                  |    1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_1444_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_1464_ap_start_reg  |    1|   0|    1|          0|
    |grp_sort_eigval_fu_1491_ap_start_reg          |    1|   0|    1|          0|
    |i50_0_reg_1260                                |    3|   0|    3|          0|
    |i52_0_reg_1283                                |    9|   0|    9|          0|
    |i54_0_reg_1353                                |    9|   0|    9|          0|
    |i_5_reg_3667                                  |    9|   0|    9|          0|
    |i_6_reg_3774                                  |    9|   0|    9|          0|
    |i_reg_3503                                    |    3|   0|    3|          0|
    |icmp_ln241_reg_3421                           |    1|   0|    1|          0|
    |icmp_ln243_reg_3425                           |    1|   0|    1|          0|
    |j44_0_reg_1136                                |   11|   0|   11|          0|
    |j45_0_reg_1148                                |   11|   0|   11|          0|
    |j51_0_reg_1272                                |    3|   0|    3|          0|
    |j53_0_reg_1305                                |    3|   0|    3|          0|
    |j_3_reg_3211                                  |   11|   0|   11|          0|
    |j_4_reg_3560                                  |    3|   0|    3|          0|
    |j_5_reg_3680                                  |    3|   0|    3|          0|
    |j_reg_3198                                    |   11|   0|   11|          0|
    |jj_0_reg_1159                                 |   11|   0|   11|          0|
    |jj_reg_3239                                   |   11|   0|   11|          0|
    |k55_0_reg_1399                                |    3|   0|    3|          0|
    |k_0_reg_1342                                  |    3|   0|    3|          0|
    |k_1_reg_3703                                  |    3|   0|    3|          0|
    |k_reg_3793                                    |    3|   0|    3|          0|
    |l46_0_reg_1182                                |    4|   0|    4|          0|
    |l_0_reg_1114                                  |    4|   0|    4|          0|
    |l_1_reg_3252                                  |    4|   0|    4|          0|
    |l_reg_3118                                    |    4|   0|    4|          0|
    |n47_0_reg_1193                                |    3|   0|    3|          0|
    |n_0_reg_1125                                  |    3|   0|    3|          0|
    |n_1_reg_3184                                  |    3|   0|    3|          0|
    |n_reg_3265                                    |    3|   0|    3|          0|
    |p_r_M_imag_10_reg_3834                        |   32|   0|   32|          0|
    |p_r_M_imag_8_reg_3551                         |   32|   0|   32|          0|
    |p_r_M_imag_reg_3539                           |   32|   0|   32|          0|
    |p_r_M_real_10_reg_3828                        |   32|   0|   32|          0|
    |p_r_M_real_8_reg_3545                         |   32|   0|   32|          0|
    |p_r_M_real_reg_3533                           |   32|   0|   32|          0|
    |p_t_real_4_reg_3601                           |   32|   0|   32|          0|
    |p_t_real_reg_3590                             |   32|   0|   32|          0|
    |phi_ln185_reg_884                             |   10|   0|   10|          0|
    |phi_ln187_1_reg_907                           |    4|   0|    4|          0|
    |phi_ln187_2_reg_919                           |    2|   0|    2|          0|
    |phi_ln187_reg_895                             |   10|   0|   10|          0|
    |phi_ln188_1_reg_942                           |    2|   0|    2|          0|
    |phi_ln188_reg_930                             |    4|   0|    4|          0|
    |phi_ln189_1_reg_965                           |    2|   0|    2|          0|
    |phi_ln189_reg_953                             |    2|   0|    2|          0|
    |phi_ln190_1_reg_988                           |    2|   0|    2|          0|
    |phi_ln190_reg_976                             |    2|   0|    2|          0|
    |phi_ln191_1_reg_1011                          |    1|   0|    1|          0|
    |phi_ln191_reg_999                             |    2|   0|    2|          0|
    |phi_ln192_1_reg_1034                          |    2|   0|    2|          0|
    |phi_ln192_reg_1022                            |    2|   0|    2|          0|
    |phi_ln193_1_reg_1057                          |    2|   0|    2|          0|
    |phi_ln193_reg_1045                            |    9|   0|    9|          0|
    |phi_ln194_reg_1068                            |    9|   0|    9|          0|
    |phi_ln195_1_reg_1103                          |    9|   0|    9|          0|
    |phi_ln195_reg_1079                            |    2|   0|    2|          0|
    |phi_mul11_reg_1170                            |   16|   0|   16|          0|
    |phi_mul5_reg_1237                             |   11|   0|   11|          0|
    |phi_mul7_reg_1294                             |   17|   0|   17|          0|
    |phi_mul9_reg_1364                             |   17|   0|   17|          0|
    |phi_mul_reg_1091                              |   11|   0|   11|          0|
    |reg_1588                                      |   64|   0|   64|          0|
    |reg_1594                                      |   64|   0|   64|          0|
    |reg_1600                                      |   64|   0|   64|          0|
    |reg_1606                                      |   64|   0|   64|          0|
    |reg_1612                                      |   32|   0|   32|          0|
    |reg_1617                                      |   32|   0|   32|          0|
    |reg_1622                                      |   32|   0|   32|          0|
    |reg_1627                                      |   32|   0|   32|          0|
    |reg_1632                                      |   32|   0|   32|          0|
    |reg_1640                                      |   32|   0|   32|          0|
    |reg_1648                                      |   32|   0|   32|          0|
    |reg_1656                                      |   32|   0|   32|          0|
    |sort_index_0_1_fu_280                         |   32|   0|   32|          0|
    |sort_index_0_reg_3345                         |   32|   0|   32|          0|
    |sort_index_1_1_fu_284                         |   32|   0|   32|          0|
    |sort_index_1_reg_3350                         |   32|   0|   32|          0|
    |sort_index_2_1_fu_288                         |   32|   0|   32|          0|
    |sort_index_2_reg_3355                         |   32|   0|   32|          0|
    |sort_index_3_1_fu_292                         |   32|   0|   32|          0|
    |sort_index_3_reg_3360                         |   32|   0|   32|          0|
    |tmp_1_i_i1_reg_3634                           |   32|   0|   32|          0|
    |tmp_2_i_i1_reg_3639                           |   32|   0|   32|          0|
    |tmp_3_reg_3434                                |   64|   0|   64|          0|
    |tmp_6_reg_3485                                |   64|   0|   64|          0|
    |tmp_7_reg_3490                                |   64|   0|   64|          0|
    |tmp_i_i1_108_reg_3629                         |   32|   0|   32|          0|
    |tmp_i_i4_reg_3624                             |   32|   0|   32|          0|
    |trunc_ln250_reg_3452                          |    2|   0|    2|          0|
    |trunc_ln260_reg_3654                          |   12|   0|   12|          0|
    |trunc_ln270_reg_3761                          |   12|   0|   12|          0|
    |w_M_imag_addr_1_reg_3823                      |    9|   0|    9|          0|
    |w_M_imag_load_reg_3861                        |   32|   0|   32|          0|
    |w_M_real_addr_1_reg_3818                      |    9|   0|    9|          0|
    |w_M_real_load_reg_3856                        |   32|   0|   32|          0|
    |x48_0_reg_1226                                |    3|   0|    3|          0|
    |x_0_reg_1204                                  |    3|   0|    3|          0|
    |x_1_reg_3447                                  |    3|   0|    3|          0|
    |x_reg_3368                                    |    3|   0|    3|          0|
    |y49_0_reg_1249                                |    9|   0|    9|          0|
    |y_0_reg_1215                                  |    3|   0|    3|          0|
    |y_1_reg_3406                                  |    3|   0|    3|          0|
    |y_reg_3460                                    |    9|   0|    9|          0|
    |zext_ln219_reg_3128                           |    4|   0|   15|         11|
    |zext_ln220_reg_3189                           |    3|   0|   17|         14|
    |zext_ln221_reg_3123                           |    4|   0|   15|         11|
    |zext_ln232_reg_3257                           |    4|   0|    7|          3|
    |zext_ln233_reg_3244                           |   11|   0|   64|         53|
    |zext_ln242_reg_3373                           |    3|   0|    6|          3|
    |zext_ln257_1_reg_3528                         |    3|   0|    6|          3|
    |zext_ln261_reg_3672                           |    9|   0|   12|          3|
    |zext_ln267_reg_3685                           |    3|   0|    6|          3|
    |zext_ln273_reg_3785                           |    9|   0|   12|          3|
    |zext_ln274_reg_3779                           |    9|   0|   64|         55|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 2827|   0| 2994|        167|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     music    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     music    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     music    | return value |
|ap_done       | out |    1| ap_ctrl_hs |     music    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     music    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     music    | return value |
|X_address0    | out |   16|  ap_memory |       X      |     array    |
|X_ce0         | out |    1|  ap_memory |       X      |     array    |
|X_q0          |  in |   32|  ap_memory |       X      |     array    |
|DOA_src       |  in |   32|   ap_none  |    DOA_src   |    scalar    |
|DOA_interfer  |  in |   32|   ap_none  | DOA_interfer |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 190
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 
5 --> 5 4 3 6 
6 --> 7 
7 --> 7 6 8 
8 --> 9 
9 --> 9 8 10 
10 --> 11 
11 --> 11 10 12 
12 --> 13 
13 --> 13 12 14 
14 --> 15 
15 --> 15 14 16 
16 --> 17 
17 --> 17 16 18 
18 --> 18 19 
19 --> 20 
20 --> 20 19 21 
21 --> 22 28 
22 --> 23 21 
23 --> 24 25 
24 --> 23 
25 --> 26 
26 --> 27 22 
27 --> 26 
28 --> 29 
29 --> 32 30 
30 --> 31 29 
31 --> 30 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 39 37 
37 --> 38 36 
38 --> 37 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 130 
48 --> 49 47 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 48 
130 --> 131 149 
131 --> 132 
132 --> 133 130 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 132 
149 --> 150 167 
150 --> 151 149 
151 --> 152 150 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 151 
167 --> 168 28 
168 --> 169 184 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 168 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 167 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([40960 x float]* %X) nounwind, !map !112"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %DOA_src) nounwind, !map !118"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %DOA_interfer) nounwind, !map !124"   --->   Operation 193 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @music_str) nounwind"   --->   Operation 194 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (3.25ns)   --->   "%FFT_Buffer_M_real = alloca [1024 x float], align 4" [src/music.cpp:185]   --->   Operation 195 'alloca' 'FFT_Buffer_M_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 196 [1/1] (3.25ns)   --->   "%FFT_Buffer_M_imag = alloca [1024 x float], align 4" [src/music.cpp:185]   --->   Operation 196 'alloca' 'FFT_Buffer_M_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 197 [1/1] (3.25ns)   --->   "%Xj_f_M_real = alloca [40960 x float], align 4" [src/music.cpp:187]   --->   Operation 197 'alloca' 'Xj_f_M_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 198 [1/1] (3.25ns)   --->   "%Xj_f_M_imag = alloca [40960 x float], align 4" [src/music.cpp:187]   --->   Operation 198 'alloca' 'Xj_f_M_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 199 [1/1] (3.25ns)   --->   "%Autocorr_Buffer_M_r = alloca [40 x float], align 4" [src/music.cpp:188]   --->   Operation 199 'alloca' 'Autocorr_Buffer_M_r' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 200 [1/1] (3.25ns)   --->   "%Autocorr_Buffer_M_i = alloca [40 x float], align 4" [src/music.cpp:188]   --->   Operation 200 'alloca' 'Autocorr_Buffer_M_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 201 [1/1] (2.32ns)   --->   "%Rx_M_real = alloca [16 x float], align 4" [src/music.cpp:189]   --->   Operation 201 'alloca' 'Rx_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 202 [1/1] (2.32ns)   --->   "%Rx_M_imag = alloca [16 x float], align 4" [src/music.cpp:189]   --->   Operation 202 'alloca' 'Rx_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 203 [1/1] (2.32ns)   --->   "%U_M_real = alloca [16 x float], align 4" [src/music.cpp:190]   --->   Operation 203 'alloca' 'U_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 204 [1/1] (2.32ns)   --->   "%U_M_imag = alloca [16 x float], align 4" [src/music.cpp:190]   --->   Operation 204 'alloca' 'U_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 205 [1/1] (2.32ns)   --->   "%Un_M_real = alloca [8 x float], align 4" [src/music.cpp:191]   --->   Operation 205 'alloca' 'Un_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 206 [1/1] (2.32ns)   --->   "%Un_M_imag = alloca [8 x float], align 4" [src/music.cpp:191]   --->   Operation 206 'alloca' 'Un_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 207 [1/1] (2.32ns)   --->   "%UU_M_real = alloca [16 x float], align 4" [src/music.cpp:192]   --->   Operation 207 'alloca' 'UU_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 208 [1/1] (2.32ns)   --->   "%UU_M_imag = alloca [16 x float], align 4" [src/music.cpp:192]   --->   Operation 208 'alloca' 'UU_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 209 [1/1] (3.25ns)   --->   "%AUU_M_real = alloca [1444 x float], align 4" [src/music.cpp:193]   --->   Operation 209 'alloca' 'AUU_M_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 210 [1/1] (3.25ns)   --->   "%AUU_M_imag = alloca [1444 x float], align 4" [src/music.cpp:193]   --->   Operation 210 'alloca' 'AUU_M_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 211 [1/1] (3.25ns)   --->   "%w_M_real = alloca [361 x float], align 4" [src/music.cpp:194]   --->   Operation 211 'alloca' 'w_M_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 212 [1/1] (3.25ns)   --->   "%w_M_imag = alloca [361 x float], align 4" [src/music.cpp:194]   --->   Operation 212 'alloca' 'w_M_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 213 [1/1] (3.25ns)   --->   "%a_theta_M_real = alloca [1444 x float], align 4" [src/music.cpp:195]   --->   Operation 213 'alloca' 'a_theta_M_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 214 [1/1] (3.25ns)   --->   "%a_theta_M_imag = alloca [1444 x float], align 4" [src/music.cpp:195]   --->   Operation 214 'alloca' 'a_theta_M_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_1 : Operation 215 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 215 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%phi_ln185 = phi i10 [ 0, %0 ], [ %add_ln185, %arrayctor.loop ]" [src/music.cpp:185]   --->   Operation 216 'phi' 'phi_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.73ns)   --->   "%add_ln185 = add i10 %phi_ln185, 1" [src/music.cpp:185]   --->   Operation 217 'add' 'add_ln185' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i10 %phi_ln185 to i64" [src/music.cpp:185]   --->   Operation 218 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%FFT_Buffer_M_real_a = getelementptr [1024 x float]* %FFT_Buffer_M_real, i64 0, i64 %zext_ln185" [src/music.cpp:185]   --->   Operation 219 'getelementptr' 'FFT_Buffer_M_real_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %FFT_Buffer_M_real_a, align 8" [src/music.cpp:185]   --->   Operation 220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%FFT_Buffer_M_imag_a = getelementptr [1024 x float]* %FFT_Buffer_M_imag, i64 0, i64 %zext_ln185" [src/music.cpp:185]   --->   Operation 221 'getelementptr' 'FFT_Buffer_M_imag_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %FFT_Buffer_M_imag_a, align 4" [src/music.cpp:185]   --->   Operation 222 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_2 : Operation 223 [1/1] (1.77ns)   --->   "%icmp_ln185 = icmp eq i10 %phi_ln185, -1" [src/music.cpp:185]   --->   Operation 223 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 224 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %arrayctor.loop8.preheader, label %arrayctor.loop" [src/music.cpp:185]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (1.76ns)   --->   "br label %arrayctor.loop8" [src/music.cpp:187]   --->   Operation 226 'br' <Predicate = (icmp_ln185)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%phi_ln187 = phi i10 [ %add_ln187, %arrayctor.loop89 ], [ 0, %arrayctor.loop8.preheader ]" [src/music.cpp:187]   --->   Operation 227 'phi' 'phi_ln187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.73ns)   --->   "%add_ln187 = add i10 %phi_ln187, 1" [src/music.cpp:187]   --->   Operation 228 'add' 'add_ln187' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_35 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %phi_ln187, i3 0)" [src/music.cpp:187]   --->   Operation 229 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i13 %tmp_35 to i36" [src/music.cpp:187]   --->   Operation 230 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %phi_ln187, i1 false)" [src/music.cpp:187]   --->   Operation 231 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i11 %tmp_36 to i36" [src/music.cpp:187]   --->   Operation 232 'zext' 'zext_ln1027_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (1.67ns)   --->   "%add_ln1027 = add i36 %zext_ln1027, %zext_ln1027_2" [src/music.cpp:187]   --->   Operation 233 'add' 'add_ln1027' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 234 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.76ns)   --->   "br label %arrayctor.loop11"   --->   Operation 235 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%phi_ln187_1 = phi i4 [ 0, %arrayctor.loop8 ], [ %add_ln187_1, %arrayctor.loop1112 ]" [src/music.cpp:187]   --->   Operation 236 'phi' 'phi_ln187_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (1.73ns)   --->   "%add_ln187_1 = add i4 %phi_ln187_1, 1" [src/music.cpp:187]   --->   Operation 237 'add' 'add_ln187_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1027_9 = zext i4 %phi_ln187_1 to i36" [src/music.cpp:187]   --->   Operation 238 'zext' 'zext_ln1027_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (1.81ns)   --->   "%add_ln1027_1 = add i36 %zext_ln1027_9, %add_ln1027" [src/music.cpp:187]   --->   Operation 239 'add' 'add_ln1027_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 240 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (1.76ns)   --->   "br label %arrayctor.loop14"   --->   Operation 241 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%phi_ln187_2 = phi i2 [ 0, %arrayctor.loop11 ], [ %add_ln187_2, %arrayctor.loop14 ]" [src/music.cpp:187]   --->   Operation 242 'phi' 'phi_ln187_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (1.56ns)   --->   "%add_ln187_2 = add i2 %phi_ln187_2, 1" [src/music.cpp:187]   --->   Operation 243 'add' 'add_ln187_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_37 = call i38 @_ssdm_op_BitConcatenate.i38.i36.i2(i36 %add_ln1027_1, i2 %phi_ln187_2)" [src/music.cpp:187]   --->   Operation 244 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1027_10 = zext i38 %tmp_37 to i64" [src/music.cpp:187]   --->   Operation 245 'zext' 'zext_ln1027_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%Xj_f_M_real_addr = getelementptr [40960 x float]* %Xj_f_M_real, i64 0, i64 %zext_ln1027_10" [src/music.cpp:187]   --->   Operation 246 'getelementptr' 'Xj_f_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%Xj_f_M_imag_addr = getelementptr [40960 x float]* %Xj_f_M_imag, i64 0, i64 %zext_ln1027_10" [src/music.cpp:187]   --->   Operation 247 'getelementptr' 'Xj_f_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %Xj_f_M_real_addr, align 8" [src/music.cpp:187]   --->   Operation 248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_5 : Operation 249 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %Xj_f_M_imag_addr, align 4" [src/music.cpp:187]   --->   Operation 249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_5 : Operation 250 [1/1] (0.95ns)   --->   "%icmp_ln187 = icmp eq i2 %phi_ln187_2, -1" [src/music.cpp:187]   --->   Operation 250 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 251 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %arrayctor.loop1112, label %arrayctor.loop14" [src/music.cpp:187]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (1.30ns)   --->   "%icmp_ln187_1 = icmp eq i4 %phi_ln187_1, -7" [src/music.cpp:187]   --->   Operation 253 'icmp' 'icmp_ln187_1' <Predicate = (icmp_ln187)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187_1, label %arrayctor.loop89, label %arrayctor.loop11" [src/music.cpp:187]   --->   Operation 254 'br' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (1.77ns)   --->   "%icmp_ln187_2 = icmp eq i10 %phi_ln187, -1" [src/music.cpp:187]   --->   Operation 255 'icmp' 'icmp_ln187_2' <Predicate = (icmp_ln187 & icmp_ln187_1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187_2, label %arrayctor.loop15.preheader, label %arrayctor.loop8" [src/music.cpp:187]   --->   Operation 256 'br' <Predicate = (icmp_ln187 & icmp_ln187_1)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (1.76ns)   --->   "br label %arrayctor.loop15" [src/music.cpp:188]   --->   Operation 257 'br' <Predicate = (icmp_ln187 & icmp_ln187_1 & icmp_ln187_2)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%phi_ln188 = phi i4 [ %add_ln188, %arrayctor.loop1516 ], [ 0, %arrayctor.loop15.preheader ]" [src/music.cpp:188]   --->   Operation 258 'phi' 'phi_ln188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (1.73ns)   --->   "%add_ln188 = add i4 %phi_ln188, 1" [src/music.cpp:188]   --->   Operation 259 'add' 'add_ln188' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 260 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (1.76ns)   --->   "br label %arrayctor.loop18"   --->   Operation 261 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%phi_ln188_1 = phi i2 [ 0, %arrayctor.loop15 ], [ %add_ln188_1, %arrayctor.loop18 ]" [src/music.cpp:188]   --->   Operation 262 'phi' 'phi_ln188_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (1.56ns)   --->   "%add_ln188_1 = add i2 %phi_ln188_1, 1" [src/music.cpp:188]   --->   Operation 263 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_38 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %phi_ln188, i2 %phi_ln188_1)" [src/music.cpp:188]   --->   Operation 264 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i6 %tmp_38 to i64" [src/music.cpp:188]   --->   Operation 265 'zext' 'zext_ln1027_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%Autocorr_Buffer_M_r_1 = getelementptr [40 x float]* %Autocorr_Buffer_M_r, i64 0, i64 %zext_ln1027_3" [src/music.cpp:188]   --->   Operation 266 'getelementptr' 'Autocorr_Buffer_M_r_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%Autocorr_Buffer_M_i_1 = getelementptr [40 x float]* %Autocorr_Buffer_M_i, i64 0, i64 %zext_ln1027_3" [src/music.cpp:188]   --->   Operation 267 'getelementptr' 'Autocorr_Buffer_M_i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %Autocorr_Buffer_M_r_1, align 8" [src/music.cpp:188]   --->   Operation 268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_7 : Operation 269 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %Autocorr_Buffer_M_i_1, align 4" [src/music.cpp:188]   --->   Operation 269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_7 : Operation 270 [1/1] (0.95ns)   --->   "%icmp_ln188 = icmp eq i2 %phi_ln188_1, -1" [src/music.cpp:188]   --->   Operation 270 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 271 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %icmp_ln188, label %arrayctor.loop1516, label %arrayctor.loop18" [src/music.cpp:188]   --->   Operation 272 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (1.30ns)   --->   "%icmp_ln188_1 = icmp eq i4 %phi_ln188, -7" [src/music.cpp:188]   --->   Operation 273 'icmp' 'icmp_ln188_1' <Predicate = (icmp_ln188)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %icmp_ln188_1, label %arrayctor.loop19.preheader, label %arrayctor.loop15" [src/music.cpp:188]   --->   Operation 274 'br' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (1.76ns)   --->   "br label %arrayctor.loop19" [src/music.cpp:189]   --->   Operation 275 'br' <Predicate = (icmp_ln188 & icmp_ln188_1)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%phi_ln189 = phi i2 [ %add_ln189, %arrayctor.loop1920 ], [ 0, %arrayctor.loop19.preheader ]" [src/music.cpp:189]   --->   Operation 276 'phi' 'phi_ln189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (1.56ns)   --->   "%add_ln189 = add i2 %phi_ln189, 1" [src/music.cpp:189]   --->   Operation 277 'add' 'add_ln189' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 278 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (1.76ns)   --->   "br label %arrayctor.loop22"   --->   Operation 279 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%phi_ln189_1 = phi i2 [ 0, %arrayctor.loop19 ], [ %add_ln189_1, %arrayctor.loop22 ]" [src/music.cpp:189]   --->   Operation 280 'phi' 'phi_ln189_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (1.56ns)   --->   "%add_ln189_1 = add i2 %phi_ln189_1, 1" [src/music.cpp:189]   --->   Operation 281 'add' 'add_ln189_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_39 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln189, i2 %phi_ln189_1)" [src/music.cpp:189]   --->   Operation 282 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1027_4 = zext i4 %tmp_39 to i64" [src/music.cpp:189]   --->   Operation 283 'zext' 'zext_ln1027_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%Rx_M_real_addr = getelementptr [16 x float]* %Rx_M_real, i64 0, i64 %zext_ln1027_4" [src/music.cpp:189]   --->   Operation 284 'getelementptr' 'Rx_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%Rx_M_imag_addr = getelementptr [16 x float]* %Rx_M_imag, i64 0, i64 %zext_ln1027_4" [src/music.cpp:189]   --->   Operation 285 'getelementptr' 'Rx_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Rx_M_real_addr, align 8" [src/music.cpp:189]   --->   Operation 286 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_9 : Operation 287 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Rx_M_imag_addr, align 4" [src/music.cpp:189]   --->   Operation 287 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_9 : Operation 288 [1/1] (0.95ns)   --->   "%icmp_ln189 = icmp eq i2 %phi_ln189_1, -1" [src/music.cpp:189]   --->   Operation 288 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 289 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %arrayctor.loop1920, label %arrayctor.loop22" [src/music.cpp:189]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.95ns)   --->   "%icmp_ln189_1 = icmp eq i2 %phi_ln189, -1" [src/music.cpp:189]   --->   Operation 291 'icmp' 'icmp_ln189_1' <Predicate = (icmp_ln189)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189_1, label %arrayctor.loop23.preheader, label %arrayctor.loop19" [src/music.cpp:189]   --->   Operation 292 'br' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (1.76ns)   --->   "br label %arrayctor.loop23" [src/music.cpp:190]   --->   Operation 293 'br' <Predicate = (icmp_ln189 & icmp_ln189_1)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%phi_ln190 = phi i2 [ %add_ln190, %arrayctor.loop2324 ], [ 0, %arrayctor.loop23.preheader ]" [src/music.cpp:190]   --->   Operation 294 'phi' 'phi_ln190' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (1.56ns)   --->   "%add_ln190 = add i2 %phi_ln190, 1" [src/music.cpp:190]   --->   Operation 295 'add' 'add_ln190' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 296 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (1.76ns)   --->   "br label %arrayctor.loop26"   --->   Operation 297 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%phi_ln190_1 = phi i2 [ 0, %arrayctor.loop23 ], [ %add_ln190_1, %arrayctor.loop26 ]" [src/music.cpp:190]   --->   Operation 298 'phi' 'phi_ln190_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (1.56ns)   --->   "%add_ln190_1 = add i2 %phi_ln190_1, 1" [src/music.cpp:190]   --->   Operation 299 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_40 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln190, i2 %phi_ln190_1)" [src/music.cpp:190]   --->   Operation 300 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1027_5 = zext i4 %tmp_40 to i64" [src/music.cpp:190]   --->   Operation 301 'zext' 'zext_ln1027_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%U_M_real_addr = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln1027_5" [src/music.cpp:190]   --->   Operation 302 'getelementptr' 'U_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%U_M_imag_addr = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln1027_5" [src/music.cpp:190]   --->   Operation 303 'getelementptr' 'U_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %U_M_real_addr, align 8" [src/music.cpp:190]   --->   Operation 304 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_11 : Operation 305 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %U_M_imag_addr, align 4" [src/music.cpp:190]   --->   Operation 305 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_11 : Operation 306 [1/1] (0.95ns)   --->   "%icmp_ln190 = icmp eq i2 %phi_ln190_1, -1" [src/music.cpp:190]   --->   Operation 306 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 307 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln190, label %arrayctor.loop2324, label %arrayctor.loop26" [src/music.cpp:190]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.95ns)   --->   "%icmp_ln190_1 = icmp eq i2 %phi_ln190, -1" [src/music.cpp:190]   --->   Operation 309 'icmp' 'icmp_ln190_1' <Predicate = (icmp_ln190)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "br i1 %icmp_ln190_1, label %arrayctor.loop27.preheader, label %arrayctor.loop23" [src/music.cpp:190]   --->   Operation 310 'br' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (1.76ns)   --->   "br label %arrayctor.loop27" [src/music.cpp:191]   --->   Operation 311 'br' <Predicate = (icmp_ln190 & icmp_ln190_1)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%phi_ln191 = phi i2 [ %add_ln191, %arrayctor.loop2728 ], [ 0, %arrayctor.loop27.preheader ]" [src/music.cpp:191]   --->   Operation 312 'phi' 'phi_ln191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (1.56ns)   --->   "%add_ln191 = add i2 %phi_ln191, 1" [src/music.cpp:191]   --->   Operation 313 'add' 'add_ln191' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 314 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (1.76ns)   --->   "br label %arrayctor.loop30"   --->   Operation 315 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%phi_ln191_1 = phi i1 [ false, %arrayctor.loop27 ], [ %xor_ln191, %arrayctor.loop30 ]" [src/music.cpp:191]   --->   Operation 316 'phi' 'phi_ln191_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.97ns)   --->   "%xor_ln191 = xor i1 %phi_ln191_1, true" [src/music.cpp:191]   --->   Operation 317 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_41 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %phi_ln191, i1 %phi_ln191_1)" [src/music.cpp:191]   --->   Operation 318 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln1027_6 = zext i3 %tmp_41 to i64" [src/music.cpp:191]   --->   Operation 319 'zext' 'zext_ln1027_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%Un_M_real_addr = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln1027_6" [src/music.cpp:191]   --->   Operation 320 'getelementptr' 'Un_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%Un_M_imag_addr = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln1027_6" [src/music.cpp:191]   --->   Operation 321 'getelementptr' 'Un_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Un_M_real_addr, align 8" [src/music.cpp:191]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_13 : Operation 323 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Un_M_imag_addr, align 4" [src/music.cpp:191]   --->   Operation 323 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 324 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "br i1 %phi_ln191_1, label %arrayctor.loop2728, label %arrayctor.loop30" [src/music.cpp:191]   --->   Operation 325 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.95ns)   --->   "%icmp_ln191 = icmp eq i2 %phi_ln191, -1" [src/music.cpp:191]   --->   Operation 326 'icmp' 'icmp_ln191' <Predicate = (phi_ln191_1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %icmp_ln191, label %arrayctor.loop31.preheader, label %arrayctor.loop27" [src/music.cpp:191]   --->   Operation 327 'br' <Predicate = (phi_ln191_1)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (1.76ns)   --->   "br label %arrayctor.loop31" [src/music.cpp:192]   --->   Operation 328 'br' <Predicate = (phi_ln191_1 & icmp_ln191)> <Delay = 1.76>

State 14 <SV = 13> <Delay = 1.76>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%phi_ln192 = phi i2 [ %add_ln192, %arrayctor.loop3132 ], [ 0, %arrayctor.loop31.preheader ]" [src/music.cpp:192]   --->   Operation 329 'phi' 'phi_ln192' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (1.56ns)   --->   "%add_ln192 = add i2 %phi_ln192, 1" [src/music.cpp:192]   --->   Operation 330 'add' 'add_ln192' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 331 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (1.76ns)   --->   "br label %arrayctor.loop34"   --->   Operation 332 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%phi_ln192_1 = phi i2 [ 0, %arrayctor.loop31 ], [ %add_ln192_1, %arrayctor.loop34 ]" [src/music.cpp:192]   --->   Operation 333 'phi' 'phi_ln192_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (1.56ns)   --->   "%add_ln192_1 = add i2 %phi_ln192_1, 1" [src/music.cpp:192]   --->   Operation 334 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_42 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln192, i2 %phi_ln192_1)" [src/music.cpp:192]   --->   Operation 335 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln1027_7 = zext i4 %tmp_42 to i64" [src/music.cpp:192]   --->   Operation 336 'zext' 'zext_ln1027_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%UU_M_real_addr = getelementptr [16 x float]* %UU_M_real, i64 0, i64 %zext_ln1027_7" [src/music.cpp:192]   --->   Operation 337 'getelementptr' 'UU_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%UU_M_imag_addr = getelementptr [16 x float]* %UU_M_imag, i64 0, i64 %zext_ln1027_7" [src/music.cpp:192]   --->   Operation 338 'getelementptr' 'UU_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %UU_M_real_addr, align 8" [src/music.cpp:192]   --->   Operation 339 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_15 : Operation 340 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %UU_M_imag_addr, align 4" [src/music.cpp:192]   --->   Operation 340 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_15 : Operation 341 [1/1] (0.95ns)   --->   "%icmp_ln192 = icmp eq i2 %phi_ln192_1, -1" [src/music.cpp:192]   --->   Operation 341 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 342 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (0.00ns)   --->   "br i1 %icmp_ln192, label %arrayctor.loop3132, label %arrayctor.loop34" [src/music.cpp:192]   --->   Operation 343 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (0.95ns)   --->   "%icmp_ln192_1 = icmp eq i2 %phi_ln192, -1" [src/music.cpp:192]   --->   Operation 344 'icmp' 'icmp_ln192_1' <Predicate = (icmp_ln192)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "br i1 %icmp_ln192_1, label %arrayctor.loop35.preheader, label %arrayctor.loop31" [src/music.cpp:192]   --->   Operation 345 'br' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (1.76ns)   --->   "br label %arrayctor.loop35" [src/music.cpp:193]   --->   Operation 346 'br' <Predicate = (icmp_ln192 & icmp_ln192_1)> <Delay = 1.76>

State 16 <SV = 15> <Delay = 1.82>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%phi_ln193 = phi i9 [ %add_ln193, %arrayctor.loop3536 ], [ 0, %arrayctor.loop35.preheader ]" [src/music.cpp:193]   --->   Operation 347 'phi' 'phi_ln193' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (1.82ns)   --->   "%add_ln193 = add i9 %phi_ln193, 1" [src/music.cpp:193]   --->   Operation 348 'add' 'add_ln193' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)"   --->   Operation 349 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (1.76ns)   --->   "br label %arrayctor.loop38"   --->   Operation 350 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%phi_ln193_1 = phi i2 [ 0, %arrayctor.loop35 ], [ %add_ln193_1, %arrayctor.loop38 ]" [src/music.cpp:193]   --->   Operation 351 'phi' 'phi_ln193_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (1.56ns)   --->   "%add_ln193_1 = add i2 %phi_ln193_1, 1" [src/music.cpp:193]   --->   Operation 352 'add' 'add_ln193_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %phi_ln193, i2 %phi_ln193_1)" [src/music.cpp:193]   --->   Operation 353 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1027_8 = zext i11 %tmp_43 to i64" [src/music.cpp:193]   --->   Operation 354 'zext' 'zext_ln1027_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%AUU_M_real_addr = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln1027_8" [src/music.cpp:193]   --->   Operation 355 'getelementptr' 'AUU_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%AUU_M_imag_addr = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln1027_8" [src/music.cpp:193]   --->   Operation 356 'getelementptr' 'AUU_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %AUU_M_real_addr, align 8" [src/music.cpp:193]   --->   Operation 357 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_17 : Operation 358 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %AUU_M_imag_addr, align 4" [src/music.cpp:193]   --->   Operation 358 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_17 : Operation 359 [1/1] (0.95ns)   --->   "%icmp_ln193 = icmp eq i2 %phi_ln193_1, -1" [src/music.cpp:193]   --->   Operation 359 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 360 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %arrayctor.loop3536, label %arrayctor.loop38" [src/music.cpp:193]   --->   Operation 361 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (1.66ns)   --->   "%icmp_ln193_1 = icmp eq i9 %phi_ln193, -152" [src/music.cpp:193]   --->   Operation 362 'icmp' 'icmp_ln193_1' <Predicate = (icmp_ln193)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193_1, label %arrayctor.loop39.preheader, label %arrayctor.loop35" [src/music.cpp:193]   --->   Operation 363 'br' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (1.76ns)   --->   "br label %arrayctor.loop39" [src/music.cpp:194]   --->   Operation 364 'br' <Predicate = (icmp_ln193 & icmp_ln193_1)> <Delay = 1.76>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 365 [1/1] (0.00ns)   --->   "%phi_ln194 = phi i9 [ %add_ln194, %arrayctor.loop39 ], [ 0, %arrayctor.loop39.preheader ]" [src/music.cpp:194]   --->   Operation 365 'phi' 'phi_ln194' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 366 [1/1] (1.82ns)   --->   "%add_ln194 = add i9 %phi_ln194, 1" [src/music.cpp:194]   --->   Operation 366 'add' 'add_ln194' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i9 %phi_ln194 to i64" [src/music.cpp:194]   --->   Operation 367 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 368 [1/1] (0.00ns)   --->   "%w_M_real_addr = getelementptr [361 x float]* %w_M_real, i64 0, i64 %zext_ln194" [src/music.cpp:194]   --->   Operation 368 'getelementptr' 'w_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 369 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %w_M_real_addr, align 8" [src/music.cpp:194]   --->   Operation 369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_18 : Operation 370 [1/1] (0.00ns)   --->   "%w_M_imag_addr = getelementptr [361 x float]* %w_M_imag, i64 0, i64 %zext_ln194" [src/music.cpp:194]   --->   Operation 370 'getelementptr' 'w_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 371 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %w_M_imag_addr, align 4" [src/music.cpp:194]   --->   Operation 371 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_18 : Operation 372 [1/1] (1.66ns)   --->   "%icmp_ln194 = icmp eq i9 %phi_ln194, -152" [src/music.cpp:194]   --->   Operation 372 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)"   --->   Operation 373 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 374 [1/1] (0.00ns)   --->   "br i1 %icmp_ln194, label %arrayctor.loop40.preheader, label %arrayctor.loop39" [src/music.cpp:194]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 375 [1/1] (1.76ns)   --->   "br label %arrayctor.loop40" [src/music.cpp:195]   --->   Operation 375 'br' <Predicate = (icmp_ln194)> <Delay = 1.76>

State 19 <SV = 18> <Delay = 1.76>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%phi_ln195 = phi i2 [ %add_ln195, %arrayctor.loop4041 ], [ 0, %arrayctor.loop40.preheader ]" [src/music.cpp:195]   --->   Operation 376 'phi' 'phi_ln195' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ %add_ln195_2, %arrayctor.loop4041 ], [ 0, %arrayctor.loop40.preheader ]" [src/music.cpp:195]   --->   Operation 377 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (1.63ns)   --->   "%add_ln195_2 = add i11 %phi_mul, 361" [src/music.cpp:195]   --->   Operation 378 'add' 'add_ln195_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [1/1] (1.56ns)   --->   "%add_ln195 = add i2 %phi_ln195, 1" [src/music.cpp:195]   --->   Operation 379 'add' 'add_ln195' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 380 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (1.76ns)   --->   "br label %arrayctor.loop43"   --->   Operation 381 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 19> <Delay = 4.89>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%phi_ln195_1 = phi i9 [ 0, %arrayctor.loop40 ], [ %add_ln195_1, %arrayctor.loop43 ]" [src/music.cpp:195]   --->   Operation 382 'phi' 'phi_ln195_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (1.82ns)   --->   "%add_ln195_1 = add i9 %phi_ln195_1, 1" [src/music.cpp:195]   --->   Operation 383 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1027_11 = zext i9 %phi_ln195_1 to i11" [src/music.cpp:195]   --->   Operation 384 'zext' 'zext_ln1027_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (1.63ns)   --->   "%add_ln1027_2 = add i11 %phi_mul, %zext_ln1027_11" [src/music.cpp:195]   --->   Operation 385 'add' 'add_ln1027_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1027_12 = zext i11 %add_ln1027_2 to i64" [src/music.cpp:195]   --->   Operation 386 'zext' 'zext_ln1027_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 387 [1/1] (0.00ns)   --->   "%a_theta_M_real_addr = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln1027_12" [src/music.cpp:195]   --->   Operation 387 'getelementptr' 'a_theta_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%a_theta_M_imag_addr = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln1027_12" [src/music.cpp:195]   --->   Operation 388 'getelementptr' 'a_theta_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %a_theta_M_real_addr, align 8" [src/music.cpp:195]   --->   Operation 389 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_20 : Operation 390 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %a_theta_M_imag_addr, align 4" [src/music.cpp:195]   --->   Operation 390 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_20 : Operation 391 [1/1] (1.66ns)   --->   "%icmp_ln195 = icmp eq i9 %phi_ln195_1, -152" [src/music.cpp:195]   --->   Operation 391 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)"   --->   Operation 392 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "br i1 %icmp_ln195, label %arrayctor.loop4041, label %arrayctor.loop43" [src/music.cpp:195]   --->   Operation 393 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (0.95ns)   --->   "%icmp_ln195_1 = icmp eq i2 %phi_ln195, -1" [src/music.cpp:195]   --->   Operation 394 'icmp' 'icmp_ln195_1' <Predicate = (icmp_ln195)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "br i1 %icmp_ln195_1, label %.preheader14.preheader, label %arrayctor.loop40" [src/music.cpp:195]   --->   Operation 395 'br' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (1.76ns)   --->   "br label %.preheader14" [src/music.cpp:218]   --->   Operation 396 'br' <Predicate = (icmp_ln195 & icmp_ln195_1)> <Delay = 1.76>

State 21 <SV = 20> <Delay = 1.76>
ST_21 : Operation 397 [1/1] (0.00ns)   --->   "%l_0 = phi i4 [ %l, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 397 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 398 [1/1] (1.30ns)   --->   "%icmp_ln218 = icmp eq i4 %l_0, -6" [src/music.cpp:218]   --->   Operation 398 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 399 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (1.73ns)   --->   "%l = add i4 %l_0, 1" [src/music.cpp:218]   --->   Operation 400 'add' 'l' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %.preheader11.preheader, label %.preheader13.preheader" [src/music.cpp:218]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %l_0, i10 0)" [src/music.cpp:221]   --->   Operation 402 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i14 %shl_ln to i15" [src/music.cpp:221]   --->   Operation 403 'zext' 'zext_ln221' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i4 %l_0 to i15" [src/music.cpp:219]   --->   Operation 404 'zext' 'zext_ln219' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 405 [1/1] (1.76ns)   --->   "br label %.preheader13" [src/music.cpp:219]   --->   Operation 405 'br' <Predicate = (!icmp_ln218)> <Delay = 1.76>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%eigval_0_1 = alloca float"   --->   Operation 406 'alloca' 'eigval_0_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%eigval_1_1 = alloca float"   --->   Operation 407 'alloca' 'eigval_1_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%eigval_2_1 = alloca float"   --->   Operation 408 'alloca' 'eigval_2_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%eigval_3_1 = alloca float"   --->   Operation 409 'alloca' 'eigval_3_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 410 [1/1] (0.00ns)   --->   "%sort_index_0_1 = alloca i32"   --->   Operation 410 'alloca' 'sort_index_0_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%sort_index_1_1 = alloca i32"   --->   Operation 411 'alloca' 'sort_index_1_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%sort_index_2_1 = alloca i32"   --->   Operation 412 'alloca' 'sort_index_2_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%sort_index_3_1 = alloca i32"   --->   Operation 413 'alloca' 'sort_index_3_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 414 [1/1] (1.76ns)   --->   "br label %.preheader11" [src/music.cpp:230]   --->   Operation 414 'br' <Predicate = (icmp_ln218)> <Delay = 1.76>

State 22 <SV = 21> <Delay = 1.76>
ST_22 : Operation 415 [1/1] (0.00ns)   --->   "%n_0 = phi i3 [ 0, %.preheader13.preheader ], [ %n_1, %.preheader13.loopexit ]"   --->   Operation 415 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 416 [1/1] (1.13ns)   --->   "%icmp_ln219 = icmp eq i3 %n_0, -4" [src/music.cpp:219]   --->   Operation 416 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 417 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 418 [1/1] (1.65ns)   --->   "%n_1 = add i3 %n_0, 1" [src/music.cpp:219]   --->   Operation 418 'add' 'n_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %.preheader14.loopexit, label %.preheader12.preheader" [src/music.cpp:219]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i3 %n_0 to i17" [src/music.cpp:220]   --->   Operation 420 'zext' 'zext_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (1.76ns)   --->   "br label %.preheader12" [src/music.cpp:220]   --->   Operation 421 'br' <Predicate = (!icmp_ln219)> <Delay = 1.76>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 422 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.17>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%j44_0 = phi i11 [ %j, %1 ], [ 0, %.preheader12.preheader ]"   --->   Operation 423 'phi' 'j44_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (1.88ns)   --->   "%icmp_ln220 = icmp eq i11 %j44_0, -1024" [src/music.cpp:220]   --->   Operation 424 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 425 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (1.63ns)   --->   "%j = add i11 %j44_0, 1" [src/music.cpp:220]   --->   Operation 426 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %2, label %1" [src/music.cpp:220]   --->   Operation 427 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln221)   --->   "%xor_ln221 = xor i11 %j44_0, -1024" [src/music.cpp:221]   --->   Operation 428 'xor' 'xor_ln221' <Predicate = (!icmp_ln220)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln221)   --->   "%sext_ln221 = sext i11 %xor_ln221 to i15" [src/music.cpp:221]   --->   Operation 429 'sext' 'sext_ln221' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_23 : Operation 430 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln221 = add i15 %sext_ln221, %zext_ln221" [src/music.cpp:221]   --->   Operation 430 'add' 'add_ln221' <Predicate = (!icmp_ln220)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_30 = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %add_ln221, i2 0)" [src/music.cpp:221]   --->   Operation 431 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_23 : Operation 432 [1/1] (2.10ns)   --->   "%add_ln221_1 = add i17 %zext_ln220, %tmp_30" [src/music.cpp:221]   --->   Operation 432 'add' 'add_ln221_1' <Predicate = (!icmp_ln220)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln221_1 = sext i17 %add_ln221_1 to i64" [src/music.cpp:221]   --->   Operation 433 'sext' 'sext_ln221_1' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%X_addr = getelementptr [40960 x float]* %X, i64 0, i64 %sext_ln221_1" [src/music.cpp:221]   --->   Operation 434 'getelementptr' 'X_addr' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_23 : Operation 435 [2/2] (3.25ns)   --->   "%X_load = load float* %X_addr, align 4" [src/music.cpp:221]   --->   Operation 435 'load' 'X_load' <Predicate = (!icmp_ln220)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_23 : Operation 436 [2/2] (0.00ns)   --->   "call fastcc void @fft([1024 x float]* %FFT_Buffer_M_real, [1024 x float]* %FFT_Buffer_M_imag) nounwind" [src/music.cpp:223]   --->   Operation 436 'call' <Predicate = (icmp_ln220)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.50>
ST_24 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i11 %j44_0 to i64" [src/music.cpp:221]   --->   Operation 437 'zext' 'zext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 438 [1/2] (3.25ns)   --->   "%X_load = load float* %X_addr, align 4" [src/music.cpp:221]   --->   Operation 438 'load' 'X_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%FFT_Buffer_M_real_a_1 = getelementptr [1024 x float]* %FFT_Buffer_M_real, i64 0, i64 %zext_ln221_1" [src/music.cpp:221]   --->   Operation 439 'getelementptr' 'FFT_Buffer_M_real_a_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (3.25ns)   --->   "store float %X_load, float* %FFT_Buffer_M_real_a_1, align 8" [src/music.cpp:221]   --->   Operation 440 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "%FFT_Buffer_M_imag_a_1 = getelementptr [1024 x float]* %FFT_Buffer_M_imag, i64 0, i64 %zext_ln221_1" [src/music.cpp:221]   --->   Operation 441 'getelementptr' 'FFT_Buffer_M_imag_a_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %FFT_Buffer_M_imag_a_1, align 4" [src/music.cpp:221]   --->   Operation 442 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "br label %.preheader12" [src/music.cpp:220]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 23> <Delay = 1.76>
ST_25 : Operation 444 [1/2] (0.00ns)   --->   "call fastcc void @fft([1024 x float]* %FFT_Buffer_M_real, [1024 x float]* %FFT_Buffer_M_imag) nounwind" [src/music.cpp:223]   --->   Operation 444 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 445 [1/1] (1.76ns)   --->   "br label %3" [src/music.cpp:224]   --->   Operation 445 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 24> <Delay = 5.98>
ST_26 : Operation 446 [1/1] (0.00ns)   --->   "%j45_0 = phi i11 [ 0, %2 ], [ %j_3, %4 ]"   --->   Operation 446 'phi' 'j45_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 447 [1/1] (1.88ns)   --->   "%icmp_ln224 = icmp eq i11 %j45_0, -1024" [src/music.cpp:224]   --->   Operation 447 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 448 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 449 [1/1] (1.63ns)   --->   "%j_3 = add i11 %j45_0, 1" [src/music.cpp:224]   --->   Operation 449 'add' 'j_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 450 [1/1] (0.00ns)   --->   "br i1 %icmp_ln224, label %.preheader13.loopexit, label %4" [src/music.cpp:224]   --->   Operation 450 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i11 %j45_0 to i64" [src/music.cpp:225]   --->   Operation 451 'zext' 'zext_ln225' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_26 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %j45_0, i3 0)" [src/music.cpp:225]   --->   Operation 452 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_26 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i14 %tmp_34 to i15" [src/music.cpp:225]   --->   Operation 453 'zext' 'zext_ln225_1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_26 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_44 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %j45_0, i1 false)" [src/music.cpp:225]   --->   Operation 454 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_26 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i12 %tmp_44 to i15" [src/music.cpp:225]   --->   Operation 455 'zext' 'zext_ln225_2' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_26 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln225 = add i15 %zext_ln225_2, %zext_ln225_1" [src/music.cpp:225]   --->   Operation 456 'add' 'add_ln225' <Predicate = (!icmp_ln224)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 457 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln225_1 = add i15 %add_ln225, %zext_ln219" [src/music.cpp:225]   --->   Operation 457 'add' 'add_ln225_1' <Predicate = (!icmp_ln224)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_57_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %add_ln225_1, i2 0)" [src/music.cpp:225]   --->   Operation 458 'bitconcatenate' 'tmp_57_cast' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_26 : Operation 459 [1/1] (2.10ns)   --->   "%add_ln225_2 = add i17 %tmp_57_cast, %zext_ln220" [src/music.cpp:225]   --->   Operation 459 'add' 'add_ln225_2' <Predicate = (!icmp_ln224)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 460 [1/1] (0.00ns)   --->   "%FFT_Buffer_M_real_a_2 = getelementptr [1024 x float]* %FFT_Buffer_M_real, i64 0, i64 %zext_ln225" [src/music.cpp:225]   --->   Operation 460 'getelementptr' 'FFT_Buffer_M_real_a_2' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_26 : Operation 461 [2/2] (3.25ns)   --->   "%FFT_Buffer_M_real_l = load float* %FFT_Buffer_M_real_a_2, align 8" [src/music.cpp:225]   --->   Operation 461 'load' 'FFT_Buffer_M_real_l' <Predicate = (!icmp_ln224)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_26 : Operation 462 [1/1] (0.00ns)   --->   "%FFT_Buffer_M_imag_a_2 = getelementptr [1024 x float]* %FFT_Buffer_M_imag, i64 0, i64 %zext_ln225" [src/music.cpp:225]   --->   Operation 462 'getelementptr' 'FFT_Buffer_M_imag_a_2' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_26 : Operation 463 [2/2] (3.25ns)   --->   "%FFT_Buffer_M_imag_l = load float* %FFT_Buffer_M_imag_a_2, align 4" [src/music.cpp:225]   --->   Operation 463 'load' 'FFT_Buffer_M_imag_l' <Predicate = (!icmp_ln224)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_26 : Operation 464 [1/1] (0.00ns)   --->   "br label %.preheader13"   --->   Operation 464 'br' <Predicate = (icmp_ln224)> <Delay = 0.00>

State 27 <SV = 25> <Delay = 6.50>
ST_27 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i17 %add_ln225_2 to i64" [src/music.cpp:225]   --->   Operation 465 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 466 [1/1] (0.00ns)   --->   "%Xj_f_M_real_addr_2 = getelementptr [40960 x float]* %Xj_f_M_real, i64 0, i64 %zext_ln225_3" [src/music.cpp:225]   --->   Operation 466 'getelementptr' 'Xj_f_M_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 467 [1/1] (0.00ns)   --->   "%Xj_f_M_imag_addr_2 = getelementptr [40960 x float]* %Xj_f_M_imag, i64 0, i64 %zext_ln225_3" [src/music.cpp:225]   --->   Operation 467 'getelementptr' 'Xj_f_M_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 468 [1/2] (3.25ns)   --->   "%FFT_Buffer_M_real_l = load float* %FFT_Buffer_M_real_a_2, align 8" [src/music.cpp:225]   --->   Operation 468 'load' 'FFT_Buffer_M_real_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_27 : Operation 469 [1/1] (3.25ns)   --->   "store float %FFT_Buffer_M_real_l, float* %Xj_f_M_real_addr_2, align 8" [src/music.cpp:225]   --->   Operation 469 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_27 : Operation 470 [1/2] (3.25ns)   --->   "%FFT_Buffer_M_imag_l = load float* %FFT_Buffer_M_imag_a_2, align 4" [src/music.cpp:225]   --->   Operation 470 'load' 'FFT_Buffer_M_imag_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_27 : Operation 471 [1/1] (3.25ns)   --->   "store float %FFT_Buffer_M_imag_l, float* %Xj_f_M_imag_addr_2, align 4" [src/music.cpp:225]   --->   Operation 471 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_27 : Operation 472 [1/1] (0.00ns)   --->   "br label %3" [src/music.cpp:224]   --->   Operation 472 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 21> <Delay = 2.07>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%jj_0 = phi i11 [ 0, %.preheader11.preheader ], [ %jj, %.preheader11.loopexit ]"   --->   Operation 473 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "%phi_mul11 = phi i16 [ 0, %.preheader11.preheader ], [ %add_ln230, %.preheader11.loopexit ]" [src/music.cpp:230]   --->   Operation 474 'phi' 'phi_mul11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (2.07ns)   --->   "%add_ln230 = add i16 %phi_mul11, 44" [src/music.cpp:230]   --->   Operation 475 'add' 'add_ln230' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 476 [1/1] (1.88ns)   --->   "%icmp_ln230 = icmp eq i11 %jj_0, -1024" [src/music.cpp:230]   --->   Operation 476 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 477 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (1.63ns)   --->   "%jj = add i11 %jj_0, 1" [src/music.cpp:230]   --->   Operation 478 'add' 'jj' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %.preheader.preheader_ifconv, label %.preheader10.preheader" [src/music.cpp:230]   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i11 %jj_0 to i64" [src/music.cpp:233]   --->   Operation 480 'zext' 'zext_ln233' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (1.76ns)   --->   "br label %.preheader10" [src/music.cpp:231]   --->   Operation 481 'br' <Predicate = (!icmp_ln230)> <Delay = 1.76>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:287]   --->   Operation 482 'ret' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 29 <SV = 22> <Delay = 1.76>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%l46_0 = phi i4 [ 0, %.preheader10.preheader ], [ %l_1, %.preheader10.loopexit ]"   --->   Operation 483 'phi' 'l46_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (1.30ns)   --->   "%icmp_ln231 = icmp eq i4 %l46_0, -6" [src/music.cpp:231]   --->   Operation 484 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 485 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 486 [1/1] (1.73ns)   --->   "%l_1 = add i4 %l46_0, 1" [src/music.cpp:231]   --->   Operation 486 'add' 'l_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %6, label %.preheader9.preheader" [src/music.cpp:231]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %l46_0, i2 0)" [src/music.cpp:233]   --->   Operation 488 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i6 %tmp_29 to i7" [src/music.cpp:232]   --->   Operation 489 'zext' 'zext_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_29 : Operation 490 [1/1] (1.76ns)   --->   "br label %.preheader9" [src/music.cpp:232]   --->   Operation 490 'br' <Predicate = (!icmp_ln231)> <Delay = 1.76>
ST_29 : Operation 491 [2/2] (0.00ns)   --->   "call fastcc void @Autocorrelation([40 x float]* %Autocorr_Buffer_M_r, [40 x float]* %Autocorr_Buffer_M_i, [16 x float]* %Rx_M_real, [16 x float]* %Rx_M_imag) nounwind" [src/music.cpp:236]   --->   Operation 491 'call' <Predicate = (icmp_ln231)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 23> <Delay = 5.33>
ST_30 : Operation 492 [1/1] (0.00ns)   --->   "%n47_0 = phi i3 [ %n, %5 ], [ 0, %.preheader9.preheader ]"   --->   Operation 492 'phi' 'n47_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 493 [1/1] (1.13ns)   --->   "%icmp_ln232 = icmp eq i3 %n47_0, -4" [src/music.cpp:232]   --->   Operation 493 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 494 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 495 [1/1] (1.65ns)   --->   "%n = add i3 %n47_0, 1" [src/music.cpp:232]   --->   Operation 495 'add' 'n' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %.preheader10.loopexit, label %5" [src/music.cpp:232]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i3 %n47_0 to i7" [src/music.cpp:233]   --->   Operation 497 'zext' 'zext_ln233_1' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_30 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln233_2 = zext i3 %n47_0 to i16" [src/music.cpp:233]   --->   Operation 498 'zext' 'zext_ln233_2' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_30 : Operation 499 [1/1] (2.07ns)   --->   "%add_ln233 = add i16 %phi_mul11, %zext_ln233_2" [src/music.cpp:233]   --->   Operation 499 'add' 'add_ln233' <Predicate = (!icmp_ln232)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln233_3 = zext i16 %add_ln233 to i64" [src/music.cpp:233]   --->   Operation 500 'zext' 'zext_ln233_3' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%Xj_f_M_real_addr_1 = getelementptr [40960 x float]* %Xj_f_M_real, i64 0, i64 %zext_ln233_3" [src/music.cpp:233]   --->   Operation 501 'getelementptr' 'Xj_f_M_real_addr_1' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_30 : Operation 502 [1/1] (0.00ns)   --->   "%Xj_f_M_imag_addr_1 = getelementptr [40960 x float]* %Xj_f_M_imag, i64 0, i64 %zext_ln233_3" [src/music.cpp:233]   --->   Operation 502 'getelementptr' 'Xj_f_M_imag_addr_1' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_30 : Operation 503 [1/1] (1.82ns)   --->   "%add_ln233_1 = add i7 %zext_ln232, %zext_ln233_1" [src/music.cpp:233]   --->   Operation 503 'add' 'add_ln233_1' <Predicate = (!icmp_ln232)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 504 [2/2] (3.25ns)   --->   "%Xj_f_M_real_load = load float* %Xj_f_M_real_addr_1, align 8" [src/music.cpp:233]   --->   Operation 504 'load' 'Xj_f_M_real_load' <Predicate = (!icmp_ln232)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_30 : Operation 505 [2/2] (3.25ns)   --->   "%Xj_f_M_imag_load = load float* %Xj_f_M_imag_addr_1, align 4" [src/music.cpp:233]   --->   Operation 505 'load' 'Xj_f_M_imag_load' <Predicate = (!icmp_ln232)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 506 'br' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 31 <SV = 24> <Delay = 6.50>
ST_31 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln233_4 = zext i7 %add_ln233_1 to i64" [src/music.cpp:233]   --->   Operation 507 'zext' 'zext_ln233_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 508 [1/1] (0.00ns)   --->   "%Autocorr_Buffer_M_r_2 = getelementptr [40 x float]* %Autocorr_Buffer_M_r, i64 0, i64 %zext_ln233_4" [src/music.cpp:233]   --->   Operation 508 'getelementptr' 'Autocorr_Buffer_M_r_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 509 [1/1] (0.00ns)   --->   "%Autocorr_Buffer_M_i_2 = getelementptr [40 x float]* %Autocorr_Buffer_M_i, i64 0, i64 %zext_ln233_4" [src/music.cpp:233]   --->   Operation 509 'getelementptr' 'Autocorr_Buffer_M_i_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 510 [1/2] (3.25ns)   --->   "%Xj_f_M_real_load = load float* %Xj_f_M_real_addr_1, align 8" [src/music.cpp:233]   --->   Operation 510 'load' 'Xj_f_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_31 : Operation 511 [1/1] (3.25ns)   --->   "store float %Xj_f_M_real_load, float* %Autocorr_Buffer_M_r_2, align 8" [src/music.cpp:233]   --->   Operation 511 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_31 : Operation 512 [1/2] (3.25ns)   --->   "%Xj_f_M_imag_load = load float* %Xj_f_M_imag_addr_1, align 4" [src/music.cpp:233]   --->   Operation 512 'load' 'Xj_f_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_31 : Operation 513 [1/1] (3.25ns)   --->   "store float %Xj_f_M_imag_load, float* %Autocorr_Buffer_M_i_2, align 4" [src/music.cpp:233]   --->   Operation 513 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_31 : Operation 514 [1/1] (0.00ns)   --->   "br label %.preheader9" [src/music.cpp:232]   --->   Operation 514 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 0.00>
ST_32 : Operation 515 [1/2] (0.00ns)   --->   "call fastcc void @Autocorrelation([40 x float]* %Autocorr_Buffer_M_r, [40 x float]* %Autocorr_Buffer_M_i, [16 x float]* %Rx_M_real, [16 x float]* %Rx_M_imag) nounwind" [src/music.cpp:236]   --->   Operation 515 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 516 [1/1] (0.00ns)   --->   "%eigval_0_1_load = load float* %eigval_0_1" [src/music.cpp:237]   --->   Operation 516 'load' 'eigval_0_1_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 517 [1/1] (0.00ns)   --->   "%eigval_1_1_load = load float* %eigval_1_1" [src/music.cpp:237]   --->   Operation 517 'load' 'eigval_1_1_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 518 [1/1] (0.00ns)   --->   "%eigval_2_1_load = load float* %eigval_2_1" [src/music.cpp:237]   --->   Operation 518 'load' 'eigval_2_1_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 519 [1/1] (0.00ns)   --->   "%eigval_3_1_load = load float* %eigval_3_1" [src/music.cpp:237]   --->   Operation 519 'load' 'eigval_3_1_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 520 [2/2] (0.00ns)   --->   "%call_ret1 = call fastcc { float, float, float, float } @eig_decompose([16 x float]* %Rx_M_real, [16 x float]* %Rx_M_imag, [16 x float]* %U_M_real, [16 x float]* %U_M_imag, float %eigval_0_1_load, float %eigval_1_1_load, float %eigval_2_1_load, float %eigval_3_1_load) nounwind" [src/music.cpp:237]   --->   Operation 520 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 1.76>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "%sort_index_0_1_load = load i32* %sort_index_0_1" [src/music.cpp:238]   --->   Operation 521 'load' 'sort_index_0_1_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 522 [1/1] (0.00ns)   --->   "%sort_index_1_1_load = load i32* %sort_index_1_1" [src/music.cpp:238]   --->   Operation 522 'load' 'sort_index_1_1_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "%sort_index_2_1_load = load i32* %sort_index_2_1" [src/music.cpp:238]   --->   Operation 523 'load' 'sort_index_2_1_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 524 [1/1] (0.00ns)   --->   "%sort_index_3_1_load = load i32* %sort_index_3_1" [src/music.cpp:238]   --->   Operation 524 'load' 'sort_index_3_1_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 525 [1/2] (0.00ns)   --->   "%call_ret1 = call fastcc { float, float, float, float } @eig_decompose([16 x float]* %Rx_M_real, [16 x float]* %Rx_M_imag, [16 x float]* %U_M_real, [16 x float]* %U_M_imag, float %eigval_0_1_load, float %eigval_1_1_load, float %eigval_2_1_load, float %eigval_3_1_load) nounwind" [src/music.cpp:237]   --->   Operation 525 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 526 [1/1] (0.00ns)   --->   "%eigval_0 = extractvalue { float, float, float, float } %call_ret1, 0" [src/music.cpp:237]   --->   Operation 526 'extractvalue' 'eigval_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 527 [1/1] (0.00ns)   --->   "%eigval_1 = extractvalue { float, float, float, float } %call_ret1, 1" [src/music.cpp:237]   --->   Operation 527 'extractvalue' 'eigval_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 528 [1/1] (0.00ns)   --->   "%eigval_2 = extractvalue { float, float, float, float } %call_ret1, 2" [src/music.cpp:237]   --->   Operation 528 'extractvalue' 'eigval_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 529 [1/1] (0.00ns)   --->   "%eigval_3 = extractvalue { float, float, float, float } %call_ret1, 3" [src/music.cpp:237]   --->   Operation 529 'extractvalue' 'eigval_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 530 [2/2] (1.76ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32 } @sort_eigval(float %eigval_0, float %eigval_1, float %eigval_2, float %eigval_3, i32 %sort_index_0_1_load, i32 %sort_index_1_1_load, i32 %sort_index_2_1_load, i32 %sort_index_3_1_load) nounwind" [src/music.cpp:238]   --->   Operation 530 'call' 'call_ret' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 531 [1/1] (0.00ns)   --->   "store float %eigval_3, float* %eigval_3_1" [src/music.cpp:239]   --->   Operation 531 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 532 [1/1] (0.00ns)   --->   "store float %eigval_2, float* %eigval_2_1" [src/music.cpp:239]   --->   Operation 532 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 533 [1/1] (0.00ns)   --->   "store float %eigval_1, float* %eigval_1_1" [src/music.cpp:239]   --->   Operation 533 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 534 [1/1] (0.00ns)   --->   "store float %eigval_0, float* %eigval_0_1" [src/music.cpp:239]   --->   Operation 534 'store' <Predicate = true> <Delay = 0.00>

State 35 <SV = 26> <Delay = 1.76>
ST_35 : Operation 535 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32 } @sort_eigval(float %eigval_0, float %eigval_1, float %eigval_2, float %eigval_3, i32 %sort_index_0_1_load, i32 %sort_index_1_1_load, i32 %sort_index_2_1_load, i32 %sort_index_3_1_load) nounwind" [src/music.cpp:238]   --->   Operation 535 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 536 [1/1] (0.00ns)   --->   "%sort_index_0 = extractvalue { i32, i32, i32, i32 } %call_ret, 0" [src/music.cpp:238]   --->   Operation 536 'extractvalue' 'sort_index_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 537 [1/1] (0.00ns)   --->   "%sort_index_1 = extractvalue { i32, i32, i32, i32 } %call_ret, 1" [src/music.cpp:238]   --->   Operation 537 'extractvalue' 'sort_index_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 538 [1/1] (0.00ns)   --->   "%sort_index_2 = extractvalue { i32, i32, i32, i32 } %call_ret, 2" [src/music.cpp:238]   --->   Operation 538 'extractvalue' 'sort_index_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 539 [1/1] (0.00ns)   --->   "%sort_index_3 = extractvalue { i32, i32, i32, i32 } %call_ret, 3" [src/music.cpp:238]   --->   Operation 539 'extractvalue' 'sort_index_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 540 [1/1] (0.00ns)   --->   "store i32 %sort_index_3, i32* %sort_index_3_1" [src/music.cpp:239]   --->   Operation 540 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 541 [1/1] (0.00ns)   --->   "store i32 %sort_index_2, i32* %sort_index_2_1" [src/music.cpp:239]   --->   Operation 541 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 542 [1/1] (0.00ns)   --->   "store i32 %sort_index_1, i32* %sort_index_1_1" [src/music.cpp:239]   --->   Operation 542 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 543 [1/1] (0.00ns)   --->   "store i32 %sort_index_0, i32* %sort_index_0_1" [src/music.cpp:239]   --->   Operation 543 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 544 [1/1] (1.76ns)   --->   "br label %.loopexit" [src/music.cpp:239]   --->   Operation 544 'br' <Predicate = true> <Delay = 1.76>

State 36 <SV = 27> <Delay = 3.25>
ST_36 : Operation 545 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %6 ], [ %x, %.loopexit.loopexit ]"   --->   Operation 545 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 546 [1/1] (1.13ns)   --->   "%icmp_ln239 = icmp eq i3 %x_0, -4" [src/music.cpp:239]   --->   Operation 546 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 547 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 548 [1/1] (1.65ns)   --->   "%x = add i3 %x_0, 1" [src/music.cpp:239]   --->   Operation 548 'add' 'x' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 549 [1/1] (0.00ns)   --->   "br i1 %icmp_ln239, label %.preheader7.preheader, label %.preheader8.preheader" [src/music.cpp:239]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_31 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %x_0, i2 0)" [src/music.cpp:242]   --->   Operation 550 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i5 %tmp_31 to i6" [src/music.cpp:242]   --->   Operation 551 'zext' 'zext_ln242' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %x_0, i1 false)" [src/music.cpp:242]   --->   Operation 552 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i4 %tmp_32 to i64" [src/music.cpp:242]   --->   Operation 553 'zext' 'zext_ln242_1' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 554 [1/1] (0.00ns)   --->   "%Un_M_real_addr_1 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln242_1" [src/music.cpp:242]   --->   Operation 554 'getelementptr' 'Un_M_real_addr_1' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 555 [1/1] (0.00ns)   --->   "%or_ln244 = or i4 %tmp_32, 1" [src/music.cpp:244]   --->   Operation 555 'or' 'or_ln244' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln244)" [src/music.cpp:244]   --->   Operation 556 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 557 [1/1] (0.00ns)   --->   "%Un_M_real_addr_2 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %tmp_33" [src/music.cpp:244]   --->   Operation 557 'getelementptr' 'Un_M_real_addr_2' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 558 [1/1] (0.00ns)   --->   "%Un_M_imag_addr_1 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln242_1" [src/music.cpp:242]   --->   Operation 558 'getelementptr' 'Un_M_imag_addr_1' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 559 [1/1] (0.00ns)   --->   "%Un_M_imag_addr_2 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %tmp_33" [src/music.cpp:244]   --->   Operation 559 'getelementptr' 'Un_M_imag_addr_2' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 560 [1/1] (1.76ns)   --->   "br label %.preheader8" [src/music.cpp:240]   --->   Operation 560 'br' <Predicate = (!icmp_ln239)> <Delay = 1.76>
ST_36 : Operation 561 [1/1] (0.00ns)   --->   "%fc_addr = getelementptr inbounds [1024 x float]* @fc, i64 0, i64 %zext_ln233" [src/music.cpp:250]   --->   Operation 561 'getelementptr' 'fc_addr' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_36 : Operation 562 [2/2] (3.25ns)   --->   "%fc_load = load float* %fc_addr, align 4" [src/music.cpp:250]   --->   Operation 562 'load' 'fc_load' <Predicate = (icmp_ln239)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 361> <ROM>

State 37 <SV = 28> <Delay = 4.43>
ST_37 : Operation 563 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ %y_1, %11 ], [ 0, %.preheader8.preheader ]"   --->   Operation 563 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 564 [1/1] (1.13ns)   --->   "%icmp_ln240 = icmp eq i3 %y_0, -4" [src/music.cpp:240]   --->   Operation 564 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 565 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 565 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 566 [1/1] (1.65ns)   --->   "%y_1 = add i3 %y_0, 1" [src/music.cpp:240]   --->   Operation 566 'add' 'y_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 567 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %.loopexit.loopexit, label %7" [src/music.cpp:240]   --->   Operation 567 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln242_2 = zext i3 %y_0 to i6" [src/music.cpp:242]   --->   Operation 568 'zext' 'zext_ln242_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_37 : Operation 569 [1/1] (1.78ns)   --->   "%add_ln242 = add i6 %zext_ln242, %zext_ln242_2" [src/music.cpp:242]   --->   Operation 569 'add' 'add_ln242' <Predicate = (!icmp_ln240)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln242_3 = zext i6 %add_ln242 to i64" [src/music.cpp:242]   --->   Operation 570 'zext' 'zext_ln242_3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_37 : Operation 571 [1/1] (0.00ns)   --->   "%U_M_real_addr_1 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln242_3" [src/music.cpp:242]   --->   Operation 571 'getelementptr' 'U_M_real_addr_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_37 : Operation 572 [1/1] (0.00ns)   --->   "%U_M_imag_addr_1 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln242_3" [src/music.cpp:242]   --->   Operation 572 'getelementptr' 'U_M_imag_addr_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_37 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i3 %y_0 to i2" [src/music.cpp:241]   --->   Operation 573 'trunc' 'trunc_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_37 : Operation 574 [1/1] (1.95ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %sort_index_0, i32 %sort_index_1, i32 %sort_index_2, i32 %sort_index_3, i2 %trunc_ln241) nounwind" [src/music.cpp:241]   --->   Operation 574 'mux' 'tmp' <Predicate = (!icmp_ln240)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 575 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %tmp, 2" [src/music.cpp:241]   --->   Operation 575 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln240)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 576 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %8, label %9" [src/music.cpp:241]   --->   Operation 576 'br' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_37 : Operation 577 [1/1] (2.47ns)   --->   "%icmp_ln243 = icmp eq i32 %tmp, 3" [src/music.cpp:243]   --->   Operation 577 'icmp' 'icmp_ln243' <Predicate = (!icmp_ln240 & !icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 578 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %10, label %._crit_edge" [src/music.cpp:243]   --->   Operation 578 'br' <Predicate = (!icmp_ln240 & !icmp_ln241)> <Delay = 0.00>
ST_37 : Operation 579 [2/2] (2.32ns)   --->   "%U_M_real_load_1 = load float* %U_M_real_addr_1, align 8" [src/music.cpp:244]   --->   Operation 579 'load' 'U_M_real_load_1' <Predicate = (!icmp_ln240 & !icmp_ln241 & icmp_ln243)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_37 : Operation 580 [2/2] (2.32ns)   --->   "%U_M_imag_load_1 = load float* %U_M_imag_addr_1, align 4" [src/music.cpp:244]   --->   Operation 580 'load' 'U_M_imag_load_1' <Predicate = (!icmp_ln240 & !icmp_ln241 & icmp_ln243)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_37 : Operation 581 [2/2] (2.32ns)   --->   "%U_M_real_load = load float* %U_M_real_addr_1, align 8" [src/music.cpp:242]   --->   Operation 581 'load' 'U_M_real_load' <Predicate = (!icmp_ln240 & icmp_ln241)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_37 : Operation 582 [2/2] (2.32ns)   --->   "%U_M_imag_load = load float* %U_M_imag_addr_1, align 4" [src/music.cpp:242]   --->   Operation 582 'load' 'U_M_imag_load' <Predicate = (!icmp_ln240 & icmp_ln241)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_37 : Operation 583 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 583 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 38 <SV = 29> <Delay = 4.64>
ST_38 : Operation 584 [1/2] (2.32ns)   --->   "%U_M_real_load_1 = load float* %U_M_real_addr_1, align 8" [src/music.cpp:244]   --->   Operation 584 'load' 'U_M_real_load_1' <Predicate = (!icmp_ln241 & icmp_ln243)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_38 : Operation 585 [1/1] (2.32ns)   --->   "store float %U_M_real_load_1, float* %Un_M_real_addr_2, align 8" [src/music.cpp:244]   --->   Operation 585 'store' <Predicate = (!icmp_ln241 & icmp_ln243)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_38 : Operation 586 [1/2] (2.32ns)   --->   "%U_M_imag_load_1 = load float* %U_M_imag_addr_1, align 4" [src/music.cpp:244]   --->   Operation 586 'load' 'U_M_imag_load_1' <Predicate = (!icmp_ln241 & icmp_ln243)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_38 : Operation 587 [1/1] (2.32ns)   --->   "store float %U_M_imag_load_1, float* %Un_M_imag_addr_2, align 4" [src/music.cpp:244]   --->   Operation 587 'store' <Predicate = (!icmp_ln241 & icmp_ln243)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_38 : Operation 588 [1/1] (0.00ns)   --->   "br label %._crit_edge" [src/music.cpp:245]   --->   Operation 588 'br' <Predicate = (!icmp_ln241 & icmp_ln243)> <Delay = 0.00>
ST_38 : Operation 589 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 589 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_38 : Operation 590 [1/2] (2.32ns)   --->   "%U_M_real_load = load float* %U_M_real_addr_1, align 8" [src/music.cpp:242]   --->   Operation 590 'load' 'U_M_real_load' <Predicate = (icmp_ln241)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_38 : Operation 591 [1/1] (2.32ns)   --->   "store float %U_M_real_load, float* %Un_M_real_addr_1, align 16" [src/music.cpp:242]   --->   Operation 591 'store' <Predicate = (icmp_ln241)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_38 : Operation 592 [1/2] (2.32ns)   --->   "%U_M_imag_load = load float* %U_M_imag_addr_1, align 4" [src/music.cpp:242]   --->   Operation 592 'load' 'U_M_imag_load' <Predicate = (icmp_ln241)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_38 : Operation 593 [1/1] (2.32ns)   --->   "store float %U_M_imag_load, float* %Un_M_imag_addr_1, align 4" [src/music.cpp:242]   --->   Operation 593 'store' <Predicate = (icmp_ln241)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_38 : Operation 594 [1/1] (0.00ns)   --->   "br label %11" [src/music.cpp:243]   --->   Operation 594 'br' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_38 : Operation 595 [1/1] (0.00ns)   --->   "br label %.preheader8" [src/music.cpp:240]   --->   Operation 595 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 28> <Delay = 7.69>
ST_39 : Operation 596 [1/2] (3.25ns)   --->   "%fc_load = load float* %fc_addr, align 4" [src/music.cpp:250]   --->   Operation 596 'load' 'fc_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 361> <ROM>
ST_39 : Operation 597 [2/2] (4.43ns)   --->   "%tmp_s = fpext float %fc_load to double" [src/music.cpp:250]   --->   Operation 597 'fpext' 'tmp_s' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 29> <Delay = 4.43>
ST_40 : Operation 598 [1/2] (4.43ns)   --->   "%tmp_s = fpext float %fc_load to double" [src/music.cpp:250]   --->   Operation 598 'fpext' 'tmp_s' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 30> <Delay = 7.78>
ST_41 : Operation 599 [6/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_s, 0x401921FB4D12D84A" [src/music.cpp:250]   --->   Operation 599 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 7.78>
ST_42 : Operation 600 [5/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_s, 0x401921FB4D12D84A" [src/music.cpp:250]   --->   Operation 600 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 7.78>
ST_43 : Operation 601 [4/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_s, 0x401921FB4D12D84A" [src/music.cpp:250]   --->   Operation 601 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 33> <Delay = 7.78>
ST_44 : Operation 602 [3/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_s, 0x401921FB4D12D84A" [src/music.cpp:250]   --->   Operation 602 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 34> <Delay = 7.78>
ST_45 : Operation 603 [2/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_s, 0x401921FB4D12D84A" [src/music.cpp:250]   --->   Operation 603 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 35> <Delay = 7.78>
ST_46 : Operation 604 [1/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_s, 0x401921FB4D12D84A" [src/music.cpp:250]   --->   Operation 604 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 605 [1/1] (1.76ns)   --->   "br label %.preheader7" [src/music.cpp:248]   --->   Operation 605 'br' <Predicate = true> <Delay = 1.76>

State 47 <SV = 36> <Delay = 1.76>
ST_47 : Operation 606 [1/1] (0.00ns)   --->   "%x48_0 = phi i3 [ 0, %.preheader7.preheader ], [ %x_1, %.preheader7.loopexit ]"   --->   Operation 606 'phi' 'x48_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 607 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i11 [ 0, %.preheader7.preheader ], [ %add_ln248, %.preheader7.loopexit ]" [src/music.cpp:248]   --->   Operation 607 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 608 [1/1] (1.63ns)   --->   "%add_ln248 = add i11 %phi_mul5, 361" [src/music.cpp:248]   --->   Operation 608 'add' 'add_ln248' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 609 [1/1] (1.13ns)   --->   "%icmp_ln248 = icmp eq i3 %x48_0, -4" [src/music.cpp:248]   --->   Operation 609 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 610 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 610 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 611 [1/1] (1.65ns)   --->   "%x_1 = add i3 %x48_0, 1" [src/music.cpp:248]   --->   Operation 611 'add' 'x_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 612 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %.preheader5.preheader, label %.preheader6.preheader" [src/music.cpp:248]   --->   Operation 612 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i3 %x48_0 to i2" [src/music.cpp:250]   --->   Operation 613 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_47 : Operation 614 [1/1] (1.76ns)   --->   "br label %.preheader6" [src/music.cpp:249]   --->   Operation 614 'br' <Predicate = (!icmp_ln248)> <Delay = 1.76>
ST_47 : Operation 615 [1/1] (1.76ns)   --->   "br label %.preheader5" [src/music.cpp:255]   --->   Operation 615 'br' <Predicate = (icmp_ln248)> <Delay = 1.76>

State 48 <SV = 37> <Delay = 6.39>
ST_48 : Operation 616 [1/1] (0.00ns)   --->   "%y49_0 = phi i9 [ %y, %12 ], [ 0, %.preheader6.preheader ]"   --->   Operation 616 'phi' 'y49_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 617 [1/1] (1.66ns)   --->   "%icmp_ln249 = icmp eq i9 %y49_0, -151" [src/music.cpp:249]   --->   Operation 617 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 618 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)"   --->   Operation 618 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 619 [1/1] (1.82ns)   --->   "%y = add i9 %y49_0, 1" [src/music.cpp:249]   --->   Operation 619 'add' 'y' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 620 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %.preheader7.loopexit, label %12" [src/music.cpp:249]   --->   Operation 620 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i9 %y49_0 to i64" [src/music.cpp:250]   --->   Operation 621 'zext' 'zext_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_48 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i9 %y49_0 to i11" [src/music.cpp:250]   --->   Operation 622 'zext' 'zext_ln250_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_48 : Operation 623 [1/1] (1.63ns)   --->   "%add_ln250 = add i11 %phi_mul5, %zext_ln250_1" [src/music.cpp:250]   --->   Operation 623 'add' 'add_ln250' <Predicate = (!icmp_ln249)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 624 [1/1] (1.95ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float -3.750000e-01, float -1.250000e-01, float 1.250000e-01, float 3.750000e-01, i2 %trunc_ln250) nounwind" [src/music.cpp:250]   --->   Operation 624 'mux' 'tmp_9' <Predicate = (!icmp_ln249)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 625 [2/2] (4.43ns)   --->   "%tmp_4 = fpext float %tmp_9 to double" [src/music.cpp:250]   --->   Operation 625 'fpext' 'tmp_4' <Predicate = (!icmp_ln249)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 626 [1/1] (0.00ns)   --->   "%theta_addr = getelementptr inbounds [361 x float]* @theta, i64 0, i64 %zext_ln250" [src/music.cpp:250]   --->   Operation 626 'getelementptr' 'theta_addr' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_48 : Operation 627 [2/2] (3.25ns)   --->   "%theta_load = load float* %theta_addr, align 4" [src/music.cpp:250]   --->   Operation 627 'load' 'theta_load' <Predicate = (!icmp_ln249)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 361> <ROM>
ST_48 : Operation 628 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 628 'br' <Predicate = (icmp_ln249)> <Delay = 0.00>

State 49 <SV = 38> <Delay = 7.69>
ST_49 : Operation 629 [1/2] (4.43ns)   --->   "%tmp_4 = fpext float %tmp_9 to double" [src/music.cpp:250]   --->   Operation 629 'fpext' 'tmp_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 630 [1/2] (3.25ns)   --->   "%theta_load = load float* %theta_addr, align 4" [src/music.cpp:250]   --->   Operation 630 'load' 'theta_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 361> <ROM>
ST_49 : Operation 631 [2/2] (4.43ns)   --->   "%tmp_6 = fpext float %theta_load to double" [src/music.cpp:250]   --->   Operation 631 'fpext' 'tmp_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 39> <Delay = 7.78>
ST_50 : Operation 632 [6/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_3, %tmp_4" [src/music.cpp:250]   --->   Operation 632 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 633 [1/2] (4.43ns)   --->   "%tmp_6 = fpext float %theta_load to double" [src/music.cpp:250]   --->   Operation 633 'fpext' 'tmp_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 40> <Delay = 7.78>
ST_51 : Operation 634 [5/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_3, %tmp_4" [src/music.cpp:250]   --->   Operation 634 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 635 [6/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 0x400921FB4D12D84A" [src/music.cpp:250]   --->   Operation 635 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 41> <Delay = 7.78>
ST_52 : Operation 636 [4/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_3, %tmp_4" [src/music.cpp:250]   --->   Operation 636 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 637 [5/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 0x400921FB4D12D84A" [src/music.cpp:250]   --->   Operation 637 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 42> <Delay = 7.78>
ST_53 : Operation 638 [3/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_3, %tmp_4" [src/music.cpp:250]   --->   Operation 638 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 639 [4/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 0x400921FB4D12D84A" [src/music.cpp:250]   --->   Operation 639 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 43> <Delay = 7.78>
ST_54 : Operation 640 [2/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_3, %tmp_4" [src/music.cpp:250]   --->   Operation 640 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 641 [3/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 0x400921FB4D12D84A" [src/music.cpp:250]   --->   Operation 641 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 44> <Delay = 7.78>
ST_55 : Operation 642 [1/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_3, %tmp_4" [src/music.cpp:250]   --->   Operation 642 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 643 [2/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 0x400921FB4D12D84A" [src/music.cpp:250]   --->   Operation 643 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 45> <Delay = 7.78>
ST_56 : Operation 644 [1/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 0x400921FB4D12D84A" [src/music.cpp:250]   --->   Operation 644 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 46> <Delay = 8.62>
ST_57 : Operation 645 [31/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 645 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 47> <Delay = 8.62>
ST_58 : Operation 646 [30/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 646 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 48> <Delay = 8.62>
ST_59 : Operation 647 [29/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 647 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 49> <Delay = 8.62>
ST_60 : Operation 648 [28/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 648 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 50> <Delay = 8.62>
ST_61 : Operation 649 [27/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 649 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 51> <Delay = 8.62>
ST_62 : Operation 650 [26/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 650 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 8.62>
ST_63 : Operation 651 [25/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 651 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 8.62>
ST_64 : Operation 652 [24/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 652 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 8.62>
ST_65 : Operation 653 [23/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 653 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 55> <Delay = 8.62>
ST_66 : Operation 654 [22/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 654 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 56> <Delay = 8.62>
ST_67 : Operation 655 [21/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 655 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 57> <Delay = 8.62>
ST_68 : Operation 656 [20/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 656 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 58> <Delay = 8.62>
ST_69 : Operation 657 [19/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 657 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 59> <Delay = 8.62>
ST_70 : Operation 658 [18/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 658 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 60> <Delay = 8.62>
ST_71 : Operation 659 [17/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 659 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 61> <Delay = 8.62>
ST_72 : Operation 660 [16/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 660 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 62> <Delay = 8.62>
ST_73 : Operation 661 [15/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 661 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 63> <Delay = 8.62>
ST_74 : Operation 662 [14/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 662 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 64> <Delay = 8.62>
ST_75 : Operation 663 [13/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 663 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 65> <Delay = 8.62>
ST_76 : Operation 664 [12/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 664 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 66> <Delay = 8.62>
ST_77 : Operation 665 [11/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 665 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 67> <Delay = 8.62>
ST_78 : Operation 666 [10/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 666 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 68> <Delay = 8.62>
ST_79 : Operation 667 [9/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 667 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 69> <Delay = 8.62>
ST_80 : Operation 668 [8/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 668 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 70> <Delay = 8.62>
ST_81 : Operation 669 [7/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 669 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 71> <Delay = 8.62>
ST_82 : Operation 670 [6/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 670 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 72> <Delay = 8.62>
ST_83 : Operation 671 [5/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 671 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 73> <Delay = 8.62>
ST_84 : Operation 672 [4/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 672 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 74> <Delay = 8.62>
ST_85 : Operation 673 [3/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 673 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 75> <Delay = 8.62>
ST_86 : Operation 674 [2/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 674 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 76> <Delay = 8.62>
ST_87 : Operation 675 [1/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_7, 1.800000e+02" [src/music.cpp:250]   --->   Operation 675 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 77> <Delay = 7.64>
ST_88 : Operation 676 [2/2] (7.64ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->src/music.cpp:250]   --->   Operation 676 'call' 'tmp_i_i' <Predicate = true> <Delay = 7.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 78> <Delay = 0.99>
ST_89 : Operation 677 [1/2] (0.99ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->src/music.cpp:250]   --->   Operation 677 'call' 'tmp_i_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 79> <Delay = 7.78>
ST_90 : Operation 678 [6/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_5, %tmp_i_i" [src/music.cpp:250]   --->   Operation 678 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 80> <Delay = 7.78>
ST_91 : Operation 679 [5/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_5, %tmp_i_i" [src/music.cpp:250]   --->   Operation 679 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 81> <Delay = 7.78>
ST_92 : Operation 680 [4/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_5, %tmp_i_i" [src/music.cpp:250]   --->   Operation 680 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 82> <Delay = 7.78>
ST_93 : Operation 681 [3/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_5, %tmp_i_i" [src/music.cpp:250]   --->   Operation 681 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 83> <Delay = 7.78>
ST_94 : Operation 682 [2/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_5, %tmp_i_i" [src/music.cpp:250]   --->   Operation 682 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 84> <Delay = 7.78>
ST_95 : Operation 683 [1/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_5, %tmp_i_i" [src/music.cpp:250]   --->   Operation 683 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 85> <Delay = 8.62>
ST_96 : Operation 684 [31/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 684 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 86> <Delay = 8.62>
ST_97 : Operation 685 [30/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 685 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 87> <Delay = 8.62>
ST_98 : Operation 686 [29/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 686 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 88> <Delay = 8.62>
ST_99 : Operation 687 [28/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 687 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 89> <Delay = 8.62>
ST_100 : Operation 688 [27/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 688 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 90> <Delay = 8.62>
ST_101 : Operation 689 [26/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 689 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 91> <Delay = 8.62>
ST_102 : Operation 690 [25/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 690 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 92> <Delay = 8.62>
ST_103 : Operation 691 [24/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 691 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 93> <Delay = 8.62>
ST_104 : Operation 692 [23/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 692 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 94> <Delay = 8.62>
ST_105 : Operation 693 [22/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 693 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 95> <Delay = 8.62>
ST_106 : Operation 694 [21/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 694 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 96> <Delay = 8.62>
ST_107 : Operation 695 [20/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 695 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 97> <Delay = 8.62>
ST_108 : Operation 696 [19/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 696 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 98> <Delay = 8.62>
ST_109 : Operation 697 [18/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 697 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 99> <Delay = 8.62>
ST_110 : Operation 698 [17/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 698 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 100> <Delay = 8.62>
ST_111 : Operation 699 [16/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 699 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 101> <Delay = 8.62>
ST_112 : Operation 700 [15/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 700 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 102> <Delay = 8.62>
ST_113 : Operation 701 [14/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 701 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 103> <Delay = 8.62>
ST_114 : Operation 702 [13/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 702 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 104> <Delay = 8.62>
ST_115 : Operation 703 [12/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 703 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 105> <Delay = 8.62>
ST_116 : Operation 704 [11/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 704 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 106> <Delay = 8.62>
ST_117 : Operation 705 [10/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 705 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 107> <Delay = 8.62>
ST_118 : Operation 706 [9/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 706 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 108> <Delay = 8.62>
ST_119 : Operation 707 [8/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 707 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 109> <Delay = 8.62>
ST_120 : Operation 708 [7/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 708 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 110> <Delay = 8.62>
ST_121 : Operation 709 [6/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 709 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 111> <Delay = 8.62>
ST_122 : Operation 710 [5/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 710 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 112> <Delay = 8.62>
ST_123 : Operation 711 [4/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 711 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 113> <Delay = 8.62>
ST_124 : Operation 712 [3/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 712 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 114> <Delay = 8.62>
ST_125 : Operation 713 [2/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 713 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 115> <Delay = 8.62>
ST_126 : Operation 714 [1/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_8, 3.400000e+02" [src/music.cpp:250]   --->   Operation 714 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 116> <Delay = 7.64>
ST_127 : Operation 715 [2/2] (7.64ns)   --->   "%tmp_i_i1 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->src/music.cpp:250]   --->   Operation 715 'call' 'tmp_i_i1' <Predicate = true> <Delay = 7.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 716 [2/2] (7.64ns)   --->   "%tmp_i_i2 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->src/music.cpp:251]   --->   Operation 716 'call' 'tmp_i_i2' <Predicate = true> <Delay = 7.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 117> <Delay = 6.19>
ST_128 : Operation 717 [1/2] (0.99ns)   --->   "%tmp_i_i1 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->src/music.cpp:250]   --->   Operation 717 'call' 'tmp_i_i1' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 718 [2/2] (5.20ns)   --->   "%p_val_assign = fptrunc double %tmp_i_i1 to float" [src/music.cpp:250]   --->   Operation 718 'fptrunc' 'p_val_assign' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 719 [1/2] (0.99ns)   --->   "%tmp_i_i2 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->src/music.cpp:251]   --->   Operation 719 'call' 'tmp_i_i2' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 720 [2/2] (5.20ns)   --->   "%p_val_assign_1 = fptrunc double %tmp_i_i2 to float" [src/music.cpp:251]   --->   Operation 720 'fptrunc' 'p_val_assign_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 118> <Delay = 8.45>
ST_129 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln250_2 = zext i11 %add_ln250 to i64" [src/music.cpp:250]   --->   Operation 721 'zext' 'zext_ln250_2' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 722 [1/1] (0.00ns)   --->   "%a_theta_M_real_addr_1 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln250_2" [src/music.cpp:250]   --->   Operation 722 'getelementptr' 'a_theta_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 723 [1/1] (0.00ns)   --->   "%a_theta_M_imag_addr_1 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln250_2" [src/music.cpp:250]   --->   Operation 723 'getelementptr' 'a_theta_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 724 [1/2] (5.20ns)   --->   "%p_val_assign = fptrunc double %tmp_i_i1 to float" [src/music.cpp:250]   --->   Operation 724 'fptrunc' 'p_val_assign' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 725 [1/1] (3.25ns)   --->   "store float %p_val_assign, float* %a_theta_M_real_addr_1, align 4" [src/music.cpp:250]   --->   Operation 725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_129 : Operation 726 [1/2] (5.20ns)   --->   "%p_val_assign_1 = fptrunc double %tmp_i_i2 to float" [src/music.cpp:251]   --->   Operation 726 'fptrunc' 'p_val_assign_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 727 [1/1] (3.25ns)   --->   "store float %p_val_assign_1, float* %a_theta_M_imag_addr_1, align 4" [src/music.cpp:251]   --->   Operation 727 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_129 : Operation 728 [1/1] (0.00ns)   --->   "br label %.preheader6" [src/music.cpp:249]   --->   Operation 728 'br' <Predicate = true> <Delay = 0.00>

State 130 <SV = 37> <Delay = 2.32>
ST_130 : Operation 729 [1/1] (0.00ns)   --->   "%i50_0 = phi i3 [ %i, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]"   --->   Operation 729 'phi' 'i50_0' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 730 [1/1] (1.13ns)   --->   "%icmp_ln255 = icmp eq i3 %i50_0, -4" [src/music.cpp:255]   --->   Operation 730 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 731 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 731 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 732 [1/1] (1.65ns)   --->   "%i = add i3 %i50_0, 1" [src/music.cpp:255]   --->   Operation 732 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 733 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %.preheader3.preheader, label %.preheader4.preheader" [src/music.cpp:255]   --->   Operation 733 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_45 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i50_0, i1 false)" [src/music.cpp:257]   --->   Operation 734 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_130 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %tmp_45 to i64" [src/music.cpp:257]   --->   Operation 735 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_130 : Operation 736 [1/1] (0.00ns)   --->   "%Un_M_real_addr_3 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln257" [src/music.cpp:257]   --->   Operation 736 'getelementptr' 'Un_M_real_addr_3' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_130 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln257 = or i4 %tmp_45, 1" [src/music.cpp:257]   --->   Operation 737 'or' 'or_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_130 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln257)" [src/music.cpp:257]   --->   Operation 738 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_130 : Operation 739 [1/1] (0.00ns)   --->   "%Un_M_real_addr_4 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %tmp_46" [src/music.cpp:257]   --->   Operation 739 'getelementptr' 'Un_M_real_addr_4' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_130 : Operation 740 [1/1] (0.00ns)   --->   "%Un_M_imag_addr_3 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln257" [src/music.cpp:257]   --->   Operation 740 'getelementptr' 'Un_M_imag_addr_3' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_130 : Operation 741 [1/1] (0.00ns)   --->   "%Un_M_imag_addr_4 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %tmp_46" [src/music.cpp:257]   --->   Operation 741 'getelementptr' 'Un_M_imag_addr_4' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_130 : Operation 742 [2/2] (2.32ns)   --->   "%p_r_M_real = load float* %Un_M_real_addr_3, align 4" [src/music.cpp:257]   --->   Operation 742 'load' 'p_r_M_real' <Predicate = (!icmp_ln255)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_130 : Operation 743 [2/2] (2.32ns)   --->   "%p_r_M_imag = load float* %Un_M_imag_addr_3, align 4" [src/music.cpp:257]   --->   Operation 743 'load' 'p_r_M_imag' <Predicate = (!icmp_ln255)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_130 : Operation 744 [2/2] (2.32ns)   --->   "%p_r_M_real_8 = load float* %Un_M_real_addr_4, align 4" [src/music.cpp:257]   --->   Operation 744 'load' 'p_r_M_real_8' <Predicate = (!icmp_ln255)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_130 : Operation 745 [2/2] (2.32ns)   --->   "%p_r_M_imag_8 = load float* %Un_M_imag_addr_4, align 4" [src/music.cpp:257]   --->   Operation 745 'load' 'p_r_M_imag_8' <Predicate = (!icmp_ln255)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_130 : Operation 746 [1/1] (1.76ns)   --->   "br label %.preheader3" [src/music.cpp:260]   --->   Operation 746 'br' <Predicate = (icmp_ln255)> <Delay = 1.76>

State 131 <SV = 38> <Delay = 2.32>
ST_131 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_47 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i50_0, i2 0)" [src/music.cpp:257]   --->   Operation 747 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln257_1 = zext i5 %tmp_47 to i6" [src/music.cpp:257]   --->   Operation 748 'zext' 'zext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 749 [1/2] (2.32ns)   --->   "%p_r_M_real = load float* %Un_M_real_addr_3, align 4" [src/music.cpp:257]   --->   Operation 749 'load' 'p_r_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_131 : Operation 750 [1/2] (2.32ns)   --->   "%p_r_M_imag = load float* %Un_M_imag_addr_3, align 4" [src/music.cpp:257]   --->   Operation 750 'load' 'p_r_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_131 : Operation 751 [1/2] (2.32ns)   --->   "%p_r_M_real_8 = load float* %Un_M_real_addr_4, align 4" [src/music.cpp:257]   --->   Operation 751 'load' 'p_r_M_real_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_131 : Operation 752 [1/2] (2.32ns)   --->   "%p_r_M_imag_8 = load float* %Un_M_imag_addr_4, align 4" [src/music.cpp:257]   --->   Operation 752 'load' 'p_r_M_imag_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_131 : Operation 753 [1/1] (1.76ns)   --->   "br label %.preheader4" [src/music.cpp:256]   --->   Operation 753 'br' <Predicate = true> <Delay = 1.76>

State 132 <SV = 39> <Delay = 2.32>
ST_132 : Operation 754 [1/1] (0.00ns)   --->   "%j51_0 = phi i3 [ 0, %.preheader4.preheader ], [ %j_4, %13 ]"   --->   Operation 754 'phi' 'j51_0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 755 [1/1] (1.13ns)   --->   "%icmp_ln256 = icmp eq i3 %j51_0, -4" [src/music.cpp:256]   --->   Operation 755 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 756 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 756 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 757 [1/1] (1.65ns)   --->   "%j_4 = add i3 %j51_0, 1" [src/music.cpp:256]   --->   Operation 757 'add' 'j_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 758 [1/1] (0.00ns)   --->   "br i1 %icmp_ln256, label %.preheader5.loopexit, label %13" [src/music.cpp:256]   --->   Operation 758 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln257_2 = zext i3 %j51_0 to i6" [src/music.cpp:257]   --->   Operation 759 'zext' 'zext_ln257_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_49 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j51_0, i1 false)" [src/music.cpp:257]   --->   Operation 760 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln257_3 = zext i4 %tmp_49 to i64" [src/music.cpp:257]   --->   Operation 761 'zext' 'zext_ln257_3' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 762 [1/1] (0.00ns)   --->   "%Un_M_real_addr_5 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln257_3" [src/music.cpp:257]   --->   Operation 762 'getelementptr' 'Un_M_real_addr_5' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 763 [1/1] (0.00ns)   --->   "%or_ln257_1 = or i4 %tmp_49, 1" [src/music.cpp:257]   --->   Operation 763 'or' 'or_ln257_1' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_50 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln257_1)" [src/music.cpp:257]   --->   Operation 764 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 765 [1/1] (0.00ns)   --->   "%Un_M_real_addr_6 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %tmp_50" [src/music.cpp:257]   --->   Operation 765 'getelementptr' 'Un_M_real_addr_6' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 766 [1/1] (0.00ns)   --->   "%Un_M_imag_addr_5 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln257_3" [src/music.cpp:257]   --->   Operation 766 'getelementptr' 'Un_M_imag_addr_5' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 767 [1/1] (0.00ns)   --->   "%Un_M_imag_addr_6 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %tmp_50" [src/music.cpp:257]   --->   Operation 767 'getelementptr' 'Un_M_imag_addr_6' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_132 : Operation 768 [1/1] (1.78ns)   --->   "%add_ln257 = add i6 %zext_ln257_2, %zext_ln257_1" [src/music.cpp:257]   --->   Operation 768 'add' 'add_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 769 [2/2] (2.32ns)   --->   "%p_t_real = load float* %Un_M_real_addr_5, align 4" [src/music.cpp:257]   --->   Operation 769 'load' 'p_t_real' <Predicate = (!icmp_ln256)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_132 : Operation 770 [2/2] (2.32ns)   --->   "%Un_M_imag_load_2 = load float* %Un_M_imag_addr_5, align 4" [src/music.cpp:257]   --->   Operation 770 'load' 'Un_M_imag_load_2' <Predicate = (!icmp_ln256)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_132 : Operation 771 [2/2] (2.32ns)   --->   "%p_t_real_4 = load float* %Un_M_real_addr_6, align 4" [src/music.cpp:257]   --->   Operation 771 'load' 'p_t_real_4' <Predicate = (!icmp_ln256)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_132 : Operation 772 [2/2] (2.32ns)   --->   "%Un_M_imag_load = load float* %Un_M_imag_addr_6, align 4" [src/music.cpp:257]   --->   Operation 772 'load' 'Un_M_imag_load' <Predicate = (!icmp_ln256)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_132 : Operation 773 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 773 'br' <Predicate = (icmp_ln256)> <Delay = 0.00>

State 133 <SV = 40> <Delay = 2.32>
ST_133 : Operation 774 [1/2] (2.32ns)   --->   "%p_t_real = load float* %Un_M_real_addr_5, align 4" [src/music.cpp:257]   --->   Operation 774 'load' 'p_t_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_133 : Operation 775 [1/2] (2.32ns)   --->   "%Un_M_imag_load_2 = load float* %Un_M_imag_addr_5, align 4" [src/music.cpp:257]   --->   Operation 775 'load' 'Un_M_imag_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_133 : Operation 776 [1/2] (2.32ns)   --->   "%p_t_real_4 = load float* %Un_M_real_addr_6, align 4" [src/music.cpp:257]   --->   Operation 776 'load' 'p_t_real_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_133 : Operation 777 [1/2] (2.32ns)   --->   "%Un_M_imag_load = load float* %Un_M_imag_addr_6, align 4" [src/music.cpp:257]   --->   Operation 777 'load' 'Un_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>

State 134 <SV = 41> <Delay = 6.69>
ST_134 : Operation 778 [1/1] (0.00ns)   --->   "%bitcast_ln667 = bitcast float %Un_M_imag_load_2 to i32" [src/music.cpp:257]   --->   Operation 778 'bitcast' 'bitcast_ln667' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 779 [1/1] (0.99ns)   --->   "%xor_ln667 = xor i32 %bitcast_ln667, -2147483648" [src/music.cpp:257]   --->   Operation 779 'xor' 'xor_ln667' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 780 [1/1] (0.00ns)   --->   "%p_t_imag = bitcast i32 %xor_ln667 to float" [src/music.cpp:257]   --->   Operation 780 'bitcast' 'p_t_imag' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 781 [4/4] (5.70ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_real, %p_t_real" [src/music.cpp:257]   --->   Operation 781 'fmul' 'tmp_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 782 [4/4] (5.70ns)   --->   "%tmp_i_i_107 = fmul float %p_r_M_imag, %p_t_imag" [src/music.cpp:257]   --->   Operation 782 'fmul' 'tmp_i_i_107' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 783 [4/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag, %p_t_real" [src/music.cpp:257]   --->   Operation 783 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 784 [4/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_real, %p_t_imag" [src/music.cpp:257]   --->   Operation 784 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln667_2 = bitcast float %Un_M_imag_load to i32" [src/music.cpp:257]   --->   Operation 785 'bitcast' 'bitcast_ln667_2' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 786 [1/1] (0.99ns)   --->   "%xor_ln667_1 = xor i32 %bitcast_ln667_2, -2147483648" [src/music.cpp:257]   --->   Operation 786 'xor' 'xor_ln667_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 787 [1/1] (0.00ns)   --->   "%p_t_imag_4 = bitcast i32 %xor_ln667_1 to float" [src/music.cpp:257]   --->   Operation 787 'bitcast' 'p_t_imag_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 788 [4/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_real_8, %p_t_real_4" [src/music.cpp:257]   --->   Operation 788 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 789 [4/4] (5.70ns)   --->   "%tmp_i_i1_108 = fmul float %p_r_M_imag_8, %p_t_imag_4" [src/music.cpp:257]   --->   Operation 789 'fmul' 'tmp_i_i1_108' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 790 [4/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_4" [src/music.cpp:257]   --->   Operation 790 'fmul' 'tmp_1_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 791 [4/4] (5.70ns)   --->   "%tmp_2_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_4" [src/music.cpp:257]   --->   Operation 791 'fmul' 'tmp_2_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 42> <Delay = 5.70>
ST_135 : Operation 792 [3/4] (5.70ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_real, %p_t_real" [src/music.cpp:257]   --->   Operation 792 'fmul' 'tmp_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 793 [3/4] (5.70ns)   --->   "%tmp_i_i_107 = fmul float %p_r_M_imag, %p_t_imag" [src/music.cpp:257]   --->   Operation 793 'fmul' 'tmp_i_i_107' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 794 [3/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag, %p_t_real" [src/music.cpp:257]   --->   Operation 794 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 795 [3/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_real, %p_t_imag" [src/music.cpp:257]   --->   Operation 795 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 796 [3/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_real_8, %p_t_real_4" [src/music.cpp:257]   --->   Operation 796 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 797 [3/4] (5.70ns)   --->   "%tmp_i_i1_108 = fmul float %p_r_M_imag_8, %p_t_imag_4" [src/music.cpp:257]   --->   Operation 797 'fmul' 'tmp_i_i1_108' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 798 [3/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_4" [src/music.cpp:257]   --->   Operation 798 'fmul' 'tmp_1_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 799 [3/4] (5.70ns)   --->   "%tmp_2_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_4" [src/music.cpp:257]   --->   Operation 799 'fmul' 'tmp_2_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 43> <Delay = 5.70>
ST_136 : Operation 800 [2/4] (5.70ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_real, %p_t_real" [src/music.cpp:257]   --->   Operation 800 'fmul' 'tmp_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 801 [2/4] (5.70ns)   --->   "%tmp_i_i_107 = fmul float %p_r_M_imag, %p_t_imag" [src/music.cpp:257]   --->   Operation 801 'fmul' 'tmp_i_i_107' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 802 [2/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag, %p_t_real" [src/music.cpp:257]   --->   Operation 802 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 803 [2/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_real, %p_t_imag" [src/music.cpp:257]   --->   Operation 803 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 804 [2/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_real_8, %p_t_real_4" [src/music.cpp:257]   --->   Operation 804 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 805 [2/4] (5.70ns)   --->   "%tmp_i_i1_108 = fmul float %p_r_M_imag_8, %p_t_imag_4" [src/music.cpp:257]   --->   Operation 805 'fmul' 'tmp_i_i1_108' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 806 [2/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_4" [src/music.cpp:257]   --->   Operation 806 'fmul' 'tmp_1_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 807 [2/4] (5.70ns)   --->   "%tmp_2_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_4" [src/music.cpp:257]   --->   Operation 807 'fmul' 'tmp_2_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 44> <Delay = 5.70>
ST_137 : Operation 808 [1/4] (5.70ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_real, %p_t_real" [src/music.cpp:257]   --->   Operation 808 'fmul' 'tmp_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 809 [1/4] (5.70ns)   --->   "%tmp_i_i_107 = fmul float %p_r_M_imag, %p_t_imag" [src/music.cpp:257]   --->   Operation 809 'fmul' 'tmp_i_i_107' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 810 [1/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag, %p_t_real" [src/music.cpp:257]   --->   Operation 810 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 811 [1/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_real, %p_t_imag" [src/music.cpp:257]   --->   Operation 811 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 812 [1/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_real_8, %p_t_real_4" [src/music.cpp:257]   --->   Operation 812 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 813 [1/4] (5.70ns)   --->   "%tmp_i_i1_108 = fmul float %p_r_M_imag_8, %p_t_imag_4" [src/music.cpp:257]   --->   Operation 813 'fmul' 'tmp_i_i1_108' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 814 [1/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_4" [src/music.cpp:257]   --->   Operation 814 'fmul' 'tmp_1_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 815 [1/4] (5.70ns)   --->   "%tmp_2_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_4" [src/music.cpp:257]   --->   Operation 815 'fmul' 'tmp_2_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 45> <Delay = 8.44>
ST_138 : Operation 816 [5/5] (8.44ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i3, %tmp_i_i_107" [src/music.cpp:257]   --->   Operation 816 'fsub' 'p_r_M_real_9' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 817 [5/5] (8.44ns)   --->   "%p_r_M_imag_9 = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:257]   --->   Operation 817 'fadd' 'p_r_M_imag_9' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 818 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i4, %tmp_i_i1_108" [src/music.cpp:257]   --->   Operation 818 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 819 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i1, %tmp_2_i_i1" [src/music.cpp:257]   --->   Operation 819 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 46> <Delay = 7.25>
ST_139 : Operation 820 [4/5] (7.25ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i3, %tmp_i_i_107" [src/music.cpp:257]   --->   Operation 820 'fsub' 'p_r_M_real_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 821 [4/5] (7.25ns)   --->   "%p_r_M_imag_9 = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:257]   --->   Operation 821 'fadd' 'p_r_M_imag_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 822 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i4, %tmp_i_i1_108" [src/music.cpp:257]   --->   Operation 822 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 823 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i1, %tmp_2_i_i1" [src/music.cpp:257]   --->   Operation 823 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 47> <Delay = 7.25>
ST_140 : Operation 824 [3/5] (7.25ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i3, %tmp_i_i_107" [src/music.cpp:257]   --->   Operation 824 'fsub' 'p_r_M_real_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 825 [3/5] (7.25ns)   --->   "%p_r_M_imag_9 = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:257]   --->   Operation 825 'fadd' 'p_r_M_imag_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 826 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i4, %tmp_i_i1_108" [src/music.cpp:257]   --->   Operation 826 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 827 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i1, %tmp_2_i_i1" [src/music.cpp:257]   --->   Operation 827 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 48> <Delay = 7.25>
ST_141 : Operation 828 [2/5] (7.25ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i3, %tmp_i_i_107" [src/music.cpp:257]   --->   Operation 828 'fsub' 'p_r_M_real_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 829 [2/5] (7.25ns)   --->   "%p_r_M_imag_9 = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:257]   --->   Operation 829 'fadd' 'p_r_M_imag_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 830 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i4, %tmp_i_i1_108" [src/music.cpp:257]   --->   Operation 830 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 831 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i1, %tmp_2_i_i1" [src/music.cpp:257]   --->   Operation 831 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 49> <Delay = 7.25>
ST_142 : Operation 832 [1/5] (7.25ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i3, %tmp_i_i_107" [src/music.cpp:257]   --->   Operation 832 'fsub' 'p_r_M_real_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 833 [1/5] (7.25ns)   --->   "%p_r_M_imag_9 = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:257]   --->   Operation 833 'fadd' 'p_r_M_imag_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 834 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i4, %tmp_i_i1_108" [src/music.cpp:257]   --->   Operation 834 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 835 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i1, %tmp_2_i_i1" [src/music.cpp:257]   --->   Operation 835 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 50> <Delay = 8.44>
ST_143 : Operation 836 [5/5] (8.44ns)   --->   "%complex_M_real_writ_8 = fadd float %p_r_M_real_9, %complex_M_real_writ" [src/music.cpp:257]   --->   Operation 836 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 837 [5/5] (8.44ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_9, %complex_M_imag_writ" [src/music.cpp:257]   --->   Operation 837 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 51> <Delay = 7.25>
ST_144 : Operation 838 [4/5] (7.25ns)   --->   "%complex_M_real_writ_8 = fadd float %p_r_M_real_9, %complex_M_real_writ" [src/music.cpp:257]   --->   Operation 838 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 839 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_9, %complex_M_imag_writ" [src/music.cpp:257]   --->   Operation 839 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 52> <Delay = 7.25>
ST_145 : Operation 840 [3/5] (7.25ns)   --->   "%complex_M_real_writ_8 = fadd float %p_r_M_real_9, %complex_M_real_writ" [src/music.cpp:257]   --->   Operation 840 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 841 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_9, %complex_M_imag_writ" [src/music.cpp:257]   --->   Operation 841 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 53> <Delay = 7.25>
ST_146 : Operation 842 [2/5] (7.25ns)   --->   "%complex_M_real_writ_8 = fadd float %p_r_M_real_9, %complex_M_real_writ" [src/music.cpp:257]   --->   Operation 842 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 843 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_9, %complex_M_imag_writ" [src/music.cpp:257]   --->   Operation 843 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 54> <Delay = 7.25>
ST_147 : Operation 844 [1/5] (7.25ns)   --->   "%complex_M_real_writ_8 = fadd float %p_r_M_real_9, %complex_M_real_writ" [src/music.cpp:257]   --->   Operation 844 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 845 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_9, %complex_M_imag_writ" [src/music.cpp:257]   --->   Operation 845 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 55> <Delay = 2.32>
ST_148 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln257_4 = zext i6 %add_ln257 to i64" [src/music.cpp:257]   --->   Operation 846 'zext' 'zext_ln257_4' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 847 [1/1] (0.00ns)   --->   "%UU_M_real_addr_1 = getelementptr [16 x float]* %UU_M_real, i64 0, i64 %zext_ln257_4" [src/music.cpp:257]   --->   Operation 847 'getelementptr' 'UU_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 848 [1/1] (0.00ns)   --->   "%UU_M_imag_addr_1 = getelementptr [16 x float]* %UU_M_imag, i64 0, i64 %zext_ln257_4" [src/music.cpp:257]   --->   Operation 848 'getelementptr' 'UU_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 849 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_8, float* %UU_M_real_addr_1, align 8" [src/music.cpp:257]   --->   Operation 849 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_148 : Operation 850 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_9, float* %UU_M_imag_addr_1, align 4" [src/music.cpp:257]   --->   Operation 850 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_148 : Operation 851 [1/1] (0.00ns)   --->   "br label %.preheader4" [src/music.cpp:256]   --->   Operation 851 'br' <Predicate = true> <Delay = 0.00>

State 149 <SV = 38> <Delay = 2.10>
ST_149 : Operation 852 [1/1] (0.00ns)   --->   "%i52_0 = phi i9 [ %i_5, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 852 'phi' 'i52_0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 853 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i17 [ %add_ln260, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]" [src/music.cpp:260]   --->   Operation 853 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i17 %phi_mul7 to i12" [src/music.cpp:260]   --->   Operation 854 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 855 [1/1] (2.10ns)   --->   "%add_ln260 = add i17 361, %phi_mul7" [src/music.cpp:260]   --->   Operation 855 'add' 'add_ln260' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 856 [1/1] (1.66ns)   --->   "%icmp_ln260 = icmp eq i9 %i52_0, -151" [src/music.cpp:260]   --->   Operation 856 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 857 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)"   --->   Operation 857 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 858 [1/1] (1.82ns)   --->   "%i_5 = add i9 1, %i52_0" [src/music.cpp:260]   --->   Operation 858 'add' 'i_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 859 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260, label %.preheader1.preheader, label %.preheader2.preheader" [src/music.cpp:260]   --->   Operation 859 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_48 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i52_0, i2 0)" [src/music.cpp:267]   --->   Operation 860 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_149 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i11 %tmp_48 to i12" [src/music.cpp:261]   --->   Operation 861 'zext' 'zext_ln261' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_149 : Operation 862 [1/1] (1.76ns)   --->   "br label %.preheader2" [src/music.cpp:261]   --->   Operation 862 'br' <Predicate = (!icmp_ln260)> <Delay = 1.76>
ST_149 : Operation 863 [1/1] (1.76ns)   --->   "br label %.preheader1" [src/music.cpp:270]   --->   Operation 863 'br' <Predicate = (icmp_ln260)> <Delay = 1.76>

State 150 <SV = 39> <Delay = 1.76>
ST_150 : Operation 864 [1/1] (0.00ns)   --->   "%j53_0 = phi i3 [ 0, %.preheader2.preheader ], [ %j_5, %17 ]"   --->   Operation 864 'phi' 'j53_0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 865 [1/1] (1.13ns)   --->   "%icmp_ln261 = icmp eq i3 %j53_0, -4" [src/music.cpp:261]   --->   Operation 865 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 866 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 866 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 867 [1/1] (1.65ns)   --->   "%j_5 = add i3 %j53_0, 1" [src/music.cpp:261]   --->   Operation 867 'add' 'j_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 868 [1/1] (0.00ns)   --->   "br i1 %icmp_ln261, label %.preheader3.loopexit, label %14" [src/music.cpp:261]   --->   Operation 868 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i3 %j53_0 to i6" [src/music.cpp:267]   --->   Operation 869 'zext' 'zext_ln267' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_150 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i3 %j53_0 to i12" [src/music.cpp:267]   --->   Operation 870 'zext' 'zext_ln267_1' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_150 : Operation 871 [1/1] (1.63ns)   --->   "%add_ln267 = add i12 %zext_ln261, %zext_ln267_1" [src/music.cpp:267]   --->   Operation 871 'add' 'add_ln267' <Predicate = (!icmp_ln261)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln267_2 = zext i12 %add_ln267 to i64" [src/music.cpp:267]   --->   Operation 872 'zext' 'zext_ln267_2' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_150 : Operation 873 [1/1] (0.00ns)   --->   "%AUU_M_real_addr_2 = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln267_2" [src/music.cpp:267]   --->   Operation 873 'getelementptr' 'AUU_M_real_addr_2' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_150 : Operation 874 [1/1] (0.00ns)   --->   "%AUU_M_imag_addr_2 = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln267_2" [src/music.cpp:267]   --->   Operation 874 'getelementptr' 'AUU_M_imag_addr_2' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_150 : Operation 875 [1/1] (1.76ns)   --->   "br label %15" [src/music.cpp:264]   --->   Operation 875 'br' <Predicate = (!icmp_ln261)> <Delay = 1.76>
ST_150 : Operation 876 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 876 'br' <Predicate = (icmp_ln261)> <Delay = 0.00>

State 151 <SV = 40> <Delay = 4.80>
ST_151 : Operation 877 [1/1] (0.00ns)   --->   "%complex_M_imag_read = phi float [ 0.000000e+00, %14 ], [ %temp_M_imag_1, %16 ]"   --->   Operation 877 'phi' 'complex_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 878 [1/1] (0.00ns)   --->   "%complex_M_real_read = phi float [ 0.000000e+00, %14 ], [ %temp_M_real_1, %16 ]"   --->   Operation 878 'phi' 'complex_M_real_read' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 879 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %14 ], [ %k_1, %16 ]"   --->   Operation 879 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 880 [1/1] (1.13ns)   --->   "%icmp_ln264 = icmp eq i3 %k_0, -4" [src/music.cpp:264]   --->   Operation 880 'icmp' 'icmp_ln264' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 881 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 881 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 882 [1/1] (1.65ns)   --->   "%k_1 = add i3 %k_0, 1" [src/music.cpp:264]   --->   Operation 882 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 883 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %17, label %16" [src/music.cpp:264]   --->   Operation 883 'br' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i3 %k_0 to i12" [src/music.cpp:265]   --->   Operation 884 'zext' 'zext_ln265' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_151 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_52 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)" [src/music.cpp:265]   --->   Operation 885 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_151 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln265_1 = zext i5 %tmp_52 to i6" [src/music.cpp:265]   --->   Operation 886 'zext' 'zext_ln265_1' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_151 : Operation 887 [1/1] (1.78ns)   --->   "%add_ln265 = add i6 %zext_ln267, %zext_ln265_1" [src/music.cpp:265]   --->   Operation 887 'add' 'add_ln265' <Predicate = (!icmp_ln264)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 888 [1/1] (1.54ns)   --->   "%add_ln265_1 = add i12 %zext_ln265, %trunc_ln260" [src/music.cpp:265]   --->   Operation 888 'add' 'add_ln265_1' <Predicate = (!icmp_ln264)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln265_3 = zext i12 %add_ln265_1 to i64" [src/music.cpp:265]   --->   Operation 889 'zext' 'zext_ln265_3' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_151 : Operation 890 [1/1] (0.00ns)   --->   "%a_theta_M_real_addr_3 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln265_3" [src/music.cpp:265]   --->   Operation 890 'getelementptr' 'a_theta_M_real_addr_3' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_151 : Operation 891 [1/1] (0.00ns)   --->   "%a_theta_M_imag_addr_3 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln265_3" [src/music.cpp:265]   --->   Operation 891 'getelementptr' 'a_theta_M_imag_addr_3' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_151 : Operation 892 [2/2] (3.25ns)   --->   "%p_r_M_real_11 = load float* %a_theta_M_real_addr_3, align 4" [src/music.cpp:265]   --->   Operation 892 'load' 'p_r_M_real_11' <Predicate = (!icmp_ln264)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_151 : Operation 893 [2/2] (3.25ns)   --->   "%a_theta_M_imag_load_1 = load float* %a_theta_M_imag_addr_3, align 4" [src/music.cpp:265]   --->   Operation 893 'load' 'a_theta_M_imag_load_1' <Predicate = (!icmp_ln264)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_151 : Operation 894 [1/1] (3.25ns)   --->   "store float %complex_M_real_read, float* %AUU_M_real_addr_2, align 8" [src/music.cpp:267]   --->   Operation 894 'store' <Predicate = (icmp_ln264)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_151 : Operation 895 [1/1] (3.25ns)   --->   "store float %complex_M_imag_read, float* %AUU_M_imag_addr_2, align 4" [src/music.cpp:267]   --->   Operation 895 'store' <Predicate = (icmp_ln264)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_151 : Operation 896 [1/1] (0.00ns)   --->   "br label %.preheader2" [src/music.cpp:261]   --->   Operation 896 'br' <Predicate = (icmp_ln264)> <Delay = 0.00>

State 152 <SV = 41> <Delay = 3.25>
ST_152 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln265_2 = zext i6 %add_ln265 to i64" [src/music.cpp:265]   --->   Operation 897 'zext' 'zext_ln265_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 898 [1/1] (0.00ns)   --->   "%UU_M_real_addr_2 = getelementptr [16 x float]* %UU_M_real, i64 0, i64 %zext_ln265_2" [src/music.cpp:265]   --->   Operation 898 'getelementptr' 'UU_M_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 899 [1/1] (0.00ns)   --->   "%UU_M_imag_addr_2 = getelementptr [16 x float]* %UU_M_imag, i64 0, i64 %zext_ln265_2" [src/music.cpp:265]   --->   Operation 899 'getelementptr' 'UU_M_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 900 [1/2] (3.25ns)   --->   "%p_r_M_real_11 = load float* %a_theta_M_real_addr_3, align 4" [src/music.cpp:265]   --->   Operation 900 'load' 'p_r_M_real_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_152 : Operation 901 [1/2] (3.25ns)   --->   "%a_theta_M_imag_load_1 = load float* %a_theta_M_imag_addr_3, align 4" [src/music.cpp:265]   --->   Operation 901 'load' 'a_theta_M_imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_152 : Operation 902 [2/2] (2.32ns)   --->   "%p_t_real_6 = load float* %UU_M_real_addr_2, align 4" [src/music.cpp:265]   --->   Operation 902 'load' 'p_t_real_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_152 : Operation 903 [2/2] (2.32ns)   --->   "%p_t_imag_6 = load float* %UU_M_imag_addr_2, align 4" [src/music.cpp:265]   --->   Operation 903 'load' 'p_t_imag_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>

State 153 <SV = 42> <Delay = 8.02>
ST_153 : Operation 904 [1/1] (0.00ns)   --->   "%bitcast_ln667_6 = bitcast float %a_theta_M_imag_load_1 to i32" [src/music.cpp:265]   --->   Operation 904 'bitcast' 'bitcast_ln667_6' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 905 [1/1] (0.99ns)   --->   "%xor_ln667_3 = xor i32 %bitcast_ln667_6, -2147483648" [src/music.cpp:265]   --->   Operation 905 'xor' 'xor_ln667_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 906 [1/1] (0.00ns)   --->   "%p_r_M_imag_11 = bitcast i32 %xor_ln667_3 to float" [src/music.cpp:265]   --->   Operation 906 'bitcast' 'p_r_M_imag_11' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 907 [1/2] (2.32ns)   --->   "%p_t_real_6 = load float* %UU_M_real_addr_2, align 4" [src/music.cpp:265]   --->   Operation 907 'load' 'p_t_real_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_153 : Operation 908 [1/2] (2.32ns)   --->   "%p_t_imag_6 = load float* %UU_M_imag_addr_2, align 4" [src/music.cpp:265]   --->   Operation 908 'load' 'p_t_imag_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_153 : Operation 909 [4/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_real_11, %p_t_real_6" [src/music.cpp:265]   --->   Operation 909 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 910 [4/4] (5.70ns)   --->   "%tmp_i_i3_109 = fmul float %p_r_M_imag_11, %p_t_imag_6" [src/music.cpp:265]   --->   Operation 910 'fmul' 'tmp_i_i3_109' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 911 [4/4] (5.70ns)   --->   "%tmp_1_i_i3 = fmul float %p_r_M_imag_11, %p_t_real_6" [src/music.cpp:265]   --->   Operation 911 'fmul' 'tmp_1_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 912 [4/4] (5.70ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_real_11, %p_t_imag_6" [src/music.cpp:265]   --->   Operation 912 'fmul' 'tmp_2_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 43> <Delay = 5.70>
ST_154 : Operation 913 [3/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_real_11, %p_t_real_6" [src/music.cpp:265]   --->   Operation 913 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 914 [3/4] (5.70ns)   --->   "%tmp_i_i3_109 = fmul float %p_r_M_imag_11, %p_t_imag_6" [src/music.cpp:265]   --->   Operation 914 'fmul' 'tmp_i_i3_109' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 915 [3/4] (5.70ns)   --->   "%tmp_1_i_i3 = fmul float %p_r_M_imag_11, %p_t_real_6" [src/music.cpp:265]   --->   Operation 915 'fmul' 'tmp_1_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 916 [3/4] (5.70ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_real_11, %p_t_imag_6" [src/music.cpp:265]   --->   Operation 916 'fmul' 'tmp_2_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 44> <Delay = 5.70>
ST_155 : Operation 917 [2/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_real_11, %p_t_real_6" [src/music.cpp:265]   --->   Operation 917 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 918 [2/4] (5.70ns)   --->   "%tmp_i_i3_109 = fmul float %p_r_M_imag_11, %p_t_imag_6" [src/music.cpp:265]   --->   Operation 918 'fmul' 'tmp_i_i3_109' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 919 [2/4] (5.70ns)   --->   "%tmp_1_i_i3 = fmul float %p_r_M_imag_11, %p_t_real_6" [src/music.cpp:265]   --->   Operation 919 'fmul' 'tmp_1_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 920 [2/4] (5.70ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_real_11, %p_t_imag_6" [src/music.cpp:265]   --->   Operation 920 'fmul' 'tmp_2_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 45> <Delay = 5.70>
ST_156 : Operation 921 [1/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_real_11, %p_t_real_6" [src/music.cpp:265]   --->   Operation 921 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 922 [1/4] (5.70ns)   --->   "%tmp_i_i3_109 = fmul float %p_r_M_imag_11, %p_t_imag_6" [src/music.cpp:265]   --->   Operation 922 'fmul' 'tmp_i_i3_109' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 923 [1/4] (5.70ns)   --->   "%tmp_1_i_i3 = fmul float %p_r_M_imag_11, %p_t_real_6" [src/music.cpp:265]   --->   Operation 923 'fmul' 'tmp_1_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 924 [1/4] (5.70ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_real_11, %p_t_imag_6" [src/music.cpp:265]   --->   Operation 924 'fmul' 'tmp_2_i_i3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 46> <Delay = 8.44>
ST_157 : Operation 925 [5/5] (8.44ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i6, %tmp_i_i3_109" [src/music.cpp:265]   --->   Operation 925 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 926 [5/5] (8.44ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i3, %tmp_2_i_i3" [src/music.cpp:265]   --->   Operation 926 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 47> <Delay = 7.25>
ST_158 : Operation 927 [4/5] (7.25ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i6, %tmp_i_i3_109" [src/music.cpp:265]   --->   Operation 927 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 928 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i3, %tmp_2_i_i3" [src/music.cpp:265]   --->   Operation 928 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 48> <Delay = 7.25>
ST_159 : Operation 929 [3/5] (7.25ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i6, %tmp_i_i3_109" [src/music.cpp:265]   --->   Operation 929 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 930 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i3, %tmp_2_i_i3" [src/music.cpp:265]   --->   Operation 930 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 49> <Delay = 7.25>
ST_160 : Operation 931 [2/5] (7.25ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i6, %tmp_i_i3_109" [src/music.cpp:265]   --->   Operation 931 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 932 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i3, %tmp_2_i_i3" [src/music.cpp:265]   --->   Operation 932 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 50> <Delay = 7.25>
ST_161 : Operation 933 [1/5] (7.25ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i6, %tmp_i_i3_109" [src/music.cpp:265]   --->   Operation 933 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 934 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i3, %tmp_2_i_i3" [src/music.cpp:265]   --->   Operation 934 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 51> <Delay = 8.44>
ST_162 : Operation 935 [5/5] (8.44ns)   --->   "%temp_M_real_1 = fadd float %complex_M_real_read, %complex_M_real_writ_9" [src/music.cpp:265]   --->   Operation 935 'fadd' 'temp_M_real_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 936 [5/5] (8.44ns)   --->   "%temp_M_imag_1 = fadd float %complex_M_imag_read, %complex_M_imag_writ_2" [src/music.cpp:265]   --->   Operation 936 'fadd' 'temp_M_imag_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 52> <Delay = 7.25>
ST_163 : Operation 937 [4/5] (7.25ns)   --->   "%temp_M_real_1 = fadd float %complex_M_real_read, %complex_M_real_writ_9" [src/music.cpp:265]   --->   Operation 937 'fadd' 'temp_M_real_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 938 [4/5] (7.25ns)   --->   "%temp_M_imag_1 = fadd float %complex_M_imag_read, %complex_M_imag_writ_2" [src/music.cpp:265]   --->   Operation 938 'fadd' 'temp_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 53> <Delay = 7.25>
ST_164 : Operation 939 [3/5] (7.25ns)   --->   "%temp_M_real_1 = fadd float %complex_M_real_read, %complex_M_real_writ_9" [src/music.cpp:265]   --->   Operation 939 'fadd' 'temp_M_real_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 940 [3/5] (7.25ns)   --->   "%temp_M_imag_1 = fadd float %complex_M_imag_read, %complex_M_imag_writ_2" [src/music.cpp:265]   --->   Operation 940 'fadd' 'temp_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 54> <Delay = 7.25>
ST_165 : Operation 941 [2/5] (7.25ns)   --->   "%temp_M_real_1 = fadd float %complex_M_real_read, %complex_M_real_writ_9" [src/music.cpp:265]   --->   Operation 941 'fadd' 'temp_M_real_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 942 [2/5] (7.25ns)   --->   "%temp_M_imag_1 = fadd float %complex_M_imag_read, %complex_M_imag_writ_2" [src/music.cpp:265]   --->   Operation 942 'fadd' 'temp_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 55> <Delay = 7.25>
ST_166 : Operation 943 [1/5] (7.25ns)   --->   "%temp_M_real_1 = fadd float %complex_M_real_read, %complex_M_real_writ_9" [src/music.cpp:265]   --->   Operation 943 'fadd' 'temp_M_real_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 944 [1/5] (7.25ns)   --->   "%temp_M_imag_1 = fadd float %complex_M_imag_read, %complex_M_imag_writ_2" [src/music.cpp:265]   --->   Operation 944 'fadd' 'temp_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 945 [1/1] (0.00ns)   --->   "br label %15" [src/music.cpp:264]   --->   Operation 945 'br' <Predicate = true> <Delay = 0.00>

State 167 <SV = 39> <Delay = 2.10>
ST_167 : Operation 946 [1/1] (0.00ns)   --->   "%i54_0 = phi i9 [ %i_6, %21 ], [ 0, %.preheader1.preheader ]"   --->   Operation 946 'phi' 'i54_0' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 947 [1/1] (0.00ns)   --->   "%phi_mul9 = phi i17 [ %add_ln270, %21 ], [ 0, %.preheader1.preheader ]" [src/music.cpp:270]   --->   Operation 947 'phi' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i17 %phi_mul9 to i12" [src/music.cpp:270]   --->   Operation 948 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 949 [1/1] (2.10ns)   --->   "%add_ln270 = add i17 361, %phi_mul9" [src/music.cpp:270]   --->   Operation 949 'add' 'add_ln270' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 950 [1/1] (1.66ns)   --->   "%icmp_ln270 = icmp eq i9 %i54_0, -151" [src/music.cpp:270]   --->   Operation 950 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 951 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)"   --->   Operation 951 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 952 [1/1] (1.82ns)   --->   "%i_6 = add i9 1, %i54_0" [src/music.cpp:270]   --->   Operation 952 'add' 'i_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 953 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %.preheader11.loopexit, label %18" [src/music.cpp:270]   --->   Operation 953 'br' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i9 %i54_0 to i64" [src/music.cpp:274]   --->   Operation 954 'zext' 'zext_ln274' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_167 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_51 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i54_0, i2 0)" [src/music.cpp:274]   --->   Operation 955 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_167 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i11 %tmp_51 to i12" [src/music.cpp:273]   --->   Operation 956 'zext' 'zext_ln273' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_167 : Operation 957 [1/1] (1.76ns)   --->   "br label %19" [src/music.cpp:273]   --->   Operation 957 'br' <Predicate = (!icmp_ln270)> <Delay = 1.76>
ST_167 : Operation 958 [1/1] (0.00ns)   --->   "br label %.preheader11"   --->   Operation 958 'br' <Predicate = (icmp_ln270)> <Delay = 0.00>

State 168 <SV = 40> <Delay = 4.89>
ST_168 : Operation 959 [1/1] (0.00ns)   --->   "%complex_M_imag_read_1 = phi float [ 0.000000e+00, %18 ], [ %temp_M_imag, %20 ]"   --->   Operation 959 'phi' 'complex_M_imag_read_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 960 [1/1] (0.00ns)   --->   "%complex_M_real_read_1 = phi float [ 0.000000e+00, %18 ], [ %temp_M_real, %20 ]"   --->   Operation 960 'phi' 'complex_M_real_read_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 961 [1/1] (0.00ns)   --->   "%k55_0 = phi i3 [ 0, %18 ], [ %k, %20 ]"   --->   Operation 961 'phi' 'k55_0' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 962 [1/1] (1.13ns)   --->   "%icmp_ln273 = icmp eq i3 %k55_0, -4" [src/music.cpp:273]   --->   Operation 962 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 963 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 963 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 964 [1/1] (1.65ns)   --->   "%k = add i3 %k55_0, 1" [src/music.cpp:273]   --->   Operation 964 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 965 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %21, label %20" [src/music.cpp:273]   --->   Operation 965 'br' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln274_1 = zext i3 %k55_0 to i12" [src/music.cpp:274]   --->   Operation 966 'zext' 'zext_ln274_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 967 [1/1] (1.63ns)   --->   "%add_ln274 = add i12 %zext_ln273, %zext_ln274_1" [src/music.cpp:274]   --->   Operation 967 'add' 'add_ln274' <Predicate = (!icmp_ln273)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln274_2 = zext i12 %add_ln274 to i64" [src/music.cpp:274]   --->   Operation 968 'zext' 'zext_ln274_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 969 [1/1] (0.00ns)   --->   "%AUU_M_real_addr_1 = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln274_2" [src/music.cpp:274]   --->   Operation 969 'getelementptr' 'AUU_M_real_addr_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 970 [1/1] (0.00ns)   --->   "%AUU_M_imag_addr_1 = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln274_2" [src/music.cpp:274]   --->   Operation 970 'getelementptr' 'AUU_M_imag_addr_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 971 [1/1] (1.54ns)   --->   "%add_ln274_1 = add i12 %trunc_ln270, %zext_ln274_1" [src/music.cpp:274]   --->   Operation 971 'add' 'add_ln274_1' <Predicate = (!icmp_ln273)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln274_3 = zext i12 %add_ln274_1 to i64" [src/music.cpp:274]   --->   Operation 972 'zext' 'zext_ln274_3' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 973 [1/1] (0.00ns)   --->   "%a_theta_M_real_addr_2 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln274_3" [src/music.cpp:274]   --->   Operation 973 'getelementptr' 'a_theta_M_real_addr_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 974 [1/1] (0.00ns)   --->   "%a_theta_M_imag_addr_2 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln274_3" [src/music.cpp:274]   --->   Operation 974 'getelementptr' 'a_theta_M_imag_addr_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 975 [2/2] (3.25ns)   --->   "%p_t_real_5 = load float* %a_theta_M_real_addr_2, align 4" [src/music.cpp:274]   --->   Operation 975 'load' 'p_t_real_5' <Predicate = (!icmp_ln273)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_168 : Operation 976 [2/2] (3.25ns)   --->   "%a_theta_M_imag_load = load float* %a_theta_M_imag_addr_2, align 4" [src/music.cpp:274]   --->   Operation 976 'load' 'a_theta_M_imag_load' <Predicate = (!icmp_ln273)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_168 : Operation 977 [2/2] (3.25ns)   --->   "%p_r_M_real_10 = load float* %AUU_M_real_addr_1, align 4" [src/music.cpp:274]   --->   Operation 977 'load' 'p_r_M_real_10' <Predicate = (!icmp_ln273)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_168 : Operation 978 [2/2] (3.25ns)   --->   "%p_r_M_imag_10 = load float* %AUU_M_imag_addr_1, align 4" [src/music.cpp:274]   --->   Operation 978 'load' 'p_r_M_imag_10' <Predicate = (!icmp_ln273)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_168 : Operation 979 [1/1] (0.00ns)   --->   "%w_M_real_addr_1 = getelementptr [361 x float]* %w_M_real, i64 0, i64 %zext_ln274" [src/music.cpp:276]   --->   Operation 979 'getelementptr' 'w_M_real_addr_1' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 980 [1/1] (0.00ns)   --->   "%w_M_imag_addr_1 = getelementptr [361 x float]* %w_M_imag, i64 0, i64 %zext_ln274" [src/music.cpp:276]   --->   Operation 980 'getelementptr' 'w_M_imag_addr_1' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 981 [2/2] (3.25ns)   --->   "%w_M_real_load = load float* %w_M_real_addr_1, align 4" [src/music.cpp:276]   --->   Operation 981 'load' 'w_M_real_load' <Predicate = (icmp_ln273)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_168 : Operation 982 [2/2] (3.25ns)   --->   "%w_M_imag_load = load float* %w_M_imag_addr_1, align 4" [src/music.cpp:276]   --->   Operation 982 'load' 'w_M_imag_load' <Predicate = (icmp_ln273)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>

State 169 <SV = 41> <Delay = 3.25>
ST_169 : Operation 983 [1/2] (3.25ns)   --->   "%p_t_real_5 = load float* %a_theta_M_real_addr_2, align 4" [src/music.cpp:274]   --->   Operation 983 'load' 'p_t_real_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_169 : Operation 984 [1/2] (3.25ns)   --->   "%a_theta_M_imag_load = load float* %a_theta_M_imag_addr_2, align 4" [src/music.cpp:274]   --->   Operation 984 'load' 'a_theta_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_169 : Operation 985 [1/2] (3.25ns)   --->   "%p_r_M_real_10 = load float* %AUU_M_real_addr_1, align 4" [src/music.cpp:274]   --->   Operation 985 'load' 'p_r_M_real_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_169 : Operation 986 [1/2] (3.25ns)   --->   "%p_r_M_imag_10 = load float* %AUU_M_imag_addr_1, align 4" [src/music.cpp:274]   --->   Operation 986 'load' 'p_r_M_imag_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>

State 170 <SV = 42> <Delay = 6.69>
ST_170 : Operation 987 [1/1] (0.00ns)   --->   "%bitcast_ln667_4 = bitcast float %a_theta_M_imag_load to i32" [src/music.cpp:274]   --->   Operation 987 'bitcast' 'bitcast_ln667_4' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 988 [1/1] (0.99ns)   --->   "%xor_ln667_2 = xor i32 %bitcast_ln667_4, -2147483648" [src/music.cpp:274]   --->   Operation 988 'xor' 'xor_ln667_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 989 [1/1] (0.00ns)   --->   "%p_t_imag_5 = bitcast i32 %xor_ln667_2 to float" [src/music.cpp:274]   --->   Operation 989 'bitcast' 'p_t_imag_5' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 990 [4/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_real_10, %p_t_real_5" [src/music.cpp:274]   --->   Operation 990 'fmul' 'tmp_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 991 [4/4] (5.70ns)   --->   "%tmp_i_i2_110 = fmul float %p_r_M_imag_10, %p_t_imag_5" [src/music.cpp:274]   --->   Operation 991 'fmul' 'tmp_i_i2_110' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 992 [4/4] (5.70ns)   --->   "%tmp_1_i_i2 = fmul float %p_r_M_imag_10, %p_t_real_5" [src/music.cpp:274]   --->   Operation 992 'fmul' 'tmp_1_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 993 [4/4] (5.70ns)   --->   "%tmp_2_i_i2 = fmul float %p_r_M_real_10, %p_t_imag_5" [src/music.cpp:274]   --->   Operation 993 'fmul' 'tmp_2_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 43> <Delay = 5.70>
ST_171 : Operation 994 [3/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_real_10, %p_t_real_5" [src/music.cpp:274]   --->   Operation 994 'fmul' 'tmp_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 995 [3/4] (5.70ns)   --->   "%tmp_i_i2_110 = fmul float %p_r_M_imag_10, %p_t_imag_5" [src/music.cpp:274]   --->   Operation 995 'fmul' 'tmp_i_i2_110' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 996 [3/4] (5.70ns)   --->   "%tmp_1_i_i2 = fmul float %p_r_M_imag_10, %p_t_real_5" [src/music.cpp:274]   --->   Operation 996 'fmul' 'tmp_1_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 997 [3/4] (5.70ns)   --->   "%tmp_2_i_i2 = fmul float %p_r_M_real_10, %p_t_imag_5" [src/music.cpp:274]   --->   Operation 997 'fmul' 'tmp_2_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 44> <Delay = 5.70>
ST_172 : Operation 998 [2/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_real_10, %p_t_real_5" [src/music.cpp:274]   --->   Operation 998 'fmul' 'tmp_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 999 [2/4] (5.70ns)   --->   "%tmp_i_i2_110 = fmul float %p_r_M_imag_10, %p_t_imag_5" [src/music.cpp:274]   --->   Operation 999 'fmul' 'tmp_i_i2_110' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1000 [2/4] (5.70ns)   --->   "%tmp_1_i_i2 = fmul float %p_r_M_imag_10, %p_t_real_5" [src/music.cpp:274]   --->   Operation 1000 'fmul' 'tmp_1_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1001 [2/4] (5.70ns)   --->   "%tmp_2_i_i2 = fmul float %p_r_M_real_10, %p_t_imag_5" [src/music.cpp:274]   --->   Operation 1001 'fmul' 'tmp_2_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 45> <Delay = 5.70>
ST_173 : Operation 1002 [1/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_real_10, %p_t_real_5" [src/music.cpp:274]   --->   Operation 1002 'fmul' 'tmp_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1003 [1/4] (5.70ns)   --->   "%tmp_i_i2_110 = fmul float %p_r_M_imag_10, %p_t_imag_5" [src/music.cpp:274]   --->   Operation 1003 'fmul' 'tmp_i_i2_110' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1004 [1/4] (5.70ns)   --->   "%tmp_1_i_i2 = fmul float %p_r_M_imag_10, %p_t_real_5" [src/music.cpp:274]   --->   Operation 1004 'fmul' 'tmp_1_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1005 [1/4] (5.70ns)   --->   "%tmp_2_i_i2 = fmul float %p_r_M_real_10, %p_t_imag_5" [src/music.cpp:274]   --->   Operation 1005 'fmul' 'tmp_2_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 46> <Delay = 8.44>
ST_174 : Operation 1006 [5/5] (8.44ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i5, %tmp_i_i2_110" [src/music.cpp:274]   --->   Operation 1006 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1007 [5/5] (8.44ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_1_i_i2, %tmp_2_i_i2" [src/music.cpp:274]   --->   Operation 1007 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 47> <Delay = 7.25>
ST_175 : Operation 1008 [4/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i5, %tmp_i_i2_110" [src/music.cpp:274]   --->   Operation 1008 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1009 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_1_i_i2, %tmp_2_i_i2" [src/music.cpp:274]   --->   Operation 1009 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 48> <Delay = 7.25>
ST_176 : Operation 1010 [3/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i5, %tmp_i_i2_110" [src/music.cpp:274]   --->   Operation 1010 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1011 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_1_i_i2, %tmp_2_i_i2" [src/music.cpp:274]   --->   Operation 1011 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 49> <Delay = 7.25>
ST_177 : Operation 1012 [2/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i5, %tmp_i_i2_110" [src/music.cpp:274]   --->   Operation 1012 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1013 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_1_i_i2, %tmp_2_i_i2" [src/music.cpp:274]   --->   Operation 1013 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 50> <Delay = 7.25>
ST_178 : Operation 1014 [1/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i5, %tmp_i_i2_110" [src/music.cpp:274]   --->   Operation 1014 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1015 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_1_i_i2, %tmp_2_i_i2" [src/music.cpp:274]   --->   Operation 1015 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 51> <Delay = 8.44>
ST_179 : Operation 1016 [5/5] (8.44ns)   --->   "%temp_M_real = fadd float %complex_M_real_read_1, %complex_M_real_writ_1" [src/music.cpp:274]   --->   Operation 1016 'fadd' 'temp_M_real' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1017 [5/5] (8.44ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_1" [src/music.cpp:274]   --->   Operation 1017 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 52> <Delay = 7.25>
ST_180 : Operation 1018 [4/5] (7.25ns)   --->   "%temp_M_real = fadd float %complex_M_real_read_1, %complex_M_real_writ_1" [src/music.cpp:274]   --->   Operation 1018 'fadd' 'temp_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1019 [4/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_1" [src/music.cpp:274]   --->   Operation 1019 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 53> <Delay = 7.25>
ST_181 : Operation 1020 [3/5] (7.25ns)   --->   "%temp_M_real = fadd float %complex_M_real_read_1, %complex_M_real_writ_1" [src/music.cpp:274]   --->   Operation 1020 'fadd' 'temp_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1021 [3/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_1" [src/music.cpp:274]   --->   Operation 1021 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 54> <Delay = 7.25>
ST_182 : Operation 1022 [2/5] (7.25ns)   --->   "%temp_M_real = fadd float %complex_M_real_read_1, %complex_M_real_writ_1" [src/music.cpp:274]   --->   Operation 1022 'fadd' 'temp_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1023 [2/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_1" [src/music.cpp:274]   --->   Operation 1023 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 55> <Delay = 7.25>
ST_183 : Operation 1024 [1/5] (7.25ns)   --->   "%temp_M_real = fadd float %complex_M_real_read_1, %complex_M_real_writ_1" [src/music.cpp:274]   --->   Operation 1024 'fadd' 'temp_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1025 [1/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_1" [src/music.cpp:274]   --->   Operation 1025 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1026 [1/1] (0.00ns)   --->   "br label %19" [src/music.cpp:273]   --->   Operation 1026 'br' <Predicate = true> <Delay = 0.00>

State 184 <SV = 41> <Delay = 3.25>
ST_184 : Operation 1027 [1/2] (3.25ns)   --->   "%w_M_real_load = load float* %w_M_real_addr_1, align 4" [src/music.cpp:276]   --->   Operation 1027 'load' 'w_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_184 : Operation 1028 [1/2] (3.25ns)   --->   "%w_M_imag_load = load float* %w_M_imag_addr_1, align 4" [src/music.cpp:276]   --->   Operation 1028 'load' 'w_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>

State 185 <SV = 42> <Delay = 8.44>
ST_185 : Operation 1029 [5/5] (8.44ns)   --->   "%complex_M_real_writ_2 = fadd float %w_M_real_load, %complex_M_real_read_1" [src/music.cpp:276]   --->   Operation 1029 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1030 [5/5] (8.44ns)   --->   "%complex_M_imag_writ_3 = fadd float %w_M_imag_load, %complex_M_imag_read_1" [src/music.cpp:276]   --->   Operation 1030 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 43> <Delay = 7.25>
ST_186 : Operation 1031 [4/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %w_M_real_load, %complex_M_real_read_1" [src/music.cpp:276]   --->   Operation 1031 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1032 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %w_M_imag_load, %complex_M_imag_read_1" [src/music.cpp:276]   --->   Operation 1032 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 44> <Delay = 7.25>
ST_187 : Operation 1033 [3/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %w_M_real_load, %complex_M_real_read_1" [src/music.cpp:276]   --->   Operation 1033 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1034 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %w_M_imag_load, %complex_M_imag_read_1" [src/music.cpp:276]   --->   Operation 1034 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 45> <Delay = 7.25>
ST_188 : Operation 1035 [2/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %w_M_real_load, %complex_M_real_read_1" [src/music.cpp:276]   --->   Operation 1035 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1036 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %w_M_imag_load, %complex_M_imag_read_1" [src/music.cpp:276]   --->   Operation 1036 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 46> <Delay = 7.25>
ST_189 : Operation 1037 [1/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %w_M_real_load, %complex_M_real_read_1" [src/music.cpp:276]   --->   Operation 1037 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1038 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %w_M_imag_load, %complex_M_imag_read_1" [src/music.cpp:276]   --->   Operation 1038 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 47> <Delay = 3.25>
ST_190 : Operation 1039 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ_2, float* %w_M_real_addr_1, align 4" [src/music.cpp:276]   --->   Operation 1039 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_190 : Operation 1040 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ_3, float* %w_M_imag_addr_1, align 4" [src/music.cpp:276]   --->   Operation 1040 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_190 : Operation 1041 [1/1] (0.00ns)   --->   "br label %.preheader1" [src/music.cpp:270]   --->   Operation 1041 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DOA_src]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DOA_interfer]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_BATCH_CNTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ theta]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_real     (alloca           ) [ 00111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_imag     (alloca           ) [ 00111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_real           (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Xj_f_M_imag           (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Autocorr_Buffer_M_r   (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Autocorr_Buffer_M_i   (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Rx_M_real             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Rx_M_imag             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
U_M_real              (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
U_M_imag              (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Un_M_real             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Un_M_imag             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
UU_M_real             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
UU_M_imag             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
AUU_M_real            (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
AUU_M_imag            (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
w_M_real              (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
w_M_imag              (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
a_theta_M_real        (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
a_theta_M_imag        (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln185             (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln185             (add              ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln185            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_real_a   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln185           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_imag_a   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln185           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln185            (icmp             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln185              (br               ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln187              (br               ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln187             (phi              ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln187             (add              ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_2         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1027            (add              ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln187_1           (phi              ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln187_1           (add              ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_9         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1027_1          (add              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln187_2           (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln187_2           (add              ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_10        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_real_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_imag_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln187           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln187           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln187            (icmp             ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln187              (br               ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln187_1          (icmp             ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln187              (br               ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln187_2          (icmp             ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln187              (br               ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln188              (br               ) [ 00011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln188             (phi              ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln188             (add              ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln188_1           (phi              ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln188_1           (add              ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_3         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Autocorr_Buffer_M_r_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Autocorr_Buffer_M_i_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln188           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln188           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln188            (icmp             ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln188              (br               ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln188_1          (icmp             ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln188              (br               ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln189              (br               ) [ 00000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln189             (phi              ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln189             (add              ) [ 00000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln189_1           (phi              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln189_1           (add              ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_4         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_M_real_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_M_imag_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln189           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln189           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189            (icmp             ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln189              (br               ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189_1          (icmp             ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln189              (br               ) [ 00000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln190              (br               ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln190             (phi              ) [ 00000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln190             (add              ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln190_1           (phi              ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln190_1           (add              ) [ 00000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_5         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_real_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_imag_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln190           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln190           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln190            (icmp             ) [ 00000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln190              (br               ) [ 00000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln190_1          (icmp             ) [ 00000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln190              (br               ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln191              (br               ) [ 00000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln191             (phi              ) [ 00000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln191             (add              ) [ 00000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln191_1           (phi              ) [ 00000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln191             (xor              ) [ 00000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_6         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_real_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_imag_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln191           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln191           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln191              (br               ) [ 00000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln191            (icmp             ) [ 00000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln191              (br               ) [ 00000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln192              (br               ) [ 00000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln192             (phi              ) [ 00000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln192             (add              ) [ 00000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln192_1           (phi              ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln192_1           (add              ) [ 00000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_7         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
UU_M_real_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
UU_M_imag_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln192           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln192           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln192            (icmp             ) [ 00000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln192              (br               ) [ 00000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln192_1          (icmp             ) [ 00000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln192              (br               ) [ 00000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln193              (br               ) [ 00000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln193             (phi              ) [ 00000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln193             (add              ) [ 00000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln193_1           (phi              ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln193_1           (add              ) [ 00000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_8         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
AUU_M_real_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
AUU_M_imag_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln193           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln193           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln193            (icmp             ) [ 00000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln193              (br               ) [ 00000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln193_1          (icmp             ) [ 00000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln193              (br               ) [ 00000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln194              (br               ) [ 00000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln194             (phi              ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln194             (add              ) [ 00000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_M_real_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln194           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_M_imag_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln194           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln194            (icmp             ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln194              (br               ) [ 00000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln195              (br               ) [ 00000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln195             (phi              ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul               (phi              ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln195_2           (add              ) [ 00000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln195             (add              ) [ 00000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln195_1           (phi              ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln195_1           (add              ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_11        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1027_2          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_12        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_theta_M_real_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_theta_M_imag_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln195           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln195           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln195            (icmp             ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln195              (br               ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln195_1          (icmp             ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln195              (br               ) [ 00000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln218              (br               ) [ 00000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l_0                   (phi              ) [ 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln218            (icmp             ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l                     (add              ) [ 00000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln218              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln221            (zext             ) [ 00000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln219            (zext             ) [ 00000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219              (br               ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_0_1            (alloca           ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eigval_1_1            (alloca           ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eigval_2_1            (alloca           ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eigval_3_1            (alloca           ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sort_index_0_1        (alloca           ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sort_index_1_1        (alloca           ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sort_index_2_1        (alloca           ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sort_index_3_1        (alloca           ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln230              (br               ) [ 00000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
n_0                   (phi              ) [ 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln219            (icmp             ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
n_1                   (add              ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln220            (zext             ) [ 00000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln220              (br               ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j44_0                 (phi              ) [ 00000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln220            (icmp             ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                     (add              ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln220              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln221             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln221            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln221             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln221_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln221_1          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln221_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_real_a_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln221           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_imag_a_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln221           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln220              (br               ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln223            (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln224              (br               ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j45_0                 (phi              ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln224            (icmp             ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_3                   (add              ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln224              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln225            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln225_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln225_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln225             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln225_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57_cast           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln225_2           (add              ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_real_a_2 (getelementptr    ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_imag_a_2 (getelementptr    ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln225_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_real_addr_2    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_imag_addr_2    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_real_l   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln225           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FFT_Buffer_M_imag_l   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln225           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln224              (br               ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
jj_0                  (phi              ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul11             (phi              ) [ 00000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln230             (add              ) [ 00000000000000000000010000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln230            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
jj                    (add              ) [ 00000000000000000000010000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln230              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln233            (zext             ) [ 00000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln231              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln287             (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l46_0                 (phi              ) [ 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln231            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l_1                   (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln231              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln232            (zext             ) [ 00000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln232              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
n47_0                 (phi              ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln232            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
n                     (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln232              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln233_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln233_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln233             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln233_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_real_addr_1    (getelementptr    ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_imag_addr_1    (getelementptr    ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln233_1           (add              ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln233_4          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Autocorr_Buffer_M_r_2 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Autocorr_Buffer_M_i_2 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_real_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln233           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Xj_f_M_imag_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln233           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln232              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln236            (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_0_1_load       (load             ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_1_1_load       (load             ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_2_1_load       (load             ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_3_1_load       (load             ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sort_index_0_1_load   (load             ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sort_index_1_1_load   (load             ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sort_index_2_1_load   (load             ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sort_index_3_1_load   (load             ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret1             (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_0              (extractvalue     ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_1              (extractvalue     ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_2              (extractvalue     ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_3              (extractvalue     ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sort_index_0          (extractvalue     ) [ 00000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sort_index_1          (extractvalue     ) [ 00000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sort_index_2          (extractvalue     ) [ 00000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sort_index_3          (extractvalue     ) [ 00000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln239              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_0                   (phi              ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln239            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x                     (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln239              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln242            (zext             ) [ 00000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln242_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_real_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln244              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_real_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_imag_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_imag_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln240              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
fc_addr               (getelementptr    ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_0                   (phi              ) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln240            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_1                   (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln240              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln242_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln242             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln242_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_real_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_imag_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln241           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln241            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln241              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln243            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln243              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
U_M_real_load_1       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln244           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_imag_load_1       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln244           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln245              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_real_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln242           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_imag_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln242           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln243              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln240              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
fc_load               (load             ) [ 00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (fpext            ) [ 00000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (dmul             ) [ 00000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
br_ln248              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x48_0                 (phi              ) [ 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul5              (phi              ) [ 00000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
add_ln248             (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln248            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_1                   (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln248              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln250           (trunc            ) [ 00000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
br_ln249              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln255              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
y49_0                 (phi              ) [ 00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln249            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y                     (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln249              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln250            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln250_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln250             (add              ) [ 00000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_9                 (mux              ) [ 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
theta_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_4                 (fpext            ) [ 00000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
theta_load            (load             ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                 (fpext            ) [ 00000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (dmul             ) [ 00000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (dmul             ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign              (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i               (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                 (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000]
x_assign_1            (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
tmp_i_i2              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
zext_ln250_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_theta_M_real_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_theta_M_imag_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_val_assign          (fptrunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln250           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_val_assign_1        (fptrunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln251           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln249              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i50_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000]
icmp_ln255            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                     (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln255              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln257            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_real_addr_3      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
or_ln257              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_real_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
Un_M_imag_addr_3      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
Un_M_imag_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
br_ln260              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_47                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln257_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000]
p_r_M_real            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000]
p_r_M_imag            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000]
p_r_M_real_8          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000]
p_r_M_imag_8          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000]
br_ln256              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j51_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
icmp_ln256            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_4                   (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln256              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln257_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln257_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_real_addr_5      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
or_ln257_1            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Un_M_real_addr_6      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
Un_M_imag_addr_5      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
Un_M_imag_addr_6      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
add_ln257             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_t_real              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000]
Un_M_imag_load_2      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
p_t_real_4            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000]
Un_M_imag_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
bitcast_ln667         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln667             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_imag              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
bitcast_ln667_2       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln667_1           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_imag_4            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
tmp_i_i3              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_i_i_107           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_1_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_2_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_i_i4              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_i_i1_108          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_1_i_i1            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_2_i_i1            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
p_r_M_real_9          (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
p_r_M_imag_9          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
complex_M_real_writ   (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
complex_M_imag_writ   (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
complex_M_real_writ_8 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
complex_M_imag_writ_9 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
zext_ln257_4          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
UU_M_real_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
UU_M_imag_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln257           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln257           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln256              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i52_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
phi_mul7              (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
trunc_ln260           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000]
add_ln260             (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln260            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_5                   (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln260              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln261            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000]
br_ln261              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln270              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j53_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
icmp_ln261            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_5                   (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln261              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln267            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000]
zext_ln267_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln267             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln267_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
AUU_M_real_addr_2     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000]
AUU_M_imag_addr_2     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000]
br_ln264              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
complex_M_imag_read   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000]
complex_M_real_read   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000]
k_0                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
icmp_ln264            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                   (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln264              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln265            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln265_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln265             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
add_ln265_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln265_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_theta_M_real_addr_3 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
a_theta_M_imag_addr_3 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
store_ln267           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln267           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln261              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln265_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
UU_M_real_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
UU_M_imag_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
p_r_M_real_11         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000]
a_theta_M_imag_load_1 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
bitcast_ln667_6       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln667_3           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_imag_11         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000]
p_t_real_6            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000]
p_t_imag_6            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000]
tmp_i_i6              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
tmp_i_i3_109          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
tmp_1_i_i3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
tmp_2_i_i3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
complex_M_real_writ_9 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
complex_M_imag_writ_2 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
temp_M_real_1         (fadd             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
temp_M_imag_1         (fadd             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln264              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i54_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
phi_mul9              (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
trunc_ln270           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000]
add_ln270             (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln270            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_6                   (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln270              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln274            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000]
tmp_51                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln273            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000]
br_ln273              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 00000000000000000000010000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
complex_M_imag_read_1 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110]
complex_M_real_read_1 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110]
k55_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
icmp_ln273            (icmp             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k                     (add              ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln273              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln274_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln274             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln274_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
AUU_M_real_addr_1     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
AUU_M_imag_addr_1     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
add_ln274_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln274_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_theta_M_real_addr_2 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
a_theta_M_imag_addr_2 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
w_M_real_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111]
w_M_imag_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111]
p_t_real_5            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000]
a_theta_M_imag_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
p_r_M_real_10         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000]
p_r_M_imag_10         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000]
bitcast_ln667_4       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln667_2           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_imag_5            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000]
tmp_i_i5              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000]
tmp_i_i2_110          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000]
tmp_1_i_i2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000]
tmp_2_i_i2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000]
complex_M_real_writ_1 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000]
complex_M_imag_writ_1 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000]
temp_M_real           (fadd             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
temp_M_imag           (fadd             ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln273              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
w_M_real_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
w_M_imag_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
complex_M_real_writ_2 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
complex_M_imag_writ_3 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
store_ln276           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln276           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln270              (br               ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DOA_src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DOA_src"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DOA_interfer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DOA_interfer"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="second_order_float_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="CONFIG_BATCH_CNTS">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_BATCH_CNTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="CONFIG_SEQUENCE_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="CONFIG_SEQUENCE_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="CONFIG_SEQUENCE_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fc">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="theta">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="music_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i36.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Autocorrelation"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eig_decompose"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_eigval"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="FFT_Buffer_M_real_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FFT_Buffer_M_real/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="FFT_Buffer_M_imag_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FFT_Buffer_M_imag/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="Xj_f_M_real_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xj_f_M_real/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="Xj_f_M_imag_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xj_f_M_imag/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="Autocorr_Buffer_M_r_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Autocorr_Buffer_M_r/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Autocorr_Buffer_M_i_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Autocorr_Buffer_M_i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="Rx_M_real_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Rx_M_real/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="Rx_M_imag_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Rx_M_imag/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="U_M_real_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U_M_real/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="U_M_imag_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U_M_imag/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Un_M_real_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Un_M_real/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Un_M_imag_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Un_M_imag/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="UU_M_real_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="UU_M_real/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="UU_M_imag_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="UU_M_imag/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="AUU_M_real_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AUU_M_real/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="AUU_M_imag_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AUU_M_imag/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="w_M_real_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_M_real/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="w_M_imag_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_M_imag/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="a_theta_M_real_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_theta_M_real/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="a_theta_M_imag_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_theta_M_imag/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="eigval_0_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eigval_0_1/21 "/>
</bind>
</comp>

<comp id="268" class="1004" name="eigval_1_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eigval_1_1/21 "/>
</bind>
</comp>

<comp id="272" class="1004" name="eigval_2_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eigval_2_1/21 "/>
</bind>
</comp>

<comp id="276" class="1004" name="eigval_3_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eigval_3_1/21 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sort_index_0_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sort_index_0_1/21 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sort_index_1_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sort_index_1_1/21 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sort_index_2_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sort_index_2_1/21 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sort_index_3_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sort_index_3_1/21 "/>
</bind>
</comp>

<comp id="296" class="1004" name="FFT_Buffer_M_real_a_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_Buffer_M_real_a/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln185/2 store_ln221/24 FFT_Buffer_M_real_l/26 "/>
</bind>
</comp>

<comp id="309" class="1004" name="FFT_Buffer_M_imag_a_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_Buffer_M_imag_a/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln185/2 store_ln221/24 FFT_Buffer_M_imag_l/26 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Xj_f_M_real_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="38" slack="0"/>
<pin id="326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xj_f_M_real_addr/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="Xj_f_M_imag_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="38" slack="0"/>
<pin id="332" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xj_f_M_imag_addr/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln187/5 store_ln225/27 Xj_f_M_real_load/30 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln187/5 store_ln225/27 Xj_f_M_imag_load/30 "/>
</bind>
</comp>

<comp id="348" class="1004" name="Autocorr_Buffer_M_r_1_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Autocorr_Buffer_M_r_1/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="Autocorr_Buffer_M_i_1_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Autocorr_Buffer_M_i_1/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/7 store_ln233/31 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/7 store_ln233/31 "/>
</bind>
</comp>

<comp id="374" class="1004" name="Rx_M_real_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_M_real_addr/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="Rx_M_imag_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_M_imag_addr/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln189_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln189_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="U_M_real_addr_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_real_addr/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="U_M_imag_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_imag_addr/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln190/11 U_M_real_load_1/37 U_M_real_load/37 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln190/11 U_M_imag_load_1/37 U_M_imag_load/37 "/>
</bind>
</comp>

<comp id="426" class="1004" name="Un_M_real_addr_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="3" slack="0"/>
<pin id="430" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_real_addr/13 "/>
</bind>
</comp>

<comp id="432" class="1004" name="Un_M_imag_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_imag_addr/13 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="0" slack="0"/>
<pin id="750" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="751" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="752" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="32" slack="1"/>
<pin id="753" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln191/13 store_ln244/38 store_ln242/38 p_r_M_real/130 p_r_M_real_8/130 p_t_real/132 p_t_real_4/132 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="0" slack="0"/>
<pin id="755" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="756" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="32" slack="1"/>
<pin id="758" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln191/13 store_ln244/38 store_ln242/38 p_r_M_imag/130 p_r_M_imag_8/130 Un_M_imag_load_2/132 Un_M_imag_load/132 "/>
</bind>
</comp>

<comp id="452" class="1004" name="UU_M_real_addr_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="0"/>
<pin id="456" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="UU_M_real_addr/15 "/>
</bind>
</comp>

<comp id="458" class="1004" name="UU_M_imag_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="4" slack="0"/>
<pin id="462" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="UU_M_imag_addr/15 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln192/15 store_ln257/148 p_t_real_6/152 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_access_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln192/15 store_ln257/148 p_t_imag_6/152 "/>
</bind>
</comp>

<comp id="478" class="1004" name="AUU_M_real_addr_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="11" slack="0"/>
<pin id="482" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AUU_M_real_addr/17 "/>
</bind>
</comp>

<comp id="484" class="1004" name="AUU_M_imag_addr_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="11" slack="0"/>
<pin id="488" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AUU_M_imag_addr/17 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln193/17 store_ln267/151 p_r_M_real_10/168 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_access_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln193/17 store_ln267/151 p_r_M_imag_10/168 "/>
</bind>
</comp>

<comp id="504" class="1004" name="w_M_real_addr_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="9" slack="0"/>
<pin id="508" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_real_addr/18 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln194/18 w_M_real_load/168 store_ln276/190 "/>
</bind>
</comp>

<comp id="517" class="1004" name="w_M_imag_addr_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="9" slack="0"/>
<pin id="521" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_imag_addr/18 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_access_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln194/18 w_M_imag_load/168 store_ln276/190 "/>
</bind>
</comp>

<comp id="530" class="1004" name="a_theta_M_real_addr_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="11" slack="0"/>
<pin id="534" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_theta_M_real_addr/20 "/>
</bind>
</comp>

<comp id="536" class="1004" name="a_theta_M_imag_addr_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="11" slack="0"/>
<pin id="540" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_theta_M_imag_addr/20 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln195/20 store_ln250/129 p_r_M_real_11/151 p_t_real_5/168 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_access_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln195/20 store_ln251/129 a_theta_M_imag_load_1/151 a_theta_M_imag_load/168 "/>
</bind>
</comp>

<comp id="556" class="1004" name="X_addr_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="17" slack="0"/>
<pin id="560" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/23 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_access_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_load/23 "/>
</bind>
</comp>

<comp id="569" class="1004" name="FFT_Buffer_M_real_a_1_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="11" slack="0"/>
<pin id="573" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_Buffer_M_real_a_1/24 "/>
</bind>
</comp>

<comp id="577" class="1004" name="FFT_Buffer_M_imag_a_1_gep_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="11" slack="0"/>
<pin id="581" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_Buffer_M_imag_a_1/24 "/>
</bind>
</comp>

<comp id="584" class="1004" name="FFT_Buffer_M_real_a_2_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="11" slack="0"/>
<pin id="588" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_Buffer_M_real_a_2/26 "/>
</bind>
</comp>

<comp id="591" class="1004" name="FFT_Buffer_M_imag_a_2_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="11" slack="0"/>
<pin id="595" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_Buffer_M_imag_a_2/26 "/>
</bind>
</comp>

<comp id="598" class="1004" name="Xj_f_M_real_addr_2_gep_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="17" slack="0"/>
<pin id="602" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xj_f_M_real_addr_2/27 "/>
</bind>
</comp>

<comp id="604" class="1004" name="Xj_f_M_imag_addr_2_gep_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="17" slack="0"/>
<pin id="608" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xj_f_M_imag_addr_2/27 "/>
</bind>
</comp>

<comp id="614" class="1004" name="Xj_f_M_real_addr_1_gep_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="16" slack="0"/>
<pin id="618" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xj_f_M_real_addr_1/30 "/>
</bind>
</comp>

<comp id="620" class="1004" name="Xj_f_M_imag_addr_1_gep_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="16" slack="0"/>
<pin id="624" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xj_f_M_imag_addr_1/30 "/>
</bind>
</comp>

<comp id="628" class="1004" name="Autocorr_Buffer_M_r_2_gep_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="7" slack="0"/>
<pin id="632" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Autocorr_Buffer_M_r_2/31 "/>
</bind>
</comp>

<comp id="634" class="1004" name="Autocorr_Buffer_M_i_2_gep_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="7" slack="0"/>
<pin id="638" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Autocorr_Buffer_M_i_2/31 "/>
</bind>
</comp>

<comp id="644" class="1004" name="Un_M_real_addr_1_gep_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="4" slack="0"/>
<pin id="648" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_real_addr_1/36 "/>
</bind>
</comp>

<comp id="650" class="1004" name="Un_M_real_addr_2_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="64" slack="0"/>
<pin id="654" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_real_addr_2/36 "/>
</bind>
</comp>

<comp id="656" class="1004" name="Un_M_imag_addr_1_gep_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="0" index="2" bw="4" slack="0"/>
<pin id="660" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_imag_addr_1/36 "/>
</bind>
</comp>

<comp id="662" class="1004" name="Un_M_imag_addr_2_gep_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="64" slack="0"/>
<pin id="666" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_imag_addr_2/36 "/>
</bind>
</comp>

<comp id="668" class="1004" name="fc_addr_gep_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="11" slack="6"/>
<pin id="672" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_addr/36 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_access_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_load/36 "/>
</bind>
</comp>

<comp id="681" class="1004" name="U_M_real_addr_1_gep_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="6" slack="0"/>
<pin id="685" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_real_addr_1/37 "/>
</bind>
</comp>

<comp id="687" class="1004" name="U_M_imag_addr_1_gep_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="0" index="2" bw="6" slack="0"/>
<pin id="691" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_imag_addr_1/37 "/>
</bind>
</comp>

<comp id="697" class="1004" name="theta_addr_gep_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="0" index="2" bw="9" slack="0"/>
<pin id="701" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="theta_addr/48 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_access_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="708" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="theta_load/48 "/>
</bind>
</comp>

<comp id="710" class="1004" name="a_theta_M_real_addr_1_gep_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="0" index="2" bw="11" slack="0"/>
<pin id="714" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_theta_M_real_addr_1/129 "/>
</bind>
</comp>

<comp id="716" class="1004" name="a_theta_M_imag_addr_1_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="11" slack="0"/>
<pin id="720" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_theta_M_imag_addr_1/129 "/>
</bind>
</comp>

<comp id="724" class="1004" name="Un_M_real_addr_3_gep_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="0" index="2" bw="4" slack="0"/>
<pin id="728" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_real_addr_3/130 "/>
</bind>
</comp>

<comp id="730" class="1004" name="Un_M_real_addr_4_gep_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="64" slack="0"/>
<pin id="734" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_real_addr_4/130 "/>
</bind>
</comp>

<comp id="736" class="1004" name="Un_M_imag_addr_3_gep_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="0" index="2" bw="4" slack="0"/>
<pin id="740" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_imag_addr_3/130 "/>
</bind>
</comp>

<comp id="742" class="1004" name="Un_M_imag_addr_4_gep_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="0" index="2" bw="64" slack="0"/>
<pin id="746" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_imag_addr_4/130 "/>
</bind>
</comp>

<comp id="760" class="1004" name="Un_M_real_addr_5_gep_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="0" index="2" bw="4" slack="0"/>
<pin id="764" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_real_addr_5/132 "/>
</bind>
</comp>

<comp id="766" class="1004" name="Un_M_real_addr_6_gep_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="0" index="2" bw="64" slack="0"/>
<pin id="770" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_real_addr_6/132 "/>
</bind>
</comp>

<comp id="772" class="1004" name="Un_M_imag_addr_5_gep_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="0" index="2" bw="4" slack="0"/>
<pin id="776" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_imag_addr_5/132 "/>
</bind>
</comp>

<comp id="778" class="1004" name="Un_M_imag_addr_6_gep_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="0" index="2" bw="64" slack="0"/>
<pin id="782" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Un_M_imag_addr_6/132 "/>
</bind>
</comp>

<comp id="788" class="1004" name="UU_M_real_addr_1_gep_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="6" slack="0"/>
<pin id="792" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="UU_M_real_addr_1/148 "/>
</bind>
</comp>

<comp id="794" class="1004" name="UU_M_imag_addr_1_gep_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="0" index="2" bw="6" slack="0"/>
<pin id="798" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="UU_M_imag_addr_1/148 "/>
</bind>
</comp>

<comp id="802" class="1004" name="AUU_M_real_addr_2_gep_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="0" index="2" bw="12" slack="0"/>
<pin id="806" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AUU_M_real_addr_2/150 "/>
</bind>
</comp>

<comp id="808" class="1004" name="AUU_M_imag_addr_2_gep_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="0" index="2" bw="12" slack="0"/>
<pin id="812" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AUU_M_imag_addr_2/150 "/>
</bind>
</comp>

<comp id="814" class="1004" name="a_theta_M_real_addr_3_gep_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="0" index="2" bw="12" slack="0"/>
<pin id="818" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_theta_M_real_addr_3/151 "/>
</bind>
</comp>

<comp id="820" class="1004" name="a_theta_M_imag_addr_3_gep_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="0" index="2" bw="12" slack="0"/>
<pin id="824" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_theta_M_imag_addr_3/151 "/>
</bind>
</comp>

<comp id="828" class="1004" name="UU_M_real_addr_2_gep_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="0" index="2" bw="6" slack="0"/>
<pin id="832" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="UU_M_real_addr_2/152 "/>
</bind>
</comp>

<comp id="834" class="1004" name="UU_M_imag_addr_2_gep_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="0" index="2" bw="6" slack="0"/>
<pin id="838" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="UU_M_imag_addr_2/152 "/>
</bind>
</comp>

<comp id="842" class="1004" name="AUU_M_real_addr_1_gep_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="0" index="2" bw="12" slack="0"/>
<pin id="846" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AUU_M_real_addr_1/168 "/>
</bind>
</comp>

<comp id="848" class="1004" name="AUU_M_imag_addr_1_gep_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="0" index="2" bw="12" slack="0"/>
<pin id="852" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AUU_M_imag_addr_1/168 "/>
</bind>
</comp>

<comp id="854" class="1004" name="a_theta_M_real_addr_2_gep_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="0" index="2" bw="12" slack="0"/>
<pin id="858" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_theta_M_real_addr_2/168 "/>
</bind>
</comp>

<comp id="860" class="1004" name="a_theta_M_imag_addr_2_gep_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="0" index="2" bw="12" slack="0"/>
<pin id="864" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_theta_M_imag_addr_2/168 "/>
</bind>
</comp>

<comp id="870" class="1004" name="w_M_real_addr_1_gep_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="0" index="2" bw="9" slack="1"/>
<pin id="874" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_real_addr_1/168 "/>
</bind>
</comp>

<comp id="876" class="1004" name="w_M_imag_addr_1_gep_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="0" index="2" bw="9" slack="1"/>
<pin id="880" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_imag_addr_1/168 "/>
</bind>
</comp>

<comp id="884" class="1005" name="phi_ln185_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="10" slack="1"/>
<pin id="886" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln185 (phireg) "/>
</bind>
</comp>

<comp id="888" class="1004" name="phi_ln185_phi_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="891" dir="0" index="2" bw="10" slack="0"/>
<pin id="892" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="893" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln185/2 "/>
</bind>
</comp>

<comp id="895" class="1005" name="phi_ln187_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="10" slack="1"/>
<pin id="897" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln187 (phireg) "/>
</bind>
</comp>

<comp id="899" class="1004" name="phi_ln187_phi_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="0"/>
<pin id="901" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="902" dir="0" index="2" bw="1" slack="1"/>
<pin id="903" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="904" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln187/3 "/>
</bind>
</comp>

<comp id="907" class="1005" name="phi_ln187_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln187_1 (phireg) "/>
</bind>
</comp>

<comp id="911" class="1004" name="phi_ln187_1_phi_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="914" dir="0" index="2" bw="4" slack="0"/>
<pin id="915" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="916" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln187_1/4 "/>
</bind>
</comp>

<comp id="919" class="1005" name="phi_ln187_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="1"/>
<pin id="921" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln187_2 (phireg) "/>
</bind>
</comp>

<comp id="923" class="1004" name="phi_ln187_2_phi_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="926" dir="0" index="2" bw="2" slack="0"/>
<pin id="927" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="928" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln187_2/5 "/>
</bind>
</comp>

<comp id="930" class="1005" name="phi_ln188_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="4" slack="1"/>
<pin id="932" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln188 (phireg) "/>
</bind>
</comp>

<comp id="934" class="1004" name="phi_ln188_phi_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="4" slack="0"/>
<pin id="936" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="937" dir="0" index="2" bw="1" slack="1"/>
<pin id="938" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="939" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln188/6 "/>
</bind>
</comp>

<comp id="942" class="1005" name="phi_ln188_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="2" slack="1"/>
<pin id="944" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln188_1 (phireg) "/>
</bind>
</comp>

<comp id="946" class="1004" name="phi_ln188_1_phi_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="949" dir="0" index="2" bw="2" slack="0"/>
<pin id="950" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="951" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln188_1/7 "/>
</bind>
</comp>

<comp id="953" class="1005" name="phi_ln189_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="2" slack="1"/>
<pin id="955" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln189 (phireg) "/>
</bind>
</comp>

<comp id="957" class="1004" name="phi_ln189_phi_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="2" slack="0"/>
<pin id="959" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="960" dir="0" index="2" bw="1" slack="1"/>
<pin id="961" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="962" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln189/8 "/>
</bind>
</comp>

<comp id="965" class="1005" name="phi_ln189_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="2" slack="1"/>
<pin id="967" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln189_1 (phireg) "/>
</bind>
</comp>

<comp id="969" class="1004" name="phi_ln189_1_phi_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="972" dir="0" index="2" bw="2" slack="0"/>
<pin id="973" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="974" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln189_1/9 "/>
</bind>
</comp>

<comp id="976" class="1005" name="phi_ln190_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="2" slack="1"/>
<pin id="978" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln190 (phireg) "/>
</bind>
</comp>

<comp id="980" class="1004" name="phi_ln190_phi_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="0"/>
<pin id="982" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="983" dir="0" index="2" bw="1" slack="1"/>
<pin id="984" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="985" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln190/10 "/>
</bind>
</comp>

<comp id="988" class="1005" name="phi_ln190_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="2" slack="1"/>
<pin id="990" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln190_1 (phireg) "/>
</bind>
</comp>

<comp id="992" class="1004" name="phi_ln190_1_phi_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="995" dir="0" index="2" bw="2" slack="0"/>
<pin id="996" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="997" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln190_1/11 "/>
</bind>
</comp>

<comp id="999" class="1005" name="phi_ln191_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="2" slack="1"/>
<pin id="1001" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln191 (phireg) "/>
</bind>
</comp>

<comp id="1003" class="1004" name="phi_ln191_phi_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="2" slack="0"/>
<pin id="1005" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1006" dir="0" index="2" bw="1" slack="1"/>
<pin id="1007" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1008" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln191/12 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="phi_ln191_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln191_1 (phireg) "/>
</bind>
</comp>

<comp id="1015" class="1004" name="phi_ln191_1_phi_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1018" dir="0" index="2" bw="1" slack="0"/>
<pin id="1019" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1020" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln191_1/13 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="phi_ln192_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="2" slack="1"/>
<pin id="1024" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln192 (phireg) "/>
</bind>
</comp>

<comp id="1026" class="1004" name="phi_ln192_phi_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="2" slack="0"/>
<pin id="1028" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1029" dir="0" index="2" bw="1" slack="1"/>
<pin id="1030" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1031" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln192/14 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="phi_ln192_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="2" slack="1"/>
<pin id="1036" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln192_1 (phireg) "/>
</bind>
</comp>

<comp id="1038" class="1004" name="phi_ln192_1_phi_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1041" dir="0" index="2" bw="2" slack="0"/>
<pin id="1042" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1043" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln192_1/15 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="phi_ln193_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="9" slack="1"/>
<pin id="1047" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln193 (phireg) "/>
</bind>
</comp>

<comp id="1049" class="1004" name="phi_ln193_phi_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="9" slack="0"/>
<pin id="1051" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1052" dir="0" index="2" bw="1" slack="1"/>
<pin id="1053" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1054" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln193/16 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="phi_ln193_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="2" slack="1"/>
<pin id="1059" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln193_1 (phireg) "/>
</bind>
</comp>

<comp id="1061" class="1004" name="phi_ln193_1_phi_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1064" dir="0" index="2" bw="2" slack="0"/>
<pin id="1065" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1066" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln193_1/17 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="phi_ln194_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="9" slack="1"/>
<pin id="1070" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln194 (phireg) "/>
</bind>
</comp>

<comp id="1072" class="1004" name="phi_ln194_phi_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="9" slack="0"/>
<pin id="1074" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1075" dir="0" index="2" bw="1" slack="1"/>
<pin id="1076" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1077" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln194/18 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="phi_ln195_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="2" slack="1"/>
<pin id="1081" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln195 (phireg) "/>
</bind>
</comp>

<comp id="1083" class="1004" name="phi_ln195_phi_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="2" slack="0"/>
<pin id="1085" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1086" dir="0" index="2" bw="1" slack="1"/>
<pin id="1087" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1088" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln195/19 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="phi_mul_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="11" slack="1"/>
<pin id="1093" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="1095" class="1004" name="phi_mul_phi_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="11" slack="0"/>
<pin id="1097" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1098" dir="0" index="2" bw="1" slack="1"/>
<pin id="1099" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1100" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/19 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="phi_ln195_1_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="9" slack="1"/>
<pin id="1105" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln195_1 (phireg) "/>
</bind>
</comp>

<comp id="1107" class="1004" name="phi_ln195_1_phi_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1110" dir="0" index="2" bw="9" slack="0"/>
<pin id="1111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1112" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln195_1/20 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="l_0_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="4" slack="1"/>
<pin id="1116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="1118" class="1004" name="l_0_phi_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="4" slack="0"/>
<pin id="1120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1121" dir="0" index="2" bw="1" slack="1"/>
<pin id="1122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/21 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="n_0_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="3" slack="1"/>
<pin id="1127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="1129" class="1004" name="n_0_phi_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1132" dir="0" index="2" bw="3" slack="0"/>
<pin id="1133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1134" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/22 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="j44_0_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="11" slack="1"/>
<pin id="1138" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j44_0 (phireg) "/>
</bind>
</comp>

<comp id="1140" class="1004" name="j44_0_phi_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="11" slack="0"/>
<pin id="1142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1143" dir="0" index="2" bw="1" slack="1"/>
<pin id="1144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1145" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j44_0/23 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="j45_0_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="11" slack="1"/>
<pin id="1150" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j45_0 (phireg) "/>
</bind>
</comp>

<comp id="1152" class="1004" name="j45_0_phi_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1155" dir="0" index="2" bw="11" slack="0"/>
<pin id="1156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1157" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j45_0/26 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="jj_0_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="11" slack="1"/>
<pin id="1161" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="jj_0 (phireg) "/>
</bind>
</comp>

<comp id="1163" class="1004" name="jj_0_phi_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="1"/>
<pin id="1165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1166" dir="0" index="2" bw="11" slack="0"/>
<pin id="1167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1168" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj_0/28 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="phi_mul11_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="1"/>
<pin id="1172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul11 (phireg) "/>
</bind>
</comp>

<comp id="1174" class="1004" name="phi_mul11_phi_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="1"/>
<pin id="1176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1177" dir="0" index="2" bw="16" slack="0"/>
<pin id="1178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1179" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul11/28 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="l46_0_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="1"/>
<pin id="1184" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l46_0 (phireg) "/>
</bind>
</comp>

<comp id="1186" class="1004" name="l46_0_phi_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="1"/>
<pin id="1188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1189" dir="0" index="2" bw="4" slack="0"/>
<pin id="1190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1191" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l46_0/29 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="n47_0_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="3" slack="1"/>
<pin id="1195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n47_0 (phireg) "/>
</bind>
</comp>

<comp id="1197" class="1004" name="n47_0_phi_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="3" slack="0"/>
<pin id="1199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1200" dir="0" index="2" bw="1" slack="1"/>
<pin id="1201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1202" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n47_0/30 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="x_0_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="3" slack="1"/>
<pin id="1206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="1208" class="1004" name="x_0_phi_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="1"/>
<pin id="1210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1211" dir="0" index="2" bw="3" slack="0"/>
<pin id="1212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1213" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/36 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="y_0_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="3" slack="1"/>
<pin id="1217" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="1219" class="1004" name="y_0_phi_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="3" slack="0"/>
<pin id="1221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1222" dir="0" index="2" bw="1" slack="1"/>
<pin id="1223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1224" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/37 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="x48_0_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="3" slack="1"/>
<pin id="1228" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x48_0 (phireg) "/>
</bind>
</comp>

<comp id="1230" class="1004" name="x48_0_phi_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="1"/>
<pin id="1232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1233" dir="0" index="2" bw="3" slack="0"/>
<pin id="1234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1235" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x48_0/47 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="phi_mul5_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="11" slack="1"/>
<pin id="1239" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="1241" class="1004" name="phi_mul5_phi_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1244" dir="0" index="2" bw="11" slack="0"/>
<pin id="1245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1246" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/47 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="y49_0_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="9" slack="1"/>
<pin id="1251" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="y49_0 (phireg) "/>
</bind>
</comp>

<comp id="1253" class="1004" name="y49_0_phi_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="9" slack="0"/>
<pin id="1255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1256" dir="0" index="2" bw="1" slack="1"/>
<pin id="1257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1258" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y49_0/48 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="i50_0_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="3" slack="1"/>
<pin id="1262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i50_0 (phireg) "/>
</bind>
</comp>

<comp id="1264" class="1004" name="i50_0_phi_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="0"/>
<pin id="1266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1267" dir="0" index="2" bw="1" slack="1"/>
<pin id="1268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i50_0/130 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="j51_0_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="3" slack="1"/>
<pin id="1274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j51_0 (phireg) "/>
</bind>
</comp>

<comp id="1276" class="1004" name="j51_0_phi_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1279" dir="0" index="2" bw="3" slack="0"/>
<pin id="1280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1281" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j51_0/132 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="i52_0_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="9" slack="1"/>
<pin id="1285" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i52_0 (phireg) "/>
</bind>
</comp>

<comp id="1287" class="1004" name="i52_0_phi_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="9" slack="0"/>
<pin id="1289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1290" dir="0" index="2" bw="1" slack="1"/>
<pin id="1291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1292" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i52_0/149 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="phi_mul7_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="17" slack="1"/>
<pin id="1296" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="1298" class="1004" name="phi_mul7_phi_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="17" slack="0"/>
<pin id="1300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1301" dir="0" index="2" bw="1" slack="1"/>
<pin id="1302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1303" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/149 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="j53_0_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="3" slack="1"/>
<pin id="1307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j53_0 (phireg) "/>
</bind>
</comp>

<comp id="1309" class="1004" name="j53_0_phi_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="1"/>
<pin id="1311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1312" dir="0" index="2" bw="3" slack="0"/>
<pin id="1313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1314" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j53_0/150 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="complex_M_imag_read_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_read (phireg) "/>
</bind>
</comp>

<comp id="1320" class="1004" name="complex_M_imag_read_phi_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="1"/>
<pin id="1322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1323" dir="0" index="2" bw="32" slack="1"/>
<pin id="1324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1325" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complex_M_imag_read/151 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="complex_M_real_read_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_read (phireg) "/>
</bind>
</comp>

<comp id="1333" class="1004" name="complex_M_real_read_phi_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1336" dir="0" index="2" bw="32" slack="1"/>
<pin id="1337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1338" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complex_M_real_read/151 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="k_0_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="3" slack="1"/>
<pin id="1344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="1346" class="1004" name="k_0_phi_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="1"/>
<pin id="1348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1349" dir="0" index="2" bw="3" slack="0"/>
<pin id="1350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1351" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/151 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="i54_0_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="9" slack="1"/>
<pin id="1355" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i54_0 (phireg) "/>
</bind>
</comp>

<comp id="1357" class="1004" name="i54_0_phi_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="9" slack="0"/>
<pin id="1359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1360" dir="0" index="2" bw="1" slack="1"/>
<pin id="1361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1362" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i54_0/167 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="phi_mul9_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="17" slack="1"/>
<pin id="1366" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul9 (phireg) "/>
</bind>
</comp>

<comp id="1368" class="1004" name="phi_mul9_phi_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="17" slack="0"/>
<pin id="1370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1371" dir="0" index="2" bw="1" slack="1"/>
<pin id="1372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1373" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul9/167 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="complex_M_imag_read_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_read_1 (phireg) "/>
</bind>
</comp>

<comp id="1379" class="1004" name="complex_M_imag_read_1_phi_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="1"/>
<pin id="1381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1382" dir="0" index="2" bw="32" slack="1"/>
<pin id="1383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1384" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complex_M_imag_read_1/168 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="complex_M_real_read_1_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="1"/>
<pin id="1389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_read_1 (phireg) "/>
</bind>
</comp>

<comp id="1391" class="1004" name="complex_M_real_read_1_phi_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1394" dir="0" index="2" bw="32" slack="1"/>
<pin id="1395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1396" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complex_M_real_read_1/168 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="k55_0_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="3" slack="1"/>
<pin id="1401" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k55_0 (phireg) "/>
</bind>
</comp>

<comp id="1403" class="1004" name="k55_0_phi_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="1"/>
<pin id="1405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1406" dir="0" index="2" bw="3" slack="0"/>
<pin id="1407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1408" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k55_0/168 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="grp_eig_decompose_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="128" slack="0"/>
<pin id="1412" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1413" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1414" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1415" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1416" dir="0" index="5" bw="32" slack="0"/>
<pin id="1417" dir="0" index="6" bw="32" slack="0"/>
<pin id="1418" dir="0" index="7" bw="32" slack="0"/>
<pin id="1419" dir="0" index="8" bw="32" slack="0"/>
<pin id="1420" dir="0" index="9" bw="2" slack="0"/>
<pin id="1421" dir="0" index="10" bw="2" slack="0"/>
<pin id="1422" dir="0" index="11" bw="2" slack="0"/>
<pin id="1423" dir="0" index="12" bw="2" slack="0"/>
<pin id="1424" dir="1" index="13" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/33 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="grp_fft_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="0" slack="0"/>
<pin id="1432" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1433" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1434" dir="0" index="3" bw="100" slack="0"/>
<pin id="1435" dir="0" index="4" bw="30" slack="0"/>
<pin id="1436" dir="0" index="5" bw="23" slack="0"/>
<pin id="1437" dir="0" index="6" bw="15" slack="0"/>
<pin id="1438" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln223/23 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="grp_sin_or_cos_double_s_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="64" slack="0"/>
<pin id="1446" dir="0" index="1" bw="64" slack="1"/>
<pin id="1447" dir="0" index="2" bw="1" slack="0"/>
<pin id="1448" dir="0" index="3" bw="256" slack="0"/>
<pin id="1449" dir="0" index="4" bw="59" slack="0"/>
<pin id="1450" dir="0" index="5" bw="52" slack="0"/>
<pin id="1451" dir="0" index="6" bw="44" slack="0"/>
<pin id="1452" dir="0" index="7" bw="33" slack="0"/>
<pin id="1453" dir="0" index="8" bw="25" slack="0"/>
<pin id="1454" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/88 tmp_i_i1/127 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="grp_sin_or_cos_double_s_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="64" slack="0"/>
<pin id="1466" dir="0" index="1" bw="64" slack="1"/>
<pin id="1467" dir="0" index="2" bw="1" slack="0"/>
<pin id="1468" dir="0" index="3" bw="256" slack="0"/>
<pin id="1469" dir="0" index="4" bw="59" slack="0"/>
<pin id="1470" dir="0" index="5" bw="52" slack="0"/>
<pin id="1471" dir="0" index="6" bw="44" slack="0"/>
<pin id="1472" dir="0" index="7" bw="33" slack="0"/>
<pin id="1473" dir="0" index="8" bw="25" slack="0"/>
<pin id="1474" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i2/127 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="grp_Autocorrelation_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="0" slack="0"/>
<pin id="1485" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1486" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1487" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1488" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1489" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln236/29 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="grp_sort_eigval_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="128" slack="0"/>
<pin id="1493" dir="0" index="1" bw="32" slack="0"/>
<pin id="1494" dir="0" index="2" bw="32" slack="0"/>
<pin id="1495" dir="0" index="3" bw="32" slack="0"/>
<pin id="1496" dir="0" index="4" bw="32" slack="0"/>
<pin id="1497" dir="0" index="5" bw="32" slack="0"/>
<pin id="1498" dir="0" index="6" bw="32" slack="0"/>
<pin id="1499" dir="0" index="7" bw="32" slack="0"/>
<pin id="1500" dir="0" index="8" bw="32" slack="0"/>
<pin id="1501" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/34 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="grp_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="1"/>
<pin id="1505" dir="0" index="1" bw="32" slack="1"/>
<pin id="1506" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="p_r_M_real_9/138 complex_M_real_writ_8/143 complex_M_real_writ_9/157 temp_M_real_1/162 complex_M_real_writ_1/174 temp_M_real/179 complex_M_real_writ_2/185 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="grp_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="1"/>
<pin id="1509" dir="0" index="1" bw="32" slack="1"/>
<pin id="1510" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_imag_9/138 complex_M_imag_writ_9/143 complex_M_imag_writ_2/157 temp_M_imag_1/162 complex_M_imag_writ_1/174 temp_M_imag/179 complex_M_imag_writ_3/185 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="grp_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="0" index="1" bw="32" slack="1"/>
<pin id="1514" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/138 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="grp_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="1"/>
<pin id="1517" dir="0" index="1" bw="32" slack="1"/>
<pin id="1518" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ/138 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="grp_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="1"/>
<pin id="1527" dir="0" index="1" bw="32" slack="0"/>
<pin id="1528" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i3/134 tmp_i_i6/153 tmp_i_i5/170 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="grp_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="0"/>
<pin id="1531" dir="0" index="1" bw="32" slack="0"/>
<pin id="1532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_107/134 tmp_i_i3_109/153 tmp_i_i2_110/170 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="grp_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="32" slack="0"/>
<pin id="1535" dir="0" index="1" bw="32" slack="0"/>
<pin id="1536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i/134 tmp_1_i_i3/153 tmp_1_i_i2/170 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="grp_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="0" index="1" bw="32" slack="0"/>
<pin id="1540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i/134 tmp_2_i_i3/153 tmp_2_i_i2/170 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="grp_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="3"/>
<pin id="1543" dir="0" index="1" bw="32" slack="1"/>
<pin id="1544" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i4/134 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="grp_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="3"/>
<pin id="1547" dir="0" index="1" bw="32" slack="0"/>
<pin id="1548" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1_108/134 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="grp_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="3"/>
<pin id="1551" dir="0" index="1" bw="32" slack="1"/>
<pin id="1552" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i1/134 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="grp_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="3"/>
<pin id="1555" dir="0" index="1" bw="32" slack="0"/>
<pin id="1556" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i1/134 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="grp_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="64" slack="0"/>
<pin id="1563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="p_val_assign/128 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="grp_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="64" slack="0"/>
<pin id="1568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="p_val_assign_1/128 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="grp_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="0"/>
<pin id="1573" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_s/39 tmp_4/48 tmp_6/49 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="grp_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="64" slack="1"/>
<pin id="1578" dir="0" index="1" bw="64" slack="0"/>
<pin id="1579" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/41 tmp_5/50 tmp_7/51 tmp_8/90 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="grp_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="64" slack="1"/>
<pin id="1584" dir="0" index="1" bw="64" slack="0"/>
<pin id="1585" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign/57 x_assign_1/96 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="64" slack="1"/>
<pin id="1590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_4 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="64" slack="1"/>
<pin id="1596" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_8 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="64" slack="1"/>
<pin id="1602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_1 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="64" slack="1"/>
<pin id="1608" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i tmp_i_i1 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="1"/>
<pin id="1614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i3 tmp_i_i6 tmp_i_i5 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="1"/>
<pin id="1619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_107 tmp_i_i3_109 tmp_i_i2_110 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="1"/>
<pin id="1624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i tmp_1_i_i3 tmp_1_i_i2 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="32" slack="1"/>
<pin id="1629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i tmp_2_i_i3 tmp_2_i_i2 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="1"/>
<pin id="1634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_9 complex_M_real_writ_8 complex_M_real_writ_9 complex_M_real_writ_1 complex_M_real_writ_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="1"/>
<pin id="1642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_9 complex_M_imag_writ_9 complex_M_imag_writ_2 complex_M_imag_writ_1 complex_M_imag_writ_3 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="1"/>
<pin id="1650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_11 p_t_real_5 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="1"/>
<pin id="1658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_theta_M_imag_load_1 a_theta_M_imag_load "/>
</bind>
</comp>

<comp id="1660" class="1004" name="add_ln185_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="10" slack="0"/>
<pin id="1662" dir="0" index="1" bw="1" slack="0"/>
<pin id="1663" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/2 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="zext_ln185_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="10" slack="0"/>
<pin id="1668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="icmp_ln185_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="10" slack="0"/>
<pin id="1674" dir="0" index="1" bw="10" slack="0"/>
<pin id="1675" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="add_ln187_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="10" slack="0"/>
<pin id="1680" dir="0" index="1" bw="1" slack="0"/>
<pin id="1681" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/3 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="tmp_35_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="13" slack="0"/>
<pin id="1686" dir="0" index="1" bw="10" slack="0"/>
<pin id="1687" dir="0" index="2" bw="1" slack="0"/>
<pin id="1688" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="zext_ln1027_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="13" slack="0"/>
<pin id="1694" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="tmp_36_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="11" slack="0"/>
<pin id="1698" dir="0" index="1" bw="10" slack="0"/>
<pin id="1699" dir="0" index="2" bw="1" slack="0"/>
<pin id="1700" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="zext_ln1027_2_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="11" slack="0"/>
<pin id="1706" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_2/3 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="add_ln1027_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="13" slack="0"/>
<pin id="1710" dir="0" index="1" bw="11" slack="0"/>
<pin id="1711" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/3 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="add_ln187_1_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="4" slack="0"/>
<pin id="1716" dir="0" index="1" bw="1" slack="0"/>
<pin id="1717" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_1/4 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="zext_ln1027_9_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="4" slack="0"/>
<pin id="1722" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_9/4 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="add_ln1027_1_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="4" slack="0"/>
<pin id="1726" dir="0" index="1" bw="14" slack="1"/>
<pin id="1727" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_1/4 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="add_ln187_2_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="2" slack="0"/>
<pin id="1731" dir="0" index="1" bw="1" slack="0"/>
<pin id="1732" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_2/5 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="tmp_37_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="38" slack="0"/>
<pin id="1737" dir="0" index="1" bw="15" slack="1"/>
<pin id="1738" dir="0" index="2" bw="2" slack="0"/>
<pin id="1739" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="zext_ln1027_10_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="38" slack="0"/>
<pin id="1744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_10/5 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="icmp_ln187_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="2" slack="0"/>
<pin id="1750" dir="0" index="1" bw="2" slack="0"/>
<pin id="1751" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/5 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="icmp_ln187_1_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="4" slack="1"/>
<pin id="1756" dir="0" index="1" bw="4" slack="0"/>
<pin id="1757" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187_1/5 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="icmp_ln187_2_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="10" slack="2"/>
<pin id="1762" dir="0" index="1" bw="10" slack="0"/>
<pin id="1763" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187_2/5 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="add_ln188_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="4" slack="0"/>
<pin id="1768" dir="0" index="1" bw="1" slack="0"/>
<pin id="1769" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/6 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="add_ln188_1_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="2" slack="0"/>
<pin id="1774" dir="0" index="1" bw="1" slack="0"/>
<pin id="1775" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188_1/7 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="tmp_38_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="6" slack="0"/>
<pin id="1780" dir="0" index="1" bw="4" slack="1"/>
<pin id="1781" dir="0" index="2" bw="2" slack="0"/>
<pin id="1782" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="zext_ln1027_3_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="6" slack="0"/>
<pin id="1788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_3/7 "/>
</bind>
</comp>

<comp id="1792" class="1004" name="icmp_ln188_fu_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="2" slack="0"/>
<pin id="1794" dir="0" index="1" bw="2" slack="0"/>
<pin id="1795" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/7 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="icmp_ln188_1_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="4" slack="1"/>
<pin id="1800" dir="0" index="1" bw="4" slack="0"/>
<pin id="1801" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188_1/7 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="add_ln189_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="2" slack="0"/>
<pin id="1806" dir="0" index="1" bw="1" slack="0"/>
<pin id="1807" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/8 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="add_ln189_1_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="2" slack="0"/>
<pin id="1812" dir="0" index="1" bw="1" slack="0"/>
<pin id="1813" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_1/9 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="tmp_39_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="4" slack="0"/>
<pin id="1818" dir="0" index="1" bw="2" slack="1"/>
<pin id="1819" dir="0" index="2" bw="2" slack="0"/>
<pin id="1820" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="zext_ln1027_4_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="4" slack="0"/>
<pin id="1826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_4/9 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="icmp_ln189_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="2" slack="0"/>
<pin id="1832" dir="0" index="1" bw="2" slack="0"/>
<pin id="1833" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/9 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="icmp_ln189_1_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="2" slack="1"/>
<pin id="1838" dir="0" index="1" bw="2" slack="0"/>
<pin id="1839" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_1/9 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="add_ln190_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="2" slack="0"/>
<pin id="1844" dir="0" index="1" bw="1" slack="0"/>
<pin id="1845" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190/10 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="add_ln190_1_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="2" slack="0"/>
<pin id="1850" dir="0" index="1" bw="1" slack="0"/>
<pin id="1851" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190_1/11 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="tmp_40_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="4" slack="0"/>
<pin id="1856" dir="0" index="1" bw="2" slack="1"/>
<pin id="1857" dir="0" index="2" bw="2" slack="0"/>
<pin id="1858" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/11 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="zext_ln1027_5_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="4" slack="0"/>
<pin id="1864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_5/11 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="icmp_ln190_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="2" slack="0"/>
<pin id="1870" dir="0" index="1" bw="2" slack="0"/>
<pin id="1871" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/11 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="icmp_ln190_1_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="2" slack="1"/>
<pin id="1876" dir="0" index="1" bw="2" slack="0"/>
<pin id="1877" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190_1/11 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="add_ln191_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="2" slack="0"/>
<pin id="1882" dir="0" index="1" bw="1" slack="0"/>
<pin id="1883" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/12 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="xor_ln191_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="1" slack="0"/>
<pin id="1888" dir="0" index="1" bw="1" slack="0"/>
<pin id="1889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191/13 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="tmp_41_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="3" slack="0"/>
<pin id="1894" dir="0" index="1" bw="2" slack="1"/>
<pin id="1895" dir="0" index="2" bw="1" slack="0"/>
<pin id="1896" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/13 "/>
</bind>
</comp>

<comp id="1900" class="1004" name="zext_ln1027_6_fu_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="3" slack="0"/>
<pin id="1902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_6/13 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="icmp_ln191_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="2" slack="1"/>
<pin id="1908" dir="0" index="1" bw="2" slack="0"/>
<pin id="1909" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/13 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="add_ln192_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="2" slack="0"/>
<pin id="1914" dir="0" index="1" bw="1" slack="0"/>
<pin id="1915" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/14 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="add_ln192_1_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="2" slack="0"/>
<pin id="1920" dir="0" index="1" bw="1" slack="0"/>
<pin id="1921" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_1/15 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="tmp_42_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="4" slack="0"/>
<pin id="1926" dir="0" index="1" bw="2" slack="1"/>
<pin id="1927" dir="0" index="2" bw="2" slack="0"/>
<pin id="1928" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/15 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="zext_ln1027_7_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="4" slack="0"/>
<pin id="1934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_7/15 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="icmp_ln192_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="2" slack="0"/>
<pin id="1940" dir="0" index="1" bw="2" slack="0"/>
<pin id="1941" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/15 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="icmp_ln192_1_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="2" slack="1"/>
<pin id="1946" dir="0" index="1" bw="2" slack="0"/>
<pin id="1947" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192_1/15 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="add_ln193_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="9" slack="0"/>
<pin id="1952" dir="0" index="1" bw="1" slack="0"/>
<pin id="1953" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193/16 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="add_ln193_1_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="2" slack="0"/>
<pin id="1958" dir="0" index="1" bw="1" slack="0"/>
<pin id="1959" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193_1/17 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="tmp_43_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="11" slack="0"/>
<pin id="1964" dir="0" index="1" bw="9" slack="1"/>
<pin id="1965" dir="0" index="2" bw="2" slack="0"/>
<pin id="1966" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/17 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="zext_ln1027_8_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="11" slack="0"/>
<pin id="1972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_8/17 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="icmp_ln193_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="2" slack="0"/>
<pin id="1978" dir="0" index="1" bw="2" slack="0"/>
<pin id="1979" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/17 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="icmp_ln193_1_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="9" slack="1"/>
<pin id="1984" dir="0" index="1" bw="9" slack="0"/>
<pin id="1985" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193_1/17 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="add_ln194_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="9" slack="0"/>
<pin id="1990" dir="0" index="1" bw="1" slack="0"/>
<pin id="1991" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/18 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="zext_ln194_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="9" slack="0"/>
<pin id="1996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/18 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="icmp_ln194_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="9" slack="0"/>
<pin id="2002" dir="0" index="1" bw="9" slack="0"/>
<pin id="2003" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/18 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="add_ln195_2_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="11" slack="0"/>
<pin id="2008" dir="0" index="1" bw="10" slack="0"/>
<pin id="2009" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195_2/19 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="add_ln195_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="2" slack="0"/>
<pin id="2014" dir="0" index="1" bw="1" slack="0"/>
<pin id="2015" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195/19 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="add_ln195_1_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="9" slack="0"/>
<pin id="2020" dir="0" index="1" bw="1" slack="0"/>
<pin id="2021" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195_1/20 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="zext_ln1027_11_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="9" slack="0"/>
<pin id="2026" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_11/20 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="add_ln1027_2_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="11" slack="1"/>
<pin id="2030" dir="0" index="1" bw="9" slack="0"/>
<pin id="2031" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_2/20 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="zext_ln1027_12_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="11" slack="0"/>
<pin id="2036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_12/20 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="icmp_ln195_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="9" slack="0"/>
<pin id="2042" dir="0" index="1" bw="9" slack="0"/>
<pin id="2043" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/20 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="icmp_ln195_1_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="2" slack="1"/>
<pin id="2048" dir="0" index="1" bw="2" slack="0"/>
<pin id="2049" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195_1/20 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="icmp_ln218_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="4" slack="0"/>
<pin id="2054" dir="0" index="1" bw="4" slack="0"/>
<pin id="2055" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/21 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="l_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="4" slack="0"/>
<pin id="2060" dir="0" index="1" bw="1" slack="0"/>
<pin id="2061" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/21 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="shl_ln_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="14" slack="0"/>
<pin id="2066" dir="0" index="1" bw="4" slack="0"/>
<pin id="2067" dir="0" index="2" bw="1" slack="0"/>
<pin id="2068" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/21 "/>
</bind>
</comp>

<comp id="2072" class="1004" name="zext_ln221_fu_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="14" slack="0"/>
<pin id="2074" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/21 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="zext_ln219_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="4" slack="0"/>
<pin id="2078" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/21 "/>
</bind>
</comp>

<comp id="2080" class="1004" name="icmp_ln219_fu_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="3" slack="0"/>
<pin id="2082" dir="0" index="1" bw="3" slack="0"/>
<pin id="2083" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/22 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="n_1_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="3" slack="0"/>
<pin id="2088" dir="0" index="1" bw="1" slack="0"/>
<pin id="2089" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/22 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="zext_ln220_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="3" slack="0"/>
<pin id="2094" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/22 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="icmp_ln220_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="11" slack="0"/>
<pin id="2098" dir="0" index="1" bw="11" slack="0"/>
<pin id="2099" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/23 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="j_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="11" slack="0"/>
<pin id="2104" dir="0" index="1" bw="1" slack="0"/>
<pin id="2105" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/23 "/>
</bind>
</comp>

<comp id="2108" class="1004" name="xor_ln221_fu_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="11" slack="0"/>
<pin id="2110" dir="0" index="1" bw="11" slack="0"/>
<pin id="2111" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln221/23 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="sext_ln221_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="11" slack="0"/>
<pin id="2116" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln221/23 "/>
</bind>
</comp>

<comp id="2118" class="1004" name="add_ln221_fu_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="11" slack="0"/>
<pin id="2120" dir="0" index="1" bw="14" slack="2"/>
<pin id="2121" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/23 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="tmp_30_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="17" slack="0"/>
<pin id="2125" dir="0" index="1" bw="15" slack="0"/>
<pin id="2126" dir="0" index="2" bw="1" slack="0"/>
<pin id="2127" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/23 "/>
</bind>
</comp>

<comp id="2131" class="1004" name="add_ln221_1_fu_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="3" slack="1"/>
<pin id="2133" dir="0" index="1" bw="17" slack="0"/>
<pin id="2134" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221_1/23 "/>
</bind>
</comp>

<comp id="2136" class="1004" name="sext_ln221_1_fu_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="17" slack="0"/>
<pin id="2138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln221_1/23 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="zext_ln221_1_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="11" slack="1"/>
<pin id="2143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221_1/24 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="icmp_ln224_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="11" slack="0"/>
<pin id="2149" dir="0" index="1" bw="11" slack="0"/>
<pin id="2150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/26 "/>
</bind>
</comp>

<comp id="2153" class="1004" name="j_3_fu_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="11" slack="0"/>
<pin id="2155" dir="0" index="1" bw="1" slack="0"/>
<pin id="2156" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/26 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="zext_ln225_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="11" slack="0"/>
<pin id="2161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/26 "/>
</bind>
</comp>

<comp id="2165" class="1004" name="tmp_34_fu_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="14" slack="0"/>
<pin id="2167" dir="0" index="1" bw="11" slack="0"/>
<pin id="2168" dir="0" index="2" bw="1" slack="0"/>
<pin id="2169" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/26 "/>
</bind>
</comp>

<comp id="2173" class="1004" name="zext_ln225_1_fu_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="14" slack="0"/>
<pin id="2175" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/26 "/>
</bind>
</comp>

<comp id="2177" class="1004" name="tmp_44_fu_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="12" slack="0"/>
<pin id="2179" dir="0" index="1" bw="11" slack="0"/>
<pin id="2180" dir="0" index="2" bw="1" slack="0"/>
<pin id="2181" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/26 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="zext_ln225_2_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="12" slack="0"/>
<pin id="2187" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/26 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="add_ln225_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="12" slack="0"/>
<pin id="2191" dir="0" index="1" bw="14" slack="0"/>
<pin id="2192" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/26 "/>
</bind>
</comp>

<comp id="2195" class="1004" name="add_ln225_1_fu_2195">
<pin_list>
<pin id="2196" dir="0" index="0" bw="15" slack="0"/>
<pin id="2197" dir="0" index="1" bw="4" slack="4"/>
<pin id="2198" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225_1/26 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="tmp_57_cast_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="17" slack="0"/>
<pin id="2202" dir="0" index="1" bw="15" slack="0"/>
<pin id="2203" dir="0" index="2" bw="1" slack="0"/>
<pin id="2204" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57_cast/26 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="add_ln225_2_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="17" slack="0"/>
<pin id="2210" dir="0" index="1" bw="3" slack="3"/>
<pin id="2211" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225_2/26 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="zext_ln225_3_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="17" slack="1"/>
<pin id="2215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_3/27 "/>
</bind>
</comp>

<comp id="2218" class="1004" name="add_ln230_fu_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="16" slack="0"/>
<pin id="2220" dir="0" index="1" bw="7" slack="0"/>
<pin id="2221" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/28 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="icmp_ln230_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="11" slack="0"/>
<pin id="2226" dir="0" index="1" bw="11" slack="0"/>
<pin id="2227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/28 "/>
</bind>
</comp>

<comp id="2230" class="1004" name="jj_fu_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="11" slack="0"/>
<pin id="2232" dir="0" index="1" bw="1" slack="0"/>
<pin id="2233" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/28 "/>
</bind>
</comp>

<comp id="2236" class="1004" name="zext_ln233_fu_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="11" slack="0"/>
<pin id="2238" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/28 "/>
</bind>
</comp>

<comp id="2240" class="1004" name="icmp_ln231_fu_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="4" slack="0"/>
<pin id="2242" dir="0" index="1" bw="4" slack="0"/>
<pin id="2243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/29 "/>
</bind>
</comp>

<comp id="2246" class="1004" name="l_1_fu_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="4" slack="0"/>
<pin id="2248" dir="0" index="1" bw="1" slack="0"/>
<pin id="2249" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/29 "/>
</bind>
</comp>

<comp id="2252" class="1004" name="tmp_29_fu_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="6" slack="0"/>
<pin id="2254" dir="0" index="1" bw="4" slack="0"/>
<pin id="2255" dir="0" index="2" bw="1" slack="0"/>
<pin id="2256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/29 "/>
</bind>
</comp>

<comp id="2260" class="1004" name="zext_ln232_fu_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="6" slack="0"/>
<pin id="2262" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/29 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="icmp_ln232_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="3" slack="0"/>
<pin id="2266" dir="0" index="1" bw="3" slack="0"/>
<pin id="2267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/30 "/>
</bind>
</comp>

<comp id="2270" class="1004" name="n_fu_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="3" slack="0"/>
<pin id="2272" dir="0" index="1" bw="1" slack="0"/>
<pin id="2273" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/30 "/>
</bind>
</comp>

<comp id="2276" class="1004" name="zext_ln233_1_fu_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="3" slack="0"/>
<pin id="2278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_1/30 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="zext_ln233_2_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="3" slack="0"/>
<pin id="2282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_2/30 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="add_ln233_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="16" slack="2"/>
<pin id="2286" dir="0" index="1" bw="3" slack="0"/>
<pin id="2287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233/30 "/>
</bind>
</comp>

<comp id="2290" class="1004" name="zext_ln233_3_fu_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="16" slack="0"/>
<pin id="2292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_3/30 "/>
</bind>
</comp>

<comp id="2296" class="1004" name="add_ln233_1_fu_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="6" slack="1"/>
<pin id="2298" dir="0" index="1" bw="3" slack="0"/>
<pin id="2299" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233_1/30 "/>
</bind>
</comp>

<comp id="2301" class="1004" name="zext_ln233_4_fu_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="7" slack="1"/>
<pin id="2303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_4/31 "/>
</bind>
</comp>

<comp id="2306" class="1004" name="eigval_0_1_load_load_fu_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="32" slack="4"/>
<pin id="2308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eigval_0_1_load/33 "/>
</bind>
</comp>

<comp id="2310" class="1004" name="eigval_1_1_load_load_fu_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="32" slack="4"/>
<pin id="2312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eigval_1_1_load/33 "/>
</bind>
</comp>

<comp id="2314" class="1004" name="eigval_2_1_load_load_fu_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="32" slack="4"/>
<pin id="2316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eigval_2_1_load/33 "/>
</bind>
</comp>

<comp id="2318" class="1004" name="eigval_3_1_load_load_fu_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="32" slack="4"/>
<pin id="2320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eigval_3_1_load/33 "/>
</bind>
</comp>

<comp id="2322" class="1004" name="sort_index_0_1_load_load_fu_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="32" slack="5"/>
<pin id="2324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sort_index_0_1_load/34 "/>
</bind>
</comp>

<comp id="2326" class="1004" name="sort_index_1_1_load_load_fu_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="32" slack="5"/>
<pin id="2328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sort_index_1_1_load/34 "/>
</bind>
</comp>

<comp id="2330" class="1004" name="sort_index_2_1_load_load_fu_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="32" slack="5"/>
<pin id="2332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sort_index_2_1_load/34 "/>
</bind>
</comp>

<comp id="2334" class="1004" name="sort_index_3_1_load_load_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="32" slack="5"/>
<pin id="2336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sort_index_3_1_load/34 "/>
</bind>
</comp>

<comp id="2338" class="1004" name="eigval_0_fu_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="128" slack="0"/>
<pin id="2340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="eigval_0/34 "/>
</bind>
</comp>

<comp id="2343" class="1004" name="eigval_1_fu_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="128" slack="0"/>
<pin id="2345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="eigval_1/34 "/>
</bind>
</comp>

<comp id="2348" class="1004" name="eigval_2_fu_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="128" slack="0"/>
<pin id="2350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="eigval_2/34 "/>
</bind>
</comp>

<comp id="2353" class="1004" name="eigval_3_fu_2353">
<pin_list>
<pin id="2354" dir="0" index="0" bw="128" slack="0"/>
<pin id="2355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="eigval_3/34 "/>
</bind>
</comp>

<comp id="2358" class="1004" name="store_ln239_store_fu_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="32" slack="0"/>
<pin id="2360" dir="0" index="1" bw="32" slack="5"/>
<pin id="2361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/34 "/>
</bind>
</comp>

<comp id="2363" class="1004" name="store_ln239_store_fu_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="32" slack="0"/>
<pin id="2365" dir="0" index="1" bw="32" slack="5"/>
<pin id="2366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/34 "/>
</bind>
</comp>

<comp id="2368" class="1004" name="store_ln239_store_fu_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="32" slack="0"/>
<pin id="2370" dir="0" index="1" bw="32" slack="5"/>
<pin id="2371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/34 "/>
</bind>
</comp>

<comp id="2373" class="1004" name="store_ln239_store_fu_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="32" slack="0"/>
<pin id="2375" dir="0" index="1" bw="32" slack="5"/>
<pin id="2376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/34 "/>
</bind>
</comp>

<comp id="2378" class="1004" name="sort_index_0_fu_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="128" slack="0"/>
<pin id="2380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sort_index_0/35 "/>
</bind>
</comp>

<comp id="2382" class="1004" name="sort_index_1_fu_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="128" slack="0"/>
<pin id="2384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sort_index_1/35 "/>
</bind>
</comp>

<comp id="2386" class="1004" name="sort_index_2_fu_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="128" slack="0"/>
<pin id="2388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sort_index_2/35 "/>
</bind>
</comp>

<comp id="2390" class="1004" name="sort_index_3_fu_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="128" slack="0"/>
<pin id="2392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sort_index_3/35 "/>
</bind>
</comp>

<comp id="2394" class="1004" name="store_ln239_store_fu_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="32" slack="0"/>
<pin id="2396" dir="0" index="1" bw="32" slack="6"/>
<pin id="2397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/35 "/>
</bind>
</comp>

<comp id="2399" class="1004" name="store_ln239_store_fu_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="32" slack="0"/>
<pin id="2401" dir="0" index="1" bw="32" slack="6"/>
<pin id="2402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/35 "/>
</bind>
</comp>

<comp id="2404" class="1004" name="store_ln239_store_fu_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="32" slack="0"/>
<pin id="2406" dir="0" index="1" bw="32" slack="6"/>
<pin id="2407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/35 "/>
</bind>
</comp>

<comp id="2409" class="1004" name="store_ln239_store_fu_2409">
<pin_list>
<pin id="2410" dir="0" index="0" bw="32" slack="0"/>
<pin id="2411" dir="0" index="1" bw="32" slack="6"/>
<pin id="2412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/35 "/>
</bind>
</comp>

<comp id="2414" class="1004" name="icmp_ln239_fu_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="3" slack="0"/>
<pin id="2416" dir="0" index="1" bw="3" slack="0"/>
<pin id="2417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/36 "/>
</bind>
</comp>

<comp id="2420" class="1004" name="x_fu_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="3" slack="0"/>
<pin id="2422" dir="0" index="1" bw="1" slack="0"/>
<pin id="2423" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/36 "/>
</bind>
</comp>

<comp id="2426" class="1004" name="tmp_31_fu_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="5" slack="0"/>
<pin id="2428" dir="0" index="1" bw="3" slack="0"/>
<pin id="2429" dir="0" index="2" bw="1" slack="0"/>
<pin id="2430" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/36 "/>
</bind>
</comp>

<comp id="2434" class="1004" name="zext_ln242_fu_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="5" slack="0"/>
<pin id="2436" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/36 "/>
</bind>
</comp>

<comp id="2438" class="1004" name="tmp_32_fu_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="4" slack="0"/>
<pin id="2440" dir="0" index="1" bw="3" slack="0"/>
<pin id="2441" dir="0" index="2" bw="1" slack="0"/>
<pin id="2442" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/36 "/>
</bind>
</comp>

<comp id="2446" class="1004" name="zext_ln242_1_fu_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="4" slack="0"/>
<pin id="2448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242_1/36 "/>
</bind>
</comp>

<comp id="2452" class="1004" name="or_ln244_fu_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="4" slack="0"/>
<pin id="2454" dir="0" index="1" bw="4" slack="0"/>
<pin id="2455" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln244/36 "/>
</bind>
</comp>

<comp id="2458" class="1004" name="tmp_33_fu_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="64" slack="0"/>
<pin id="2460" dir="0" index="1" bw="1" slack="0"/>
<pin id="2461" dir="0" index="2" bw="4" slack="0"/>
<pin id="2462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/36 "/>
</bind>
</comp>

<comp id="2468" class="1004" name="icmp_ln240_fu_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="3" slack="0"/>
<pin id="2470" dir="0" index="1" bw="3" slack="0"/>
<pin id="2471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/37 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="y_1_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="3" slack="0"/>
<pin id="2476" dir="0" index="1" bw="1" slack="0"/>
<pin id="2477" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/37 "/>
</bind>
</comp>

<comp id="2480" class="1004" name="zext_ln242_2_fu_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="3" slack="0"/>
<pin id="2482" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242_2/37 "/>
</bind>
</comp>

<comp id="2484" class="1004" name="add_ln242_fu_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="5" slack="1"/>
<pin id="2486" dir="0" index="1" bw="3" slack="0"/>
<pin id="2487" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/37 "/>
</bind>
</comp>

<comp id="2489" class="1004" name="zext_ln242_3_fu_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="6" slack="0"/>
<pin id="2491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242_3/37 "/>
</bind>
</comp>

<comp id="2495" class="1004" name="trunc_ln241_fu_2495">
<pin_list>
<pin id="2496" dir="0" index="0" bw="3" slack="0"/>
<pin id="2497" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln241/37 "/>
</bind>
</comp>

<comp id="2499" class="1004" name="tmp_fu_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="32" slack="0"/>
<pin id="2501" dir="0" index="1" bw="32" slack="2"/>
<pin id="2502" dir="0" index="2" bw="32" slack="2"/>
<pin id="2503" dir="0" index="3" bw="32" slack="2"/>
<pin id="2504" dir="0" index="4" bw="32" slack="2"/>
<pin id="2505" dir="0" index="5" bw="2" slack="0"/>
<pin id="2506" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/37 "/>
</bind>
</comp>

<comp id="2509" class="1004" name="icmp_ln241_fu_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="32" slack="0"/>
<pin id="2511" dir="0" index="1" bw="32" slack="0"/>
<pin id="2512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/37 "/>
</bind>
</comp>

<comp id="2515" class="1004" name="icmp_ln243_fu_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="32" slack="0"/>
<pin id="2517" dir="0" index="1" bw="32" slack="0"/>
<pin id="2518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/37 "/>
</bind>
</comp>

<comp id="2521" class="1004" name="add_ln248_fu_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="11" slack="0"/>
<pin id="2523" dir="0" index="1" bw="10" slack="0"/>
<pin id="2524" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/47 "/>
</bind>
</comp>

<comp id="2527" class="1004" name="icmp_ln248_fu_2527">
<pin_list>
<pin id="2528" dir="0" index="0" bw="3" slack="0"/>
<pin id="2529" dir="0" index="1" bw="3" slack="0"/>
<pin id="2530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/47 "/>
</bind>
</comp>

<comp id="2533" class="1004" name="x_1_fu_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="3" slack="0"/>
<pin id="2535" dir="0" index="1" bw="1" slack="0"/>
<pin id="2536" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/47 "/>
</bind>
</comp>

<comp id="2539" class="1004" name="trunc_ln250_fu_2539">
<pin_list>
<pin id="2540" dir="0" index="0" bw="3" slack="0"/>
<pin id="2541" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/47 "/>
</bind>
</comp>

<comp id="2543" class="1004" name="icmp_ln249_fu_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="9" slack="0"/>
<pin id="2545" dir="0" index="1" bw="9" slack="0"/>
<pin id="2546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/48 "/>
</bind>
</comp>

<comp id="2549" class="1004" name="y_fu_2549">
<pin_list>
<pin id="2550" dir="0" index="0" bw="9" slack="0"/>
<pin id="2551" dir="0" index="1" bw="1" slack="0"/>
<pin id="2552" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/48 "/>
</bind>
</comp>

<comp id="2555" class="1004" name="zext_ln250_fu_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="9" slack="0"/>
<pin id="2557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/48 "/>
</bind>
</comp>

<comp id="2560" class="1004" name="zext_ln250_1_fu_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="9" slack="0"/>
<pin id="2562" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250_1/48 "/>
</bind>
</comp>

<comp id="2564" class="1004" name="add_ln250_fu_2564">
<pin_list>
<pin id="2565" dir="0" index="0" bw="11" slack="1"/>
<pin id="2566" dir="0" index="1" bw="9" slack="0"/>
<pin id="2567" dir="1" index="2" bw="11" slack="81"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/48 "/>
</bind>
</comp>

<comp id="2570" class="1004" name="tmp_9_fu_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="32" slack="0"/>
<pin id="2572" dir="0" index="1" bw="32" slack="0"/>
<pin id="2573" dir="0" index="2" bw="32" slack="0"/>
<pin id="2574" dir="0" index="3" bw="32" slack="0"/>
<pin id="2575" dir="0" index="4" bw="32" slack="0"/>
<pin id="2576" dir="0" index="5" bw="2" slack="1"/>
<pin id="2577" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/48 "/>
</bind>
</comp>

<comp id="2584" class="1004" name="zext_ln250_2_fu_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="11" slack="81"/>
<pin id="2586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250_2/129 "/>
</bind>
</comp>

<comp id="2589" class="1004" name="icmp_ln255_fu_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="3" slack="0"/>
<pin id="2591" dir="0" index="1" bw="3" slack="0"/>
<pin id="2592" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/130 "/>
</bind>
</comp>

<comp id="2595" class="1004" name="i_fu_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="3" slack="0"/>
<pin id="2597" dir="0" index="1" bw="1" slack="0"/>
<pin id="2598" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/130 "/>
</bind>
</comp>

<comp id="2601" class="1004" name="tmp_45_fu_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="4" slack="0"/>
<pin id="2603" dir="0" index="1" bw="3" slack="0"/>
<pin id="2604" dir="0" index="2" bw="1" slack="0"/>
<pin id="2605" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/130 "/>
</bind>
</comp>

<comp id="2609" class="1004" name="zext_ln257_fu_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="4" slack="0"/>
<pin id="2611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/130 "/>
</bind>
</comp>

<comp id="2615" class="1004" name="or_ln257_fu_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="4" slack="0"/>
<pin id="2617" dir="0" index="1" bw="4" slack="0"/>
<pin id="2618" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln257/130 "/>
</bind>
</comp>

<comp id="2621" class="1004" name="tmp_46_fu_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="64" slack="0"/>
<pin id="2623" dir="0" index="1" bw="1" slack="0"/>
<pin id="2624" dir="0" index="2" bw="4" slack="0"/>
<pin id="2625" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/130 "/>
</bind>
</comp>

<comp id="2631" class="1004" name="tmp_47_fu_2631">
<pin_list>
<pin id="2632" dir="0" index="0" bw="5" slack="0"/>
<pin id="2633" dir="0" index="1" bw="3" slack="1"/>
<pin id="2634" dir="0" index="2" bw="1" slack="0"/>
<pin id="2635" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/131 "/>
</bind>
</comp>

<comp id="2639" class="1004" name="zext_ln257_1_fu_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="5" slack="0"/>
<pin id="2641" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257_1/131 "/>
</bind>
</comp>

<comp id="2643" class="1004" name="icmp_ln256_fu_2643">
<pin_list>
<pin id="2644" dir="0" index="0" bw="3" slack="0"/>
<pin id="2645" dir="0" index="1" bw="3" slack="0"/>
<pin id="2646" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/132 "/>
</bind>
</comp>

<comp id="2649" class="1004" name="j_4_fu_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="3" slack="0"/>
<pin id="2651" dir="0" index="1" bw="1" slack="0"/>
<pin id="2652" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/132 "/>
</bind>
</comp>

<comp id="2655" class="1004" name="zext_ln257_2_fu_2655">
<pin_list>
<pin id="2656" dir="0" index="0" bw="3" slack="0"/>
<pin id="2657" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257_2/132 "/>
</bind>
</comp>

<comp id="2659" class="1004" name="tmp_49_fu_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="4" slack="0"/>
<pin id="2661" dir="0" index="1" bw="3" slack="0"/>
<pin id="2662" dir="0" index="2" bw="1" slack="0"/>
<pin id="2663" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/132 "/>
</bind>
</comp>

<comp id="2667" class="1004" name="zext_ln257_3_fu_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="4" slack="0"/>
<pin id="2669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257_3/132 "/>
</bind>
</comp>

<comp id="2673" class="1004" name="or_ln257_1_fu_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="4" slack="0"/>
<pin id="2675" dir="0" index="1" bw="4" slack="0"/>
<pin id="2676" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln257_1/132 "/>
</bind>
</comp>

<comp id="2679" class="1004" name="tmp_50_fu_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="64" slack="0"/>
<pin id="2681" dir="0" index="1" bw="1" slack="0"/>
<pin id="2682" dir="0" index="2" bw="4" slack="0"/>
<pin id="2683" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/132 "/>
</bind>
</comp>

<comp id="2689" class="1004" name="add_ln257_fu_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="3" slack="0"/>
<pin id="2691" dir="0" index="1" bw="5" slack="1"/>
<pin id="2692" dir="1" index="2" bw="6" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/132 "/>
</bind>
</comp>

<comp id="2694" class="1004" name="bitcast_ln667_fu_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="32" slack="1"/>
<pin id="2696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln667/134 "/>
</bind>
</comp>

<comp id="2697" class="1004" name="xor_ln667_fu_2697">
<pin_list>
<pin id="2698" dir="0" index="0" bw="32" slack="0"/>
<pin id="2699" dir="0" index="1" bw="32" slack="0"/>
<pin id="2700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln667/134 "/>
</bind>
</comp>

<comp id="2703" class="1004" name="p_t_imag_fu_2703">
<pin_list>
<pin id="2704" dir="0" index="0" bw="32" slack="0"/>
<pin id="2705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_t_imag/134 "/>
</bind>
</comp>

<comp id="2709" class="1004" name="bitcast_ln667_2_fu_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="32" slack="1"/>
<pin id="2711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln667_2/134 "/>
</bind>
</comp>

<comp id="2712" class="1004" name="xor_ln667_1_fu_2712">
<pin_list>
<pin id="2713" dir="0" index="0" bw="32" slack="0"/>
<pin id="2714" dir="0" index="1" bw="32" slack="0"/>
<pin id="2715" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln667_1/134 "/>
</bind>
</comp>

<comp id="2718" class="1004" name="p_t_imag_4_fu_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="32" slack="0"/>
<pin id="2720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_t_imag_4/134 "/>
</bind>
</comp>

<comp id="2724" class="1004" name="zext_ln257_4_fu_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="6" slack="16"/>
<pin id="2726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257_4/148 "/>
</bind>
</comp>

<comp id="2729" class="1004" name="trunc_ln260_fu_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="17" slack="0"/>
<pin id="2731" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/149 "/>
</bind>
</comp>

<comp id="2733" class="1004" name="add_ln260_fu_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="10" slack="0"/>
<pin id="2735" dir="0" index="1" bw="17" slack="0"/>
<pin id="2736" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/149 "/>
</bind>
</comp>

<comp id="2739" class="1004" name="icmp_ln260_fu_2739">
<pin_list>
<pin id="2740" dir="0" index="0" bw="9" slack="0"/>
<pin id="2741" dir="0" index="1" bw="9" slack="0"/>
<pin id="2742" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln260/149 "/>
</bind>
</comp>

<comp id="2745" class="1004" name="i_5_fu_2745">
<pin_list>
<pin id="2746" dir="0" index="0" bw="1" slack="0"/>
<pin id="2747" dir="0" index="1" bw="9" slack="0"/>
<pin id="2748" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/149 "/>
</bind>
</comp>

<comp id="2751" class="1004" name="tmp_48_fu_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="11" slack="0"/>
<pin id="2753" dir="0" index="1" bw="9" slack="0"/>
<pin id="2754" dir="0" index="2" bw="1" slack="0"/>
<pin id="2755" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/149 "/>
</bind>
</comp>

<comp id="2759" class="1004" name="zext_ln261_fu_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="11" slack="0"/>
<pin id="2761" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/149 "/>
</bind>
</comp>

<comp id="2763" class="1004" name="icmp_ln261_fu_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="3" slack="0"/>
<pin id="2765" dir="0" index="1" bw="3" slack="0"/>
<pin id="2766" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln261/150 "/>
</bind>
</comp>

<comp id="2769" class="1004" name="j_5_fu_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="3" slack="0"/>
<pin id="2771" dir="0" index="1" bw="1" slack="0"/>
<pin id="2772" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/150 "/>
</bind>
</comp>

<comp id="2775" class="1004" name="zext_ln267_fu_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="3" slack="0"/>
<pin id="2777" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/150 "/>
</bind>
</comp>

<comp id="2779" class="1004" name="zext_ln267_1_fu_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="3" slack="0"/>
<pin id="2781" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_1/150 "/>
</bind>
</comp>

<comp id="2783" class="1004" name="add_ln267_fu_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="11" slack="1"/>
<pin id="2785" dir="0" index="1" bw="3" slack="0"/>
<pin id="2786" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267/150 "/>
</bind>
</comp>

<comp id="2788" class="1004" name="zext_ln267_2_fu_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="12" slack="0"/>
<pin id="2790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_2/150 "/>
</bind>
</comp>

<comp id="2794" class="1004" name="icmp_ln264_fu_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="3" slack="0"/>
<pin id="2796" dir="0" index="1" bw="3" slack="0"/>
<pin id="2797" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln264/151 "/>
</bind>
</comp>

<comp id="2800" class="1004" name="k_1_fu_2800">
<pin_list>
<pin id="2801" dir="0" index="0" bw="3" slack="0"/>
<pin id="2802" dir="0" index="1" bw="1" slack="0"/>
<pin id="2803" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/151 "/>
</bind>
</comp>

<comp id="2806" class="1004" name="zext_ln265_fu_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="3" slack="0"/>
<pin id="2808" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/151 "/>
</bind>
</comp>

<comp id="2810" class="1004" name="tmp_52_fu_2810">
<pin_list>
<pin id="2811" dir="0" index="0" bw="5" slack="0"/>
<pin id="2812" dir="0" index="1" bw="3" slack="0"/>
<pin id="2813" dir="0" index="2" bw="1" slack="0"/>
<pin id="2814" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/151 "/>
</bind>
</comp>

<comp id="2818" class="1004" name="zext_ln265_1_fu_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="5" slack="0"/>
<pin id="2820" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_1/151 "/>
</bind>
</comp>

<comp id="2822" class="1004" name="add_ln265_fu_2822">
<pin_list>
<pin id="2823" dir="0" index="0" bw="3" slack="1"/>
<pin id="2824" dir="0" index="1" bw="5" slack="0"/>
<pin id="2825" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265/151 "/>
</bind>
</comp>

<comp id="2827" class="1004" name="add_ln265_1_fu_2827">
<pin_list>
<pin id="2828" dir="0" index="0" bw="3" slack="0"/>
<pin id="2829" dir="0" index="1" bw="12" slack="2"/>
<pin id="2830" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_1/151 "/>
</bind>
</comp>

<comp id="2832" class="1004" name="zext_ln265_3_fu_2832">
<pin_list>
<pin id="2833" dir="0" index="0" bw="12" slack="0"/>
<pin id="2834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_3/151 "/>
</bind>
</comp>

<comp id="2838" class="1004" name="zext_ln265_2_fu_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="6" slack="1"/>
<pin id="2840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_2/152 "/>
</bind>
</comp>

<comp id="2843" class="1004" name="bitcast_ln667_6_fu_2843">
<pin_list>
<pin id="2844" dir="0" index="0" bw="32" slack="1"/>
<pin id="2845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln667_6/153 "/>
</bind>
</comp>

<comp id="2847" class="1004" name="xor_ln667_3_fu_2847">
<pin_list>
<pin id="2848" dir="0" index="0" bw="32" slack="0"/>
<pin id="2849" dir="0" index="1" bw="32" slack="0"/>
<pin id="2850" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln667_3/153 "/>
</bind>
</comp>

<comp id="2853" class="1004" name="p_r_M_imag_11_fu_2853">
<pin_list>
<pin id="2854" dir="0" index="0" bw="32" slack="0"/>
<pin id="2855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_11/153 "/>
</bind>
</comp>

<comp id="2859" class="1004" name="trunc_ln270_fu_2859">
<pin_list>
<pin id="2860" dir="0" index="0" bw="17" slack="0"/>
<pin id="2861" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270/167 "/>
</bind>
</comp>

<comp id="2863" class="1004" name="add_ln270_fu_2863">
<pin_list>
<pin id="2864" dir="0" index="0" bw="10" slack="0"/>
<pin id="2865" dir="0" index="1" bw="17" slack="0"/>
<pin id="2866" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln270/167 "/>
</bind>
</comp>

<comp id="2869" class="1004" name="icmp_ln270_fu_2869">
<pin_list>
<pin id="2870" dir="0" index="0" bw="9" slack="0"/>
<pin id="2871" dir="0" index="1" bw="9" slack="0"/>
<pin id="2872" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln270/167 "/>
</bind>
</comp>

<comp id="2875" class="1004" name="i_6_fu_2875">
<pin_list>
<pin id="2876" dir="0" index="0" bw="1" slack="0"/>
<pin id="2877" dir="0" index="1" bw="9" slack="0"/>
<pin id="2878" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/167 "/>
</bind>
</comp>

<comp id="2881" class="1004" name="zext_ln274_fu_2881">
<pin_list>
<pin id="2882" dir="0" index="0" bw="9" slack="0"/>
<pin id="2883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/167 "/>
</bind>
</comp>

<comp id="2885" class="1004" name="tmp_51_fu_2885">
<pin_list>
<pin id="2886" dir="0" index="0" bw="11" slack="0"/>
<pin id="2887" dir="0" index="1" bw="9" slack="0"/>
<pin id="2888" dir="0" index="2" bw="1" slack="0"/>
<pin id="2889" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/167 "/>
</bind>
</comp>

<comp id="2893" class="1004" name="zext_ln273_fu_2893">
<pin_list>
<pin id="2894" dir="0" index="0" bw="11" slack="0"/>
<pin id="2895" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/167 "/>
</bind>
</comp>

<comp id="2897" class="1004" name="icmp_ln273_fu_2897">
<pin_list>
<pin id="2898" dir="0" index="0" bw="3" slack="0"/>
<pin id="2899" dir="0" index="1" bw="3" slack="0"/>
<pin id="2900" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln273/168 "/>
</bind>
</comp>

<comp id="2903" class="1004" name="k_fu_2903">
<pin_list>
<pin id="2904" dir="0" index="0" bw="3" slack="0"/>
<pin id="2905" dir="0" index="1" bw="1" slack="0"/>
<pin id="2906" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/168 "/>
</bind>
</comp>

<comp id="2909" class="1004" name="zext_ln274_1_fu_2909">
<pin_list>
<pin id="2910" dir="0" index="0" bw="3" slack="0"/>
<pin id="2911" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_1/168 "/>
</bind>
</comp>

<comp id="2913" class="1004" name="add_ln274_fu_2913">
<pin_list>
<pin id="2914" dir="0" index="0" bw="11" slack="1"/>
<pin id="2915" dir="0" index="1" bw="3" slack="0"/>
<pin id="2916" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274/168 "/>
</bind>
</comp>

<comp id="2918" class="1004" name="zext_ln274_2_fu_2918">
<pin_list>
<pin id="2919" dir="0" index="0" bw="12" slack="0"/>
<pin id="2920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_2/168 "/>
</bind>
</comp>

<comp id="2924" class="1004" name="add_ln274_1_fu_2924">
<pin_list>
<pin id="2925" dir="0" index="0" bw="12" slack="1"/>
<pin id="2926" dir="0" index="1" bw="3" slack="0"/>
<pin id="2927" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274_1/168 "/>
</bind>
</comp>

<comp id="2929" class="1004" name="zext_ln274_3_fu_2929">
<pin_list>
<pin id="2930" dir="0" index="0" bw="12" slack="0"/>
<pin id="2931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_3/168 "/>
</bind>
</comp>

<comp id="2935" class="1004" name="bitcast_ln667_4_fu_2935">
<pin_list>
<pin id="2936" dir="0" index="0" bw="32" slack="1"/>
<pin id="2937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln667_4/170 "/>
</bind>
</comp>

<comp id="2939" class="1004" name="xor_ln667_2_fu_2939">
<pin_list>
<pin id="2940" dir="0" index="0" bw="32" slack="0"/>
<pin id="2941" dir="0" index="1" bw="32" slack="0"/>
<pin id="2942" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln667_2/170 "/>
</bind>
</comp>

<comp id="2945" class="1004" name="p_t_imag_5_fu_2945">
<pin_list>
<pin id="2946" dir="0" index="0" bw="32" slack="0"/>
<pin id="2947" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_t_imag_5/170 "/>
</bind>
</comp>

<comp id="2951" class="1005" name="add_ln185_reg_2951">
<pin_list>
<pin id="2952" dir="0" index="0" bw="10" slack="0"/>
<pin id="2953" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="2959" class="1005" name="add_ln187_reg_2959">
<pin_list>
<pin id="2960" dir="0" index="0" bw="10" slack="0"/>
<pin id="2961" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="2964" class="1005" name="add_ln1027_reg_2964">
<pin_list>
<pin id="2965" dir="0" index="0" bw="36" slack="1"/>
<pin id="2966" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1027 "/>
</bind>
</comp>

<comp id="2969" class="1005" name="add_ln187_1_reg_2969">
<pin_list>
<pin id="2970" dir="0" index="0" bw="4" slack="0"/>
<pin id="2971" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln187_1 "/>
</bind>
</comp>

<comp id="2974" class="1005" name="add_ln1027_1_reg_2974">
<pin_list>
<pin id="2975" dir="0" index="0" bw="36" slack="1"/>
<pin id="2976" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1027_1 "/>
</bind>
</comp>

<comp id="2979" class="1005" name="add_ln187_2_reg_2979">
<pin_list>
<pin id="2980" dir="0" index="0" bw="2" slack="0"/>
<pin id="2981" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln187_2 "/>
</bind>
</comp>

<comp id="2993" class="1005" name="add_ln188_reg_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="4" slack="0"/>
<pin id="2995" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln188 "/>
</bind>
</comp>

<comp id="2998" class="1005" name="add_ln188_1_reg_2998">
<pin_list>
<pin id="2999" dir="0" index="0" bw="2" slack="0"/>
<pin id="3000" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln188_1 "/>
</bind>
</comp>

<comp id="3009" class="1005" name="add_ln189_reg_3009">
<pin_list>
<pin id="3010" dir="0" index="0" bw="2" slack="0"/>
<pin id="3011" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln189 "/>
</bind>
</comp>

<comp id="3014" class="1005" name="add_ln189_1_reg_3014">
<pin_list>
<pin id="3015" dir="0" index="0" bw="2" slack="0"/>
<pin id="3016" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln189_1 "/>
</bind>
</comp>

<comp id="3025" class="1005" name="add_ln190_reg_3025">
<pin_list>
<pin id="3026" dir="0" index="0" bw="2" slack="0"/>
<pin id="3027" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln190 "/>
</bind>
</comp>

<comp id="3030" class="1005" name="add_ln190_1_reg_3030">
<pin_list>
<pin id="3031" dir="0" index="0" bw="2" slack="0"/>
<pin id="3032" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln190_1 "/>
</bind>
</comp>

<comp id="3041" class="1005" name="add_ln191_reg_3041">
<pin_list>
<pin id="3042" dir="0" index="0" bw="2" slack="0"/>
<pin id="3043" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln191 "/>
</bind>
</comp>

<comp id="3046" class="1005" name="xor_ln191_reg_3046">
<pin_list>
<pin id="3047" dir="0" index="0" bw="1" slack="0"/>
<pin id="3048" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln191 "/>
</bind>
</comp>

<comp id="3054" class="1005" name="add_ln192_reg_3054">
<pin_list>
<pin id="3055" dir="0" index="0" bw="2" slack="0"/>
<pin id="3056" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln192 "/>
</bind>
</comp>

<comp id="3059" class="1005" name="add_ln192_1_reg_3059">
<pin_list>
<pin id="3060" dir="0" index="0" bw="2" slack="0"/>
<pin id="3061" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln192_1 "/>
</bind>
</comp>

<comp id="3070" class="1005" name="add_ln193_reg_3070">
<pin_list>
<pin id="3071" dir="0" index="0" bw="9" slack="0"/>
<pin id="3072" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln193 "/>
</bind>
</comp>

<comp id="3075" class="1005" name="add_ln193_1_reg_3075">
<pin_list>
<pin id="3076" dir="0" index="0" bw="2" slack="0"/>
<pin id="3077" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln193_1 "/>
</bind>
</comp>

<comp id="3086" class="1005" name="add_ln194_reg_3086">
<pin_list>
<pin id="3087" dir="0" index="0" bw="9" slack="0"/>
<pin id="3088" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln194 "/>
</bind>
</comp>

<comp id="3094" class="1005" name="add_ln195_2_reg_3094">
<pin_list>
<pin id="3095" dir="0" index="0" bw="11" slack="0"/>
<pin id="3096" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln195_2 "/>
</bind>
</comp>

<comp id="3099" class="1005" name="add_ln195_reg_3099">
<pin_list>
<pin id="3100" dir="0" index="0" bw="2" slack="0"/>
<pin id="3101" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln195 "/>
</bind>
</comp>

<comp id="3104" class="1005" name="add_ln195_1_reg_3104">
<pin_list>
<pin id="3105" dir="0" index="0" bw="9" slack="0"/>
<pin id="3106" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln195_1 "/>
</bind>
</comp>

<comp id="3118" class="1005" name="l_reg_3118">
<pin_list>
<pin id="3119" dir="0" index="0" bw="4" slack="0"/>
<pin id="3120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="3123" class="1005" name="zext_ln221_reg_3123">
<pin_list>
<pin id="3124" dir="0" index="0" bw="15" slack="2"/>
<pin id="3125" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln221 "/>
</bind>
</comp>

<comp id="3128" class="1005" name="zext_ln219_reg_3128">
<pin_list>
<pin id="3129" dir="0" index="0" bw="15" slack="4"/>
<pin id="3130" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln219 "/>
</bind>
</comp>

<comp id="3133" class="1005" name="eigval_0_1_reg_3133">
<pin_list>
<pin id="3134" dir="0" index="0" bw="32" slack="4"/>
<pin id="3135" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="eigval_0_1 "/>
</bind>
</comp>

<comp id="3139" class="1005" name="eigval_1_1_reg_3139">
<pin_list>
<pin id="3140" dir="0" index="0" bw="32" slack="4"/>
<pin id="3141" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="eigval_1_1 "/>
</bind>
</comp>

<comp id="3145" class="1005" name="eigval_2_1_reg_3145">
<pin_list>
<pin id="3146" dir="0" index="0" bw="32" slack="4"/>
<pin id="3147" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="eigval_2_1 "/>
</bind>
</comp>

<comp id="3151" class="1005" name="eigval_3_1_reg_3151">
<pin_list>
<pin id="3152" dir="0" index="0" bw="32" slack="4"/>
<pin id="3153" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="eigval_3_1 "/>
</bind>
</comp>

<comp id="3157" class="1005" name="sort_index_0_1_reg_3157">
<pin_list>
<pin id="3158" dir="0" index="0" bw="32" slack="5"/>
<pin id="3159" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sort_index_0_1 "/>
</bind>
</comp>

<comp id="3163" class="1005" name="sort_index_1_1_reg_3163">
<pin_list>
<pin id="3164" dir="0" index="0" bw="32" slack="5"/>
<pin id="3165" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sort_index_1_1 "/>
</bind>
</comp>

<comp id="3169" class="1005" name="sort_index_2_1_reg_3169">
<pin_list>
<pin id="3170" dir="0" index="0" bw="32" slack="5"/>
<pin id="3171" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sort_index_2_1 "/>
</bind>
</comp>

<comp id="3175" class="1005" name="sort_index_3_1_reg_3175">
<pin_list>
<pin id="3176" dir="0" index="0" bw="32" slack="5"/>
<pin id="3177" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sort_index_3_1 "/>
</bind>
</comp>

<comp id="3184" class="1005" name="n_1_reg_3184">
<pin_list>
<pin id="3185" dir="0" index="0" bw="3" slack="0"/>
<pin id="3186" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="3189" class="1005" name="zext_ln220_reg_3189">
<pin_list>
<pin id="3190" dir="0" index="0" bw="17" slack="1"/>
<pin id="3191" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln220 "/>
</bind>
</comp>

<comp id="3198" class="1005" name="j_reg_3198">
<pin_list>
<pin id="3199" dir="0" index="0" bw="11" slack="0"/>
<pin id="3200" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="3203" class="1005" name="X_addr_reg_3203">
<pin_list>
<pin id="3204" dir="0" index="0" bw="16" slack="1"/>
<pin id="3205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="X_addr "/>
</bind>
</comp>

<comp id="3211" class="1005" name="j_3_reg_3211">
<pin_list>
<pin id="3212" dir="0" index="0" bw="11" slack="0"/>
<pin id="3213" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="3216" class="1005" name="add_ln225_2_reg_3216">
<pin_list>
<pin id="3217" dir="0" index="0" bw="17" slack="1"/>
<pin id="3218" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln225_2 "/>
</bind>
</comp>

<comp id="3221" class="1005" name="FFT_Buffer_M_real_a_2_reg_3221">
<pin_list>
<pin id="3222" dir="0" index="0" bw="10" slack="1"/>
<pin id="3223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="FFT_Buffer_M_real_a_2 "/>
</bind>
</comp>

<comp id="3226" class="1005" name="FFT_Buffer_M_imag_a_2_reg_3226">
<pin_list>
<pin id="3227" dir="0" index="0" bw="10" slack="1"/>
<pin id="3228" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="FFT_Buffer_M_imag_a_2 "/>
</bind>
</comp>

<comp id="3231" class="1005" name="add_ln230_reg_3231">
<pin_list>
<pin id="3232" dir="0" index="0" bw="16" slack="0"/>
<pin id="3233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln230 "/>
</bind>
</comp>

<comp id="3239" class="1005" name="jj_reg_3239">
<pin_list>
<pin id="3240" dir="0" index="0" bw="11" slack="0"/>
<pin id="3241" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="3244" class="1005" name="zext_ln233_reg_3244">
<pin_list>
<pin id="3245" dir="0" index="0" bw="64" slack="6"/>
<pin id="3246" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln233 "/>
</bind>
</comp>

<comp id="3252" class="1005" name="l_1_reg_3252">
<pin_list>
<pin id="3253" dir="0" index="0" bw="4" slack="0"/>
<pin id="3254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="3257" class="1005" name="zext_ln232_reg_3257">
<pin_list>
<pin id="3258" dir="0" index="0" bw="7" slack="1"/>
<pin id="3259" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232 "/>
</bind>
</comp>

<comp id="3265" class="1005" name="n_reg_3265">
<pin_list>
<pin id="3266" dir="0" index="0" bw="3" slack="0"/>
<pin id="3267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="3270" class="1005" name="Xj_f_M_real_addr_1_reg_3270">
<pin_list>
<pin id="3271" dir="0" index="0" bw="16" slack="1"/>
<pin id="3272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Xj_f_M_real_addr_1 "/>
</bind>
</comp>

<comp id="3275" class="1005" name="Xj_f_M_imag_addr_1_reg_3275">
<pin_list>
<pin id="3276" dir="0" index="0" bw="16" slack="1"/>
<pin id="3277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Xj_f_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="3280" class="1005" name="add_ln233_1_reg_3280">
<pin_list>
<pin id="3281" dir="0" index="0" bw="7" slack="1"/>
<pin id="3282" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln233_1 "/>
</bind>
</comp>

<comp id="3285" class="1005" name="eigval_0_1_load_reg_3285">
<pin_list>
<pin id="3286" dir="0" index="0" bw="32" slack="1"/>
<pin id="3287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_0_1_load "/>
</bind>
</comp>

<comp id="3290" class="1005" name="eigval_1_1_load_reg_3290">
<pin_list>
<pin id="3291" dir="0" index="0" bw="32" slack="1"/>
<pin id="3292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_1_1_load "/>
</bind>
</comp>

<comp id="3295" class="1005" name="eigval_2_1_load_reg_3295">
<pin_list>
<pin id="3296" dir="0" index="0" bw="32" slack="1"/>
<pin id="3297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_2_1_load "/>
</bind>
</comp>

<comp id="3300" class="1005" name="eigval_3_1_load_reg_3300">
<pin_list>
<pin id="3301" dir="0" index="0" bw="32" slack="1"/>
<pin id="3302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_3_1_load "/>
</bind>
</comp>

<comp id="3305" class="1005" name="sort_index_0_1_load_reg_3305">
<pin_list>
<pin id="3306" dir="0" index="0" bw="32" slack="1"/>
<pin id="3307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sort_index_0_1_load "/>
</bind>
</comp>

<comp id="3310" class="1005" name="sort_index_1_1_load_reg_3310">
<pin_list>
<pin id="3311" dir="0" index="0" bw="32" slack="1"/>
<pin id="3312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sort_index_1_1_load "/>
</bind>
</comp>

<comp id="3315" class="1005" name="sort_index_2_1_load_reg_3315">
<pin_list>
<pin id="3316" dir="0" index="0" bw="32" slack="1"/>
<pin id="3317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sort_index_2_1_load "/>
</bind>
</comp>

<comp id="3320" class="1005" name="sort_index_3_1_load_reg_3320">
<pin_list>
<pin id="3321" dir="0" index="0" bw="32" slack="1"/>
<pin id="3322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sort_index_3_1_load "/>
</bind>
</comp>

<comp id="3325" class="1005" name="eigval_0_reg_3325">
<pin_list>
<pin id="3326" dir="0" index="0" bw="32" slack="1"/>
<pin id="3327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_0 "/>
</bind>
</comp>

<comp id="3330" class="1005" name="eigval_1_reg_3330">
<pin_list>
<pin id="3331" dir="0" index="0" bw="32" slack="1"/>
<pin id="3332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_1 "/>
</bind>
</comp>

<comp id="3335" class="1005" name="eigval_2_reg_3335">
<pin_list>
<pin id="3336" dir="0" index="0" bw="32" slack="1"/>
<pin id="3337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_2 "/>
</bind>
</comp>

<comp id="3340" class="1005" name="eigval_3_reg_3340">
<pin_list>
<pin id="3341" dir="0" index="0" bw="32" slack="1"/>
<pin id="3342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_3 "/>
</bind>
</comp>

<comp id="3345" class="1005" name="sort_index_0_reg_3345">
<pin_list>
<pin id="3346" dir="0" index="0" bw="32" slack="2"/>
<pin id="3347" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sort_index_0 "/>
</bind>
</comp>

<comp id="3350" class="1005" name="sort_index_1_reg_3350">
<pin_list>
<pin id="3351" dir="0" index="0" bw="32" slack="2"/>
<pin id="3352" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sort_index_1 "/>
</bind>
</comp>

<comp id="3355" class="1005" name="sort_index_2_reg_3355">
<pin_list>
<pin id="3356" dir="0" index="0" bw="32" slack="2"/>
<pin id="3357" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sort_index_2 "/>
</bind>
</comp>

<comp id="3360" class="1005" name="sort_index_3_reg_3360">
<pin_list>
<pin id="3361" dir="0" index="0" bw="32" slack="2"/>
<pin id="3362" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sort_index_3 "/>
</bind>
</comp>

<comp id="3368" class="1005" name="x_reg_3368">
<pin_list>
<pin id="3369" dir="0" index="0" bw="3" slack="0"/>
<pin id="3370" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="3373" class="1005" name="zext_ln242_reg_3373">
<pin_list>
<pin id="3374" dir="0" index="0" bw="6" slack="1"/>
<pin id="3375" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln242 "/>
</bind>
</comp>

<comp id="3378" class="1005" name="Un_M_real_addr_1_reg_3378">
<pin_list>
<pin id="3379" dir="0" index="0" bw="3" slack="2"/>
<pin id="3380" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="Un_M_real_addr_1 "/>
</bind>
</comp>

<comp id="3383" class="1005" name="Un_M_real_addr_2_reg_3383">
<pin_list>
<pin id="3384" dir="0" index="0" bw="3" slack="2"/>
<pin id="3385" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="Un_M_real_addr_2 "/>
</bind>
</comp>

<comp id="3388" class="1005" name="Un_M_imag_addr_1_reg_3388">
<pin_list>
<pin id="3389" dir="0" index="0" bw="3" slack="2"/>
<pin id="3390" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="Un_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="3393" class="1005" name="Un_M_imag_addr_2_reg_3393">
<pin_list>
<pin id="3394" dir="0" index="0" bw="3" slack="2"/>
<pin id="3395" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="Un_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="3398" class="1005" name="fc_addr_reg_3398">
<pin_list>
<pin id="3399" dir="0" index="0" bw="10" slack="1"/>
<pin id="3400" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_addr "/>
</bind>
</comp>

<comp id="3406" class="1005" name="y_1_reg_3406">
<pin_list>
<pin id="3407" dir="0" index="0" bw="3" slack="0"/>
<pin id="3408" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="3411" class="1005" name="U_M_real_addr_1_reg_3411">
<pin_list>
<pin id="3412" dir="0" index="0" bw="4" slack="1"/>
<pin id="3413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_M_real_addr_1 "/>
</bind>
</comp>

<comp id="3416" class="1005" name="U_M_imag_addr_1_reg_3416">
<pin_list>
<pin id="3417" dir="0" index="0" bw="4" slack="1"/>
<pin id="3418" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="3421" class="1005" name="icmp_ln241_reg_3421">
<pin_list>
<pin id="3422" dir="0" index="0" bw="1" slack="1"/>
<pin id="3423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="3425" class="1005" name="icmp_ln243_reg_3425">
<pin_list>
<pin id="3426" dir="0" index="0" bw="1" slack="1"/>
<pin id="3427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln243 "/>
</bind>
</comp>

<comp id="3429" class="1005" name="fc_load_reg_3429">
<pin_list>
<pin id="3430" dir="0" index="0" bw="32" slack="1"/>
<pin id="3431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc_load "/>
</bind>
</comp>

<comp id="3434" class="1005" name="tmp_3_reg_3434">
<pin_list>
<pin id="3435" dir="0" index="0" bw="64" slack="4"/>
<pin id="3436" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="3439" class="1005" name="add_ln248_reg_3439">
<pin_list>
<pin id="3440" dir="0" index="0" bw="11" slack="0"/>
<pin id="3441" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln248 "/>
</bind>
</comp>

<comp id="3447" class="1005" name="x_1_reg_3447">
<pin_list>
<pin id="3448" dir="0" index="0" bw="3" slack="0"/>
<pin id="3449" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="3452" class="1005" name="trunc_ln250_reg_3452">
<pin_list>
<pin id="3453" dir="0" index="0" bw="2" slack="1"/>
<pin id="3454" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln250 "/>
</bind>
</comp>

<comp id="3460" class="1005" name="y_reg_3460">
<pin_list>
<pin id="3461" dir="0" index="0" bw="9" slack="0"/>
<pin id="3462" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="3465" class="1005" name="add_ln250_reg_3465">
<pin_list>
<pin id="3466" dir="0" index="0" bw="11" slack="81"/>
<pin id="3467" dir="1" index="1" bw="11" slack="81"/>
</pin_list>
<bind>
<opset="add_ln250 "/>
</bind>
</comp>

<comp id="3470" class="1005" name="tmp_9_reg_3470">
<pin_list>
<pin id="3471" dir="0" index="0" bw="32" slack="1"/>
<pin id="3472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="3475" class="1005" name="theta_addr_reg_3475">
<pin_list>
<pin id="3476" dir="0" index="0" bw="9" slack="1"/>
<pin id="3477" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="theta_addr "/>
</bind>
</comp>

<comp id="3480" class="1005" name="theta_load_reg_3480">
<pin_list>
<pin id="3481" dir="0" index="0" bw="32" slack="1"/>
<pin id="3482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_load "/>
</bind>
</comp>

<comp id="3485" class="1005" name="tmp_6_reg_3485">
<pin_list>
<pin id="3486" dir="0" index="0" bw="64" slack="1"/>
<pin id="3487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="3490" class="1005" name="tmp_7_reg_3490">
<pin_list>
<pin id="3491" dir="0" index="0" bw="64" slack="1"/>
<pin id="3492" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="3495" class="1005" name="tmp_i_i2_reg_3495">
<pin_list>
<pin id="3496" dir="0" index="0" bw="64" slack="1"/>
<pin id="3497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2 "/>
</bind>
</comp>

<comp id="3503" class="1005" name="i_reg_3503">
<pin_list>
<pin id="3504" dir="0" index="0" bw="3" slack="0"/>
<pin id="3505" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="3508" class="1005" name="Un_M_real_addr_3_reg_3508">
<pin_list>
<pin id="3509" dir="0" index="0" bw="3" slack="1"/>
<pin id="3510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_real_addr_3 "/>
</bind>
</comp>

<comp id="3513" class="1005" name="Un_M_real_addr_4_reg_3513">
<pin_list>
<pin id="3514" dir="0" index="0" bw="3" slack="1"/>
<pin id="3515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_real_addr_4 "/>
</bind>
</comp>

<comp id="3518" class="1005" name="Un_M_imag_addr_3_reg_3518">
<pin_list>
<pin id="3519" dir="0" index="0" bw="3" slack="1"/>
<pin id="3520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="3523" class="1005" name="Un_M_imag_addr_4_reg_3523">
<pin_list>
<pin id="3524" dir="0" index="0" bw="3" slack="1"/>
<pin id="3525" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="3528" class="1005" name="zext_ln257_1_reg_3528">
<pin_list>
<pin id="3529" dir="0" index="0" bw="6" slack="1"/>
<pin id="3530" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln257_1 "/>
</bind>
</comp>

<comp id="3533" class="1005" name="p_r_M_real_reg_3533">
<pin_list>
<pin id="3534" dir="0" index="0" bw="32" slack="3"/>
<pin id="3535" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="3539" class="1005" name="p_r_M_imag_reg_3539">
<pin_list>
<pin id="3540" dir="0" index="0" bw="32" slack="3"/>
<pin id="3541" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="3545" class="1005" name="p_r_M_real_8_reg_3545">
<pin_list>
<pin id="3546" dir="0" index="0" bw="32" slack="3"/>
<pin id="3547" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_real_8 "/>
</bind>
</comp>

<comp id="3551" class="1005" name="p_r_M_imag_8_reg_3551">
<pin_list>
<pin id="3552" dir="0" index="0" bw="32" slack="3"/>
<pin id="3553" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_imag_8 "/>
</bind>
</comp>

<comp id="3560" class="1005" name="j_4_reg_3560">
<pin_list>
<pin id="3561" dir="0" index="0" bw="3" slack="0"/>
<pin id="3562" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="3565" class="1005" name="Un_M_real_addr_5_reg_3565">
<pin_list>
<pin id="3566" dir="0" index="0" bw="3" slack="1"/>
<pin id="3567" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_real_addr_5 "/>
</bind>
</comp>

<comp id="3570" class="1005" name="Un_M_real_addr_6_reg_3570">
<pin_list>
<pin id="3571" dir="0" index="0" bw="3" slack="1"/>
<pin id="3572" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_real_addr_6 "/>
</bind>
</comp>

<comp id="3575" class="1005" name="Un_M_imag_addr_5_reg_3575">
<pin_list>
<pin id="3576" dir="0" index="0" bw="3" slack="1"/>
<pin id="3577" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="3580" class="1005" name="Un_M_imag_addr_6_reg_3580">
<pin_list>
<pin id="3581" dir="0" index="0" bw="3" slack="1"/>
<pin id="3582" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_imag_addr_6 "/>
</bind>
</comp>

<comp id="3585" class="1005" name="add_ln257_reg_3585">
<pin_list>
<pin id="3586" dir="0" index="0" bw="6" slack="16"/>
<pin id="3587" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="add_ln257 "/>
</bind>
</comp>

<comp id="3590" class="1005" name="p_t_real_reg_3590">
<pin_list>
<pin id="3591" dir="0" index="0" bw="32" slack="1"/>
<pin id="3592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real "/>
</bind>
</comp>

<comp id="3596" class="1005" name="Un_M_imag_load_2_reg_3596">
<pin_list>
<pin id="3597" dir="0" index="0" bw="32" slack="1"/>
<pin id="3598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_imag_load_2 "/>
</bind>
</comp>

<comp id="3601" class="1005" name="p_t_real_4_reg_3601">
<pin_list>
<pin id="3602" dir="0" index="0" bw="32" slack="1"/>
<pin id="3603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_4 "/>
</bind>
</comp>

<comp id="3607" class="1005" name="Un_M_imag_load_reg_3607">
<pin_list>
<pin id="3608" dir="0" index="0" bw="32" slack="1"/>
<pin id="3609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Un_M_imag_load "/>
</bind>
</comp>

<comp id="3612" class="1005" name="p_t_imag_reg_3612">
<pin_list>
<pin id="3613" dir="0" index="0" bw="32" slack="1"/>
<pin id="3614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag "/>
</bind>
</comp>

<comp id="3618" class="1005" name="p_t_imag_4_reg_3618">
<pin_list>
<pin id="3619" dir="0" index="0" bw="32" slack="1"/>
<pin id="3620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_4 "/>
</bind>
</comp>

<comp id="3624" class="1005" name="tmp_i_i4_reg_3624">
<pin_list>
<pin id="3625" dir="0" index="0" bw="32" slack="1"/>
<pin id="3626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i4 "/>
</bind>
</comp>

<comp id="3629" class="1005" name="tmp_i_i1_108_reg_3629">
<pin_list>
<pin id="3630" dir="0" index="0" bw="32" slack="1"/>
<pin id="3631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_108 "/>
</bind>
</comp>

<comp id="3634" class="1005" name="tmp_1_i_i1_reg_3634">
<pin_list>
<pin id="3635" dir="0" index="0" bw="32" slack="1"/>
<pin id="3636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i1 "/>
</bind>
</comp>

<comp id="3639" class="1005" name="tmp_2_i_i1_reg_3639">
<pin_list>
<pin id="3640" dir="0" index="0" bw="32" slack="1"/>
<pin id="3641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i1 "/>
</bind>
</comp>

<comp id="3644" class="1005" name="complex_M_real_writ_reg_3644">
<pin_list>
<pin id="3645" dir="0" index="0" bw="32" slack="1"/>
<pin id="3646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ "/>
</bind>
</comp>

<comp id="3649" class="1005" name="complex_M_imag_writ_reg_3649">
<pin_list>
<pin id="3650" dir="0" index="0" bw="32" slack="1"/>
<pin id="3651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="3654" class="1005" name="trunc_ln260_reg_3654">
<pin_list>
<pin id="3655" dir="0" index="0" bw="12" slack="2"/>
<pin id="3656" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln260 "/>
</bind>
</comp>

<comp id="3659" class="1005" name="add_ln260_reg_3659">
<pin_list>
<pin id="3660" dir="0" index="0" bw="17" slack="0"/>
<pin id="3661" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln260 "/>
</bind>
</comp>

<comp id="3667" class="1005" name="i_5_reg_3667">
<pin_list>
<pin id="3668" dir="0" index="0" bw="9" slack="0"/>
<pin id="3669" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="3672" class="1005" name="zext_ln261_reg_3672">
<pin_list>
<pin id="3673" dir="0" index="0" bw="12" slack="1"/>
<pin id="3674" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln261 "/>
</bind>
</comp>

<comp id="3680" class="1005" name="j_5_reg_3680">
<pin_list>
<pin id="3681" dir="0" index="0" bw="3" slack="0"/>
<pin id="3682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="3685" class="1005" name="zext_ln267_reg_3685">
<pin_list>
<pin id="3686" dir="0" index="0" bw="6" slack="1"/>
<pin id="3687" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln267 "/>
</bind>
</comp>

<comp id="3690" class="1005" name="AUU_M_real_addr_2_reg_3690">
<pin_list>
<pin id="3691" dir="0" index="0" bw="11" slack="1"/>
<pin id="3692" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="AUU_M_real_addr_2 "/>
</bind>
</comp>

<comp id="3695" class="1005" name="AUU_M_imag_addr_2_reg_3695">
<pin_list>
<pin id="3696" dir="0" index="0" bw="11" slack="1"/>
<pin id="3697" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="AUU_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="3703" class="1005" name="k_1_reg_3703">
<pin_list>
<pin id="3704" dir="0" index="0" bw="3" slack="0"/>
<pin id="3705" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="3708" class="1005" name="add_ln265_reg_3708">
<pin_list>
<pin id="3709" dir="0" index="0" bw="6" slack="1"/>
<pin id="3710" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln265 "/>
</bind>
</comp>

<comp id="3713" class="1005" name="a_theta_M_real_addr_3_reg_3713">
<pin_list>
<pin id="3714" dir="0" index="0" bw="11" slack="1"/>
<pin id="3715" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_theta_M_real_addr_3 "/>
</bind>
</comp>

<comp id="3718" class="1005" name="a_theta_M_imag_addr_3_reg_3718">
<pin_list>
<pin id="3719" dir="0" index="0" bw="11" slack="1"/>
<pin id="3720" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_theta_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="3723" class="1005" name="UU_M_real_addr_2_reg_3723">
<pin_list>
<pin id="3724" dir="0" index="0" bw="4" slack="1"/>
<pin id="3725" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="UU_M_real_addr_2 "/>
</bind>
</comp>

<comp id="3728" class="1005" name="UU_M_imag_addr_2_reg_3728">
<pin_list>
<pin id="3729" dir="0" index="0" bw="4" slack="1"/>
<pin id="3730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="UU_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="3733" class="1005" name="p_r_M_imag_11_reg_3733">
<pin_list>
<pin id="3734" dir="0" index="0" bw="32" slack="1"/>
<pin id="3735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_11 "/>
</bind>
</comp>

<comp id="3739" class="1005" name="p_t_real_6_reg_3739">
<pin_list>
<pin id="3740" dir="0" index="0" bw="32" slack="1"/>
<pin id="3741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_6 "/>
</bind>
</comp>

<comp id="3745" class="1005" name="p_t_imag_6_reg_3745">
<pin_list>
<pin id="3746" dir="0" index="0" bw="32" slack="1"/>
<pin id="3747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_6 "/>
</bind>
</comp>

<comp id="3751" class="1005" name="temp_M_real_1_reg_3751">
<pin_list>
<pin id="3752" dir="0" index="0" bw="32" slack="1"/>
<pin id="3753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_1 "/>
</bind>
</comp>

<comp id="3756" class="1005" name="temp_M_imag_1_reg_3756">
<pin_list>
<pin id="3757" dir="0" index="0" bw="32" slack="1"/>
<pin id="3758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_1 "/>
</bind>
</comp>

<comp id="3761" class="1005" name="trunc_ln270_reg_3761">
<pin_list>
<pin id="3762" dir="0" index="0" bw="12" slack="1"/>
<pin id="3763" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln270 "/>
</bind>
</comp>

<comp id="3766" class="1005" name="add_ln270_reg_3766">
<pin_list>
<pin id="3767" dir="0" index="0" bw="17" slack="0"/>
<pin id="3768" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln270 "/>
</bind>
</comp>

<comp id="3774" class="1005" name="i_6_reg_3774">
<pin_list>
<pin id="3775" dir="0" index="0" bw="9" slack="0"/>
<pin id="3776" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="3779" class="1005" name="zext_ln274_reg_3779">
<pin_list>
<pin id="3780" dir="0" index="0" bw="64" slack="1"/>
<pin id="3781" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln274 "/>
</bind>
</comp>

<comp id="3785" class="1005" name="zext_ln273_reg_3785">
<pin_list>
<pin id="3786" dir="0" index="0" bw="12" slack="1"/>
<pin id="3787" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln273 "/>
</bind>
</comp>

<comp id="3793" class="1005" name="k_reg_3793">
<pin_list>
<pin id="3794" dir="0" index="0" bw="3" slack="0"/>
<pin id="3795" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="3798" class="1005" name="AUU_M_real_addr_1_reg_3798">
<pin_list>
<pin id="3799" dir="0" index="0" bw="11" slack="1"/>
<pin id="3800" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="AUU_M_real_addr_1 "/>
</bind>
</comp>

<comp id="3803" class="1005" name="AUU_M_imag_addr_1_reg_3803">
<pin_list>
<pin id="3804" dir="0" index="0" bw="11" slack="1"/>
<pin id="3805" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="AUU_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="3808" class="1005" name="a_theta_M_real_addr_2_reg_3808">
<pin_list>
<pin id="3809" dir="0" index="0" bw="11" slack="1"/>
<pin id="3810" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_theta_M_real_addr_2 "/>
</bind>
</comp>

<comp id="3813" class="1005" name="a_theta_M_imag_addr_2_reg_3813">
<pin_list>
<pin id="3814" dir="0" index="0" bw="11" slack="1"/>
<pin id="3815" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_theta_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="3818" class="1005" name="w_M_real_addr_1_reg_3818">
<pin_list>
<pin id="3819" dir="0" index="0" bw="9" slack="1"/>
<pin id="3820" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w_M_real_addr_1 "/>
</bind>
</comp>

<comp id="3823" class="1005" name="w_M_imag_addr_1_reg_3823">
<pin_list>
<pin id="3824" dir="0" index="0" bw="9" slack="1"/>
<pin id="3825" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="3828" class="1005" name="p_r_M_real_10_reg_3828">
<pin_list>
<pin id="3829" dir="0" index="0" bw="32" slack="1"/>
<pin id="3830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_10 "/>
</bind>
</comp>

<comp id="3834" class="1005" name="p_r_M_imag_10_reg_3834">
<pin_list>
<pin id="3835" dir="0" index="0" bw="32" slack="1"/>
<pin id="3836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_10 "/>
</bind>
</comp>

<comp id="3840" class="1005" name="p_t_imag_5_reg_3840">
<pin_list>
<pin id="3841" dir="0" index="0" bw="32" slack="1"/>
<pin id="3842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_5 "/>
</bind>
</comp>

<comp id="3846" class="1005" name="temp_M_real_reg_3846">
<pin_list>
<pin id="3847" dir="0" index="0" bw="32" slack="1"/>
<pin id="3848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real "/>
</bind>
</comp>

<comp id="3851" class="1005" name="temp_M_imag_reg_3851">
<pin_list>
<pin id="3852" dir="0" index="0" bw="32" slack="1"/>
<pin id="3853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag "/>
</bind>
</comp>

<comp id="3856" class="1005" name="w_M_real_load_reg_3856">
<pin_list>
<pin id="3857" dir="0" index="0" bw="32" slack="1"/>
<pin id="3858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_M_real_load "/>
</bind>
</comp>

<comp id="3861" class="1005" name="w_M_imag_load_reg_3861">
<pin_list>
<pin id="3862" dir="0" index="0" bw="32" slack="1"/>
<pin id="3863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_M_imag_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="114" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="114" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="114" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="114" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="114" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="114" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="114" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="114" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="322" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="328" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="348" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="354" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="374" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="380" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="52" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="400" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="424"><net_src comp="52" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="406" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="426" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="450"><net_src comp="52" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="432" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="452" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="476"><net_src comp="52" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="458" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="50" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="52" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="478" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="484" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="52" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="522"><net_src comp="50" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="52" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="517" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="50" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="52" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="530" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="554"><net_src comp="52" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="536" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="561"><net_src comp="0" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="50" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="574"><net_src comp="50" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="563" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="576"><net_src comp="569" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="582"><net_src comp="50" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="577" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="584" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="596"><net_src comp="50" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="591" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="603"><net_src comp="50" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="50" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="302" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="611"><net_src comp="598" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="612"><net_src comp="315" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="613"><net_src comp="604" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="619"><net_src comp="50" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="50" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="626"><net_src comp="614" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="627"><net_src comp="620" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="633"><net_src comp="50" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="50" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="334" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="641"><net_src comp="628" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="642"><net_src comp="341" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="643"><net_src comp="634" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="649"><net_src comp="50" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="50" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="50" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="50" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="22" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="50" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="680"><net_src comp="668" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="686"><net_src comp="50" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="50" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="694"><net_src comp="687" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="695"><net_src comp="412" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="696"><net_src comp="419" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="702"><net_src comp="24" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="709"><net_src comp="697" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="715"><net_src comp="50" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="50" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="710" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="723"><net_src comp="716" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="729"><net_src comp="50" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="50" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="50" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="50" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="724" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="749"><net_src comp="736" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="754"><net_src comp="730" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="759"><net_src comp="742" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="765"><net_src comp="50" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="50" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="50" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="50" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="760" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="785"><net_src comp="772" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="786"><net_src comp="766" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="787"><net_src comp="778" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="793"><net_src comp="50" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="50" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="788" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="801"><net_src comp="794" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="807"><net_src comp="50" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="50" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="50" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="50" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="826"><net_src comp="814" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="827"><net_src comp="820" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="833"><net_src comp="50" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="50" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="828" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="841"><net_src comp="834" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="847"><net_src comp="50" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="50" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="859"><net_src comp="50" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="50" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="854" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="867"><net_src comp="860" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="868"><net_src comp="842" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="869"><net_src comp="848" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="875"><net_src comp="50" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="881"><net_src comp="50" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="870" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="883"><net_src comp="876" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="887"><net_src comp="46" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="894"><net_src comp="884" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="898"><net_src comp="46" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="905"><net_src comp="895" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="906"><net_src comp="899" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="910"><net_src comp="68" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="917"><net_src comp="907" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="911" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="922"><net_src comp="74" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="929"><net_src comp="919" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="933"><net_src comp="68" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="940"><net_src comp="930" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="941"><net_src comp="934" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="945"><net_src comp="74" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="952"><net_src comp="942" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="956"><net_src comp="74" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="963"><net_src comp="953" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="964"><net_src comp="957" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="968"><net_src comp="74" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="975"><net_src comp="965" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="979"><net_src comp="74" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="986"><net_src comp="976" pin="1"/><net_sink comp="980" pin=2"/></net>

<net id="987"><net_src comp="980" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="991"><net_src comp="74" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="998"><net_src comp="988" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1002"><net_src comp="74" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1009"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1010"><net_src comp="1003" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1014"><net_src comp="66" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1021"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1025"><net_src comp="74" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1032"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=2"/></net>

<net id="1033"><net_src comp="1026" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1037"><net_src comp="74" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1044"><net_src comp="1034" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1048"><net_src comp="96" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1055"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=2"/></net>

<net id="1056"><net_src comp="1049" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1060"><net_src comp="74" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1067"><net_src comp="1057" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1071"><net_src comp="96" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1078"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=2"/></net>

<net id="1082"><net_src comp="74" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1089"><net_src comp="1079" pin="1"/><net_sink comp="1083" pin=2"/></net>

<net id="1090"><net_src comp="1083" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1094"><net_src comp="106" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1101"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=2"/></net>

<net id="1102"><net_src comp="1095" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1106"><net_src comp="96" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1113"><net_src comp="1103" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1117"><net_src comp="68" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1124"><net_src comp="1114" pin="1"/><net_sink comp="1118" pin=2"/></net>

<net id="1128"><net_src comp="62" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1135"><net_src comp="1125" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1139"><net_src comp="106" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1146"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=2"/></net>

<net id="1147"><net_src comp="1140" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1151"><net_src comp="106" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1158"><net_src comp="1148" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1162"><net_src comp="106" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1169"><net_src comp="1159" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1173"><net_src comp="132" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1180"><net_src comp="1170" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="1174" pin="4"/><net_sink comp="1170" pin=0"/></net>

<net id="1185"><net_src comp="68" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1192"><net_src comp="1182" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1196"><net_src comp="62" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1203"><net_src comp="1193" pin="1"/><net_sink comp="1197" pin=2"/></net>

<net id="1207"><net_src comp="62" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1214"><net_src comp="1204" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1218"><net_src comp="62" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1225"><net_src comp="1215" pin="1"/><net_sink comp="1219" pin=2"/></net>

<net id="1229"><net_src comp="62" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1236"><net_src comp="1226" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1240"><net_src comp="106" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1247"><net_src comp="1237" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="1241" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1252"><net_src comp="96" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1259"><net_src comp="1249" pin="1"/><net_sink comp="1253" pin=2"/></net>

<net id="1263"><net_src comp="62" pin="0"/><net_sink comp="1260" pin=0"/></net>

<net id="1270"><net_src comp="1260" pin="1"/><net_sink comp="1264" pin=2"/></net>

<net id="1271"><net_src comp="1264" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1275"><net_src comp="62" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1282"><net_src comp="1272" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1286"><net_src comp="96" pin="0"/><net_sink comp="1283" pin=0"/></net>

<net id="1293"><net_src comp="1283" pin="1"/><net_sink comp="1287" pin=2"/></net>

<net id="1297"><net_src comp="180" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1304"><net_src comp="1294" pin="1"/><net_sink comp="1298" pin=2"/></net>

<net id="1308"><net_src comp="62" pin="0"/><net_sink comp="1305" pin=0"/></net>

<net id="1315"><net_src comp="1305" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1319"><net_src comp="52" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1326"><net_src comp="1316" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1327"><net_src comp="1320" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="1328"><net_src comp="1320" pin="4"/><net_sink comp="1316" pin=0"/></net>

<net id="1332"><net_src comp="52" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1339"><net_src comp="1329" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1340"><net_src comp="1333" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="1341"><net_src comp="1333" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1345"><net_src comp="62" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1352"><net_src comp="1342" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1356"><net_src comp="96" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1363"><net_src comp="1353" pin="1"/><net_sink comp="1357" pin=2"/></net>

<net id="1367"><net_src comp="180" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1374"><net_src comp="1364" pin="1"/><net_sink comp="1368" pin=2"/></net>

<net id="1378"><net_src comp="52" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1385"><net_src comp="1375" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="1379" pin="4"/><net_sink comp="1375" pin=0"/></net>

<net id="1390"><net_src comp="52" pin="0"/><net_sink comp="1387" pin=0"/></net>

<net id="1397"><net_src comp="1387" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="1391" pin="4"/><net_sink comp="1387" pin=0"/></net>

<net id="1402"><net_src comp="62" pin="0"/><net_sink comp="1399" pin=0"/></net>

<net id="1409"><net_src comp="1399" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1425"><net_src comp="138" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1426"><net_src comp="14" pin="0"/><net_sink comp="1410" pin=9"/></net>

<net id="1427"><net_src comp="16" pin="0"/><net_sink comp="1410" pin=10"/></net>

<net id="1428"><net_src comp="18" pin="0"/><net_sink comp="1410" pin=11"/></net>

<net id="1429"><net_src comp="20" pin="0"/><net_sink comp="1410" pin=12"/></net>

<net id="1439"><net_src comp="126" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1440"><net_src comp="6" pin="0"/><net_sink comp="1430" pin=3"/></net>

<net id="1441"><net_src comp="8" pin="0"/><net_sink comp="1430" pin=4"/></net>

<net id="1442"><net_src comp="10" pin="0"/><net_sink comp="1430" pin=5"/></net>

<net id="1443"><net_src comp="12" pin="0"/><net_sink comp="1430" pin=6"/></net>

<net id="1455"><net_src comp="174" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1456"><net_src comp="66" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1457"><net_src comp="26" pin="0"/><net_sink comp="1444" pin=3"/></net>

<net id="1458"><net_src comp="28" pin="0"/><net_sink comp="1444" pin=4"/></net>

<net id="1459"><net_src comp="30" pin="0"/><net_sink comp="1444" pin=5"/></net>

<net id="1460"><net_src comp="32" pin="0"/><net_sink comp="1444" pin=6"/></net>

<net id="1461"><net_src comp="34" pin="0"/><net_sink comp="1444" pin=7"/></net>

<net id="1462"><net_src comp="36" pin="0"/><net_sink comp="1444" pin=8"/></net>

<net id="1463"><net_src comp="90" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1475"><net_src comp="174" pin="0"/><net_sink comp="1464" pin=0"/></net>

<net id="1476"><net_src comp="66" pin="0"/><net_sink comp="1464" pin=2"/></net>

<net id="1477"><net_src comp="26" pin="0"/><net_sink comp="1464" pin=3"/></net>

<net id="1478"><net_src comp="28" pin="0"/><net_sink comp="1464" pin=4"/></net>

<net id="1479"><net_src comp="30" pin="0"/><net_sink comp="1464" pin=5"/></net>

<net id="1480"><net_src comp="32" pin="0"/><net_sink comp="1464" pin=6"/></net>

<net id="1481"><net_src comp="34" pin="0"/><net_sink comp="1464" pin=7"/></net>

<net id="1482"><net_src comp="36" pin="0"/><net_sink comp="1464" pin=8"/></net>

<net id="1490"><net_src comp="136" pin="0"/><net_sink comp="1483" pin=0"/></net>

<net id="1502"><net_src comp="140" pin="0"/><net_sink comp="1491" pin=0"/></net>

<net id="1519"><net_src comp="1329" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1520"><net_src comp="1316" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1521"><net_src comp="1387" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1522"><net_src comp="1375" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1523"><net_src comp="1387" pin="1"/><net_sink comp="1503" pin=1"/></net>

<net id="1524"><net_src comp="1375" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1557"><net_src comp="464" pin="3"/><net_sink comp="1525" pin=1"/></net>

<net id="1558"><net_src comp="471" pin="3"/><net_sink comp="1529" pin=1"/></net>

<net id="1559"><net_src comp="464" pin="3"/><net_sink comp="1533" pin=1"/></net>

<net id="1560"><net_src comp="471" pin="3"/><net_sink comp="1537" pin=1"/></net>

<net id="1564"><net_src comp="1561" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1565"><net_src comp="1444" pin="9"/><net_sink comp="1561" pin=0"/></net>

<net id="1569"><net_src comp="1566" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1570"><net_src comp="1464" pin="9"/><net_sink comp="1566" pin=0"/></net>

<net id="1574"><net_src comp="675" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="704" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1580"><net_src comp="156" pin="0"/><net_sink comp="1576" pin=1"/></net>

<net id="1581"><net_src comp="170" pin="0"/><net_sink comp="1576" pin=1"/></net>

<net id="1586"><net_src comp="172" pin="0"/><net_sink comp="1582" pin=1"/></net>

<net id="1587"><net_src comp="176" pin="0"/><net_sink comp="1582" pin=1"/></net>

<net id="1591"><net_src comp="1571" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1597"><net_src comp="1576" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1603"><net_src comp="1582" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1605"><net_src comp="1600" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1609"><net_src comp="1444" pin="9"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1615"><net_src comp="1525" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1620"><net_src comp="1529" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1503" pin=1"/></net>

<net id="1625"><net_src comp="1533" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1630"><net_src comp="1537" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1635"><net_src comp="1503" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1637"><net_src comp="1632" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1638"><net_src comp="1632" pin="1"/><net_sink comp="1503" pin=1"/></net>

<net id="1639"><net_src comp="1632" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1643"><net_src comp="1507" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1646"><net_src comp="1640" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1647"><net_src comp="1640" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1651"><net_src comp="542" pin="3"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1653"><net_src comp="1648" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1654"><net_src comp="1648" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="1655"><net_src comp="1648" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="1659"><net_src comp="549" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1664"><net_src comp="888" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1665"><net_src comp="48" pin="0"/><net_sink comp="1660" pin=1"/></net>

<net id="1669"><net_src comp="888" pin="4"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1671"><net_src comp="1666" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1676"><net_src comp="888" pin="4"/><net_sink comp="1672" pin=0"/></net>

<net id="1677"><net_src comp="54" pin="0"/><net_sink comp="1672" pin=1"/></net>

<net id="1682"><net_src comp="899" pin="4"/><net_sink comp="1678" pin=0"/></net>

<net id="1683"><net_src comp="48" pin="0"/><net_sink comp="1678" pin=1"/></net>

<net id="1689"><net_src comp="60" pin="0"/><net_sink comp="1684" pin=0"/></net>

<net id="1690"><net_src comp="899" pin="4"/><net_sink comp="1684" pin=1"/></net>

<net id="1691"><net_src comp="62" pin="0"/><net_sink comp="1684" pin=2"/></net>

<net id="1695"><net_src comp="1684" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1701"><net_src comp="64" pin="0"/><net_sink comp="1696" pin=0"/></net>

<net id="1702"><net_src comp="899" pin="4"/><net_sink comp="1696" pin=1"/></net>

<net id="1703"><net_src comp="66" pin="0"/><net_sink comp="1696" pin=2"/></net>

<net id="1707"><net_src comp="1696" pin="3"/><net_sink comp="1704" pin=0"/></net>

<net id="1712"><net_src comp="1692" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1713"><net_src comp="1704" pin="1"/><net_sink comp="1708" pin=1"/></net>

<net id="1718"><net_src comp="911" pin="4"/><net_sink comp="1714" pin=0"/></net>

<net id="1719"><net_src comp="70" pin="0"/><net_sink comp="1714" pin=1"/></net>

<net id="1723"><net_src comp="911" pin="4"/><net_sink comp="1720" pin=0"/></net>

<net id="1728"><net_src comp="1720" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1733"><net_src comp="923" pin="4"/><net_sink comp="1729" pin=0"/></net>

<net id="1734"><net_src comp="76" pin="0"/><net_sink comp="1729" pin=1"/></net>

<net id="1740"><net_src comp="78" pin="0"/><net_sink comp="1735" pin=0"/></net>

<net id="1741"><net_src comp="923" pin="4"/><net_sink comp="1735" pin=2"/></net>

<net id="1745"><net_src comp="1735" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1747"><net_src comp="1742" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1752"><net_src comp="923" pin="4"/><net_sink comp="1748" pin=0"/></net>

<net id="1753"><net_src comp="80" pin="0"/><net_sink comp="1748" pin=1"/></net>

<net id="1758"><net_src comp="907" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="1759"><net_src comp="84" pin="0"/><net_sink comp="1754" pin=1"/></net>

<net id="1764"><net_src comp="895" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1765"><net_src comp="54" pin="0"/><net_sink comp="1760" pin=1"/></net>

<net id="1770"><net_src comp="934" pin="4"/><net_sink comp="1766" pin=0"/></net>

<net id="1771"><net_src comp="70" pin="0"/><net_sink comp="1766" pin=1"/></net>

<net id="1776"><net_src comp="946" pin="4"/><net_sink comp="1772" pin=0"/></net>

<net id="1777"><net_src comp="76" pin="0"/><net_sink comp="1772" pin=1"/></net>

<net id="1783"><net_src comp="86" pin="0"/><net_sink comp="1778" pin=0"/></net>

<net id="1784"><net_src comp="930" pin="1"/><net_sink comp="1778" pin=1"/></net>

<net id="1785"><net_src comp="946" pin="4"/><net_sink comp="1778" pin=2"/></net>

<net id="1789"><net_src comp="1778" pin="3"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1791"><net_src comp="1786" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1796"><net_src comp="946" pin="4"/><net_sink comp="1792" pin=0"/></net>

<net id="1797"><net_src comp="80" pin="0"/><net_sink comp="1792" pin=1"/></net>

<net id="1802"><net_src comp="930" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="1803"><net_src comp="84" pin="0"/><net_sink comp="1798" pin=1"/></net>

<net id="1808"><net_src comp="957" pin="4"/><net_sink comp="1804" pin=0"/></net>

<net id="1809"><net_src comp="76" pin="0"/><net_sink comp="1804" pin=1"/></net>

<net id="1814"><net_src comp="969" pin="4"/><net_sink comp="1810" pin=0"/></net>

<net id="1815"><net_src comp="76" pin="0"/><net_sink comp="1810" pin=1"/></net>

<net id="1821"><net_src comp="88" pin="0"/><net_sink comp="1816" pin=0"/></net>

<net id="1822"><net_src comp="953" pin="1"/><net_sink comp="1816" pin=1"/></net>

<net id="1823"><net_src comp="969" pin="4"/><net_sink comp="1816" pin=2"/></net>

<net id="1827"><net_src comp="1816" pin="3"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1829"><net_src comp="1824" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1834"><net_src comp="969" pin="4"/><net_sink comp="1830" pin=0"/></net>

<net id="1835"><net_src comp="80" pin="0"/><net_sink comp="1830" pin=1"/></net>

<net id="1840"><net_src comp="953" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1841"><net_src comp="80" pin="0"/><net_sink comp="1836" pin=1"/></net>

<net id="1846"><net_src comp="980" pin="4"/><net_sink comp="1842" pin=0"/></net>

<net id="1847"><net_src comp="76" pin="0"/><net_sink comp="1842" pin=1"/></net>

<net id="1852"><net_src comp="992" pin="4"/><net_sink comp="1848" pin=0"/></net>

<net id="1853"><net_src comp="76" pin="0"/><net_sink comp="1848" pin=1"/></net>

<net id="1859"><net_src comp="88" pin="0"/><net_sink comp="1854" pin=0"/></net>

<net id="1860"><net_src comp="976" pin="1"/><net_sink comp="1854" pin=1"/></net>

<net id="1861"><net_src comp="992" pin="4"/><net_sink comp="1854" pin=2"/></net>

<net id="1865"><net_src comp="1854" pin="3"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1867"><net_src comp="1862" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1872"><net_src comp="992" pin="4"/><net_sink comp="1868" pin=0"/></net>

<net id="1873"><net_src comp="80" pin="0"/><net_sink comp="1868" pin=1"/></net>

<net id="1878"><net_src comp="976" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="1879"><net_src comp="80" pin="0"/><net_sink comp="1874" pin=1"/></net>

<net id="1884"><net_src comp="1003" pin="4"/><net_sink comp="1880" pin=0"/></net>

<net id="1885"><net_src comp="76" pin="0"/><net_sink comp="1880" pin=1"/></net>

<net id="1890"><net_src comp="1015" pin="4"/><net_sink comp="1886" pin=0"/></net>

<net id="1891"><net_src comp="90" pin="0"/><net_sink comp="1886" pin=1"/></net>

<net id="1897"><net_src comp="92" pin="0"/><net_sink comp="1892" pin=0"/></net>

<net id="1898"><net_src comp="999" pin="1"/><net_sink comp="1892" pin=1"/></net>

<net id="1899"><net_src comp="1015" pin="4"/><net_sink comp="1892" pin=2"/></net>

<net id="1903"><net_src comp="1892" pin="3"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1905"><net_src comp="1900" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1910"><net_src comp="999" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="1911"><net_src comp="80" pin="0"/><net_sink comp="1906" pin=1"/></net>

<net id="1916"><net_src comp="1026" pin="4"/><net_sink comp="1912" pin=0"/></net>

<net id="1917"><net_src comp="76" pin="0"/><net_sink comp="1912" pin=1"/></net>

<net id="1922"><net_src comp="1038" pin="4"/><net_sink comp="1918" pin=0"/></net>

<net id="1923"><net_src comp="76" pin="0"/><net_sink comp="1918" pin=1"/></net>

<net id="1929"><net_src comp="88" pin="0"/><net_sink comp="1924" pin=0"/></net>

<net id="1930"><net_src comp="1022" pin="1"/><net_sink comp="1924" pin=1"/></net>

<net id="1931"><net_src comp="1038" pin="4"/><net_sink comp="1924" pin=2"/></net>

<net id="1935"><net_src comp="1924" pin="3"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1937"><net_src comp="1932" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1942"><net_src comp="1038" pin="4"/><net_sink comp="1938" pin=0"/></net>

<net id="1943"><net_src comp="80" pin="0"/><net_sink comp="1938" pin=1"/></net>

<net id="1948"><net_src comp="1022" pin="1"/><net_sink comp="1944" pin=0"/></net>

<net id="1949"><net_src comp="80" pin="0"/><net_sink comp="1944" pin=1"/></net>

<net id="1954"><net_src comp="1049" pin="4"/><net_sink comp="1950" pin=0"/></net>

<net id="1955"><net_src comp="98" pin="0"/><net_sink comp="1950" pin=1"/></net>

<net id="1960"><net_src comp="1061" pin="4"/><net_sink comp="1956" pin=0"/></net>

<net id="1961"><net_src comp="76" pin="0"/><net_sink comp="1956" pin=1"/></net>

<net id="1967"><net_src comp="102" pin="0"/><net_sink comp="1962" pin=0"/></net>

<net id="1968"><net_src comp="1045" pin="1"/><net_sink comp="1962" pin=1"/></net>

<net id="1969"><net_src comp="1061" pin="4"/><net_sink comp="1962" pin=2"/></net>

<net id="1973"><net_src comp="1962" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1975"><net_src comp="1970" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="1980"><net_src comp="1061" pin="4"/><net_sink comp="1976" pin=0"/></net>

<net id="1981"><net_src comp="80" pin="0"/><net_sink comp="1976" pin=1"/></net>

<net id="1986"><net_src comp="1045" pin="1"/><net_sink comp="1982" pin=0"/></net>

<net id="1987"><net_src comp="104" pin="0"/><net_sink comp="1982" pin=1"/></net>

<net id="1992"><net_src comp="1072" pin="4"/><net_sink comp="1988" pin=0"/></net>

<net id="1993"><net_src comp="98" pin="0"/><net_sink comp="1988" pin=1"/></net>

<net id="1997"><net_src comp="1072" pin="4"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1999"><net_src comp="1994" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="2004"><net_src comp="1072" pin="4"/><net_sink comp="2000" pin=0"/></net>

<net id="2005"><net_src comp="104" pin="0"/><net_sink comp="2000" pin=1"/></net>

<net id="2010"><net_src comp="1095" pin="4"/><net_sink comp="2006" pin=0"/></net>

<net id="2011"><net_src comp="108" pin="0"/><net_sink comp="2006" pin=1"/></net>

<net id="2016"><net_src comp="1083" pin="4"/><net_sink comp="2012" pin=0"/></net>

<net id="2017"><net_src comp="76" pin="0"/><net_sink comp="2012" pin=1"/></net>

<net id="2022"><net_src comp="1107" pin="4"/><net_sink comp="2018" pin=0"/></net>

<net id="2023"><net_src comp="98" pin="0"/><net_sink comp="2018" pin=1"/></net>

<net id="2027"><net_src comp="1107" pin="4"/><net_sink comp="2024" pin=0"/></net>

<net id="2032"><net_src comp="1091" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2033"><net_src comp="2024" pin="1"/><net_sink comp="2028" pin=1"/></net>

<net id="2037"><net_src comp="2028" pin="2"/><net_sink comp="2034" pin=0"/></net>

<net id="2038"><net_src comp="2034" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="2039"><net_src comp="2034" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="2044"><net_src comp="1107" pin="4"/><net_sink comp="2040" pin=0"/></net>

<net id="2045"><net_src comp="104" pin="0"/><net_sink comp="2040" pin=1"/></net>

<net id="2050"><net_src comp="1079" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2051"><net_src comp="80" pin="0"/><net_sink comp="2046" pin=1"/></net>

<net id="2056"><net_src comp="1118" pin="4"/><net_sink comp="2052" pin=0"/></net>

<net id="2057"><net_src comp="110" pin="0"/><net_sink comp="2052" pin=1"/></net>

<net id="2062"><net_src comp="1118" pin="4"/><net_sink comp="2058" pin=0"/></net>

<net id="2063"><net_src comp="70" pin="0"/><net_sink comp="2058" pin=1"/></net>

<net id="2069"><net_src comp="112" pin="0"/><net_sink comp="2064" pin=0"/></net>

<net id="2070"><net_src comp="1118" pin="4"/><net_sink comp="2064" pin=1"/></net>

<net id="2071"><net_src comp="46" pin="0"/><net_sink comp="2064" pin=2"/></net>

<net id="2075"><net_src comp="2064" pin="3"/><net_sink comp="2072" pin=0"/></net>

<net id="2079"><net_src comp="1118" pin="4"/><net_sink comp="2076" pin=0"/></net>

<net id="2084"><net_src comp="1129" pin="4"/><net_sink comp="2080" pin=0"/></net>

<net id="2085"><net_src comp="116" pin="0"/><net_sink comp="2080" pin=1"/></net>

<net id="2090"><net_src comp="1129" pin="4"/><net_sink comp="2086" pin=0"/></net>

<net id="2091"><net_src comp="118" pin="0"/><net_sink comp="2086" pin=1"/></net>

<net id="2095"><net_src comp="1129" pin="4"/><net_sink comp="2092" pin=0"/></net>

<net id="2100"><net_src comp="1140" pin="4"/><net_sink comp="2096" pin=0"/></net>

<net id="2101"><net_src comp="120" pin="0"/><net_sink comp="2096" pin=1"/></net>

<net id="2106"><net_src comp="1140" pin="4"/><net_sink comp="2102" pin=0"/></net>

<net id="2107"><net_src comp="122" pin="0"/><net_sink comp="2102" pin=1"/></net>

<net id="2112"><net_src comp="1140" pin="4"/><net_sink comp="2108" pin=0"/></net>

<net id="2113"><net_src comp="120" pin="0"/><net_sink comp="2108" pin=1"/></net>

<net id="2117"><net_src comp="2108" pin="2"/><net_sink comp="2114" pin=0"/></net>

<net id="2122"><net_src comp="2114" pin="1"/><net_sink comp="2118" pin=0"/></net>

<net id="2128"><net_src comp="124" pin="0"/><net_sink comp="2123" pin=0"/></net>

<net id="2129"><net_src comp="2118" pin="2"/><net_sink comp="2123" pin=1"/></net>

<net id="2130"><net_src comp="74" pin="0"/><net_sink comp="2123" pin=2"/></net>

<net id="2135"><net_src comp="2123" pin="3"/><net_sink comp="2131" pin=1"/></net>

<net id="2139"><net_src comp="2131" pin="2"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="2144"><net_src comp="1136" pin="1"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="2146"><net_src comp="2141" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="2151"><net_src comp="1152" pin="4"/><net_sink comp="2147" pin=0"/></net>

<net id="2152"><net_src comp="120" pin="0"/><net_sink comp="2147" pin=1"/></net>

<net id="2157"><net_src comp="1152" pin="4"/><net_sink comp="2153" pin=0"/></net>

<net id="2158"><net_src comp="122" pin="0"/><net_sink comp="2153" pin=1"/></net>

<net id="2162"><net_src comp="1152" pin="4"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="2164"><net_src comp="2159" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="2170"><net_src comp="128" pin="0"/><net_sink comp="2165" pin=0"/></net>

<net id="2171"><net_src comp="1152" pin="4"/><net_sink comp="2165" pin=1"/></net>

<net id="2172"><net_src comp="62" pin="0"/><net_sink comp="2165" pin=2"/></net>

<net id="2176"><net_src comp="2165" pin="3"/><net_sink comp="2173" pin=0"/></net>

<net id="2182"><net_src comp="130" pin="0"/><net_sink comp="2177" pin=0"/></net>

<net id="2183"><net_src comp="1152" pin="4"/><net_sink comp="2177" pin=1"/></net>

<net id="2184"><net_src comp="66" pin="0"/><net_sink comp="2177" pin=2"/></net>

<net id="2188"><net_src comp="2177" pin="3"/><net_sink comp="2185" pin=0"/></net>

<net id="2193"><net_src comp="2185" pin="1"/><net_sink comp="2189" pin=0"/></net>

<net id="2194"><net_src comp="2173" pin="1"/><net_sink comp="2189" pin=1"/></net>

<net id="2199"><net_src comp="2189" pin="2"/><net_sink comp="2195" pin=0"/></net>

<net id="2205"><net_src comp="124" pin="0"/><net_sink comp="2200" pin=0"/></net>

<net id="2206"><net_src comp="2195" pin="2"/><net_sink comp="2200" pin=1"/></net>

<net id="2207"><net_src comp="74" pin="0"/><net_sink comp="2200" pin=2"/></net>

<net id="2212"><net_src comp="2200" pin="3"/><net_sink comp="2208" pin=0"/></net>

<net id="2216"><net_src comp="2213" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="2217"><net_src comp="2213" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="2222"><net_src comp="1174" pin="4"/><net_sink comp="2218" pin=0"/></net>

<net id="2223"><net_src comp="134" pin="0"/><net_sink comp="2218" pin=1"/></net>

<net id="2228"><net_src comp="1163" pin="4"/><net_sink comp="2224" pin=0"/></net>

<net id="2229"><net_src comp="120" pin="0"/><net_sink comp="2224" pin=1"/></net>

<net id="2234"><net_src comp="1163" pin="4"/><net_sink comp="2230" pin=0"/></net>

<net id="2235"><net_src comp="122" pin="0"/><net_sink comp="2230" pin=1"/></net>

<net id="2239"><net_src comp="1163" pin="4"/><net_sink comp="2236" pin=0"/></net>

<net id="2244"><net_src comp="1186" pin="4"/><net_sink comp="2240" pin=0"/></net>

<net id="2245"><net_src comp="110" pin="0"/><net_sink comp="2240" pin=1"/></net>

<net id="2250"><net_src comp="1186" pin="4"/><net_sink comp="2246" pin=0"/></net>

<net id="2251"><net_src comp="70" pin="0"/><net_sink comp="2246" pin=1"/></net>

<net id="2257"><net_src comp="86" pin="0"/><net_sink comp="2252" pin=0"/></net>

<net id="2258"><net_src comp="1186" pin="4"/><net_sink comp="2252" pin=1"/></net>

<net id="2259"><net_src comp="74" pin="0"/><net_sink comp="2252" pin=2"/></net>

<net id="2263"><net_src comp="2252" pin="3"/><net_sink comp="2260" pin=0"/></net>

<net id="2268"><net_src comp="1197" pin="4"/><net_sink comp="2264" pin=0"/></net>

<net id="2269"><net_src comp="116" pin="0"/><net_sink comp="2264" pin=1"/></net>

<net id="2274"><net_src comp="1197" pin="4"/><net_sink comp="2270" pin=0"/></net>

<net id="2275"><net_src comp="118" pin="0"/><net_sink comp="2270" pin=1"/></net>

<net id="2279"><net_src comp="1197" pin="4"/><net_sink comp="2276" pin=0"/></net>

<net id="2283"><net_src comp="1197" pin="4"/><net_sink comp="2280" pin=0"/></net>

<net id="2288"><net_src comp="1170" pin="1"/><net_sink comp="2284" pin=0"/></net>

<net id="2289"><net_src comp="2280" pin="1"/><net_sink comp="2284" pin=1"/></net>

<net id="2293"><net_src comp="2284" pin="2"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="2295"><net_src comp="2290" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="2300"><net_src comp="2276" pin="1"/><net_sink comp="2296" pin=1"/></net>

<net id="2304"><net_src comp="2301" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="2309"><net_src comp="2306" pin="1"/><net_sink comp="1410" pin=5"/></net>

<net id="2313"><net_src comp="2310" pin="1"/><net_sink comp="1410" pin=6"/></net>

<net id="2317"><net_src comp="2314" pin="1"/><net_sink comp="1410" pin=7"/></net>

<net id="2321"><net_src comp="2318" pin="1"/><net_sink comp="1410" pin=8"/></net>

<net id="2325"><net_src comp="2322" pin="1"/><net_sink comp="1491" pin=5"/></net>

<net id="2329"><net_src comp="2326" pin="1"/><net_sink comp="1491" pin=6"/></net>

<net id="2333"><net_src comp="2330" pin="1"/><net_sink comp="1491" pin=7"/></net>

<net id="2337"><net_src comp="2334" pin="1"/><net_sink comp="1491" pin=8"/></net>

<net id="2341"><net_src comp="1410" pin="13"/><net_sink comp="2338" pin=0"/></net>

<net id="2342"><net_src comp="2338" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="2346"><net_src comp="1410" pin="13"/><net_sink comp="2343" pin=0"/></net>

<net id="2347"><net_src comp="2343" pin="1"/><net_sink comp="1491" pin=2"/></net>

<net id="2351"><net_src comp="1410" pin="13"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="1491" pin=3"/></net>

<net id="2356"><net_src comp="1410" pin="13"/><net_sink comp="2353" pin=0"/></net>

<net id="2357"><net_src comp="2353" pin="1"/><net_sink comp="1491" pin=4"/></net>

<net id="2362"><net_src comp="2353" pin="1"/><net_sink comp="2358" pin=0"/></net>

<net id="2367"><net_src comp="2348" pin="1"/><net_sink comp="2363" pin=0"/></net>

<net id="2372"><net_src comp="2343" pin="1"/><net_sink comp="2368" pin=0"/></net>

<net id="2377"><net_src comp="2338" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2381"><net_src comp="1491" pin="9"/><net_sink comp="2378" pin=0"/></net>

<net id="2385"><net_src comp="1491" pin="9"/><net_sink comp="2382" pin=0"/></net>

<net id="2389"><net_src comp="1491" pin="9"/><net_sink comp="2386" pin=0"/></net>

<net id="2393"><net_src comp="1491" pin="9"/><net_sink comp="2390" pin=0"/></net>

<net id="2398"><net_src comp="2390" pin="1"/><net_sink comp="2394" pin=0"/></net>

<net id="2403"><net_src comp="2386" pin="1"/><net_sink comp="2399" pin=0"/></net>

<net id="2408"><net_src comp="2382" pin="1"/><net_sink comp="2404" pin=0"/></net>

<net id="2413"><net_src comp="2378" pin="1"/><net_sink comp="2409" pin=0"/></net>

<net id="2418"><net_src comp="1208" pin="4"/><net_sink comp="2414" pin=0"/></net>

<net id="2419"><net_src comp="116" pin="0"/><net_sink comp="2414" pin=1"/></net>

<net id="2424"><net_src comp="1208" pin="4"/><net_sink comp="2420" pin=0"/></net>

<net id="2425"><net_src comp="118" pin="0"/><net_sink comp="2420" pin=1"/></net>

<net id="2431"><net_src comp="142" pin="0"/><net_sink comp="2426" pin=0"/></net>

<net id="2432"><net_src comp="1208" pin="4"/><net_sink comp="2426" pin=1"/></net>

<net id="2433"><net_src comp="74" pin="0"/><net_sink comp="2426" pin=2"/></net>

<net id="2437"><net_src comp="2426" pin="3"/><net_sink comp="2434" pin=0"/></net>

<net id="2443"><net_src comp="144" pin="0"/><net_sink comp="2438" pin=0"/></net>

<net id="2444"><net_src comp="1208" pin="4"/><net_sink comp="2438" pin=1"/></net>

<net id="2445"><net_src comp="66" pin="0"/><net_sink comp="2438" pin=2"/></net>

<net id="2449"><net_src comp="2438" pin="3"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="2451"><net_src comp="2446" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="2456"><net_src comp="2438" pin="3"/><net_sink comp="2452" pin=0"/></net>

<net id="2457"><net_src comp="70" pin="0"/><net_sink comp="2452" pin=1"/></net>

<net id="2463"><net_src comp="146" pin="0"/><net_sink comp="2458" pin=0"/></net>

<net id="2464"><net_src comp="148" pin="0"/><net_sink comp="2458" pin=1"/></net>

<net id="2465"><net_src comp="2452" pin="2"/><net_sink comp="2458" pin=2"/></net>

<net id="2466"><net_src comp="2458" pin="3"/><net_sink comp="650" pin=2"/></net>

<net id="2467"><net_src comp="2458" pin="3"/><net_sink comp="662" pin=2"/></net>

<net id="2472"><net_src comp="1219" pin="4"/><net_sink comp="2468" pin=0"/></net>

<net id="2473"><net_src comp="116" pin="0"/><net_sink comp="2468" pin=1"/></net>

<net id="2478"><net_src comp="1219" pin="4"/><net_sink comp="2474" pin=0"/></net>

<net id="2479"><net_src comp="118" pin="0"/><net_sink comp="2474" pin=1"/></net>

<net id="2483"><net_src comp="1219" pin="4"/><net_sink comp="2480" pin=0"/></net>

<net id="2488"><net_src comp="2480" pin="1"/><net_sink comp="2484" pin=1"/></net>

<net id="2492"><net_src comp="2484" pin="2"/><net_sink comp="2489" pin=0"/></net>

<net id="2493"><net_src comp="2489" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="2494"><net_src comp="2489" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="2498"><net_src comp="1219" pin="4"/><net_sink comp="2495" pin=0"/></net>

<net id="2507"><net_src comp="150" pin="0"/><net_sink comp="2499" pin=0"/></net>

<net id="2508"><net_src comp="2495" pin="1"/><net_sink comp="2499" pin=5"/></net>

<net id="2513"><net_src comp="2499" pin="6"/><net_sink comp="2509" pin=0"/></net>

<net id="2514"><net_src comp="152" pin="0"/><net_sink comp="2509" pin=1"/></net>

<net id="2519"><net_src comp="2499" pin="6"/><net_sink comp="2515" pin=0"/></net>

<net id="2520"><net_src comp="154" pin="0"/><net_sink comp="2515" pin=1"/></net>

<net id="2525"><net_src comp="1241" pin="4"/><net_sink comp="2521" pin=0"/></net>

<net id="2526"><net_src comp="108" pin="0"/><net_sink comp="2521" pin=1"/></net>

<net id="2531"><net_src comp="1230" pin="4"/><net_sink comp="2527" pin=0"/></net>

<net id="2532"><net_src comp="116" pin="0"/><net_sink comp="2527" pin=1"/></net>

<net id="2537"><net_src comp="1230" pin="4"/><net_sink comp="2533" pin=0"/></net>

<net id="2538"><net_src comp="118" pin="0"/><net_sink comp="2533" pin=1"/></net>

<net id="2542"><net_src comp="1230" pin="4"/><net_sink comp="2539" pin=0"/></net>

<net id="2547"><net_src comp="1253" pin="4"/><net_sink comp="2543" pin=0"/></net>

<net id="2548"><net_src comp="158" pin="0"/><net_sink comp="2543" pin=1"/></net>

<net id="2553"><net_src comp="1253" pin="4"/><net_sink comp="2549" pin=0"/></net>

<net id="2554"><net_src comp="98" pin="0"/><net_sink comp="2549" pin=1"/></net>

<net id="2558"><net_src comp="1253" pin="4"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="2563"><net_src comp="1253" pin="4"/><net_sink comp="2560" pin=0"/></net>

<net id="2568"><net_src comp="1237" pin="1"/><net_sink comp="2564" pin=0"/></net>

<net id="2569"><net_src comp="2560" pin="1"/><net_sink comp="2564" pin=1"/></net>

<net id="2578"><net_src comp="160" pin="0"/><net_sink comp="2570" pin=0"/></net>

<net id="2579"><net_src comp="162" pin="0"/><net_sink comp="2570" pin=1"/></net>

<net id="2580"><net_src comp="164" pin="0"/><net_sink comp="2570" pin=2"/></net>

<net id="2581"><net_src comp="166" pin="0"/><net_sink comp="2570" pin=3"/></net>

<net id="2582"><net_src comp="168" pin="0"/><net_sink comp="2570" pin=4"/></net>

<net id="2583"><net_src comp="2570" pin="6"/><net_sink comp="1571" pin=0"/></net>

<net id="2587"><net_src comp="2584" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="2588"><net_src comp="2584" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="2593"><net_src comp="1264" pin="4"/><net_sink comp="2589" pin=0"/></net>

<net id="2594"><net_src comp="116" pin="0"/><net_sink comp="2589" pin=1"/></net>

<net id="2599"><net_src comp="1264" pin="4"/><net_sink comp="2595" pin=0"/></net>

<net id="2600"><net_src comp="118" pin="0"/><net_sink comp="2595" pin=1"/></net>

<net id="2606"><net_src comp="144" pin="0"/><net_sink comp="2601" pin=0"/></net>

<net id="2607"><net_src comp="1264" pin="4"/><net_sink comp="2601" pin=1"/></net>

<net id="2608"><net_src comp="66" pin="0"/><net_sink comp="2601" pin=2"/></net>

<net id="2612"><net_src comp="2601" pin="3"/><net_sink comp="2609" pin=0"/></net>

<net id="2613"><net_src comp="2609" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="2614"><net_src comp="2609" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="2619"><net_src comp="2601" pin="3"/><net_sink comp="2615" pin=0"/></net>

<net id="2620"><net_src comp="70" pin="0"/><net_sink comp="2615" pin=1"/></net>

<net id="2626"><net_src comp="146" pin="0"/><net_sink comp="2621" pin=0"/></net>

<net id="2627"><net_src comp="148" pin="0"/><net_sink comp="2621" pin=1"/></net>

<net id="2628"><net_src comp="2615" pin="2"/><net_sink comp="2621" pin=2"/></net>

<net id="2629"><net_src comp="2621" pin="3"/><net_sink comp="730" pin=2"/></net>

<net id="2630"><net_src comp="2621" pin="3"/><net_sink comp="742" pin=2"/></net>

<net id="2636"><net_src comp="142" pin="0"/><net_sink comp="2631" pin=0"/></net>

<net id="2637"><net_src comp="1260" pin="1"/><net_sink comp="2631" pin=1"/></net>

<net id="2638"><net_src comp="74" pin="0"/><net_sink comp="2631" pin=2"/></net>

<net id="2642"><net_src comp="2631" pin="3"/><net_sink comp="2639" pin=0"/></net>

<net id="2647"><net_src comp="1276" pin="4"/><net_sink comp="2643" pin=0"/></net>

<net id="2648"><net_src comp="116" pin="0"/><net_sink comp="2643" pin=1"/></net>

<net id="2653"><net_src comp="1276" pin="4"/><net_sink comp="2649" pin=0"/></net>

<net id="2654"><net_src comp="118" pin="0"/><net_sink comp="2649" pin=1"/></net>

<net id="2658"><net_src comp="1276" pin="4"/><net_sink comp="2655" pin=0"/></net>

<net id="2664"><net_src comp="144" pin="0"/><net_sink comp="2659" pin=0"/></net>

<net id="2665"><net_src comp="1276" pin="4"/><net_sink comp="2659" pin=1"/></net>

<net id="2666"><net_src comp="66" pin="0"/><net_sink comp="2659" pin=2"/></net>

<net id="2670"><net_src comp="2659" pin="3"/><net_sink comp="2667" pin=0"/></net>

<net id="2671"><net_src comp="2667" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="2672"><net_src comp="2667" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="2677"><net_src comp="2659" pin="3"/><net_sink comp="2673" pin=0"/></net>

<net id="2678"><net_src comp="70" pin="0"/><net_sink comp="2673" pin=1"/></net>

<net id="2684"><net_src comp="146" pin="0"/><net_sink comp="2679" pin=0"/></net>

<net id="2685"><net_src comp="148" pin="0"/><net_sink comp="2679" pin=1"/></net>

<net id="2686"><net_src comp="2673" pin="2"/><net_sink comp="2679" pin=2"/></net>

<net id="2687"><net_src comp="2679" pin="3"/><net_sink comp="766" pin=2"/></net>

<net id="2688"><net_src comp="2679" pin="3"/><net_sink comp="778" pin=2"/></net>

<net id="2693"><net_src comp="2655" pin="1"/><net_sink comp="2689" pin=0"/></net>

<net id="2701"><net_src comp="2694" pin="1"/><net_sink comp="2697" pin=0"/></net>

<net id="2702"><net_src comp="178" pin="0"/><net_sink comp="2697" pin=1"/></net>

<net id="2706"><net_src comp="2697" pin="2"/><net_sink comp="2703" pin=0"/></net>

<net id="2707"><net_src comp="2703" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="2708"><net_src comp="2703" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="2716"><net_src comp="2709" pin="1"/><net_sink comp="2712" pin=0"/></net>

<net id="2717"><net_src comp="178" pin="0"/><net_sink comp="2712" pin=1"/></net>

<net id="2721"><net_src comp="2712" pin="2"/><net_sink comp="2718" pin=0"/></net>

<net id="2722"><net_src comp="2718" pin="1"/><net_sink comp="1545" pin=1"/></net>

<net id="2723"><net_src comp="2718" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="2727"><net_src comp="2724" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="2728"><net_src comp="2724" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="2732"><net_src comp="1298" pin="4"/><net_sink comp="2729" pin=0"/></net>

<net id="2737"><net_src comp="182" pin="0"/><net_sink comp="2733" pin=0"/></net>

<net id="2738"><net_src comp="1298" pin="4"/><net_sink comp="2733" pin=1"/></net>

<net id="2743"><net_src comp="1287" pin="4"/><net_sink comp="2739" pin=0"/></net>

<net id="2744"><net_src comp="158" pin="0"/><net_sink comp="2739" pin=1"/></net>

<net id="2749"><net_src comp="98" pin="0"/><net_sink comp="2745" pin=0"/></net>

<net id="2750"><net_src comp="1287" pin="4"/><net_sink comp="2745" pin=1"/></net>

<net id="2756"><net_src comp="102" pin="0"/><net_sink comp="2751" pin=0"/></net>

<net id="2757"><net_src comp="1287" pin="4"/><net_sink comp="2751" pin=1"/></net>

<net id="2758"><net_src comp="74" pin="0"/><net_sink comp="2751" pin=2"/></net>

<net id="2762"><net_src comp="2751" pin="3"/><net_sink comp="2759" pin=0"/></net>

<net id="2767"><net_src comp="1309" pin="4"/><net_sink comp="2763" pin=0"/></net>

<net id="2768"><net_src comp="116" pin="0"/><net_sink comp="2763" pin=1"/></net>

<net id="2773"><net_src comp="1309" pin="4"/><net_sink comp="2769" pin=0"/></net>

<net id="2774"><net_src comp="118" pin="0"/><net_sink comp="2769" pin=1"/></net>

<net id="2778"><net_src comp="1309" pin="4"/><net_sink comp="2775" pin=0"/></net>

<net id="2782"><net_src comp="1309" pin="4"/><net_sink comp="2779" pin=0"/></net>

<net id="2787"><net_src comp="2779" pin="1"/><net_sink comp="2783" pin=1"/></net>

<net id="2791"><net_src comp="2783" pin="2"/><net_sink comp="2788" pin=0"/></net>

<net id="2792"><net_src comp="2788" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="2793"><net_src comp="2788" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="2798"><net_src comp="1346" pin="4"/><net_sink comp="2794" pin=0"/></net>

<net id="2799"><net_src comp="116" pin="0"/><net_sink comp="2794" pin=1"/></net>

<net id="2804"><net_src comp="1346" pin="4"/><net_sink comp="2800" pin=0"/></net>

<net id="2805"><net_src comp="118" pin="0"/><net_sink comp="2800" pin=1"/></net>

<net id="2809"><net_src comp="1346" pin="4"/><net_sink comp="2806" pin=0"/></net>

<net id="2815"><net_src comp="142" pin="0"/><net_sink comp="2810" pin=0"/></net>

<net id="2816"><net_src comp="1346" pin="4"/><net_sink comp="2810" pin=1"/></net>

<net id="2817"><net_src comp="74" pin="0"/><net_sink comp="2810" pin=2"/></net>

<net id="2821"><net_src comp="2810" pin="3"/><net_sink comp="2818" pin=0"/></net>

<net id="2826"><net_src comp="2818" pin="1"/><net_sink comp="2822" pin=1"/></net>

<net id="2831"><net_src comp="2806" pin="1"/><net_sink comp="2827" pin=0"/></net>

<net id="2835"><net_src comp="2827" pin="2"/><net_sink comp="2832" pin=0"/></net>

<net id="2836"><net_src comp="2832" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="2837"><net_src comp="2832" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="2841"><net_src comp="2838" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="834" pin=2"/></net>

<net id="2846"><net_src comp="1656" pin="1"/><net_sink comp="2843" pin=0"/></net>

<net id="2851"><net_src comp="2843" pin="1"/><net_sink comp="2847" pin=0"/></net>

<net id="2852"><net_src comp="178" pin="0"/><net_sink comp="2847" pin=1"/></net>

<net id="2856"><net_src comp="2847" pin="2"/><net_sink comp="2853" pin=0"/></net>

<net id="2857"><net_src comp="2853" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="2858"><net_src comp="2853" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="2862"><net_src comp="1368" pin="4"/><net_sink comp="2859" pin=0"/></net>

<net id="2867"><net_src comp="182" pin="0"/><net_sink comp="2863" pin=0"/></net>

<net id="2868"><net_src comp="1368" pin="4"/><net_sink comp="2863" pin=1"/></net>

<net id="2873"><net_src comp="1357" pin="4"/><net_sink comp="2869" pin=0"/></net>

<net id="2874"><net_src comp="158" pin="0"/><net_sink comp="2869" pin=1"/></net>

<net id="2879"><net_src comp="98" pin="0"/><net_sink comp="2875" pin=0"/></net>

<net id="2880"><net_src comp="1357" pin="4"/><net_sink comp="2875" pin=1"/></net>

<net id="2884"><net_src comp="1357" pin="4"/><net_sink comp="2881" pin=0"/></net>

<net id="2890"><net_src comp="102" pin="0"/><net_sink comp="2885" pin=0"/></net>

<net id="2891"><net_src comp="1357" pin="4"/><net_sink comp="2885" pin=1"/></net>

<net id="2892"><net_src comp="74" pin="0"/><net_sink comp="2885" pin=2"/></net>

<net id="2896"><net_src comp="2885" pin="3"/><net_sink comp="2893" pin=0"/></net>

<net id="2901"><net_src comp="1403" pin="4"/><net_sink comp="2897" pin=0"/></net>

<net id="2902"><net_src comp="116" pin="0"/><net_sink comp="2897" pin=1"/></net>

<net id="2907"><net_src comp="1403" pin="4"/><net_sink comp="2903" pin=0"/></net>

<net id="2908"><net_src comp="118" pin="0"/><net_sink comp="2903" pin=1"/></net>

<net id="2912"><net_src comp="1403" pin="4"/><net_sink comp="2909" pin=0"/></net>

<net id="2917"><net_src comp="2909" pin="1"/><net_sink comp="2913" pin=1"/></net>

<net id="2921"><net_src comp="2913" pin="2"/><net_sink comp="2918" pin=0"/></net>

<net id="2922"><net_src comp="2918" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="2923"><net_src comp="2918" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="2928"><net_src comp="2909" pin="1"/><net_sink comp="2924" pin=1"/></net>

<net id="2932"><net_src comp="2924" pin="2"/><net_sink comp="2929" pin=0"/></net>

<net id="2933"><net_src comp="2929" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="2934"><net_src comp="2929" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="2938"><net_src comp="1656" pin="1"/><net_sink comp="2935" pin=0"/></net>

<net id="2943"><net_src comp="2935" pin="1"/><net_sink comp="2939" pin=0"/></net>

<net id="2944"><net_src comp="178" pin="0"/><net_sink comp="2939" pin=1"/></net>

<net id="2948"><net_src comp="2939" pin="2"/><net_sink comp="2945" pin=0"/></net>

<net id="2949"><net_src comp="2945" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="2950"><net_src comp="2945" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="2954"><net_src comp="1660" pin="2"/><net_sink comp="2951" pin=0"/></net>

<net id="2955"><net_src comp="2951" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="2962"><net_src comp="1678" pin="2"/><net_sink comp="2959" pin=0"/></net>

<net id="2963"><net_src comp="2959" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="2967"><net_src comp="1708" pin="2"/><net_sink comp="2964" pin=0"/></net>

<net id="2968"><net_src comp="2964" pin="1"/><net_sink comp="1724" pin=1"/></net>

<net id="2972"><net_src comp="1714" pin="2"/><net_sink comp="2969" pin=0"/></net>

<net id="2973"><net_src comp="2969" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="2977"><net_src comp="1724" pin="2"/><net_sink comp="2974" pin=0"/></net>

<net id="2978"><net_src comp="2974" pin="1"/><net_sink comp="1735" pin=1"/></net>

<net id="2982"><net_src comp="1729" pin="2"/><net_sink comp="2979" pin=0"/></net>

<net id="2983"><net_src comp="2979" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="2996"><net_src comp="1766" pin="2"/><net_sink comp="2993" pin=0"/></net>

<net id="2997"><net_src comp="2993" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="3001"><net_src comp="1772" pin="2"/><net_sink comp="2998" pin=0"/></net>

<net id="3002"><net_src comp="2998" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="3012"><net_src comp="1804" pin="2"/><net_sink comp="3009" pin=0"/></net>

<net id="3013"><net_src comp="3009" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="3017"><net_src comp="1810" pin="2"/><net_sink comp="3014" pin=0"/></net>

<net id="3018"><net_src comp="3014" pin="1"/><net_sink comp="969" pin=2"/></net>

<net id="3028"><net_src comp="1842" pin="2"/><net_sink comp="3025" pin=0"/></net>

<net id="3029"><net_src comp="3025" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="3033"><net_src comp="1848" pin="2"/><net_sink comp="3030" pin=0"/></net>

<net id="3034"><net_src comp="3030" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="3044"><net_src comp="1880" pin="2"/><net_sink comp="3041" pin=0"/></net>

<net id="3045"><net_src comp="3041" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="3049"><net_src comp="1886" pin="2"/><net_sink comp="3046" pin=0"/></net>

<net id="3050"><net_src comp="3046" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="3057"><net_src comp="1912" pin="2"/><net_sink comp="3054" pin=0"/></net>

<net id="3058"><net_src comp="3054" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="3062"><net_src comp="1918" pin="2"/><net_sink comp="3059" pin=0"/></net>

<net id="3063"><net_src comp="3059" pin="1"/><net_sink comp="1038" pin=2"/></net>

<net id="3073"><net_src comp="1950" pin="2"/><net_sink comp="3070" pin=0"/></net>

<net id="3074"><net_src comp="3070" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="3078"><net_src comp="1956" pin="2"/><net_sink comp="3075" pin=0"/></net>

<net id="3079"><net_src comp="3075" pin="1"/><net_sink comp="1061" pin=2"/></net>

<net id="3089"><net_src comp="1988" pin="2"/><net_sink comp="3086" pin=0"/></net>

<net id="3090"><net_src comp="3086" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="3097"><net_src comp="2006" pin="2"/><net_sink comp="3094" pin=0"/></net>

<net id="3098"><net_src comp="3094" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="3102"><net_src comp="2012" pin="2"/><net_sink comp="3099" pin=0"/></net>

<net id="3103"><net_src comp="3099" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="3107"><net_src comp="2018" pin="2"/><net_sink comp="3104" pin=0"/></net>

<net id="3108"><net_src comp="3104" pin="1"/><net_sink comp="1107" pin=2"/></net>

<net id="3121"><net_src comp="2058" pin="2"/><net_sink comp="3118" pin=0"/></net>

<net id="3122"><net_src comp="3118" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="3126"><net_src comp="2072" pin="1"/><net_sink comp="3123" pin=0"/></net>

<net id="3127"><net_src comp="3123" pin="1"/><net_sink comp="2118" pin=1"/></net>

<net id="3131"><net_src comp="2076" pin="1"/><net_sink comp="3128" pin=0"/></net>

<net id="3132"><net_src comp="3128" pin="1"/><net_sink comp="2195" pin=1"/></net>

<net id="3136"><net_src comp="264" pin="1"/><net_sink comp="3133" pin=0"/></net>

<net id="3137"><net_src comp="3133" pin="1"/><net_sink comp="2306" pin=0"/></net>

<net id="3138"><net_src comp="3133" pin="1"/><net_sink comp="2373" pin=1"/></net>

<net id="3142"><net_src comp="268" pin="1"/><net_sink comp="3139" pin=0"/></net>

<net id="3143"><net_src comp="3139" pin="1"/><net_sink comp="2310" pin=0"/></net>

<net id="3144"><net_src comp="3139" pin="1"/><net_sink comp="2368" pin=1"/></net>

<net id="3148"><net_src comp="272" pin="1"/><net_sink comp="3145" pin=0"/></net>

<net id="3149"><net_src comp="3145" pin="1"/><net_sink comp="2314" pin=0"/></net>

<net id="3150"><net_src comp="3145" pin="1"/><net_sink comp="2363" pin=1"/></net>

<net id="3154"><net_src comp="276" pin="1"/><net_sink comp="3151" pin=0"/></net>

<net id="3155"><net_src comp="3151" pin="1"/><net_sink comp="2318" pin=0"/></net>

<net id="3156"><net_src comp="3151" pin="1"/><net_sink comp="2358" pin=1"/></net>

<net id="3160"><net_src comp="280" pin="1"/><net_sink comp="3157" pin=0"/></net>

<net id="3161"><net_src comp="3157" pin="1"/><net_sink comp="2322" pin=0"/></net>

<net id="3162"><net_src comp="3157" pin="1"/><net_sink comp="2409" pin=1"/></net>

<net id="3166"><net_src comp="284" pin="1"/><net_sink comp="3163" pin=0"/></net>

<net id="3167"><net_src comp="3163" pin="1"/><net_sink comp="2326" pin=0"/></net>

<net id="3168"><net_src comp="3163" pin="1"/><net_sink comp="2404" pin=1"/></net>

<net id="3172"><net_src comp="288" pin="1"/><net_sink comp="3169" pin=0"/></net>

<net id="3173"><net_src comp="3169" pin="1"/><net_sink comp="2330" pin=0"/></net>

<net id="3174"><net_src comp="3169" pin="1"/><net_sink comp="2399" pin=1"/></net>

<net id="3178"><net_src comp="292" pin="1"/><net_sink comp="3175" pin=0"/></net>

<net id="3179"><net_src comp="3175" pin="1"/><net_sink comp="2334" pin=0"/></net>

<net id="3180"><net_src comp="3175" pin="1"/><net_sink comp="2394" pin=1"/></net>

<net id="3187"><net_src comp="2086" pin="2"/><net_sink comp="3184" pin=0"/></net>

<net id="3188"><net_src comp="3184" pin="1"/><net_sink comp="1129" pin=2"/></net>

<net id="3192"><net_src comp="2092" pin="1"/><net_sink comp="3189" pin=0"/></net>

<net id="3193"><net_src comp="3189" pin="1"/><net_sink comp="2131" pin=0"/></net>

<net id="3194"><net_src comp="3189" pin="1"/><net_sink comp="2208" pin=1"/></net>

<net id="3201"><net_src comp="2102" pin="2"/><net_sink comp="3198" pin=0"/></net>

<net id="3202"><net_src comp="3198" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="3206"><net_src comp="556" pin="3"/><net_sink comp="3203" pin=0"/></net>

<net id="3207"><net_src comp="3203" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="3214"><net_src comp="2153" pin="2"/><net_sink comp="3211" pin=0"/></net>

<net id="3215"><net_src comp="3211" pin="1"/><net_sink comp="1152" pin=2"/></net>

<net id="3219"><net_src comp="2208" pin="2"/><net_sink comp="3216" pin=0"/></net>

<net id="3220"><net_src comp="3216" pin="1"/><net_sink comp="2213" pin=0"/></net>

<net id="3224"><net_src comp="584" pin="3"/><net_sink comp="3221" pin=0"/></net>

<net id="3225"><net_src comp="3221" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="3229"><net_src comp="591" pin="3"/><net_sink comp="3226" pin=0"/></net>

<net id="3230"><net_src comp="3226" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="3234"><net_src comp="2218" pin="2"/><net_sink comp="3231" pin=0"/></net>

<net id="3235"><net_src comp="3231" pin="1"/><net_sink comp="1174" pin=2"/></net>

<net id="3242"><net_src comp="2230" pin="2"/><net_sink comp="3239" pin=0"/></net>

<net id="3243"><net_src comp="3239" pin="1"/><net_sink comp="1163" pin=2"/></net>

<net id="3247"><net_src comp="2236" pin="1"/><net_sink comp="3244" pin=0"/></net>

<net id="3248"><net_src comp="3244" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="3255"><net_src comp="2246" pin="2"/><net_sink comp="3252" pin=0"/></net>

<net id="3256"><net_src comp="3252" pin="1"/><net_sink comp="1186" pin=2"/></net>

<net id="3260"><net_src comp="2260" pin="1"/><net_sink comp="3257" pin=0"/></net>

<net id="3261"><net_src comp="3257" pin="1"/><net_sink comp="2296" pin=0"/></net>

<net id="3268"><net_src comp="2270" pin="2"/><net_sink comp="3265" pin=0"/></net>

<net id="3269"><net_src comp="3265" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="3273"><net_src comp="614" pin="3"/><net_sink comp="3270" pin=0"/></net>

<net id="3274"><net_src comp="3270" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="3278"><net_src comp="620" pin="3"/><net_sink comp="3275" pin=0"/></net>

<net id="3279"><net_src comp="3275" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="3283"><net_src comp="2296" pin="2"/><net_sink comp="3280" pin=0"/></net>

<net id="3284"><net_src comp="3280" pin="1"/><net_sink comp="2301" pin=0"/></net>

<net id="3288"><net_src comp="2306" pin="1"/><net_sink comp="3285" pin=0"/></net>

<net id="3289"><net_src comp="3285" pin="1"/><net_sink comp="1410" pin=5"/></net>

<net id="3293"><net_src comp="2310" pin="1"/><net_sink comp="3290" pin=0"/></net>

<net id="3294"><net_src comp="3290" pin="1"/><net_sink comp="1410" pin=6"/></net>

<net id="3298"><net_src comp="2314" pin="1"/><net_sink comp="3295" pin=0"/></net>

<net id="3299"><net_src comp="3295" pin="1"/><net_sink comp="1410" pin=7"/></net>

<net id="3303"><net_src comp="2318" pin="1"/><net_sink comp="3300" pin=0"/></net>

<net id="3304"><net_src comp="3300" pin="1"/><net_sink comp="1410" pin=8"/></net>

<net id="3308"><net_src comp="2322" pin="1"/><net_sink comp="3305" pin=0"/></net>

<net id="3309"><net_src comp="3305" pin="1"/><net_sink comp="1491" pin=5"/></net>

<net id="3313"><net_src comp="2326" pin="1"/><net_sink comp="3310" pin=0"/></net>

<net id="3314"><net_src comp="3310" pin="1"/><net_sink comp="1491" pin=6"/></net>

<net id="3318"><net_src comp="2330" pin="1"/><net_sink comp="3315" pin=0"/></net>

<net id="3319"><net_src comp="3315" pin="1"/><net_sink comp="1491" pin=7"/></net>

<net id="3323"><net_src comp="2334" pin="1"/><net_sink comp="3320" pin=0"/></net>

<net id="3324"><net_src comp="3320" pin="1"/><net_sink comp="1491" pin=8"/></net>

<net id="3328"><net_src comp="2338" pin="1"/><net_sink comp="3325" pin=0"/></net>

<net id="3329"><net_src comp="3325" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="3333"><net_src comp="2343" pin="1"/><net_sink comp="3330" pin=0"/></net>

<net id="3334"><net_src comp="3330" pin="1"/><net_sink comp="1491" pin=2"/></net>

<net id="3338"><net_src comp="2348" pin="1"/><net_sink comp="3335" pin=0"/></net>

<net id="3339"><net_src comp="3335" pin="1"/><net_sink comp="1491" pin=3"/></net>

<net id="3343"><net_src comp="2353" pin="1"/><net_sink comp="3340" pin=0"/></net>

<net id="3344"><net_src comp="3340" pin="1"/><net_sink comp="1491" pin=4"/></net>

<net id="3348"><net_src comp="2378" pin="1"/><net_sink comp="3345" pin=0"/></net>

<net id="3349"><net_src comp="3345" pin="1"/><net_sink comp="2499" pin=1"/></net>

<net id="3353"><net_src comp="2382" pin="1"/><net_sink comp="3350" pin=0"/></net>

<net id="3354"><net_src comp="3350" pin="1"/><net_sink comp="2499" pin=2"/></net>

<net id="3358"><net_src comp="2386" pin="1"/><net_sink comp="3355" pin=0"/></net>

<net id="3359"><net_src comp="3355" pin="1"/><net_sink comp="2499" pin=3"/></net>

<net id="3363"><net_src comp="2390" pin="1"/><net_sink comp="3360" pin=0"/></net>

<net id="3364"><net_src comp="3360" pin="1"/><net_sink comp="2499" pin=4"/></net>

<net id="3371"><net_src comp="2420" pin="2"/><net_sink comp="3368" pin=0"/></net>

<net id="3372"><net_src comp="3368" pin="1"/><net_sink comp="1208" pin=2"/></net>

<net id="3376"><net_src comp="2434" pin="1"/><net_sink comp="3373" pin=0"/></net>

<net id="3377"><net_src comp="3373" pin="1"/><net_sink comp="2484" pin=0"/></net>

<net id="3381"><net_src comp="644" pin="3"/><net_sink comp="3378" pin=0"/></net>

<net id="3382"><net_src comp="3378" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="3386"><net_src comp="650" pin="3"/><net_sink comp="3383" pin=0"/></net>

<net id="3387"><net_src comp="3383" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="3391"><net_src comp="656" pin="3"/><net_sink comp="3388" pin=0"/></net>

<net id="3392"><net_src comp="3388" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="3396"><net_src comp="662" pin="3"/><net_sink comp="3393" pin=0"/></net>

<net id="3397"><net_src comp="3393" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="3401"><net_src comp="668" pin="3"/><net_sink comp="3398" pin=0"/></net>

<net id="3402"><net_src comp="3398" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="3409"><net_src comp="2474" pin="2"/><net_sink comp="3406" pin=0"/></net>

<net id="3410"><net_src comp="3406" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="3414"><net_src comp="681" pin="3"/><net_sink comp="3411" pin=0"/></net>

<net id="3415"><net_src comp="3411" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="3419"><net_src comp="687" pin="3"/><net_sink comp="3416" pin=0"/></net>

<net id="3420"><net_src comp="3416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="3424"><net_src comp="2509" pin="2"/><net_sink comp="3421" pin=0"/></net>

<net id="3428"><net_src comp="2515" pin="2"/><net_sink comp="3425" pin=0"/></net>

<net id="3432"><net_src comp="675" pin="3"/><net_sink comp="3429" pin=0"/></net>

<net id="3433"><net_src comp="3429" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="3437"><net_src comp="1576" pin="2"/><net_sink comp="3434" pin=0"/></net>

<net id="3438"><net_src comp="3434" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="3442"><net_src comp="2521" pin="2"/><net_sink comp="3439" pin=0"/></net>

<net id="3443"><net_src comp="3439" pin="1"/><net_sink comp="1241" pin=2"/></net>

<net id="3450"><net_src comp="2533" pin="2"/><net_sink comp="3447" pin=0"/></net>

<net id="3451"><net_src comp="3447" pin="1"/><net_sink comp="1230" pin=2"/></net>

<net id="3455"><net_src comp="2539" pin="1"/><net_sink comp="3452" pin=0"/></net>

<net id="3456"><net_src comp="3452" pin="1"/><net_sink comp="2570" pin=5"/></net>

<net id="3463"><net_src comp="2549" pin="2"/><net_sink comp="3460" pin=0"/></net>

<net id="3464"><net_src comp="3460" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="3468"><net_src comp="2564" pin="2"/><net_sink comp="3465" pin=0"/></net>

<net id="3469"><net_src comp="3465" pin="1"/><net_sink comp="2584" pin=0"/></net>

<net id="3473"><net_src comp="2570" pin="6"/><net_sink comp="3470" pin=0"/></net>

<net id="3474"><net_src comp="3470" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="3478"><net_src comp="697" pin="3"/><net_sink comp="3475" pin=0"/></net>

<net id="3479"><net_src comp="3475" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="3483"><net_src comp="704" pin="3"/><net_sink comp="3480" pin=0"/></net>

<net id="3484"><net_src comp="3480" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="3488"><net_src comp="1571" pin="1"/><net_sink comp="3485" pin=0"/></net>

<net id="3489"><net_src comp="3485" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="3493"><net_src comp="1576" pin="2"/><net_sink comp="3490" pin=0"/></net>

<net id="3494"><net_src comp="3490" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="3498"><net_src comp="1464" pin="9"/><net_sink comp="3495" pin=0"/></net>

<net id="3499"><net_src comp="3495" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="3506"><net_src comp="2595" pin="2"/><net_sink comp="3503" pin=0"/></net>

<net id="3507"><net_src comp="3503" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="3511"><net_src comp="724" pin="3"/><net_sink comp="3508" pin=0"/></net>

<net id="3512"><net_src comp="3508" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="3516"><net_src comp="730" pin="3"/><net_sink comp="3513" pin=0"/></net>

<net id="3517"><net_src comp="3513" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="3521"><net_src comp="736" pin="3"/><net_sink comp="3518" pin=0"/></net>

<net id="3522"><net_src comp="3518" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="3526"><net_src comp="742" pin="3"/><net_sink comp="3523" pin=0"/></net>

<net id="3527"><net_src comp="3523" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="3531"><net_src comp="2639" pin="1"/><net_sink comp="3528" pin=0"/></net>

<net id="3532"><net_src comp="3528" pin="1"/><net_sink comp="2689" pin=1"/></net>

<net id="3536"><net_src comp="438" pin="3"/><net_sink comp="3533" pin=0"/></net>

<net id="3537"><net_src comp="3533" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="3538"><net_src comp="3533" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="3542"><net_src comp="445" pin="3"/><net_sink comp="3539" pin=0"/></net>

<net id="3543"><net_src comp="3539" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="3544"><net_src comp="3539" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="3548"><net_src comp="438" pin="7"/><net_sink comp="3545" pin=0"/></net>

<net id="3549"><net_src comp="3545" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="3550"><net_src comp="3545" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="3554"><net_src comp="445" pin="7"/><net_sink comp="3551" pin=0"/></net>

<net id="3555"><net_src comp="3551" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="3556"><net_src comp="3551" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="3563"><net_src comp="2649" pin="2"/><net_sink comp="3560" pin=0"/></net>

<net id="3564"><net_src comp="3560" pin="1"/><net_sink comp="1276" pin=2"/></net>

<net id="3568"><net_src comp="760" pin="3"/><net_sink comp="3565" pin=0"/></net>

<net id="3569"><net_src comp="3565" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="3573"><net_src comp="766" pin="3"/><net_sink comp="3570" pin=0"/></net>

<net id="3574"><net_src comp="3570" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="3578"><net_src comp="772" pin="3"/><net_sink comp="3575" pin=0"/></net>

<net id="3579"><net_src comp="3575" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="3583"><net_src comp="778" pin="3"/><net_sink comp="3580" pin=0"/></net>

<net id="3584"><net_src comp="3580" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="3588"><net_src comp="2689" pin="2"/><net_sink comp="3585" pin=0"/></net>

<net id="3589"><net_src comp="3585" pin="1"/><net_sink comp="2724" pin=0"/></net>

<net id="3593"><net_src comp="438" pin="7"/><net_sink comp="3590" pin=0"/></net>

<net id="3594"><net_src comp="3590" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="3595"><net_src comp="3590" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="3599"><net_src comp="445" pin="7"/><net_sink comp="3596" pin=0"/></net>

<net id="3600"><net_src comp="3596" pin="1"/><net_sink comp="2694" pin=0"/></net>

<net id="3604"><net_src comp="438" pin="3"/><net_sink comp="3601" pin=0"/></net>

<net id="3605"><net_src comp="3601" pin="1"/><net_sink comp="1541" pin=1"/></net>

<net id="3606"><net_src comp="3601" pin="1"/><net_sink comp="1549" pin=1"/></net>

<net id="3610"><net_src comp="445" pin="3"/><net_sink comp="3607" pin=0"/></net>

<net id="3611"><net_src comp="3607" pin="1"/><net_sink comp="2709" pin=0"/></net>

<net id="3615"><net_src comp="2703" pin="1"/><net_sink comp="3612" pin=0"/></net>

<net id="3616"><net_src comp="3612" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="3617"><net_src comp="3612" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="3621"><net_src comp="2718" pin="1"/><net_sink comp="3618" pin=0"/></net>

<net id="3622"><net_src comp="3618" pin="1"/><net_sink comp="1545" pin=1"/></net>

<net id="3623"><net_src comp="3618" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="3627"><net_src comp="1541" pin="2"/><net_sink comp="3624" pin=0"/></net>

<net id="3628"><net_src comp="3624" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="3632"><net_src comp="1545" pin="2"/><net_sink comp="3629" pin=0"/></net>

<net id="3633"><net_src comp="3629" pin="1"/><net_sink comp="1511" pin=1"/></net>

<net id="3637"><net_src comp="1549" pin="2"/><net_sink comp="3634" pin=0"/></net>

<net id="3638"><net_src comp="3634" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="3642"><net_src comp="1553" pin="2"/><net_sink comp="3639" pin=0"/></net>

<net id="3643"><net_src comp="3639" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="3647"><net_src comp="1511" pin="2"/><net_sink comp="3644" pin=0"/></net>

<net id="3648"><net_src comp="3644" pin="1"/><net_sink comp="1503" pin=1"/></net>

<net id="3652"><net_src comp="1515" pin="2"/><net_sink comp="3649" pin=0"/></net>

<net id="3653"><net_src comp="3649" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="3657"><net_src comp="2729" pin="1"/><net_sink comp="3654" pin=0"/></net>

<net id="3658"><net_src comp="3654" pin="1"/><net_sink comp="2827" pin=1"/></net>

<net id="3662"><net_src comp="2733" pin="2"/><net_sink comp="3659" pin=0"/></net>

<net id="3663"><net_src comp="3659" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="3670"><net_src comp="2745" pin="2"/><net_sink comp="3667" pin=0"/></net>

<net id="3671"><net_src comp="3667" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="3675"><net_src comp="2759" pin="1"/><net_sink comp="3672" pin=0"/></net>

<net id="3676"><net_src comp="3672" pin="1"/><net_sink comp="2783" pin=0"/></net>

<net id="3683"><net_src comp="2769" pin="2"/><net_sink comp="3680" pin=0"/></net>

<net id="3684"><net_src comp="3680" pin="1"/><net_sink comp="1309" pin=2"/></net>

<net id="3688"><net_src comp="2775" pin="1"/><net_sink comp="3685" pin=0"/></net>

<net id="3689"><net_src comp="3685" pin="1"/><net_sink comp="2822" pin=0"/></net>

<net id="3693"><net_src comp="802" pin="3"/><net_sink comp="3690" pin=0"/></net>

<net id="3694"><net_src comp="3690" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="3698"><net_src comp="808" pin="3"/><net_sink comp="3695" pin=0"/></net>

<net id="3699"><net_src comp="3695" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="3706"><net_src comp="2800" pin="2"/><net_sink comp="3703" pin=0"/></net>

<net id="3707"><net_src comp="3703" pin="1"/><net_sink comp="1346" pin=2"/></net>

<net id="3711"><net_src comp="2822" pin="2"/><net_sink comp="3708" pin=0"/></net>

<net id="3712"><net_src comp="3708" pin="1"/><net_sink comp="2838" pin=0"/></net>

<net id="3716"><net_src comp="814" pin="3"/><net_sink comp="3713" pin=0"/></net>

<net id="3717"><net_src comp="3713" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="3721"><net_src comp="820" pin="3"/><net_sink comp="3718" pin=0"/></net>

<net id="3722"><net_src comp="3718" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="3726"><net_src comp="828" pin="3"/><net_sink comp="3723" pin=0"/></net>

<net id="3727"><net_src comp="3723" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="3731"><net_src comp="834" pin="3"/><net_sink comp="3728" pin=0"/></net>

<net id="3732"><net_src comp="3728" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="3736"><net_src comp="2853" pin="1"/><net_sink comp="3733" pin=0"/></net>

<net id="3737"><net_src comp="3733" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="3738"><net_src comp="3733" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="3742"><net_src comp="464" pin="3"/><net_sink comp="3739" pin=0"/></net>

<net id="3743"><net_src comp="3739" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="3744"><net_src comp="3739" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="3748"><net_src comp="471" pin="3"/><net_sink comp="3745" pin=0"/></net>

<net id="3749"><net_src comp="3745" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="3750"><net_src comp="3745" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="3754"><net_src comp="1503" pin="2"/><net_sink comp="3751" pin=0"/></net>

<net id="3755"><net_src comp="3751" pin="1"/><net_sink comp="1333" pin=2"/></net>

<net id="3759"><net_src comp="1507" pin="2"/><net_sink comp="3756" pin=0"/></net>

<net id="3760"><net_src comp="3756" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="3764"><net_src comp="2859" pin="1"/><net_sink comp="3761" pin=0"/></net>

<net id="3765"><net_src comp="3761" pin="1"/><net_sink comp="2924" pin=0"/></net>

<net id="3769"><net_src comp="2863" pin="2"/><net_sink comp="3766" pin=0"/></net>

<net id="3770"><net_src comp="3766" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="3777"><net_src comp="2875" pin="2"/><net_sink comp="3774" pin=0"/></net>

<net id="3778"><net_src comp="3774" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="3782"><net_src comp="2881" pin="1"/><net_sink comp="3779" pin=0"/></net>

<net id="3783"><net_src comp="3779" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="3784"><net_src comp="3779" pin="1"/><net_sink comp="876" pin=2"/></net>

<net id="3788"><net_src comp="2893" pin="1"/><net_sink comp="3785" pin=0"/></net>

<net id="3789"><net_src comp="3785" pin="1"/><net_sink comp="2913" pin=0"/></net>

<net id="3796"><net_src comp="2903" pin="2"/><net_sink comp="3793" pin=0"/></net>

<net id="3797"><net_src comp="3793" pin="1"/><net_sink comp="1403" pin=2"/></net>

<net id="3801"><net_src comp="842" pin="3"/><net_sink comp="3798" pin=0"/></net>

<net id="3802"><net_src comp="3798" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="3806"><net_src comp="848" pin="3"/><net_sink comp="3803" pin=0"/></net>

<net id="3807"><net_src comp="3803" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="3811"><net_src comp="854" pin="3"/><net_sink comp="3808" pin=0"/></net>

<net id="3812"><net_src comp="3808" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="3816"><net_src comp="860" pin="3"/><net_sink comp="3813" pin=0"/></net>

<net id="3817"><net_src comp="3813" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="3821"><net_src comp="870" pin="3"/><net_sink comp="3818" pin=0"/></net>

<net id="3822"><net_src comp="3818" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="3826"><net_src comp="876" pin="3"/><net_sink comp="3823" pin=0"/></net>

<net id="3827"><net_src comp="3823" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="3831"><net_src comp="490" pin="3"/><net_sink comp="3828" pin=0"/></net>

<net id="3832"><net_src comp="3828" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="3833"><net_src comp="3828" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="3837"><net_src comp="497" pin="3"/><net_sink comp="3834" pin=0"/></net>

<net id="3838"><net_src comp="3834" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="3839"><net_src comp="3834" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="3843"><net_src comp="2945" pin="1"/><net_sink comp="3840" pin=0"/></net>

<net id="3844"><net_src comp="3840" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="3845"><net_src comp="3840" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="3849"><net_src comp="1503" pin="2"/><net_sink comp="3846" pin=0"/></net>

<net id="3850"><net_src comp="3846" pin="1"/><net_sink comp="1391" pin=2"/></net>

<net id="3854"><net_src comp="1507" pin="2"/><net_sink comp="3851" pin=0"/></net>

<net id="3855"><net_src comp="3851" pin="1"/><net_sink comp="1379" pin=2"/></net>

<net id="3859"><net_src comp="510" pin="3"/><net_sink comp="3856" pin=0"/></net>

<net id="3860"><net_src comp="3856" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="3864"><net_src comp="523" pin="3"/><net_sink comp="3861" pin=0"/></net>

<net id="3865"><net_src comp="3861" pin="1"/><net_sink comp="1507" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: music : X | {23 24 }
	Port: music : ref_4oPi_table_100_V | {23 25 }
	Port: music : second_order_float_2 | {23 25 }
	Port: music : second_order_float_3 | {23 25 }
	Port: music : second_order_float_s | {23 25 }
	Port: music : CONFIG_BATCH_CNTS | {33 34 }
	Port: music : CONFIG_SEQUENCE_0 | {33 34 }
	Port: music : CONFIG_SEQUENCE_1 | {33 34 }
	Port: music : CONFIG_SEQUENCE_2 | {33 34 }
	Port: music : fc | {36 39 }
	Port: music : theta | {48 49 }
	Port: music : ref_4oPi_table_256_V | {88 89 127 128 }
	Port: music : fourth_order_double_4 | {88 89 127 128 }
	Port: music : fourth_order_double_5 | {88 89 127 128 }
	Port: music : fourth_order_double_6 | {88 89 127 128 }
	Port: music : fourth_order_double_7 | {88 89 127 128 }
	Port: music : fourth_order_double_s | {88 89 127 128 }
  - Chain level:
	State 1
	State 2
		add_ln185 : 1
		zext_ln185 : 1
		FFT_Buffer_M_real_a : 2
		store_ln185 : 3
		FFT_Buffer_M_imag_a : 2
		store_ln185 : 3
		icmp_ln185 : 1
		br_ln185 : 2
	State 3
		add_ln187 : 1
		tmp_35 : 1
		zext_ln1027 : 2
		tmp_36 : 1
		zext_ln1027_2 : 2
		add_ln1027 : 3
	State 4
		add_ln187_1 : 1
		zext_ln1027_9 : 1
		add_ln1027_1 : 2
	State 5
		add_ln187_2 : 1
		tmp_37 : 1
		zext_ln1027_10 : 2
		Xj_f_M_real_addr : 3
		Xj_f_M_imag_addr : 3
		store_ln187 : 4
		store_ln187 : 4
		icmp_ln187 : 1
		br_ln187 : 2
		br_ln187 : 1
		br_ln187 : 1
	State 6
		add_ln188 : 1
	State 7
		add_ln188_1 : 1
		tmp_38 : 1
		zext_ln1027_3 : 2
		Autocorr_Buffer_M_r_1 : 3
		Autocorr_Buffer_M_i_1 : 3
		store_ln188 : 4
		store_ln188 : 4
		icmp_ln188 : 1
		br_ln188 : 2
		br_ln188 : 1
	State 8
		add_ln189 : 1
	State 9
		add_ln189_1 : 1
		tmp_39 : 1
		zext_ln1027_4 : 2
		Rx_M_real_addr : 3
		Rx_M_imag_addr : 3
		store_ln189 : 4
		store_ln189 : 4
		icmp_ln189 : 1
		br_ln189 : 2
		br_ln189 : 1
	State 10
		add_ln190 : 1
	State 11
		add_ln190_1 : 1
		tmp_40 : 1
		zext_ln1027_5 : 2
		U_M_real_addr : 3
		U_M_imag_addr : 3
		store_ln190 : 4
		store_ln190 : 4
		icmp_ln190 : 1
		br_ln190 : 2
		br_ln190 : 1
	State 12
		add_ln191 : 1
	State 13
		xor_ln191 : 1
		tmp_41 : 1
		zext_ln1027_6 : 2
		Un_M_real_addr : 3
		Un_M_imag_addr : 3
		store_ln191 : 4
		store_ln191 : 4
		br_ln191 : 1
		br_ln191 : 1
	State 14
		add_ln192 : 1
	State 15
		add_ln192_1 : 1
		tmp_42 : 1
		zext_ln1027_7 : 2
		UU_M_real_addr : 3
		UU_M_imag_addr : 3
		store_ln192 : 4
		store_ln192 : 4
		icmp_ln192 : 1
		br_ln192 : 2
		br_ln192 : 1
	State 16
		add_ln193 : 1
	State 17
		add_ln193_1 : 1
		tmp_43 : 1
		zext_ln1027_8 : 2
		AUU_M_real_addr : 3
		AUU_M_imag_addr : 3
		store_ln193 : 4
		store_ln193 : 4
		icmp_ln193 : 1
		br_ln193 : 2
		br_ln193 : 1
	State 18
		add_ln194 : 1
		zext_ln194 : 1
		w_M_real_addr : 2
		store_ln194 : 3
		w_M_imag_addr : 2
		store_ln194 : 3
		icmp_ln194 : 1
		br_ln194 : 2
	State 19
		add_ln195_2 : 1
		add_ln195 : 1
	State 20
		add_ln195_1 : 1
		zext_ln1027_11 : 1
		add_ln1027_2 : 2
		zext_ln1027_12 : 3
		a_theta_M_real_addr : 4
		a_theta_M_imag_addr : 4
		store_ln195 : 5
		store_ln195 : 5
		icmp_ln195 : 1
		br_ln195 : 2
		br_ln195 : 1
	State 21
		icmp_ln218 : 1
		l : 1
		br_ln218 : 2
		shl_ln : 1
		zext_ln221 : 2
		zext_ln219 : 1
	State 22
		icmp_ln219 : 1
		n_1 : 1
		br_ln219 : 2
		zext_ln220 : 1
	State 23
		icmp_ln220 : 1
		j : 1
		br_ln220 : 2
		xor_ln221 : 1
		sext_ln221 : 1
		add_ln221 : 2
		tmp_30 : 3
		add_ln221_1 : 4
		sext_ln221_1 : 5
		X_addr : 6
		X_load : 7
	State 24
		FFT_Buffer_M_real_a_1 : 1
		store_ln221 : 2
		FFT_Buffer_M_imag_a_1 : 1
		store_ln221 : 2
	State 25
	State 26
		icmp_ln224 : 1
		j_3 : 1
		br_ln224 : 2
		zext_ln225 : 1
		tmp_34 : 1
		zext_ln225_1 : 2
		tmp_44 : 1
		zext_ln225_2 : 2
		add_ln225 : 3
		add_ln225_1 : 4
		tmp_57_cast : 5
		add_ln225_2 : 6
		FFT_Buffer_M_real_a_2 : 2
		FFT_Buffer_M_real_l : 3
		FFT_Buffer_M_imag_a_2 : 2
		FFT_Buffer_M_imag_l : 3
	State 27
		Xj_f_M_real_addr_2 : 1
		Xj_f_M_imag_addr_2 : 1
		store_ln225 : 2
		store_ln225 : 2
	State 28
		add_ln230 : 1
		icmp_ln230 : 1
		jj : 1
		br_ln230 : 2
		zext_ln233 : 1
	State 29
		icmp_ln231 : 1
		l_1 : 1
		br_ln231 : 2
		tmp_29 : 1
		zext_ln232 : 2
	State 30
		icmp_ln232 : 1
		n : 1
		br_ln232 : 2
		zext_ln233_1 : 1
		zext_ln233_2 : 1
		add_ln233 : 2
		zext_ln233_3 : 3
		Xj_f_M_real_addr_1 : 4
		Xj_f_M_imag_addr_1 : 4
		add_ln233_1 : 2
		Xj_f_M_real_load : 5
		Xj_f_M_imag_load : 5
	State 31
		Autocorr_Buffer_M_r_2 : 1
		Autocorr_Buffer_M_i_2 : 1
		store_ln233 : 2
		store_ln233 : 2
	State 32
	State 33
		call_ret1 : 1
	State 34
		eigval_0 : 1
		eigval_1 : 1
		eigval_2 : 1
		eigval_3 : 1
		call_ret : 2
		store_ln239 : 2
		store_ln239 : 2
		store_ln239 : 2
		store_ln239 : 2
	State 35
		sort_index_0 : 1
		sort_index_1 : 1
		sort_index_2 : 1
		sort_index_3 : 1
		store_ln239 : 2
		store_ln239 : 2
		store_ln239 : 2
		store_ln239 : 2
	State 36
		icmp_ln239 : 1
		x : 1
		br_ln239 : 2
		tmp_31 : 1
		zext_ln242 : 2
		tmp_32 : 1
		zext_ln242_1 : 2
		Un_M_real_addr_1 : 3
		or_ln244 : 2
		tmp_33 : 2
		Un_M_real_addr_2 : 3
		Un_M_imag_addr_1 : 3
		Un_M_imag_addr_2 : 3
		fc_load : 1
	State 37
		icmp_ln240 : 1
		y_1 : 1
		br_ln240 : 2
		zext_ln242_2 : 1
		add_ln242 : 2
		zext_ln242_3 : 3
		U_M_real_addr_1 : 4
		U_M_imag_addr_1 : 4
		trunc_ln241 : 1
		tmp : 2
		icmp_ln241 : 3
		br_ln241 : 4
		icmp_ln243 : 3
		br_ln243 : 4
		U_M_real_load_1 : 5
		U_M_imag_load_1 : 5
		U_M_real_load : 5
		U_M_imag_load : 5
	State 38
		store_ln244 : 1
		store_ln244 : 1
		store_ln242 : 1
		store_ln242 : 1
	State 39
		tmp_s : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		add_ln248 : 1
		icmp_ln248 : 1
		x_1 : 1
		br_ln248 : 2
		trunc_ln250 : 1
	State 48
		icmp_ln249 : 1
		y : 1
		br_ln249 : 2
		zext_ln250 : 1
		zext_ln250_1 : 1
		add_ln250 : 2
		tmp_4 : 1
		theta_addr : 2
		theta_load : 3
	State 49
		tmp_6 : 1
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
		p_val_assign : 1
		p_val_assign_1 : 1
	State 129
		a_theta_M_real_addr_1 : 1
		a_theta_M_imag_addr_1 : 1
		store_ln250 : 2
		store_ln251 : 2
	State 130
		icmp_ln255 : 1
		i : 1
		br_ln255 : 2
		tmp_45 : 1
		zext_ln257 : 2
		Un_M_real_addr_3 : 3
		or_ln257 : 2
		tmp_46 : 2
		Un_M_real_addr_4 : 3
		Un_M_imag_addr_3 : 3
		Un_M_imag_addr_4 : 3
		p_r_M_real : 4
		p_r_M_imag : 4
		p_r_M_real_8 : 4
		p_r_M_imag_8 : 4
	State 131
		zext_ln257_1 : 1
	State 132
		icmp_ln256 : 1
		j_4 : 1
		br_ln256 : 2
		zext_ln257_2 : 1
		tmp_49 : 1
		zext_ln257_3 : 2
		Un_M_real_addr_5 : 3
		or_ln257_1 : 2
		tmp_50 : 2
		Un_M_real_addr_6 : 3
		Un_M_imag_addr_5 : 3
		Un_M_imag_addr_6 : 3
		add_ln257 : 2
		p_t_real : 4
		Un_M_imag_load_2 : 4
		p_t_real_4 : 4
		Un_M_imag_load : 4
	State 133
	State 134
		xor_ln667 : 1
		p_t_imag : 1
		tmp_i_i_107 : 2
		tmp_2_i_i : 2
		xor_ln667_1 : 1
		p_t_imag_4 : 1
		tmp_i_i1_108 : 2
		tmp_2_i_i1 : 2
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
		UU_M_real_addr_1 : 1
		UU_M_imag_addr_1 : 1
		store_ln257 : 2
		store_ln257 : 2
	State 149
		trunc_ln260 : 1
		add_ln260 : 1
		icmp_ln260 : 1
		i_5 : 1
		br_ln260 : 2
		tmp_48 : 1
		zext_ln261 : 2
	State 150
		icmp_ln261 : 1
		j_5 : 1
		br_ln261 : 2
		zext_ln267 : 1
		zext_ln267_1 : 1
		add_ln267 : 2
		zext_ln267_2 : 3
		AUU_M_real_addr_2 : 4
		AUU_M_imag_addr_2 : 4
	State 151
		icmp_ln264 : 1
		k_1 : 1
		br_ln264 : 2
		zext_ln265 : 1
		tmp_52 : 1
		zext_ln265_1 : 2
		add_ln265 : 3
		add_ln265_1 : 2
		zext_ln265_3 : 3
		a_theta_M_real_addr_3 : 4
		a_theta_M_imag_addr_3 : 4
		p_r_M_real_11 : 5
		a_theta_M_imag_load_1 : 5
		store_ln267 : 1
		store_ln267 : 1
	State 152
		UU_M_real_addr_2 : 1
		UU_M_imag_addr_2 : 1
		p_t_real_6 : 2
		p_t_imag_6 : 2
	State 153
		xor_ln667_3 : 1
		p_r_M_imag_11 : 1
		tmp_i_i6 : 1
		tmp_i_i3_109 : 2
		tmp_1_i_i3 : 2
		tmp_2_i_i3 : 1
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
		trunc_ln270 : 1
		add_ln270 : 1
		icmp_ln270 : 1
		i_6 : 1
		br_ln270 : 2
		zext_ln274 : 1
		tmp_51 : 1
		zext_ln273 : 2
	State 168
		icmp_ln273 : 1
		k : 1
		br_ln273 : 2
		zext_ln274_1 : 1
		add_ln274 : 2
		zext_ln274_2 : 3
		AUU_M_real_addr_1 : 4
		AUU_M_imag_addr_1 : 4
		add_ln274_1 : 2
		zext_ln274_3 : 3
		a_theta_M_real_addr_2 : 4
		a_theta_M_imag_addr_2 : 4
		p_t_real_5 : 5
		a_theta_M_imag_load : 5
		p_r_M_real_10 : 5
		p_r_M_imag_10 : 5
		w_M_real_load : 1
		w_M_imag_load : 1
	State 169
	State 170
		xor_ln667_2 : 1
		p_t_imag_5 : 1
		tmp_i_i2_110 : 2
		tmp_2_i_i2 : 2
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_eig_decompose_fu_1410    |    8    |   121   | 256.953 |  24212  |  34517  |    0    |
|          |         grp_fft_fu_1430         |    4    |    42   | 71.4005 |   9578  |  11778  |    0    |
|   call   | grp_sin_or_cos_double_s_fu_1444 |    0    |    88   |  44.225 |   6258  |   5316  |    0    |
|          | grp_sin_or_cos_double_s_fu_1464 |    0    |    88   |  44.225 |   6258  |   5316  |    0    |
|          |   grp_Autocorrelation_fu_1483   |    0    |    16   | 31.9335 |   3056  |   4367  |    0    |
|          |     grp_sort_eigval_fu_1491     |    0    |    0    |  1.769  |   1138  |   788   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_1582           |    0    |    0    |    0    |   3211  |   3658  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |           grp_fu_1525           |    0    |    3    |    0    |   143   |   321   |    0    |
|          |           grp_fu_1529           |    0    |    3    |    0    |   143   |   321   |    0    |
|          |           grp_fu_1533           |    0    |    3    |    0    |   143   |   321   |    0    |
|   fmul   |           grp_fu_1537           |    0    |    3    |    0    |   143   |   321   |    0    |
|          |           grp_fu_1541           |    0    |    3    |    0    |   143   |   321   |    0    |
|          |           grp_fu_1545           |    0    |    3    |    0    |   143   |   321   |    0    |
|          |           grp_fu_1549           |    0    |    3    |    0    |   143   |   321   |    0    |
|          |           grp_fu_1553           |    0    |    3    |    0    |   143   |   321   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |           grp_fu_1503           |    0    |    2    |    0    |   205   |   390   |    0    |
|   fadd   |           grp_fu_1507           |    0    |    2    |    0    |   205   |   390   |    0    |
|          |           grp_fu_1511           |    0    |    2    |    0    |   205   |   390   |    0    |
|          |           grp_fu_1515           |    0    |    2    |    0    |   205   |   390   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   dmul   |           grp_fu_1576           |    0    |    11   |    0    |   317   |   578   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        add_ln185_fu_1660        |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        add_ln187_fu_1678        |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        add_ln1027_fu_1708       |    0    |    0    |    0    |    0    |    17   |    0    |
|          |       add_ln187_1_fu_1714       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       add_ln1027_1_fu_1724      |    0    |    0    |    0    |    0    |    19   |    0    |
|          |       add_ln187_2_fu_1729       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |        add_ln188_fu_1766        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       add_ln188_1_fu_1772       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |        add_ln189_fu_1804        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln189_1_fu_1810       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |        add_ln190_fu_1842        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln190_1_fu_1848       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |        add_ln191_fu_1880        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |        add_ln192_fu_1912        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln192_1_fu_1918       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |        add_ln193_fu_1950        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln193_1_fu_1956       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |        add_ln194_fu_1988        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln195_2_fu_2006       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        add_ln195_fu_2012        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln195_1_fu_2018       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln1027_2_fu_2028      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |            l_fu_2058            |    0    |    0    |    0    |    0    |    13   |    0    |
|          |           n_1_fu_2086           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |            j_fu_2102            |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        add_ln221_fu_2118        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |       add_ln221_1_fu_2131       |    0    |    0    |    0    |    0    |    24   |    0    |
|          |           j_3_fu_2153           |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        add_ln225_fu_2189        |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |       add_ln225_1_fu_2195       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln225_2_fu_2208       |    0    |    0    |    0    |    0    |    24   |    0    |
|          |        add_ln230_fu_2218        |    0    |    0    |    0    |    0    |    23   |    0    |
|          |            jj_fu_2230           |    0    |    0    |    0    |    0    |    13   |    0    |
|          |           l_1_fu_2246           |    0    |    0    |    0    |    0    |    13   |    0    |
|          |            n_fu_2270            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln233_fu_2284        |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln233_1_fu_2296       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            x_fu_2420            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |           y_1_fu_2474           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln242_fu_2484        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln248_fu_2521        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |           x_1_fu_2533           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |            y_fu_2549            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln250_fu_2564        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |            i_fu_2595            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |           j_4_fu_2649           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln257_fu_2689        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln260_fu_2733        |    0    |    0    |    0    |    0    |    24   |    0    |
|          |           i_5_fu_2745           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           j_5_fu_2769           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln267_fu_2783        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |           k_1_fu_2800           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln265_fu_2822        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln265_1_fu_2827       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln270_fu_2863        |    0    |    0    |    0    |    0    |    24   |    0    |
|          |           i_6_fu_2875           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            k_fu_2903            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln274_fu_2913        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       add_ln274_1_fu_2924       |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_1561           |    0    |    0    |    0    |   128   |   277   |    0    |
|          |           grp_fu_1566           |    0    |    0    |    0    |   128   |   277   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln185_fu_1672       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln187_fu_1748       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln187_1_fu_1754      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       icmp_ln187_2_fu_1760      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln188_fu_1792       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln188_1_fu_1798      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln189_fu_1830       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln189_1_fu_1836      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln190_fu_1868       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln190_1_fu_1874      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln191_fu_1906       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln192_fu_1938       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln192_1_fu_1944      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln193_fu_1976       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln193_1_fu_1982      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln194_fu_2000       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln195_fu_2040       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln195_1_fu_2046      |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |        icmp_ln218_fu_2052       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln219_fu_2080       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln220_fu_2096       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln224_fu_2147       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln230_fu_2224       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln231_fu_2240       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln232_fu_2264       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln239_fu_2414       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln240_fu_2468       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln241_fu_2509       |    0    |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln243_fu_2515       |    0    |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln248_fu_2527       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln249_fu_2543       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln255_fu_2589       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln256_fu_2643       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln260_fu_2739       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln261_fu_2763       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln264_fu_2794       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln270_fu_2869       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln273_fu_2897       |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |           grp_fu_1571           |    0    |    0    |    0    |   100   |   138   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln191_fu_1886        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln221_fu_2108        |    0    |    0    |    0    |    0    |    11   |    0    |
|    xor   |        xor_ln667_fu_2697        |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       xor_ln667_1_fu_2712       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       xor_ln667_3_fu_2847       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       xor_ln667_2_fu_2939       |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    mux   |           tmp_fu_2499           |    0    |    0    |    0    |    0    |    21   |    0    |
|          |          tmp_9_fu_2570          |    0    |    0    |    0    |    0    |    21   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln185_fu_1666       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1027_fu_1692       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_2_fu_1704      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_9_fu_1720      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_10_fu_1742     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_3_fu_1786      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_4_fu_1824      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_5_fu_1862      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_6_fu_1900      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_7_fu_1932      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_8_fu_1970      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln194_fu_1994       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_11_fu_2024     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_12_fu_2034     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln221_fu_2072       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln219_fu_2076       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln220_fu_2092       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln221_1_fu_2141      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln225_fu_2159       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln225_1_fu_2173      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln225_2_fu_2185      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln225_3_fu_2213      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln233_fu_2236       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln232_fu_2260       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln233_1_fu_2276      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln233_2_fu_2280      |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln233_3_fu_2290      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln233_4_fu_2301      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln242_fu_2434       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln242_1_fu_2446      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln242_2_fu_2480      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln242_3_fu_2489      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln250_fu_2555       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln250_1_fu_2560      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln250_2_fu_2584      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln257_fu_2609       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln257_1_fu_2639      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln257_2_fu_2655      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln257_3_fu_2667      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln257_4_fu_2724      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln261_fu_2759       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln267_fu_2775       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln267_1_fu_2779      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln267_2_fu_2788      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln265_fu_2806       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln265_1_fu_2818      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln265_3_fu_2832      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln265_2_fu_2838      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln274_fu_2881       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln273_fu_2893       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln274_1_fu_2909      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln274_2_fu_2918      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln274_3_fu_2929      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_35_fu_1684         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_36_fu_1696         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_37_fu_1735         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_38_fu_1778         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_39_fu_1816         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_40_fu_1854         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_41_fu_1892         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_42_fu_1924         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_43_fu_1962         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln_fu_2064         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_30_fu_2123         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_34_fu_2165         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_44_fu_2177         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_57_cast_fu_2200       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_29_fu_2252         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_31_fu_2426         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_32_fu_2438         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_33_fu_2458         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_45_fu_2601         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_46_fu_2621         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_47_fu_2631         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_49_fu_2659         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_50_fu_2679         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_48_fu_2751         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_52_fu_2810         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_51_fu_2885         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |        sext_ln221_fu_2114       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln221_1_fu_2136      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         eigval_0_fu_2338        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         eigval_1_fu_2343        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         eigval_2_fu_2348        |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|         eigval_3_fu_2353        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sort_index_0_fu_2378      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sort_index_1_fu_2382      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sort_index_2_fu_2386      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sort_index_3_fu_2390      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln244_fu_2452        |    0    |    0    |    0    |    0    |    0    |    0    |
|    or    |         or_ln257_fu_2615        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        or_ln257_1_fu_2673       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln241_fu_2495       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln250_fu_2539       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln260_fu_2729       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln270_fu_2859       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    12   |   398   | 450.506 |  56348  |  72542  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|      AUU_M_imag     |    4   |    0   |    0   |    0   |
|      AUU_M_real     |    4   |    0   |    0   |    0   |
| Autocorr_Buffer_M_i |    2   |    0   |    0   |    0   |
| Autocorr_Buffer_M_r |    2   |    0   |    0   |    0   |
|  CONFIG_BATCH_CNTS  |    0   |    2   |    1   |    -   |
|  CONFIG_SEQUENCE_0  |    0   |    2   |    1   |    -   |
|  CONFIG_SEQUENCE_1  |    0   |    2   |    1   |    -   |
|  CONFIG_SEQUENCE_2  |    0   |    2   |    1   |    -   |
|  FFT_Buffer_M_imag  |    2   |    0   |    0   |    0   |
|  FFT_Buffer_M_real  |    2   |    0   |    0   |    0   |
|      Rx_M_imag      |    0   |   64   |    8   |    0   |
|      Rx_M_real      |    0   |   64   |    8   |    0   |
|      UU_M_imag      |    0   |   64   |    8   |    0   |
|      UU_M_real      |    0   |   64   |    8   |    0   |
|       U_M_imag      |    0   |   64   |    8   |    0   |
|       U_M_real      |    0   |   64   |    8   |    0   |
|      Un_M_imag      |    0   |   64   |    4   |    0   |
|      Un_M_real      |    0   |   64   |    4   |    0   |
|     Xj_f_M_imag     |   128  |    0   |    0   |    0   |
|     Xj_f_M_real     |   128  |    0   |    0   |    0   |
|    a_theta_M_imag   |    4   |    0   |    0   |    0   |
|    a_theta_M_real   |    4   |    0   |    0   |    0   |
|          fc         |    2   |    0   |    0   |    -   |
|fourth_order_double_4|    -   |   59   |   236  |    -   |
|fourth_order_double_5|    -   |   52   |   208  |    -   |
|fourth_order_double_6|    -   |   44   |   176  |    -   |
|fourth_order_double_7|    -   |   33   |   132  |    -   |
|fourth_order_double_s|    -   |   25   |   100  |    -   |
| ref_4oPi_table_100_V|    -   |   100  |   21   |    -   |
| ref_4oPi_table_256_V|    8   |    0   |    0   |    -   |
| second_order_float_2|    -   |   30   |   120  |    -   |
| second_order_float_3|    -   |   23   |   92   |    -   |
| second_order_float_s|    -   |   15   |   60   |    -   |
|        theta        |    1   |    0   |    0   |    -   |
|       w_M_imag      |    1   |    0   |    0   |    0   |
|       w_M_real      |    1   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   293  |   901  |  1205  |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  AUU_M_imag_addr_1_reg_3803  |   11   |
|  AUU_M_imag_addr_2_reg_3695  |   11   |
|  AUU_M_real_addr_1_reg_3798  |   11   |
|  AUU_M_real_addr_2_reg_3690  |   11   |
|FFT_Buffer_M_imag_a_2_reg_3226|   10   |
|FFT_Buffer_M_real_a_2_reg_3221|   10   |
|   UU_M_imag_addr_2_reg_3728  |    4   |
|   UU_M_real_addr_2_reg_3723  |    4   |
|   U_M_imag_addr_1_reg_3416   |    4   |
|   U_M_real_addr_1_reg_3411   |    4   |
|   Un_M_imag_addr_1_reg_3388  |    3   |
|   Un_M_imag_addr_2_reg_3393  |    3   |
|   Un_M_imag_addr_3_reg_3518  |    3   |
|   Un_M_imag_addr_4_reg_3523  |    3   |
|   Un_M_imag_addr_5_reg_3575  |    3   |
|   Un_M_imag_addr_6_reg_3580  |    3   |
|   Un_M_imag_load_2_reg_3596  |   32   |
|    Un_M_imag_load_reg_3607   |   32   |
|   Un_M_real_addr_1_reg_3378  |    3   |
|   Un_M_real_addr_2_reg_3383  |    3   |
|   Un_M_real_addr_3_reg_3508  |    3   |
|   Un_M_real_addr_4_reg_3513  |    3   |
|   Un_M_real_addr_5_reg_3565  |    3   |
|   Un_M_real_addr_6_reg_3570  |    3   |
|        X_addr_reg_3203       |   16   |
|  Xj_f_M_imag_addr_1_reg_3275 |   16   |
|  Xj_f_M_real_addr_1_reg_3270 |   16   |
|a_theta_M_imag_addr_2_reg_3813|   11   |
|a_theta_M_imag_addr_3_reg_3718|   11   |
|a_theta_M_real_addr_2_reg_3808|   11   |
|a_theta_M_real_addr_3_reg_3713|   11   |
|     add_ln1027_1_reg_2974    |   36   |
|      add_ln1027_reg_2964     |   36   |
|      add_ln185_reg_2951      |   10   |
|     add_ln187_1_reg_2969     |    4   |
|     add_ln187_2_reg_2979     |    2   |
|      add_ln187_reg_2959      |   10   |
|     add_ln188_1_reg_2998     |    2   |
|      add_ln188_reg_2993      |    4   |
|     add_ln189_1_reg_3014     |    2   |
|      add_ln189_reg_3009      |    2   |
|     add_ln190_1_reg_3030     |    2   |
|      add_ln190_reg_3025      |    2   |
|      add_ln191_reg_3041      |    2   |
|     add_ln192_1_reg_3059     |    2   |
|      add_ln192_reg_3054      |    2   |
|     add_ln193_1_reg_3075     |    2   |
|      add_ln193_reg_3070      |    9   |
|      add_ln194_reg_3086      |    9   |
|     add_ln195_1_reg_3104     |    9   |
|     add_ln195_2_reg_3094     |   11   |
|      add_ln195_reg_3099      |    2   |
|     add_ln225_2_reg_3216     |   17   |
|      add_ln230_reg_3231      |   16   |
|     add_ln233_1_reg_3280     |    7   |
|      add_ln248_reg_3439      |   11   |
|      add_ln250_reg_3465      |   11   |
|      add_ln257_reg_3585      |    6   |
|      add_ln260_reg_3659      |   17   |
|      add_ln265_reg_3708      |    6   |
|      add_ln270_reg_3766      |   17   |
|complex_M_imag_read_1_reg_1375|   32   |
| complex_M_imag_read_reg_1316 |   32   |
| complex_M_imag_writ_reg_3649 |   32   |
|complex_M_real_read_1_reg_1387|   32   |
| complex_M_real_read_reg_1329 |   32   |
| complex_M_real_writ_reg_3644 |   32   |
|   eigval_0_1_load_reg_3285   |   32   |
|      eigval_0_1_reg_3133     |   32   |
|       eigval_0_reg_3325      |   32   |
|   eigval_1_1_load_reg_3290   |   32   |
|      eigval_1_1_reg_3139     |   32   |
|       eigval_1_reg_3330      |   32   |
|   eigval_2_1_load_reg_3295   |   32   |
|      eigval_2_1_reg_3145     |   32   |
|       eigval_2_reg_3335      |   32   |
|   eigval_3_1_load_reg_3300   |   32   |
|      eigval_3_1_reg_3151     |   32   |
|       eigval_3_reg_3340      |   32   |
|       fc_addr_reg_3398       |   10   |
|       fc_load_reg_3429       |   32   |
|        i50_0_reg_1260        |    3   |
|        i52_0_reg_1283        |    9   |
|        i54_0_reg_1353        |    9   |
|         i_5_reg_3667         |    9   |
|         i_6_reg_3774         |    9   |
|          i_reg_3503          |    3   |
|      icmp_ln241_reg_3421     |    1   |
|      icmp_ln243_reg_3425     |    1   |
|        j44_0_reg_1136        |   11   |
|        j45_0_reg_1148        |   11   |
|        j51_0_reg_1272        |    3   |
|        j53_0_reg_1305        |    3   |
|         j_3_reg_3211         |   11   |
|         j_4_reg_3560         |    3   |
|         j_5_reg_3680         |    3   |
|          j_reg_3198          |   11   |
|         jj_0_reg_1159        |   11   |
|          jj_reg_3239         |   11   |
|        k55_0_reg_1399        |    3   |
|         k_0_reg_1342         |    3   |
|         k_1_reg_3703         |    3   |
|          k_reg_3793          |    3   |
|        l46_0_reg_1182        |    4   |
|         l_0_reg_1114         |    4   |
|         l_1_reg_3252         |    4   |
|          l_reg_3118          |    4   |
|        n47_0_reg_1193        |    3   |
|         n_0_reg_1125         |    3   |
|         n_1_reg_3184         |    3   |
|          n_reg_3265          |    3   |
|    p_r_M_imag_10_reg_3834    |   32   |
|    p_r_M_imag_11_reg_3733    |   32   |
|     p_r_M_imag_8_reg_3551    |   32   |
|      p_r_M_imag_reg_3539     |   32   |
|    p_r_M_real_10_reg_3828    |   32   |
|     p_r_M_real_8_reg_3545    |   32   |
|      p_r_M_real_reg_3533     |   32   |
|      p_t_imag_4_reg_3618     |   32   |
|      p_t_imag_5_reg_3840     |   32   |
|      p_t_imag_6_reg_3745     |   32   |
|       p_t_imag_reg_3612      |   32   |
|      p_t_real_4_reg_3601     |   32   |
|      p_t_real_6_reg_3739     |   32   |
|       p_t_real_reg_3590      |   32   |
|       phi_ln185_reg_884      |   10   |
|      phi_ln187_1_reg_907     |    4   |
|      phi_ln187_2_reg_919     |    2   |
|       phi_ln187_reg_895      |   10   |
|      phi_ln188_1_reg_942     |    2   |
|       phi_ln188_reg_930      |    4   |
|      phi_ln189_1_reg_965     |    2   |
|       phi_ln189_reg_953      |    2   |
|      phi_ln190_1_reg_988     |    2   |
|       phi_ln190_reg_976      |    2   |
|     phi_ln191_1_reg_1011     |    1   |
|       phi_ln191_reg_999      |    2   |
|     phi_ln192_1_reg_1034     |    2   |
|      phi_ln192_reg_1022      |    2   |
|     phi_ln193_1_reg_1057     |    2   |
|      phi_ln193_reg_1045      |    9   |
|      phi_ln194_reg_1068      |    9   |
|     phi_ln195_1_reg_1103     |    9   |
|      phi_ln195_reg_1079      |    2   |
|      phi_mul11_reg_1170      |   16   |
|       phi_mul5_reg_1237      |   11   |
|       phi_mul7_reg_1294      |   17   |
|       phi_mul9_reg_1364      |   17   |
|       phi_mul_reg_1091       |   11   |
|           reg_1588           |   64   |
|           reg_1594           |   64   |
|           reg_1600           |   64   |
|           reg_1606           |   64   |
|           reg_1612           |   32   |
|           reg_1617           |   32   |
|           reg_1622           |   32   |
|           reg_1627           |   32   |
|           reg_1632           |   32   |
|           reg_1640           |   32   |
|           reg_1648           |   32   |
|           reg_1656           |   32   |
| sort_index_0_1_load_reg_3305 |   32   |
|    sort_index_0_1_reg_3157   |   32   |
|     sort_index_0_reg_3345    |   32   |
| sort_index_1_1_load_reg_3310 |   32   |
|    sort_index_1_1_reg_3163   |   32   |
|     sort_index_1_reg_3350    |   32   |
| sort_index_2_1_load_reg_3315 |   32   |
|    sort_index_2_1_reg_3169   |   32   |
|     sort_index_2_reg_3355    |   32   |
| sort_index_3_1_load_reg_3320 |   32   |
|    sort_index_3_1_reg_3175   |   32   |
|     sort_index_3_reg_3360    |   32   |
|    temp_M_imag_1_reg_3756    |   32   |
|     temp_M_imag_reg_3851     |   32   |
|    temp_M_real_1_reg_3751    |   32   |
|     temp_M_real_reg_3846     |   32   |
|      theta_addr_reg_3475     |    9   |
|      theta_load_reg_3480     |   32   |
|      tmp_1_i_i1_reg_3634     |   32   |
|      tmp_2_i_i1_reg_3639     |   32   |
|        tmp_3_reg_3434        |   64   |
|        tmp_6_reg_3485        |   64   |
|        tmp_7_reg_3490        |   64   |
|        tmp_9_reg_3470        |   32   |
|     tmp_i_i1_108_reg_3629    |   32   |
|       tmp_i_i2_reg_3495      |   64   |
|       tmp_i_i4_reg_3624      |   32   |
|     trunc_ln250_reg_3452     |    2   |
|     trunc_ln260_reg_3654     |   12   |
|     trunc_ln270_reg_3761     |   12   |
|   w_M_imag_addr_1_reg_3823   |    9   |
|    w_M_imag_load_reg_3861    |   32   |
|   w_M_real_addr_1_reg_3818   |    9   |
|    w_M_real_load_reg_3856    |   32   |
|        x48_0_reg_1226        |    3   |
|         x_0_reg_1204         |    3   |
|         x_1_reg_3447         |    3   |
|          x_reg_3368          |    3   |
|      xor_ln191_reg_3046      |    1   |
|        y49_0_reg_1249        |    9   |
|         y_0_reg_1215         |    3   |
|         y_1_reg_3406         |    3   |
|          y_reg_3460          |    9   |
|      zext_ln219_reg_3128     |   15   |
|      zext_ln220_reg_3189     |   17   |
|      zext_ln221_reg_3123     |   15   |
|      zext_ln232_reg_3257     |    7   |
|      zext_ln233_reg_3244     |   64   |
|      zext_ln242_reg_3373     |    6   |
|     zext_ln257_1_reg_3528    |    6   |
|      zext_ln261_reg_3672     |   12   |
|      zext_ln267_reg_3685     |    6   |
|      zext_ln273_reg_3785     |   12   |
|      zext_ln274_reg_3779     |   64   |
+------------------------------+--------+
|             Total            |  3768  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_302        |  p0  |   4  |  10  |   40   ||    21   |
|        grp_access_fu_302        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_315        |  p0  |   4  |  10  |   40   ||    21   |
|        grp_access_fu_334        |  p0  |   4  |  16  |   64   ||    21   |
|        grp_access_fu_334        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_341        |  p0  |   4  |  16  |   64   ||    21   |
|        grp_access_fu_341        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_360        |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_360        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_367        |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_367        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_412        |  p0  |   3  |   4  |   12   ||    15   |
|        grp_access_fu_419        |  p0  |   3  |   4  |   12   ||    15   |
|        grp_access_fu_438        |  p0  |   7  |   3  |   21   ||    38   |
|        grp_access_fu_438        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_438        |  p2  |   4  |   0  |    0   ||    21   |
|        grp_access_fu_445        |  p0  |   7  |   3  |   21   ||    38   |
|        grp_access_fu_445        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_445        |  p2  |   4  |   0  |    0   ||    21   |
|        grp_access_fu_464        |  p0  |   4  |   4  |   16   ||    21   |
|        grp_access_fu_464        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_471        |  p0  |   4  |   4  |   16   ||    21   |
|        grp_access_fu_471        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_490        |  p0  |   4  |  11  |   44   ||    21   |
|        grp_access_fu_490        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_497        |  p0  |   4  |  11  |   44   ||    21   |
|        grp_access_fu_497        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_510        |  p0  |   3  |   9  |   27   ||    15   |
|        grp_access_fu_510        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_523        |  p0  |   3  |   9  |   27   ||    15   |
|        grp_access_fu_523        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_542        |  p0  |   6  |  11  |   66   ||    33   |
|        grp_access_fu_542        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_549        |  p0  |   6  |  11  |   66   ||    33   |
|        grp_access_fu_549        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_563        |  p0  |   2  |  16  |   32   ||    9    |
|        grp_access_fu_675        |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_704        |  p0  |   2  |   9  |   18   ||    9    |
|        phi_ln187_reg_895        |  p0  |   2  |  10  |   20   ||    9    |
|       phi_ln187_1_reg_907       |  p0  |   2  |   4  |    8   ||    9    |
|        phi_ln188_reg_930        |  p0  |   2  |   4  |    8   ||    9    |
|        phi_ln189_reg_953        |  p0  |   2  |   2  |    4   ||    9    |
|        phi_ln190_reg_976        |  p0  |   2  |   2  |    4   ||    9    |
|        phi_ln191_reg_999        |  p0  |   2  |   2  |    4   ||    9    |
|        phi_ln192_reg_1022       |  p0  |   2  |   2  |    4   ||    9    |
|        phi_ln193_reg_1045       |  p0  |   2  |   9  |   18   ||    9    |
|        phi_ln195_reg_1079       |  p0  |   2  |   2  |    4   ||    9    |
|         phi_mul_reg_1091        |  p0  |   2  |  11  |   22   ||    9    |
|          j44_0_reg_1136         |  p0  |   2  |  11  |   22   ||    9    |
|        phi_mul11_reg_1170       |  p0  |   2  |  16  |   32   ||    9    |
|        phi_mul5_reg_1237        |  p0  |   2  |  11  |   22   ||    9    |
|          i50_0_reg_1260         |  p0  |   2  |   3  |    6   ||    9    |
|   complex_M_imag_read_reg_1316  |  p0  |   2  |  32  |   64   ||    9    |
|   complex_M_real_read_reg_1329  |  p0  |   2  |  32  |   64   ||    9    |
|  complex_M_imag_read_1_reg_1375 |  p0  |   2  |  32  |   64   ||    9    |
|  complex_M_real_read_1_reg_1387 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_eig_decompose_fu_1410    |  p5  |   2  |  32  |   64   ||    9    |
|    grp_eig_decompose_fu_1410    |  p6  |   2  |  32  |   64   ||    9    |
|    grp_eig_decompose_fu_1410    |  p7  |   2  |  32  |   64   ||    9    |
|    grp_eig_decompose_fu_1410    |  p8  |   2  |  32  |   64   ||    9    |
| grp_sin_or_cos_double_s_fu_1444 |  p2  |   2  |   1  |    2   |
|     grp_sort_eigval_fu_1491     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_sort_eigval_fu_1491     |  p2  |   2  |  32  |   64   ||    9    |
|     grp_sort_eigval_fu_1491     |  p3  |   2  |  32  |   64   ||    9    |
|     grp_sort_eigval_fu_1491     |  p4  |   2  |  32  |   64   ||    9    |
|     grp_sort_eigval_fu_1491     |  p5  |   2  |  32  |   64   ||    9    |
|     grp_sort_eigval_fu_1491     |  p6  |   2  |  32  |   64   ||    9    |
|     grp_sort_eigval_fu_1491     |  p7  |   2  |  32  |   64   ||    9    |
|     grp_sort_eigval_fu_1491     |  p8  |   2  |  32  |   64   ||    9    |
|           grp_fu_1503           |  p0  |   5  |  32  |   160  ||    27   |
|           grp_fu_1503           |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1507           |  p0  |   5  |  32  |   160  ||    27   |
|           grp_fu_1507           |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1525           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_1525           |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1529           |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_1529           |  p1  |   6  |  32  |   192  ||    33   |
|           grp_fu_1533           |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_1533           |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1537           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_1537           |  p1  |   6  |  32  |   192  ||    33   |
|           grp_fu_1545           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_1553           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_1561           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_1566           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_1571           |  p0  |   6  |  32  |   192  ||    33   |
|           grp_fu_1576           |  p0  |   4  |  64  |   256  ||    21   |
|           grp_fu_1576           |  p1  |   4  |  64  |   256  ||    15   |
|           grp_fu_1582           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_1582           |  p1  |   2  |  64  |   128  |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |  5846  || 162.736 ||   1252  |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   12   |   398  |   450  |  56348 |  72542 |    0   |
|   Memory  |   293  |    -   |    -   |   901  |  1205  |    0   |
|Multiplexer|    -   |    -   |   162  |    -   |  1252  |    -   |
|  Register |    -   |    -   |    -   |  3768  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   305  |   398  |   613  |  61017 |  74999 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
