Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 18 10:35:04 2023
| Host         : LAPTOP-UCKDP9IT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file renderer3D_timing_summary_routed.rpt -rpx renderer3D_timing_summary_routed.rpx
| Design       : renderer3D
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: vga_controller_inst/clk_divider/sig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.302      -79.699                     12                   77        0.263        0.000                      0                   77        4.500        0.000                       0                    48  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -7.302      -79.699                     12                   77        0.263        0.000                      0                   77        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           12  Failing Endpoints,  Worst Slack       -7.302ns,  Total Violation      -79.699ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.302ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 10.250ns (59.308%)  route 7.033ns (40.692%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     5.413    CLK_IBUF_BUFG
    SLICE_X49Y29         FDCE                                         r  cube_screen_vertices_reg[7][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.456     5.869 f  cube_screen_vertices_reg[7][0][9]/Q
                         net (fo=135, routed)         1.157     7.027    point_on_segment_i[3].point_on_segment_i/cube_screen_vertices_reg[7][0][9]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.151 r  point_on_segment_i[3].point_on_segment_i/on_segment3__2_i_11__5/O
                         net (fo=1, routed)           0.000     7.151    point_on_segment_i[3].point_on_segment_i/on_segment3__2_i_11__5_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.684 r  point_on_segment_i[3].point_on_segment_i/on_segment3__2_i_3__8/CO[3]
                         net (fo=1, routed)           0.000     7.684    point_on_segment_i[3].point_on_segment_i/on_segment3__2_i_3__8_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.801 r  point_on_segment_i[3].point_on_segment_i/on_segment3__2_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.801    point_on_segment_i[3].point_on_segment_i/on_segment3__2_i_2__8_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.020 r  point_on_segment_i[3].point_on_segment_i/on_segment3__2_i_1__8/O[0]
                         net (fo=172, routed)         1.800     9.820    point_on_segment_i[3].point_on_segment_i/on_segment3__2_i_1__8_n_7
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.207    14.027 r  point_on_segment_i[3].point_on_segment_i/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    14.029    point_on_segment_i[3].point_on_segment_i/on_segment3__5_n_106
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.547 r  point_on_segment_i[3].point_on_segment_i/on_segment3__6/P[0]
                         net (fo=2, routed)           1.787    17.334    point_on_segment_i[3].point_on_segment_i/on_segment3__6_n_105
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    18.008 r  point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_211__8/CO[3]
                         net (fo=1, routed)           0.000    18.008    point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_211__8_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.342 r  point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_201__8/O[1]
                         net (fo=1, routed)           0.785    19.127    on_segment3__0__0_50[21]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.303    19.430 r  on_segment_i_146__8/O
                         net (fo=1, routed)           0.000    19.430    point_on_segment_i[3].point_on_segment_i/on_segment3__8_1[1]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.980 r  point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_88__8/CO[3]
                         net (fo=1, routed)           0.000    19.980    point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_88__8_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.219 r  point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_43__8/O[2]
                         net (fo=2, routed)           0.725    20.944    point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_43__8_n_5
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.302    21.246 r  point_on_segment_i[3].point_on_segment_i/on_segment_i_16__8/O
                         net (fo=1, routed)           0.000    21.246    point_on_segment_i[3].point_on_segment_i/on_segment_i_16__8_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.796 f  point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_3__8/CO[3]
                         net (fo=1, routed)           0.776    22.572    point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_3__8_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I1_O)        0.124    22.696 r  point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8/O
                         net (fo=1, routed)           0.000    22.696    point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8_n_0
    SLICE_X42Y24         FDRE                                         r  point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.475    14.958    point_on_segment_i[3].point_on_segment_i/CLK_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.394    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.077    15.394    point_on_segment_i[3].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                         -22.696    
  -------------------------------------------------------------------
                         slack                                 -7.302    

Slack (VIOLATED) :        -7.148ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.075ns  (logic 9.924ns (58.120%)  route 7.151ns (41.880%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.789     5.551    CLK_IBUF_BUFG
    SLICE_X99Y97         FDCE                                         r  cube_screen_vertices_reg[7][0][9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDCE (Prop_fdce_C_Q)         0.456     6.007 f  cube_screen_vertices_reg[7][0][9]_rep/Q
                         net (fo=117, routed)         1.845     7.852    point_on_segment_i[3].point_on_segment_j/cube_screen_vertices_reg[7][0][9]_rep
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.976 r  point_on_segment_i[3].point_on_segment_j/on_segment3_i_10__10/O
                         net (fo=1, routed)           0.000     7.976    point_on_segment_i[3].point_on_segment_j/on_segment3_i_10__10_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.526 r  point_on_segment_i[3].point_on_segment_j/on_segment3_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     8.526    point_on_segment_i[3].point_on_segment_j/on_segment3_i_2__9_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.748 r  point_on_segment_i[3].point_on_segment_j/on_segment3_i_1__9/O[0]
                         net (fo=158, routed)         0.941     9.689    point_on_segment_i[3].point_on_segment_j/on_segment3_i_1__9_n_7
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    13.900 r  point_on_segment_i[3].point_on_segment_j/on_segment3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    13.902    point_on_segment_i[3].point_on_segment_j/on_segment3__7_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.420 r  point_on_segment_i[3].point_on_segment_j/on_segment3__8/P[3]
                         net (fo=2, routed)           1.679    17.099    point_on_segment_i[3].point_on_segment_j/on_segment3__8_n_102
    SLICE_X67Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.625 r  point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_143__9/CO[3]
                         net (fo=1, routed)           0.000    17.625    point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_143__9_n_0
    SLICE_X67Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.959 r  point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_96__9/O[1]
                         net (fo=2, routed)           1.076    19.035    on_segment30_in__0_57[25]
    SLICE_X86Y95         LUT2 (Prop_lut2_I0_O)        0.303    19.338 r  on_segment_i_99__9/O
                         net (fo=1, routed)           0.000    19.338    point_on_segment_i[3].point_on_segment_j/on_segment3__8_2[1]
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.871 r  point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_43__9/CO[3]
                         net (fo=1, routed)           0.000    19.871    point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_43__9_n_0
    SLICE_X86Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.186 r  point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_42__9/O[3]
                         net (fo=2, routed)           0.865    21.051    point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_42__9_n_4
    SLICE_X91Y95         LUT4 (Prop_lut4_I2_O)        0.307    21.358 r  point_on_segment_i[3].point_on_segment_j/on_segment_i_14__9/O
                         net (fo=1, routed)           0.000    21.358    point_on_segment_i[3].point_on_segment_j/on_segment_i_14__9_n_0
    SLICE_X91Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.759 f  point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_3__9/CO[3]
                         net (fo=1, routed)           0.743    22.502    point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_3__9_n_0
    SLICE_X91Y96         LUT3 (Prop_lut3_I1_O)        0.124    22.626 r  point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9/O
                         net (fo=1, routed)           0.000    22.626    point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9_n_0
    SLICE_X91Y96         FDRE                                         r  point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.608    15.090    point_on_segment_i[3].point_on_segment_j/CLK_IBUF_BUFG
    SLICE_X91Y96         FDRE                                         r  point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.394    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X91Y96         FDRE (Setup_fdre_C_D)        0.029    15.478    point_on_segment_i[3].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -22.626    
  -------------------------------------------------------------------
                         slack                                 -7.148    

Slack (VIOLATED) :        -6.938ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.808ns  (logic 9.885ns (58.811%)  route 6.923ns (41.189%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.789     5.551    CLK_IBUF_BUFG
    SLICE_X99Y97         FDCE                                         r  cube_screen_vertices_reg[7][0][9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDCE (Prop_fdce_C_Q)         0.456     6.007 r  cube_screen_vertices_reg[7][0][9]_rep/Q
                         net (fo=117, routed)         1.710     7.717    point_on_segment_i[3].point_on_segment_k/cube_screen_vertices_reg[7][0][9]_rep
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.224 r  point_on_segment_i[3].point_on_segment_k/on_segment3__2_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.224    point_on_segment_i[3].point_on_segment_k/on_segment3__2_i_2__10_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.558 r  point_on_segment_i[3].point_on_segment_k/on_segment3__2_i_1__10/O[1]
                         net (fo=145, routed)         1.279     9.838    point_on_segment_i[3].point_on_segment_k/on_segment3__2_i_1__10_n_6
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.215    14.053 r  point_on_segment_i[3].point_on_segment_k/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    14.055    point_on_segment_i[3].point_on_segment_k/on_segment3__5_n_106
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.573 r  point_on_segment_i[3].point_on_segment_k/on_segment3__6/P[4]
                         net (fo=2, routed)           1.444    17.017    point_on_segment_i[3].point_on_segment_k/on_segment3__6_n_101
    SLICE_X66Y108        LUT2 (Prop_lut2_I0_O)        0.124    17.141 r  point_on_segment_i[3].point_on_segment_k/on_segment_i_246__10/O
                         net (fo=1, routed)           0.000    17.141    point_on_segment_i[3].point_on_segment_k/on_segment_i_246__10_n_0
    SLICE_X66Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.674 r  point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_201__10/CO[3]
                         net (fo=1, routed)           0.000    17.674    point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_201__10_n_0
    SLICE_X66Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.997 r  point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_167__10/O[1]
                         net (fo=1, routed)           0.587    18.584    on_segment3__0__0_62[25]
    SLICE_X62Y111        LUT2 (Prop_lut2_I1_O)        0.306    18.890 r  on_segment_i_99__10/O
                         net (fo=1, routed)           0.000    18.890    point_on_segment_i[3].point_on_segment_k/on_segment3__8_2[1]
    SLICE_X62Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.423 r  point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_43__10/CO[3]
                         net (fo=1, routed)           0.000    19.423    point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_43__10_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.642 r  point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_42__10/O[0]
                         net (fo=2, routed)           1.242    20.884    point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_42__10_n_7
    SLICE_X49Y111        LUT4 (Prop_lut4_I1_O)        0.295    21.179 r  point_on_segment_i[3].point_on_segment_k/on_segment_i_15__10/O
                         net (fo=1, routed)           0.000    21.179    point_on_segment_i[3].point_on_segment_k/on_segment_i_15__10_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.577 f  point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_3__10/CO[3]
                         net (fo=1, routed)           0.659    22.235    point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_3__10_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I1_O)        0.124    22.359 r  point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10/O
                         net (fo=1, routed)           0.000    22.359    point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10_n_0
    SLICE_X48Y111        FDRE                                         r  point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651    15.134    point_on_segment_i[3].point_on_segment_k/CLK_IBUF_BUFG
    SLICE_X48Y111        FDRE                                         r  point_on_segment_i[3].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.294    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X48Y111        FDRE (Setup_fdre_C_D)        0.029    15.421    point_on_segment_i[3].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -22.359    
  -------------------------------------------------------------------
                         slack                                 -6.938    

Slack (VIOLATED) :        -6.875ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.824ns  (logic 9.945ns (59.110%)  route 6.879ns (40.890%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     5.413    CLK_IBUF_BUFG
    SLICE_X49Y29         FDCE                                         r  cube_screen_vertices_reg[7][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.456     5.869 f  cube_screen_vertices_reg[7][0][9]/Q
                         net (fo=135, routed)         1.299     7.169    point_on_segment_i[2].point_on_segment_i/cube_screen_vertices_reg[7][0][9]
    SLICE_X50Y11         LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  point_on_segment_i[2].point_on_segment_i/on_segment3_i_8__5/O
                         net (fo=1, routed)           0.000     7.293    point_on_segment_i[2].point_on_segment_i/on_segment3_i_8__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.669 r  point_on_segment_i[2].point_on_segment_i/on_segment3_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.669    point_on_segment_i[2].point_on_segment_i/on_segment3_i_2__5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.908 r  point_on_segment_i[2].point_on_segment_i/on_segment3_i_1__5/O[2]
                         net (fo=169, routed)         1.741     9.649    point_on_segment_i[2].point_on_segment_i/on_segment3_i_1__5_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    13.862 r  point_on_segment_i[2].point_on_segment_i/on_segment3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    13.864    point_on_segment_i[2].point_on_segment_i/on_segment3__7_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.382 r  point_on_segment_i[2].point_on_segment_i/on_segment3__8/P[0]
                         net (fo=2, routed)           1.086    16.468    point_on_segment_i[2].point_on_segment_i/on_segment3__8_n_105
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    17.142 r  point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    17.142    point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_153__5_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.476 r  point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_143__5/O[1]
                         net (fo=2, routed)           0.801    18.276    on_segment30_in__0_33[21]
    SLICE_X33Y11         LUT2 (Prop_lut2_I0_O)        0.303    18.579 r  on_segment_i_146__5/O
                         net (fo=1, routed)           0.000    18.579    point_on_segment_i[2].point_on_segment_i/on_segment3__8_1[1]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.129 r  point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_88__5/CO[3]
                         net (fo=1, routed)           0.000    19.129    point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_88__5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_43__5/O[0]
                         net (fo=2, routed)           1.015    20.366    point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_43__5_n_7
    SLICE_X34Y9          LUT4 (Prop_lut4_I1_O)        0.299    20.665 r  point_on_segment_i[2].point_on_segment_i/on_segment_i_17__5/O
                         net (fo=1, routed)           0.000    20.665    point_on_segment_i[2].point_on_segment_i/on_segment_i_17__5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.178 f  point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_3__5/CO[3]
                         net (fo=1, routed)           0.935    22.114    point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_3__5_n_0
    SLICE_X45Y8          LUT3 (Prop_lut3_I1_O)        0.124    22.238 r  point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5/O
                         net (fo=1, routed)           0.000    22.238    point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5_n_0
    SLICE_X45Y8          FDRE                                         r  point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.490    14.973    point_on_segment_i[2].point_on_segment_i/CLK_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  point_on_segment_i[2].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.394    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X45Y8          FDRE (Setup_fdre_C_D)        0.031    15.363    point_on_segment_i[2].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -22.238    
  -------------------------------------------------------------------
                         slack                                 -6.875    

Slack (VIOLATED) :        -6.785ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[1].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.764ns  (logic 9.634ns (57.467%)  route 7.130ns (42.533%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     5.413    CLK_IBUF_BUFG
    SLICE_X49Y29         FDCE                                         r  cube_screen_vertices_reg[7][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cube_screen_vertices_reg[7][0][9]/Q
                         net (fo=135, routed)         1.831     7.700    point_on_segment_i[1].point_on_segment_k/cube_screen_vertices_reg[7][0][9]
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.098 r  point_on_segment_i[1].point_on_segment_k/on_segment3_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.098    point_on_segment_i[1].point_on_segment_k/on_segment3_i_2__4_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.337 r  point_on_segment_i[1].point_on_segment_k/on_segment3_i_1__4/O[2]
                         net (fo=146, routed)         1.863    10.200    point_on_segment_i[1].point_on_segment_k/on_segment3_i_1__4_n_5
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.029    14.229 r  point_on_segment_i[1].point_on_segment_k/on_segment3__13/PCOUT[47]
                         net (fo=1, routed)           0.002    14.231    point_on_segment_i[1].point_on_segment_k/on_segment3__13_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.749 r  point_on_segment_i[1].point_on_segment_k/on_segment3__14/P[0]
                         net (fo=2, routed)           0.997    16.746    point_on_segment_i[1].point_on_segment_k/p_1_in1_in[17]
    SLICE_X96Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.870 r  point_on_segment_i[1].point_on_segment_k/on_segment_i_204__4/O
                         net (fo=1, routed)           0.000    16.870    point_on_segment_i[1].point_on_segment_k/on_segment_i_204__4_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.403 r  point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_148__4/CO[3]
                         net (fo=1, routed)           0.000    17.403    point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_148__4_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_101__4/O[1]
                         net (fo=2, routed)           0.604    18.330    on_segment30_in__1_25[21]
    SLICE_X95Y53         LUT2 (Prop_lut2_I0_O)        0.306    18.636 r  on_segment_i_104__4/O
                         net (fo=1, routed)           0.000    18.636    point_on_segment_i[1].point_on_segment_k/on_segment3__14_1[1]
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.186 r  point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_44__4/CO[3]
                         net (fo=1, routed)           0.000    19.186    point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_44__4_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.408 r  point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_18__4/O[0]
                         net (fo=2, routed)           1.084    20.492    point_on_segment_i[1].point_on_segment_k/on_segment2[24]
    SLICE_X96Y51         LUT4 (Prop_lut4_I0_O)        0.299    20.791 r  point_on_segment_i[1].point_on_segment_k/on_segment_i_17__4/O
                         net (fo=1, routed)           0.000    20.791    point_on_segment_i[1].point_on_segment_k/on_segment_i_17__4_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.304 f  point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_3__4/CO[3]
                         net (fo=1, routed)           0.750    22.054    point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_3__4_n_0
    SLICE_X97Y48         LUT3 (Prop_lut3_I1_O)        0.124    22.178 r  point_on_segment_i[1].point_on_segment_k/on_segment_i_1__4/O
                         net (fo=1, routed)           0.000    22.178    point_on_segment_i[1].point_on_segment_k/on_segment_i_1__4_n_0
    SLICE_X97Y48         FDRE                                         r  point_on_segment_i[1].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.622    15.105    point_on_segment_i[1].point_on_segment_k/CLK_IBUF_BUFG
    SLICE_X97Y48         FDRE                                         r  point_on_segment_i[1].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.294    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X97Y48         FDRE (Setup_fdre_C_D)        0.029    15.392    point_on_segment_i[1].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -22.178    
  -------------------------------------------------------------------
                         slack                                 -6.785    

Slack (VIOLATED) :        -6.649ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[1].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.664ns  (logic 9.531ns (57.195%)  route 7.133ns (42.805%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     5.413    CLK_IBUF_BUFG
    SLICE_X49Y29         FDCE                                         r  cube_screen_vertices_reg[7][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.456     5.869 f  cube_screen_vertices_reg[7][0][9]/Q
                         net (fo=135, routed)         1.899     7.768    point_on_segment_i[1].point_on_segment_j/cube_screen_vertices_reg[7][0][9]
    SLICE_X23Y18         LUT1 (Prop_lut1_I0_O)        0.124     7.892 r  point_on_segment_i[1].point_on_segment_j/on_segment3_i_8__3/O
                         net (fo=1, routed)           0.000     7.892    point_on_segment_i[1].point_on_segment_j/on_segment3_i_8__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.439 r  point_on_segment_i[1].point_on_segment_j/on_segment3_i_1__3/O[2]
                         net (fo=158, routed)         1.514     9.953    point_on_segment_i[1].point_on_segment_j/on_segment3_i_1__3_n_5
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.029    13.982 r  point_on_segment_i[1].point_on_segment_j/on_segment3__13/PCOUT[47]
                         net (fo=1, routed)           0.002    13.984    point_on_segment_i[1].point_on_segment_j/on_segment3__13_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.502 r  point_on_segment_i[1].point_on_segment_j/on_segment3__14/P[0]
                         net (fo=2, routed)           1.032    16.533    point_on_segment_i[1].point_on_segment_j/p_1_in1_in[17]
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.657 r  point_on_segment_i[1].point_on_segment_j/on_segment_i_204__3/O
                         net (fo=1, routed)           0.000    16.657    point_on_segment_i[1].point_on_segment_j/on_segment_i_204__3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.190 r  point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_148__3/CO[3]
                         net (fo=1, routed)           0.000    17.190    point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_148__3_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.505 r  point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_101__3/O[3]
                         net (fo=2, routed)           0.882    18.387    on_segment30_in__1_19[23]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.307    18.694 r  on_segment_i_102__3/O
                         net (fo=1, routed)           0.000    18.694    point_on_segment_i[1].point_on_segment_j/on_segment3__14_1[3]
    SLICE_X24Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.095 r  point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_44__3/CO[3]
                         net (fo=1, routed)           0.009    19.105    point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_44__3_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.327 r  point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_18__3/O[0]
                         net (fo=2, routed)           0.971    20.297    point_on_segment_i[1].point_on_segment_j/on_segment2[24]
    SLICE_X25Y24         LUT4 (Prop_lut4_I0_O)        0.299    20.596 r  point_on_segment_i[1].point_on_segment_j/on_segment_i_17__3/O
                         net (fo=1, routed)           0.000    20.596    point_on_segment_i[1].point_on_segment_j/on_segment_i_17__3_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.128 f  point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.825    21.954    point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_3__3_n_0
    SLICE_X23Y24         LUT3 (Prop_lut3_I1_O)        0.124    22.078 r  point_on_segment_i[1].point_on_segment_j/on_segment_i_1__3/O
                         net (fo=1, routed)           0.000    22.078    point_on_segment_i[1].point_on_segment_j/on_segment_i_1__3_n_0
    SLICE_X23Y24         FDRE                                         r  point_on_segment_i[1].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558    15.041    point_on_segment_i[1].point_on_segment_j/CLK_IBUF_BUFG
    SLICE_X23Y24         FDRE                                         r  point_on_segment_i[1].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.394    15.435    
                         clock uncertainty           -0.035    15.400    
    SLICE_X23Y24         FDRE (Setup_fdre_C_D)        0.029    15.429    point_on_segment_i[1].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -22.078    
  -------------------------------------------------------------------
                         slack                                 -6.649    

Slack (VIOLATED) :        -6.622ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.627ns  (logic 9.910ns (59.602%)  route 6.717ns (40.398%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.789     5.551    CLK_IBUF_BUFG
    SLICE_X99Y97         FDCE                                         r  cube_screen_vertices_reg[7][0][9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDCE (Prop_fdce_C_Q)         0.456     6.007 f  cube_screen_vertices_reg[7][0][9]_rep/Q
                         net (fo=117, routed)         0.921     6.928    point_on_segment_i[0].point_on_segment_j/cube_screen_vertices_reg[7][0][9]_rep
    SLICE_X94Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.052 r  point_on_segment_i[0].point_on_segment_j/on_segment3__2_i_13__0/O
                         net (fo=1, routed)           0.000     7.052    point_on_segment_i[0].point_on_segment_j/on_segment3__2_i_13__0_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.585 r  point_on_segment_i[0].point_on_segment_j/on_segment3__2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    point_on_segment_i[0].point_on_segment_j/on_segment3__2_i_3__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.702 r  point_on_segment_i[0].point_on_segment_j/on_segment3__2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.702    point_on_segment_i[0].point_on_segment_j/on_segment3__2_i_2__0_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.921 r  point_on_segment_i[0].point_on_segment_j/on_segment3__2_i_1__0/O[0]
                         net (fo=175, routed)         1.600     9.521    point_on_segment_i[0].point_on_segment_j/on_segment3__2_i_1__0_n_7
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.207    13.728 r  point_on_segment_i[0].point_on_segment_j/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.730    point_on_segment_i[0].point_on_segment_j/on_segment3__5_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.248 r  point_on_segment_i[0].point_on_segment_j/on_segment3__6/P[8]
                         net (fo=2, routed)           2.006    17.254    point_on_segment_i[0].point_on_segment_j/on_segment3__6_n_97
    SLICE_X102Y93        LUT2 (Prop_lut2_I0_O)        0.124    17.378 r  point_on_segment_i[0].point_on_segment_j/on_segment_i_221__0/O
                         net (fo=1, routed)           0.000    17.378    point_on_segment_i[0].point_on_segment_j/on_segment_i_221__0_n_0
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.911 r  point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    17.911    point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_167__0_n_0
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.234 r  point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_162__0/O[1]
                         net (fo=1, routed)           0.651    18.886    on_segment3__0__0_2[29]
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.306    19.192 r  on_segment_i_94__0/O
                         net (fo=1, routed)           0.000    19.192    point_on_segment_i[0].point_on_segment_j/on_segment3__8_3[1]
    SLICE_X102Y102       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.835 r  point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_42__0/O[3]
                         net (fo=2, routed)           0.890    20.725    point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_42__0_n_4
    SLICE_X104Y104       LUT4 (Prop_lut4_I2_O)        0.307    21.032 r  point_on_segment_i[0].point_on_segment_j/on_segment_i_14__0/O
                         net (fo=1, routed)           0.000    21.032    point_on_segment_i[0].point_on_segment_j/on_segment_i_14__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.408 f  point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.647    22.054    point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_3__0_n_0
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.124    22.178 r  point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0/O
                         net (fo=1, routed)           0.000    22.178    point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0_n_0
    SLICE_X105Y104       FDRE                                         r  point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.786    15.269    point_on_segment_i[0].point_on_segment_j/CLK_IBUF_BUFG
    SLICE_X105Y104       FDRE                                         r  point_on_segment_i[0].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.294    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.029    15.556    point_on_segment_i[0].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.556    
                         arrival time                         -22.178    
  -------------------------------------------------------------------
                         slack                                 -6.622    

Slack (VIOLATED) :        -6.574ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[2].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 9.778ns (59.113%)  route 6.763ns (40.887%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     5.413    CLK_IBUF_BUFG
    SLICE_X49Y29         FDCE                                         r  cube_screen_vertices_reg[7][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cube_screen_vertices_reg[7][0][9]/Q
                         net (fo=135, routed)         2.013     7.882    point_on_segment_i[2].point_on_segment_j/cube_screen_vertices_reg[7][0][9]
    SLICE_X90Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.286 r  point_on_segment_i[2].point_on_segment_j/on_segment3_i_2__6/CO[3]
                         net (fo=1, routed)           0.000     8.286    point_on_segment_i[2].point_on_segment_j/on_segment3_i_2__6_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.609 r  point_on_segment_i[2].point_on_segment_j/on_segment3_i_1__6/O[1]
                         net (fo=12, routed)          1.236     9.845    point_on_segment_i[2].point_on_segment_j/on_segment3_i_1__6_n_6
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.218    14.063 r  point_on_segment_i[2].point_on_segment_j/on_segment3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    14.065    point_on_segment_i[2].point_on_segment_j/on_segment3__7_n_106
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.583 r  point_on_segment_i[2].point_on_segment_j/on_segment3__8/P[0]
                         net (fo=2, routed)           0.808    16.391    point_on_segment_i[2].point_on_segment_j/on_segment3__8_n_105
    SLICE_X95Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    17.065 r  point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_153__6/CO[3]
                         net (fo=1, routed)           0.000    17.065    point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_153__6_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.287 r  point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_143__6/O[0]
                         net (fo=2, routed)           0.790    18.078    on_segment30_in__0_39[20]
    SLICE_X94Y26         LUT2 (Prop_lut2_I0_O)        0.299    18.377 r  on_segment_i_147__6/O
                         net (fo=1, routed)           0.000    18.377    point_on_segment_i[2].point_on_segment_j/on_segment3__8_1[0]
    SLICE_X94Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.890 r  point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_88__6/CO[3]
                         net (fo=1, routed)           0.000    18.890    point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_88__6_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.109 r  point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_43__6/O[0]
                         net (fo=2, routed)           1.165    20.274    point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_43__6_n_7
    SLICE_X94Y32         LUT4 (Prop_lut4_I1_O)        0.295    20.569 r  point_on_segment_i[2].point_on_segment_j/on_segment_i_17__6/O
                         net (fo=1, routed)           0.000    20.569    point_on_segment_i[2].point_on_segment_j/on_segment_i_17__6_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.082 f  point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_3__6/CO[3]
                         net (fo=1, routed)           0.749    21.831    point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_3__6_n_0
    SLICE_X95Y29         LUT3 (Prop_lut3_I1_O)        0.124    21.955 r  point_on_segment_i[2].point_on_segment_j/on_segment_i_1__6/O
                         net (fo=1, routed)           0.000    21.955    point_on_segment_i[2].point_on_segment_j/on_segment_i_1__6_n_0
    SLICE_X95Y29         FDRE                                         r  point_on_segment_i[2].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.610    15.093    point_on_segment_i[2].point_on_segment_j/CLK_IBUF_BUFG
    SLICE_X95Y29         FDRE                                         r  point_on_segment_i[2].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.294    15.387    
                         clock uncertainty           -0.035    15.351    
    SLICE_X95Y29         FDRE (Setup_fdre_C_D)        0.029    15.380    point_on_segment_i[2].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -21.955    
  -------------------------------------------------------------------
                         slack                                 -6.574    

Slack (VIOLATED) :        -6.487ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[1].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.438ns  (logic 9.516ns (57.889%)  route 6.922ns (42.111%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     5.413    CLK_IBUF_BUFG
    SLICE_X49Y29         FDCE                                         r  cube_screen_vertices_reg[7][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cube_screen_vertices_reg[7][0][9]/Q
                         net (fo=135, routed)         1.783     7.652    point_on_segment_i[1].point_on_segment_i/cube_screen_vertices_reg[7][0][9]
    SLICE_X36Y55         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.294 r  point_on_segment_i[1].point_on_segment_i/on_segment3__2_i_1__2/O[3]
                         net (fo=180, routed)         1.727    10.021    point_on_segment_i[1].point_on_segment_i/on_segment3__2_i_1__2_n_4
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.034    14.055 r  point_on_segment_i[1].point_on_segment_i/on_segment3__10/PCOUT[47]
                         net (fo=1, routed)           0.002    14.057    point_on_segment_i[1].point_on_segment_i/on_segment3__10_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.575 r  point_on_segment_i[1].point_on_segment_i/on_segment3__11/P[3]
                         net (fo=2, routed)           0.899    16.475    point_on_segment_i[1].point_on_segment_i/on_segment3__11_n_102
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.124    16.599 r  point_on_segment_i[1].point_on_segment_i/on_segment_i_226__2/O
                         net (fo=1, routed)           0.000    16.599    point_on_segment_i[1].point_on_segment_i/on_segment_i_226__2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.131 r  point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_172__2/CO[3]
                         net (fo=1, routed)           0.000    17.131    point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_172__2_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.465 r  point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_110__2/O[1]
                         net (fo=1, routed)           0.614    18.079    on_segment3__1__0_12[25]
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  on_segment_i_48__2/O
                         net (fo=1, routed)           0.000    18.382    point_on_segment_i[1].point_on_segment_i/on_segment3__14_2[1]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.915 r  point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    18.915    point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_18__2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.154 r  point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_4__2/O[2]
                         net (fo=2, routed)           1.137    20.291    point_on_segment_i[1].point_on_segment_i/on_segment2[30]
    SLICE_X32Y36         LUT4 (Prop_lut4_I0_O)        0.301    20.592 r  point_on_segment_i[1].point_on_segment_i/on_segment_i_14__2/O
                         net (fo=1, routed)           0.000    20.592    point_on_segment_i[1].point_on_segment_i/on_segment_i_14__2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.968 f  point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_3__2/CO[3]
                         net (fo=1, routed)           0.759    21.728    point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_3__2_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.852 r  point_on_segment_i[1].point_on_segment_i/on_segment_i_1__2/O
                         net (fo=1, routed)           0.000    21.852    point_on_segment_i[1].point_on_segment_i/on_segment_i_1__2_n_0
    SLICE_X35Y39         FDRE                                         r  point_on_segment_i[1].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.491    14.974    point_on_segment_i[1].point_on_segment_i/CLK_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.394    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.032    15.365    point_on_segment_i[1].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -21.852    
  -------------------------------------------------------------------
                         slack                                 -6.487    

Slack (VIOLATED) :        -6.273ns  (required time - arrival time)
  Source:                 cube_screen_vertices_reg[7][0][9]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            point_on_segment_i[0].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.309ns  (logic 10.091ns (61.876%)  route 6.218ns (38.124%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 15.252 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.789     5.551    CLK_IBUF_BUFG
    SLICE_X99Y97         FDCE                                         r  cube_screen_vertices_reg[7][0][9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDCE (Prop_fdce_C_Q)         0.456     6.007 r  cube_screen_vertices_reg[7][0][9]_rep/Q
                         net (fo=117, routed)         1.356     7.364    point_on_segment_i[0].point_on_segment_i/cube_screen_vertices_reg[7][0][9]_rep
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  point_on_segment_i[0].point_on_segment_i/on_segment3__3_i_17__10/O
                         net (fo=1, routed)           0.000     7.488    vga_controller_inst/h_count_reg[7]_0[2]
    SLICE_X93Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.886 r  vga_controller_inst/on_segment3__3_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.886    vga_controller_inst/on_segment3__3_i_3_n_0
    SLICE_X93Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  vga_controller_inst/on_segment3__3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.000    vga_controller_inst/on_segment3__3_i_2_n_0
    SLICE_X93Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.313 r  vga_controller_inst/on_segment3__3_i_1/O[3]
                         net (fo=2, routed)           1.321     9.634    point_on_segment_i[0].point_on_segment_i/I635[15]
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    13.852 r  point_on_segment_i[0].point_on_segment_i/on_segment3__13/PCOUT[47]
                         net (fo=1, routed)           0.002    13.854    point_on_segment_i[0].point_on_segment_i/on_segment3__13_n_106
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.372 r  point_on_segment_i[0].point_on_segment_i/on_segment3__14/P[0]
                         net (fo=2, routed)           0.856    16.228    point_on_segment_i[0].point_on_segment_i/p_1_in1_in[17]
    SLICE_X94Y130        LUT2 (Prop_lut2_I0_O)        0.124    16.352 r  point_on_segment_i[0].point_on_segment_i/on_segment_i_204/O
                         net (fo=1, routed)           0.000    16.352    point_on_segment_i[0].point_on_segment_i/on_segment_i_204_n_0
    SLICE_X94Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.885 r  point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.885    point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_148_n_0
    SLICE_X94Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.104 r  point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_101/O[0]
                         net (fo=2, routed)           0.987    18.091    on_segment30_in__1[20]
    SLICE_X94Y126        LUT2 (Prop_lut2_I0_O)        0.295    18.386 r  on_segment_i_105/O
                         net (fo=1, routed)           0.000    18.386    point_on_segment_i[0].point_on_segment_i/on_segment3__14_1[0]
    SLICE_X94Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.899 r  point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.899    point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_44_n_0
    SLICE_X94Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.222 r  point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_18/O[1]
                         net (fo=2, routed)           0.976    20.198    point_on_segment_i[0].point_on_segment_i/on_segment2[25]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.306    20.504 r  point_on_segment_i[0].point_on_segment_i/on_segment_i_17/O
                         net (fo=1, routed)           0.000    20.504    point_on_segment_i[0].point_on_segment_i/on_segment_i_17_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.017 f  point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_3/CO[3]
                         net (fo=1, routed)           0.719    21.736    point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_3_n_0
    SLICE_X92Y127        LUT3 (Prop_lut3_I1_O)        0.124    21.860 r  point_on_segment_i[0].point_on_segment_i/on_segment_i_1/O
                         net (fo=1, routed)           0.000    21.860    point_on_segment_i[0].point_on_segment_i/on_segment_i_1_n_0
    SLICE_X92Y127        FDRE                                         r  point_on_segment_i[0].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.769    15.252    point_on_segment_i[0].point_on_segment_i/CLK_IBUF_BUFG
    SLICE_X92Y127        FDRE                                         r  point_on_segment_i[0].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.294    15.545    
                         clock uncertainty           -0.035    15.510    
    SLICE_X92Y127        FDRE (Setup_fdre_C_D)        0.077    15.587    point_on_segment_i[0].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -21.860    
  -------------------------------------------------------------------
                         slack                                 -6.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/sig_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/sig_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.507    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  vga_controller_inst/clk_divider/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  vga_controller_inst/clk_divider/sig_reg/Q
                         net (fo=2, routed)           0.168     1.816    vga_controller_inst/clk_divider/sig_reg_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.861 r  vga_controller_inst/clk_divider/sig_i_1/O
                         net (fo=1, routed)           0.000     1.861    vga_controller_inst/clk_divider/sig_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  vga_controller_inst/clk_divider/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     2.021    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  vga_controller_inst/clk_divider/sig_reg/C
                         clock pessimism             -0.514     1.507    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.091     1.598    vga_controller_inst/clk_divider/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.507    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  vga_controller_inst/clk_divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.796    vga_controller_inst/clk_divider/counter[11]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  vga_controller_inst/clk_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.906    vga_controller_inst/clk_divider/data0[11]
    SLICE_X46Y44         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     2.021    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[11]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.134     1.641    vga_controller_inst/clk_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.507    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  vga_controller_inst/clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.125     1.796    vga_controller_inst/clk_divider/counter[19]
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  vga_controller_inst/clk_divider/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.906    vga_controller_inst/clk_divider/data0[19]
    SLICE_X46Y46         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     2.021    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[19]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.134     1.641    vga_controller_inst/clk_divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.507    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  vga_controller_inst/clk_divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.797    vga_controller_inst/clk_divider/counter[7]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  vga_controller_inst/clk_divider/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.907    vga_controller_inst/clk_divider/data0[7]
    SLICE_X46Y43         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     2.021    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[7]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.134     1.641    vga_controller_inst/clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.508    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  vga_controller_inst/clk_divider/counter_reg[31]/Q
                         net (fo=2, routed)           0.127     1.798    vga_controller_inst/clk_divider/counter[31]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  vga_controller_inst/clk_divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.908    vga_controller_inst/clk_divider/data0[31]
    SLICE_X46Y49         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     2.022    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[31]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.134     1.642    vga_controller_inst/clk_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.299ns (72.019%)  route 0.116ns (27.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.559     1.506    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.116     1.763    vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.921 r  vga_controller_inst/clk_divider/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.921    vga_controller_inst/clk_divider/data0[1]
    SLICE_X46Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     2.020    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[1]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.134     1.653    vga_controller_inst/clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.313ns (72.932%)  route 0.116ns (27.068%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.559     1.506    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.116     1.763    vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.935 r  vga_controller_inst/clk_divider/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.935    vga_controller_inst/clk_divider/data0[3]
    SLICE_X46Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     2.020    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[3]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.134     1.653    vga_controller_inst/clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.325ns (73.668%)  route 0.116ns (26.332%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.559     1.506    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.116     1.763    vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.947 r  vga_controller_inst/clk_divider/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.947    vga_controller_inst/clk_divider/data0[2]
    SLICE_X46Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     2.020    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[2]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.134     1.653    vga_controller_inst/clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.507    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  vga_controller_inst/clk_divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.796    vga_controller_inst/clk_divider/counter[11]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  vga_controller_inst/clk_divider/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.942    vga_controller_inst/clk_divider/data0[12]
    SLICE_X46Y44         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     2.021    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[12]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.134     1.641    vga_controller_inst/clk_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga_controller_inst/clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/clk_divider/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.507    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  vga_controller_inst/clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.125     1.796    vga_controller_inst/clk_divider/counter[19]
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  vga_controller_inst/clk_divider/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.942    vga_controller_inst/clk_divider/data0[20]
    SLICE_X46Y46         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     2.021    vga_controller_inst/clk_divider/CLK_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  vga_controller_inst/clk_divider/counter_reg[20]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.134     1.641    vga_controller_inst/clk_divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   cube_screen_vertices_reg[7][0][9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X99Y97   cube_screen_vertices_reg[7][0][9]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24   point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y8    point_on_segment_i[2].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y127  point_on_segment_i[0].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X91Y96   point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X95Y29   point_on_segment_i[2].point_on_segment_j/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y24   point_on_segment_i[1].point_on_segment_j/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X91Y96   point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y111  point_on_segment_i[3].point_on_segment_k/on_segment_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X99Y97   cube_screen_vertices_reg[7][0][9]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X95Y29   point_on_segment_i[2].point_on_segment_j/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   vga_controller_inst/clk_divider/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   vga_controller_inst/clk_divider/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   vga_controller_inst/clk_divider/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   vga_controller_inst/clk_divider/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   vga_controller_inst/clk_divider/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X91Y96   point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   vga_controller_inst/clk_divider/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   vga_controller_inst/clk_divider/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   vga_controller_inst/clk_divider/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   vga_controller_inst/clk_divider/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   vga_controller_inst/clk_divider/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   vga_controller_inst/clk_divider/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   vga_controller_inst/clk_divider/counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   vga_controller_inst/clk_divider/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   vga_controller_inst/clk_divider/counter_reg[29]/C



