// Seed: 4143649602
module module_0;
  if (1) assign id_1 = 1;
  else bit id_2, id_3;
  integer id_4 (
      .id_0(1 ^ 1),
      .id_1((-1)),
      .id_2(1),
      .id_3(id_2)
  );
  id_5 :
  assert property (@(posedge id_1 == 1) ~-1 | 1) begin : LABEL_0
    id_3 <= id_3;
  end
endmodule
module module_1 (
    input wand id_0
);
  always id_2 = -1 * 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    output supply1 id_2,
    input tri0 id_3,
    output logic id_4,
    output tri0 id_5,
    output supply1 id_6,
    input supply0 id_7
);
  wire id_9;
  wire id_10, id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  initial id_4 <= 1;
endmodule
