# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "../../../../project_1.srcs/sim_1/imports/imports" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" \
"../../../../../instr_decoder.v" \
"../../../../../softMC_pcie_app.v" \
"../../../../../pipe_reg.v" \
"../../../../../instr_dispatcher.v" \
"../../../../../read_capturer.v" \
"../../../../../maint_handler.v" \
"../../../../../maint_ctrl.v" \
"../../../../../iseq_dispatcher.v" \
"../../../../../instr_receiver.v" \
"../../../../../autoref_config.v" \
"../../../../../softMC.v" \
"../../../../../softMC_top.v" \

sv xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "../../../../project_1.srcs/sim_1/imports/imports" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" \

verilog xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "../../../../project_1.srcs/sim_1/imports/imports" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/new/xdma_app.v" \
"../../../../project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" \
"../../../../project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" \
"../../../../project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_common.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_common_wrapper.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" \
"../../../../project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" \

sv xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "../../../../project_1.srcs/sim_1/imports/imports" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" \
"../../../../project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" \
"../../../../project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" \
"../../../../project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" \
"../../../../project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv" \

verilog xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "../../../../project_1.srcs/sim_1/imports/imports" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" \

sv xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "../../../../project_1.srcs/sim_1/imports/imports" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" \

verilog xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "../../../../project_1.srcs/sim_1/imports/imports" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" \

sv xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "../../../../project_1.srcs/sim_1/imports/imports" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../tb_softMC_top.v" \
"../../../../project_1.srcs/sim_1/imports/imports/arch_package.sv" \
"../../../../project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" \
"../../../../project_1.srcs/sim_1/imports/imports/proj_package.sv" \
"../../../../project_1.srcs/sim_1/imports/imports/ddr4_model.sv" \
"../../../../project_1.srcs/sim_1/imports/imports/interface.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
