// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA512_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.748750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=3,HLS_SYN_FF=1985,HLS_SYN_LUT=6761,HLS_VERSION=2018_2}" *)

module HTA512_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 46'd1;
parameter    ap_ST_fsm_state2 = 46'd2;
parameter    ap_ST_fsm_state3 = 46'd4;
parameter    ap_ST_fsm_state4 = 46'd8;
parameter    ap_ST_fsm_state5 = 46'd16;
parameter    ap_ST_fsm_state6 = 46'd32;
parameter    ap_ST_fsm_state7 = 46'd64;
parameter    ap_ST_fsm_state8 = 46'd128;
parameter    ap_ST_fsm_state9 = 46'd256;
parameter    ap_ST_fsm_state10 = 46'd512;
parameter    ap_ST_fsm_state11 = 46'd1024;
parameter    ap_ST_fsm_state12 = 46'd2048;
parameter    ap_ST_fsm_state13 = 46'd4096;
parameter    ap_ST_fsm_state14 = 46'd8192;
parameter    ap_ST_fsm_state15 = 46'd16384;
parameter    ap_ST_fsm_state16 = 46'd32768;
parameter    ap_ST_fsm_state17 = 46'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 46'd131072;
parameter    ap_ST_fsm_state20 = 46'd262144;
parameter    ap_ST_fsm_state21 = 46'd524288;
parameter    ap_ST_fsm_state22 = 46'd1048576;
parameter    ap_ST_fsm_state23 = 46'd2097152;
parameter    ap_ST_fsm_state24 = 46'd4194304;
parameter    ap_ST_fsm_state25 = 46'd8388608;
parameter    ap_ST_fsm_state26 = 46'd16777216;
parameter    ap_ST_fsm_state27 = 46'd33554432;
parameter    ap_ST_fsm_state28 = 46'd67108864;
parameter    ap_ST_fsm_state29 = 46'd134217728;
parameter    ap_ST_fsm_state30 = 46'd268435456;
parameter    ap_ST_fsm_state31 = 46'd536870912;
parameter    ap_ST_fsm_state32 = 46'd1073741824;
parameter    ap_ST_fsm_state33 = 46'd2147483648;
parameter    ap_ST_fsm_state34 = 46'd4294967296;
parameter    ap_ST_fsm_state35 = 46'd8589934592;
parameter    ap_ST_fsm_state36 = 46'd17179869184;
parameter    ap_ST_fsm_state37 = 46'd34359738368;
parameter    ap_ST_fsm_state38 = 46'd68719476736;
parameter    ap_ST_fsm_state39 = 46'd137438953472;
parameter    ap_ST_fsm_state40 = 46'd274877906944;
parameter    ap_ST_fsm_state41 = 46'd549755813888;
parameter    ap_ST_fsm_state42 = 46'd1099511627776;
parameter    ap_ST_fsm_state43 = 46'd2199023255552;
parameter    ap_ST_fsm_state44 = 46'd4398046511104;
parameter    ap_ST_fsm_state45 = 46'd8796093022208;
parameter    ap_ST_fsm_state46 = 46'd17592186044416;
parameter    ap_ST_fsm_state47 = 46'd35184372088832;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [45:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [15:0] group_tree_V_1_d0;
wire   [15:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [15:0] group_tree_V_0_d0;
wire   [15:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
wire   [5:0] hash_V_address0;
reg    hash_V_ce0;
wire   [5:0] hash_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [8:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [8:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_q0;
reg   [4:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [14:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state31;
wire   [0:0] tmp_24_fu_2189_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
reg   [3:0] p_03418_2_in_reg_986;
reg   [63:0] p_03422_1_in_reg_995;
reg   [12:0] p_03394_1_in_in_reg_1004;
reg   [63:0] p_03366_3_reg_1013;
wire   [7:0] op_V_assign_log_2_64bit_fu_1166_ap_return;
reg   [7:0] reg_1054;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state31_io;
reg   [4:0] reg_1262;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state34;
wire   [15:0] size_V_fu_1276_p1;
reg   [15:0] size_V_reg_3168;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1280_p1;
reg   [15:0] free_target_V_reg_3173;
reg   [15:0] p_Result_7_fu_1290_p4;
reg   [15:0] p_Result_7_reg_3180;
wire   [0:0] tmp_fu_1300_p2;
reg   [0:0] tmp_reg_3186;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_72_fu_1321_p1;
reg   [0:0] tmp_72_reg_3196;
wire   [63:0] newIndex4_fu_1335_p1;
reg   [63:0] newIndex4_reg_3201;
wire   [0:0] tmp_7_fu_1341_p2;
reg   [0:0] tmp_7_reg_3219;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3233;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_15_fu_1352_p3;
reg   [0:0] tmp_15_reg_3243;
reg   [7:0] addr_tree_map_V_load_reg_3247;
wire   [12:0] loc1_V_10_fu_1360_p1;
reg   [12:0] loc1_V_10_reg_3256;
wire   [10:0] loc1_V_9_cast_cast_fu_1364_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3262;
wire   [63:0] newIndex2_fu_1378_p1;
reg   [63:0] newIndex2_reg_3267;
wire  signed [63:0] tmp_V_fu_1404_p1;
reg  signed [63:0] tmp_V_reg_3288;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_10_fu_1419_p2;
reg   [63:0] tmp_10_reg_3296;
reg   [12:0] p_Result_8_fu_1427_p4;
wire    ap_CS_fsm_state7;
wire   [1:0] rec_bits_V_fu_1445_p1;
wire   [11:0] loc1_V_fu_1449_p4;
reg   [11:0] loc1_V_reg_3311;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1459_p1;
reg   [12:0] loc1_V_11_reg_3316;
wire   [0:0] tmp_92_fu_1463_p1;
reg   [0:0] tmp_92_reg_3321;
wire   [3:0] now1_V_1_fu_1467_p2;
reg   [3:0] now1_V_1_reg_3326;
wire   [0:0] tmp_30_fu_1473_p2;
reg   [0:0] tmp_30_reg_3331;
wire   [63:0] newIndex_fu_1489_p1;
reg   [63:0] newIndex_reg_3335;
wire   [63:0] tmp_40_fu_1537_p2;
reg   [63:0] tmp_40_reg_3351;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_9_fu_1543_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1571_p2;
reg   [12:0] p_Repl2_s_reg_3366;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_11_fu_1577_p2;
reg   [3:0] p_Repl2_11_reg_3372;
wire   [63:0] mask_V_load31_phi_ca_fu_1613_p3;
wire   [0:0] tmp_112_fu_1583_p3;
wire   [1:0] tmp_120_fu_1591_p1;
wire   [63:0] tmp_73_fu_1621_p5;
wire   [63:0] tmp_70_fu_1633_p5;
wire   [63:0] mask_V_load32_phi_ca_fu_1645_p3;
wire   [0:0] tmp_129_fu_1653_p1;
reg   [0:0] tmp_129_reg_3403;
wire   [63:0] newIndex15_fu_1667_p1;
reg   [63:0] newIndex15_reg_3408;
wire   [63:0] r_V_36_fu_1676_p2;
reg   [63:0] r_V_36_reg_3424;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_26_fu_1689_p2;
reg   [63:0] r_V_26_reg_3429;
wire   [31:0] cnt_fu_1695_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] tmp_13_fu_1750_p3;
reg   [12:0] tmp_13_reg_3440;
wire   [12:0] r_V_2_fu_1776_p1;
reg   [12:0] r_V_2_reg_3445;
wire   [12:0] loc_tree_V_6_fu_1788_p2;
reg   [12:0] loc_tree_V_6_reg_3450;
wire    ap_CS_fsm_state15;
wire   [63:0] newIndex6_fu_1818_p1;
reg   [63:0] newIndex6_reg_3455;
wire   [0:0] tmp_67_fu_1824_p1;
reg   [0:0] tmp_67_reg_3476;
wire    ap_CS_fsm_state16;
wire   [15:0] r_V_5_fu_1839_p2;
reg   [15:0] r_V_5_reg_3480;
wire   [63:0] TMP_0_V_2_fu_1845_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_10_fu_1848_p4;
wire   [63:0] r_V_9_cast_fu_1866_p1;
wire   [3:0] now1_V_2_fu_1870_p2;
reg   [3:0] now1_V_2_reg_3501;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1876_p1;
reg   [1:0] rec_bits_V_3_reg_3506;
wire   [0:0] tmp_25_fu_1894_p2;
reg   [0:0] tmp_25_reg_3511;
wire   [63:0] TMP_0_V_3_fu_1934_p2;
reg   [63:0] TMP_0_V_3_reg_3515;
reg   [12:0] p_Result_11_fu_1940_p4;
reg   [12:0] p_Result_11_reg_3521;
wire   [63:0] r_V_8_fu_1953_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] tmp_76_fu_1958_p1;
reg   [15:0] tmp_76_reg_3532;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_1992_p1;
reg   [63:0] newIndex11_reg_3540;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_57_fu_1976_p2;
wire   [63:0] TMP_0_V_8_fu_1998_p1;
wire   [0:0] tmp_104_fu_2015_p1;
reg   [0:0] tmp_104_reg_3561;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_62_fu_2027_p2;
reg   [63:0] tmp_62_reg_3565;
wire   [1:0] rec_bits_V_2_fu_2056_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2060_p2;
wire   [10:0] tmp_66_fu_2076_p1;
wire   [0:0] p_Repl2_5_fu_2084_p2;
reg   [0:0] p_Repl2_5_reg_3587;
wire    ap_CS_fsm_state24;
wire   [63:0] r_V_29_fu_2104_p2;
wire    ap_CS_fsm_state25;
reg   [63:0] p_Result_2_fu_2167_p4;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire   [63:0] tmp_V_1_fu_2183_p2;
reg   [63:0] tmp_V_1_reg_3612;
wire    ap_CS_fsm_state30;
reg   [0:0] tmp_24_reg_3620;
wire   [0:0] grp_fu_1232_p3;
reg   [0:0] tmp_93_reg_3624;
wire   [12:0] r_V_25_fu_2208_p1;
wire   [63:0] TMP_0_V_fu_2217_p2;
wire   [63:0] newIndex8_fu_2249_p1;
reg   [63:0] newIndex8_reg_3648;
wire    ap_CS_fsm_state33;
wire   [0:0] tmp_98_fu_2255_p1;
reg   [0:0] tmp_98_reg_3674;
wire   [15:0] group_tree_V_load_ph_fu_2259_p3;
reg   [15:0] group_tree_V_load_ph_reg_3678;
wire   [15:0] TMP_0_V_1_fu_2283_p2;
reg   [15:0] TMP_0_V_1_reg_3683;
wire   [15:0] this_assign_fu_2295_p2;
reg   [15:0] this_assign_reg_3688;
reg   [15:0] tmp_42_reg_3696;
wire    ap_CS_fsm_state35;
wire   [17:0] r_V_14_fu_2389_p2;
reg   [17:0] r_V_14_reg_3701;
wire    ap_CS_fsm_state36;
wire   [15:0] tmp_54_fu_2395_p2;
reg   [15:0] tmp_54_reg_3706;
wire    ap_CS_fsm_state37;
reg  signed [5:0] hash_V_load_reg_3717;
wire    ap_CS_fsm_state38;
wire   [12:0] new_loc1_V_fu_2445_p2;
reg   [12:0] new_loc1_V_reg_3722;
wire   [63:0] TMP_0_V_1_cast_fu_2451_p1;
reg   [63:0] TMP_0_V_1_cast_reg_3728;
wire   [12:0] r_V_17_fu_2494_p3;
reg   [12:0] r_V_17_reg_3733;
reg   [0:0] tmp_107_reg_3738;
wire    ap_CS_fsm_state40;
wire   [3:0] now1_V_6_fu_2529_p2;
wire   [3:0] now2_V_3_fu_2539_p2;
wire   [63:0] newIndex13_fu_2582_p1;
reg   [63:0] newIndex13_reg_3786;
wire   [0:0] tmp_122_fu_2588_p3;
reg   [0:0] tmp_122_reg_3802;
wire    ap_CS_fsm_state41;
wire   [0:0] op2_assign_8_fu_2602_p2;
reg   [0:0] op2_assign_8_reg_3806;
wire   [0:0] tmp_69_fu_2608_p2;
reg   [0:0] tmp_69_reg_3811;
wire   [63:0] rhs_V_5_fu_2728_p2;
reg   [63:0] rhs_V_5_reg_3815;
wire   [63:0] newIndex17_fu_2744_p1;
reg   [63:0] newIndex17_reg_3821;
wire   [0:0] tmp_83_fu_2750_p2;
reg   [0:0] tmp_83_reg_3837;
wire   [0:0] tmp_141_fu_2756_p1;
reg   [0:0] tmp_141_reg_3841;
wire   [63:0] newIndex23_fu_2770_p1;
reg   [63:0] newIndex23_reg_3846;
wire   [3:0] now1_V_5_fu_2879_p2;
wire    ap_CS_fsm_state42;
wire   [3:0] now2_V_1_fu_2888_p2;
wire   [13:0] p_11_cast1_fu_3006_p2;
reg   [13:0] p_11_cast1_reg_3878;
wire    ap_CS_fsm_state45;
wire   [5:0] p_11_cast2_fu_3012_p2;
reg   [5:0] p_11_cast2_reg_3883;
wire   [1:0] p_11_cast_fu_3018_p2;
reg   [1:0] p_11_cast_reg_3888;
wire   [63:0] newIndex19_fu_3040_p1;
reg   [63:0] newIndex19_reg_3896;
wire    ap_CS_fsm_state46;
wire   [0:0] tmp_78_fu_3024_p2;
wire   [63:0] newIndex21_fu_3061_p1;
reg   [63:0] newIndex21_reg_3906;
wire   [2:0] now2_V_s_fu_3066_p2;
reg   [2:0] now2_V_s_reg_3916;
wire   [0:0] p_Repl2_8_fu_3072_p2;
reg   [0:0] p_Repl2_8_reg_3921;
wire   [0:0] p_Repl2_9_fu_3086_p2;
reg   [0:0] p_Repl2_9_reg_3926;
wire   [0:0] p_Repl2_10_fu_3101_p2;
reg   [0:0] p_Repl2_10_reg_3931;
wire   [7:0] tmp_82_fu_3142_p1;
wire    ap_CS_fsm_state47;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    op_V_assign_log_2_64bit_fu_1166_ap_ready;
reg   [3:0] ap_phi_mux_p_5_phi_fu_849_p34;
reg   [3:0] p_5_reg_845;
wire   [0:0] tmp_s_fu_1306_p2;
wire   [15:0] p_4_fu_1316_p2;
reg   [12:0] p_03406_8_in_reg_903;
wire   [0:0] tmp_61_fu_1565_p2;
reg   [3:0] p_03418_1_in_reg_912;
reg   [1:0] p_Val2_3_reg_921;
reg   [3:0] p_03414_2_in_reg_933;
reg   [12:0] p_03398_3_in_reg_942;
reg   [63:0] TMP_0_V_4_reg_951;
reg   [31:0] op2_assign_3_reg_961;
reg   [63:0] mask_V_load_phi_reg_973;
reg   [3:0] ap_phi_mux_p_03418_2_in_phi_fu_989_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03422_1_in_phi_fu_998_p4;
reg   [12:0] ap_phi_mux_p_03394_1_in_in_phi_fu_1007_p4;
reg   [63:0] ap_phi_mux_p_03366_3_phi_fu_1016_p4;
reg   [10:0] p_Val2_11_reg_1023;
reg   [3:0] p_03418_3_reg_1033;
reg   [1:0] p_Val2_2_reg_1045;
reg   [63:0] rhs_V_3_reg_1066;
reg   [63:0] storemerge_reg_1077;
reg   [63:0] buddy_tree_V_load_1_s_reg_1087;
reg   [5:0] ap_phi_mux_p_7_phi_fu_1100_p4;
reg   [5:0] p_7_reg_1096;
reg   [12:0] ap_phi_mux_p_8_phi_fu_1110_p4;
reg   [12:0] p_8_reg_1107;
reg   [63:0] ap_phi_mux_p_9_phi_fu_1119_p4;
reg   [63:0] p_9_reg_1116;
reg   [3:0] p_2_reg_1125;
reg   [3:0] p_3_reg_1135;
reg   [7:0] p_03406_5_in_reg_1145;
reg   [2:0] p_03414_1_reg_1155;
wire   [63:0] tmp_5_fu_1347_p1;
wire   [63:0] tmp_19_fu_1390_p1;
wire   [0:0] tmp_71_fu_1408_p1;
wire   [63:0] tmp_21_fu_1804_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_604_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_612_p3;
wire   [63:0] tmp_39_fu_2243_p1;
wire  signed [63:0] tmp_10_i_fu_2399_p1;
wire   [63:0] tmp_64_fu_2523_p1;
wire   [63:0] tmp_68_fu_2577_p1;
wire   [0:0] tmp_132_fu_2776_p1;
wire   [0:0] tmp_113_fu_2962_p1;
reg   [7:0] cmd_fu_286;
reg   [31:0] cnt_1_fu_290;
wire   [31:0] cnt_2_fu_2801_p2;
reg   [63:0] rhs_V_2_fu_294;
wire    ap_CS_fsm_state44;
reg   [12:0] loc2_V_fu_298;
wire   [12:0] loc2_V_2_cast_fu_2553_p1;
wire   [12:0] loc2_V_2_fu_2795_p2;
reg   [12:0] loc1_V_7_fu_302;
wire   [12:0] loc1_V_8_cast_fu_2535_p1;
wire   [12:0] loc1_V_9_fu_2860_p1;
wire   [31:0] output_addr_V_fu_2212_p1;
wire   [31:0] output_addr_V_1_fu_2502_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] r_V_27_fu_2090_p2;
reg   [63:0] p_Result_s_fu_2114_p4;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_55_fu_2229_p2;
wire   [63:0] r_V_31_fu_2788_p2;
reg   [63:0] p_Result_6_fu_2835_p4;
wire    ap_CS_fsm_state43;
wire   [63:0] r_V_22_fu_2897_p2;
wire   [63:0] r_V_24_fu_2911_p2;
reg   [63:0] p_Result_3_fu_2922_p4;
reg   [63:0] p_Result_5_fu_2942_p4;
reg   [63:0] tmp_138_fu_3121_p4;
wire   [63:0] r_V_28_fu_2097_p2;
reg   [63:0] p_Result_1_fu_2140_p4;
wire   [63:0] tmp_63_fu_2512_p2;
wire   [63:0] r_V_23_fu_2904_p2;
reg   [63:0] p_Result_4_fu_2932_p4;
reg   [63:0] tmp_139_fu_3150_p4;
wire   [15:0] p_1_fu_2998_p2;
wire   [15:0] tmp_size_V_fu_1284_p2;
wire   [15:0] p_s_fu_1311_p2;
wire   [2:0] newIndex3_fu_1325_p4;
wire   [2:0] newIndex1_fu_1368_p4;
wire   [3:0] r_V_3_fu_1384_p2;
wire   [31:0] tmp_9_fu_1395_p1;
wire   [31:0] op2_assign_9_fu_1398_p2;
wire   [63:0] buddy_tree_V_load_ph_fu_1411_p3;
wire   [63:0] tmp_26_fu_1436_p1;
wire   [63:0] r_V_fu_1440_p2;
wire   [2:0] newIndex9_fu_1479_p4;
wire   [0:0] tmp_94_fu_1495_p3;
wire   [0:0] tmp_97_fu_1503_p1;
wire   [0:0] tmp_35_fu_1507_p2;
wire   [31:0] tmp_36_fu_1513_p1;
wire   [31:0] tmp_37_fu_1517_p1;
wire   [31:0] op2_assign_1_fu_1520_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_1530_p3;
wire  signed [63:0] tmp_38_fu_1526_p1;
wire   [63:0] tmp_60_fu_1552_p1;
wire   [63:0] r_V_20_fu_1556_p2;
wire   [1:0] rec_bits_V_1_fu_1561_p1;
wire   [0:0] tmp_121_fu_1605_p3;
wire   [1:0] tmp_73_fu_1621_p4;
wire   [1:0] tmp_70_fu_1633_p4;
wire   [2:0] newIndex14_fu_1657_p4;
wire   [63:0] tmp_77_fu_1673_p1;
wire   [63:0] lhs_V_4_fu_1682_p3;
wire  signed [3:0] r_V_37_fu_1701_p2;
wire   [3:0] tmp_8_fu_1721_p2;
wire   [31:0] tmp_6_fu_1718_p1;
wire  signed [31:0] tmp_16_cast_fu_1727_p1;
wire  signed [15:0] tmp_14_cast_fu_1714_p1;
wire   [31:0] tmp_11_fu_1731_p2;
wire   [15:0] tmp_12_fu_1737_p2;
wire   [0:0] tmp_16_fu_1706_p3;
wire   [12:0] tmp_27_fu_1742_p1;
wire   [12:0] tmp_33_fu_1746_p1;
wire   [3:0] tmp_14_fu_1761_p2;
wire   [15:0] tmp_25_cast_fu_1758_p1;
wire   [15:0] tmp_31_cast_fu_1766_p1;
wire   [15:0] tmp_17_fu_1770_p2;
wire   [12:0] tmp_18_fu_1780_p2;
wire   [12:0] tmp_20_fu_1784_p1;
wire   [13:0] lhs_V_1_cast_fu_1794_p1;
wire   [13:0] r_V_4_fu_1798_p2;
wire   [6:0] newIndex5_fu_1809_p4;
wire  signed [15:0] rhs_V_3_cast_fu_1835_p1;
wire   [15:0] lhs_V_fu_1827_p3;
wire   [15:0] tmp_47_cast_fu_1857_p1;
wire   [15:0] r_V_7_fu_1861_p2;
wire   [0:0] tmp_74_fu_1880_p3;
wire   [0:0] tmp_23_fu_1888_p2;
wire   [11:0] p_03394_1_in_fu_1900_p4;
wire   [12:0] tmp_28_fu_1910_p1;
wire   [12:0] loc_tree_V_7_fu_1914_p2;
wire   [31:0] tmp_31_fu_1920_p1;
wire   [31:0] op2_assign_s_fu_1924_p2;
wire  signed [63:0] tmp_32_fu_1930_p1;
wire   [63:0] tmp_34_fu_1950_p1;
wire   [0:0] tmp_56_fu_1964_p2;
wire   [0:0] not_s_fu_1970_p2;
wire   [2:0] newIndex10_fu_1982_p4;
wire   [31:0] tmp_58_fu_2001_p1;
wire   [31:0] op2_assign_2_fu_2005_p2;
wire   [63:0] buddy_tree_V_load_6_s_fu_2019_p3;
wire  signed [63:0] tmp_59_fu_2011_p1;
wire   [12:0] p_Val2_16_cast_fu_2033_p1;
reg   [12:0] p_Result_12_fu_2037_p4;
wire   [63:0] tmp_65_fu_2047_p1;
wire   [63:0] r_V_21_fu_2051_p2;
wire   [9:0] tmp_110_fu_2066_p4;
wire   [1:0] tmp_123_fu_2080_p1;
wire   [31:0] i_assign_fu_2110_p1;
wire   [3:0] tmp_125_fu_2124_p4;
wire   [0:0] p_Repl2_6_fu_2134_p2;
wire   [7:0] tmp_127_fu_2151_p4;
wire   [0:0] p_Repl2_7_fu_2161_p2;
wire   [63:0] tmp_22_fu_2177_p2;
wire   [3:0] grp_fu_1240_p2;
wire   [17:0] tmp_41_cast_fu_2198_p1;
wire   [17:0] tmp_40_cast_fu_2194_p1;
wire   [17:0] tmp_46_fu_2202_p2;
wire   [63:0] buddy_tree_V_load_3_s_fu_2222_p3;
wire   [3:0] r_V_6_fu_2237_p2;
wire   [6:0] grp_fu_1246_p4;
wire   [15:0] tmp_99_fu_2267_p1;
wire   [15:0] r_V_33_fu_2271_p2;
wire   [15:0] tmp_41_fu_2277_p2;
wire   [15:0] tmp22_fu_2289_p2;
wire   [15:0] r_V_s_fu_2304_p1;
wire   [47:0] r_V_s_fu_2304_p2;
wire   [16:0] lhs_V_6_cast_fu_2320_p1;
wire   [16:0] rhs_V_4_cast_fu_2323_p1;
wire   [16:0] r_V_9_fu_2326_p2;
wire   [10:0] tmp_i_fu_2332_p4;
wire   [15:0] r_V_10_fu_2346_p3;
wire   [12:0] r_V_11_fu_2354_p3;
wire   [16:0] lhs_V_7_cast_fu_2362_p1;
wire   [16:0] rhs_V_5_cast_fu_2366_p1;
wire   [16:0] r_V_12_fu_2370_p2;
wire   [16:0] tmp_43_fu_2342_p1;
wire   [16:0] r_V_13_fu_2376_p2;
wire   [17:0] lhs_V_17_cast_fu_2382_p1;
wire   [17:0] rhs_V_7_cast_fu_2385_p1;
wire  signed [5:0] hash_V_load_cast_fu_2403_p0;
wire  signed [7:0] hash_V_load_cast_fu_2403_p1;
wire   [3:0] tmp_44_fu_2415_p2;
wire   [15:0] tmp_61_cast_fu_2411_p1;
wire   [15:0] tmp_68_cast_fu_2421_p1;
wire   [15:0] tmp_45_fu_2425_p2;
wire   [12:0] r_V_16_fu_2431_p1;
wire   [12:0] loc_tree_V_fu_2407_p1;
wire   [12:0] tmp_48_fu_2439_p2;
wire   [12:0] tmp_47_fu_2435_p1;
wire  signed [3:0] tmp_101_fu_2454_p1;
wire  signed [3:0] tmp_49_fu_2462_p0;
wire  signed [3:0] tmp_51_fu_2469_p1;
wire   [3:0] tmp_51_fu_2469_p2;
wire  signed [12:0] tmp_79_cast_fu_2475_p1;
wire   [31:0] tmp_50_fu_2466_p1;
wire  signed [31:0] tmp_49_fu_2462_p1;
wire   [31:0] tmp_53_fu_2484_p2;
wire   [0:0] tmp_101_fu_2454_p3;
wire   [12:0] tmp_52_fu_2479_p2;
wire   [12:0] tmp_102_fu_2490_p1;
wire   [63:0] op2_assign_fu_2507_p2;
wire   [8:0] loc2_V_3_fu_2545_p3;
wire  signed [7:0] p_7_cast_fu_2519_p1;
wire   [0:0] rev_fu_2596_p2;
wire   [0:0] tmp_131_fu_2628_p3;
wire   [1:0] tmp_79_fu_2644_p4;
wire   [1:0] tmp_80_fu_2656_p4;
wire   [1:0] tmp_130_fu_2614_p1;
wire   [0:0] sel_tmp_fu_2676_p2;
wire   [63:0] tmp_79_fu_2644_p5;
wire   [63:0] mask_V_load_119_phi_s_fu_2636_p3;
wire   [0:0] sel_tmp2_fu_2690_p2;
wire   [63:0] tmp_80_fu_2656_p5;
wire   [63:0] sel_tmp1_fu_2682_p3;
wire   [0:0] sel_tmp4_fu_2704_p2;
wire   [63:0] mask_V_load_118_phi_s_fu_2668_p3;
wire   [63:0] sel_tmp3_fu_2696_p3;
wire   [63:0] mask_V_load_1_phi_fu_2710_p3;
wire   [63:0] tmp_81_fu_2718_p1;
wire   [63:0] r_V_30_fu_2722_p2;
wire   [2:0] newIndex16_fu_2734_p4;
wire   [2:0] newIndex22_fu_2760_p4;
wire   [63:0] lhs_V_8_fu_2780_p3;
wire   [63:0] p_Val2_18_fu_2828_p3;
wire   [31:0] i_assign_3_fu_2824_p1;
wire   [11:0] loc1_V_6_fu_2850_p4;
wire   [0:0] op2_assign_7_fu_2869_p2;
wire   [3:0] tmp_84_fu_2875_p1;
wire   [3:0] tmp_85_fu_2885_p1;
wire   [31:0] i_assign_1_fu_2918_p1;
wire  signed [14:0] rhs_i_i_fu_2952_p2;
wire   [15:0] group_tree_V_load_3_s_fu_2966_p3;
wire  signed [15:0] rhs_i_i_cast_fu_2958_p1;
wire   [13:0] tmp_119_fu_2994_p1;
wire   [13:0] tmp_118_fu_2990_p1;
wire   [5:0] tmp_117_fu_2986_p1;
wire   [5:0] tmp_116_fu_2982_p1;
wire   [1:0] tmp_115_fu_2978_p1;
wire   [1:0] tmp_114_fu_2974_p1;
wire   [1:0] newIndex18_fu_3030_p4;
wire   [2:0] now2_V_fu_3045_p2;
wire   [1:0] newIndex20_fu_3051_p4;
wire   [3:0] tmp_134_fu_3077_p4;
wire   [7:0] tmp_136_fu_3092_p4;
wire   [6:0] loc1_V_s_fu_3107_p4;
wire   [31:0] i_assign_2_fu_3117_p1;
wire   [5:0] loc1_V_7_1_fu_3132_p4;
wire   [31:0] i_assign_2_1_fu_3146_p1;
reg   [45:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [47:0] r_V_s_fu_2304_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 46'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA512_theta_groubkb #(
    .DataWidth( 16 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA512_theta_groubkb #(
    .DataWidth( 16 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA512_theta_groudEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA512_theta_hash_V #(
    .DataWidth( 6 ),
    .AddressRange( 37 ),
    .AddressWidth( 6 ))
hash_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hash_V_address0),
    .ce0(hash_V_ce0),
    .q0(hash_V_q0)
);

HTA512_theta_shifeOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA512_theta_buddfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA512_theta_buddg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA512_theta_addrhbi #(
    .DataWidth( 4 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_5_reg_845),
    .q0(addr_layer_map_V_q0)
);

HTA512_theta_addribs #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(reg_1054),
    .q0(addr_tree_map_V_q0)
);

HTA512_theta_markjbC #(
    .DataWidth( 15 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit op_V_assign_log_2_64bit_fu_1166(
    .ap_ready(op_V_assign_log_2_64bit_fu_1166_ap_ready),
    .tmp_V(tmp_V_1_reg_3612),
    .ap_return(op_V_assign_log_2_64bit_fu_1166_ap_return)
);

HTA512_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA512_theta_mux_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_73_fu_1621_p4),
    .dout(tmp_73_fu_1621_p5)
);

HTA512_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA512_theta_mux_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_70_fu_1633_p4),
    .dout(tmp_70_fu_1633_p5)
);

HTA512_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA512_theta_mux_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_79_fu_2644_p4),
    .dout(tmp_79_fu_2644_p5)
);

HTA512_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA512_theta_mux_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_80_fu_2656_p4),
    .dout(tmp_80_fu_2656_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2189_p2 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2189_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state39)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_4_reg_951 <= r_V_36_reg_3424;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1565_p2 == 1'd0) | (tmp_30_reg_3331 == 1'd1)))) begin
        TMP_0_V_4_reg_951 <= tmp_V_reg_3288;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_load_1_s_reg_1087 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_load_1_s_reg_1087 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_286 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_286 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_122_reg_3802 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1))) begin
        cnt_1_fu_290 <= cnt_2_fu_2801_p2;
    end else if (((grp_fu_1232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        cnt_1_fu_290 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_83_reg_3837 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1))) begin
                loc1_V_7_fu_302[6 : 0] <= loc1_V_9_fu_2860_p1[6 : 0];
    end else if (((grp_fu_1232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                loc1_V_7_fu_302[6 : 0] <= loc1_V_8_cast_fu_2535_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_122_reg_3802 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1))) begin
                loc2_V_fu_298[12 : 1] <= loc2_V_2_fu_2795_p2[12 : 1];
    end else if (((grp_fu_1232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                loc2_V_fu_298[12 : 1] <= loc2_V_2_cast_fu_2553_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_112_fu_1583_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_120_fu_1591_p1 == 2'd3)) begin
            mask_V_load_phi_reg_973 <= mask_V_load32_phi_ca_fu_1645_p3;
        end else if ((tmp_120_fu_1591_p1 == 2'd2)) begin
            mask_V_load_phi_reg_973 <= mask_V_load31_phi_ca_fu_1613_p3;
        end else if ((tmp_120_fu_1591_p1 == 2'd1)) begin
            mask_V_load_phi_reg_973 <= tmp_73_fu_1621_p5;
        end else if ((tmp_120_fu_1591_p1 == 2'd0)) begin
            mask_V_load_phi_reg_973 <= tmp_70_fu_1633_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        op2_assign_3_reg_961 <= cnt_fu_1695_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1565_p2 == 1'd0) | (tmp_30_reg_3331 == 1'd1)))) begin
        op2_assign_3_reg_961 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3511 == 1'd1))) begin
        p_03366_3_reg_1013 <= TMP_0_V_3_reg_3515;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03366_3_reg_1013 <= TMP_0_V_2_fu_1845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3511 == 1'd1))) begin
        p_03394_1_in_in_reg_1004 <= p_Result_11_reg_3521;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03394_1_in_in_reg_1004 <= p_Result_10_fu_1848_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03398_3_in_reg_942 <= p_Repl2_s_reg_3366;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1565_p2 == 1'd0) | (tmp_30_reg_3331 == 1'd1)))) begin
        p_03398_3_in_reg_942 <= loc1_V_10_reg_3256;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        p_03406_5_in_reg_1145 <= reg_1054;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_03406_5_in_reg_1145 <= tmp_82_fu_3142_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_3331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_61_fu_1565_p2 == 1'd1))) begin
        p_03406_8_in_reg_903 <= p_Result_9_fu_1543_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03406_8_in_reg_903 <= p_Result_8_fu_1427_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        p_03414_1_reg_1155 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_03414_1_reg_1155 <= now2_V_s_reg_3916;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03414_2_in_reg_933 <= p_Repl2_11_reg_3372;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1565_p2 == 1'd0) | (tmp_30_reg_3331 == 1'd1)))) begin
        p_03414_2_in_reg_933 <= ans_V_reg_3233;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_3331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_61_fu_1565_p2 == 1'd1))) begin
        p_03418_1_in_reg_912 <= now1_V_1_reg_3326;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03418_1_in_reg_912 <= ans_V_reg_3233;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3511 == 1'd1))) begin
        p_03418_2_in_reg_986 <= now1_V_2_reg_3501;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03418_2_in_reg_986 <= ans_V_reg_3233;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03418_3_reg_1033 <= now1_V_3_fu_2060_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03418_3_reg_1033 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3511 == 1'd1))) begin
        p_03422_1_in_reg_995 <= r_V_8_fu_1953_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03422_1_in_reg_995 <= r_V_9_cast_fu_1866_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1))) begin
        p_2_reg_1125 <= now1_V_5_fu_2879_p2;
    end else if (((grp_fu_1232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        p_2_reg_1125 <= now1_V_6_fu_2529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1))) begin
        p_3_reg_1135 <= now2_V_1_fu_2888_p2;
    end else if (((grp_fu_1232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        p_3_reg_1135 <= now2_V_3_fu_2539_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1306_p2 == 1'd1) & (tmp_fu_1300_p2 == 1'd1)) | (~(p_4_fu_1316_p2 == 16'd32768) & ~(p_4_fu_1316_p2 == 16'd16384) & ~(p_4_fu_1316_p2 == 16'd8192) & ~(p_4_fu_1316_p2 == 16'd4096) & ~(p_4_fu_1316_p2 == 16'd2048) & ~(p_4_fu_1316_p2 == 16'd1024) & ~(p_4_fu_1316_p2 == 16'd512) & ~(p_4_fu_1316_p2 == 16'd256) & ~(p_4_fu_1316_p2 == 16'd128) & ~(p_4_fu_1316_p2 == 16'd64) & ~(p_4_fu_1316_p2 == 16'd32) & ~(p_4_fu_1316_p2 == 16'd16) & ~(p_4_fu_1316_p2 == 16'd8) & ~(p_4_fu_1316_p2 == 16'd4) & ~(p_4_fu_1316_p2 == 16'd2) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1)))) begin
        p_5_reg_845 <= 4'd10;
    end else if (((p_4_fu_1316_p2 == 16'd32768) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd9;
    end else if (((p_4_fu_1316_p2 == 16'd16384) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd8;
    end else if (((p_4_fu_1316_p2 == 16'd8192) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd7;
    end else if (((p_4_fu_1316_p2 == 16'd4096) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd6;
    end else if (((p_4_fu_1316_p2 == 16'd2048) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd5;
    end else if (((p_4_fu_1316_p2 == 16'd1024) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd4;
    end else if (((p_4_fu_1316_p2 == 16'd512) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd3;
    end else if (((p_4_fu_1316_p2 == 16'd256) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd2;
    end else if (((p_4_fu_1316_p2 == 16'd128) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd1;
    end else if (((p_4_fu_1316_p2 == 16'd64) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd0;
    end else if (((p_4_fu_1316_p2 == 16'd32) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd15;
    end else if (((p_4_fu_1316_p2 == 16'd16) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd14;
    end else if (((p_4_fu_1316_p2 == 16'd8) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd13;
    end else if (((p_4_fu_1316_p2 == 16'd4) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd12;
    end else if (((p_4_fu_1316_p2 == 16'd2) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        p_5_reg_845 <= 4'd11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        p_7_reg_1096 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state40) & (tmp_93_reg_3624 == 1'd1))) begin
        p_7_reg_1096 <= hash_V_load_reg_3717;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        p_8_reg_1107 <= r_V_25_fu_2208_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) & (tmp_93_reg_3624 == 1'd1))) begin
        p_8_reg_1107 <= r_V_17_reg_3733;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        p_9_reg_1116 <= TMP_0_V_fu_2217_p2;
    end else if (((1'b1 == ap_CS_fsm_state40) & (tmp_93_reg_3624 == 1'd1))) begin
        p_9_reg_1116 <= TMP_0_V_1_cast_reg_3728;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_11_reg_1023[7 : 0] <= tmp_66_fu_2076_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_11_reg_1023[7 : 0] <= loc1_V_9_cast_cast_reg_3262[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_1045 <= rec_bits_V_2_fu_2056_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_1045 <= rec_bits_V_3_reg_3506;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_3331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_61_fu_1565_p2 == 1'd1))) begin
        p_Val2_3_reg_921 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_921 <= rec_bits_V_fu_1445_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_112_fu_1583_p3 == 1'd1))) begin
        reg_1054 <= 8'd0;
    end else if (((tmp_57_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        reg_1054 <= addr_tree_map_V_load_reg_3247;
    end else if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31))) begin
        reg_1054 <= op_V_assign_log_2_64bit_fu_1166_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_122_reg_3802 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1))) begin
        rhs_V_2_fu_294 <= rhs_V_5_reg_3815;
    end else if (((grp_fu_1232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        rhs_V_2_fu_294 <= ap_phi_mux_p_9_phi_fu_1119_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_112_fu_1583_p3 == 1'd1))) begin
        rhs_V_3_reg_1066 <= TMP_0_V_4_reg_951;
    end else if (((tmp_57_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        rhs_V_3_reg_1066 <= TMP_0_V_8_fu_1998_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        storemerge_reg_1077 <= p_Result_2_fu_2167_p4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        storemerge_reg_1077 <= r_V_29_fu_2104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        TMP_0_V_1_cast_reg_3728[15 : 0] <= TMP_0_V_1_cast_fu_2451_p1[15 : 0];
        r_V_17_reg_3733 <= r_V_17_fu_2494_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        TMP_0_V_1_reg_3683 <= TMP_0_V_1_fu_2283_p2;
        group_tree_V_load_ph_reg_3678 <= group_tree_V_load_ph_fu_2259_p3;
        this_assign_reg_3688 <= this_assign_fu_2295_p2;
        tmp_98_reg_3674 <= tmp_98_fu_2255_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_fu_1894_p2 == 1'd1))) begin
        TMP_0_V_3_reg_3515 <= TMP_0_V_3_fu_1934_p2;
        p_Result_11_reg_3521 <= p_Result_11_fu_1940_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3247 <= addr_tree_map_V_q0;
        ans_V_reg_3233 <= addr_layer_map_V_q0;
        loc1_V_10_reg_3256[7 : 0] <= loc1_V_10_fu_1360_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3262[7 : 0] <= loc1_V_9_cast_cast_fu_1364_p1[7 : 0];
        tmp_15_reg_3243 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3173 <= free_target_V_fu_1280_p1;
        p_Result_7_reg_3180 <= p_Result_7_fu_1290_p4;
        size_V_reg_3168 <= size_V_fu_1276_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        hash_V_load_reg_3717 <= hash_V_q0;
        new_loc1_V_reg_3722 <= new_loc1_V_fu_2445_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3316[11 : 0] <= loc1_V_11_fu_1459_p1[11 : 0];
        loc1_V_reg_3311 <= {{p_03406_8_in_reg_903[12:1]}};
        now1_V_1_reg_3326 <= now1_V_1_fu_1467_p2;
        tmp_30_reg_3331 <= tmp_30_fu_1473_p2;
        tmp_92_reg_3321 <= tmp_92_fu_1463_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_tree_V_6_reg_3450 <= loc_tree_V_6_fu_1788_p2;
        newIndex6_reg_3455[6 : 0] <= newIndex6_fu_1818_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_57_fu_1976_p2 == 1'd1))) begin
        newIndex11_reg_3540[2 : 0] <= newIndex11_fu_1992_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (grp_fu_1232_p3 == 1'd1))) begin
        newIndex13_reg_3786[6 : 0] <= newIndex13_fu_2582_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_112_fu_1583_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3408[2 : 0] <= newIndex15_fu_1667_p1[2 : 0];
        tmp_129_reg_3403 <= tmp_129_fu_1653_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_122_fu_2588_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state41) & (tmp_69_fu_2608_p2 == 1'd1))) begin
        newIndex17_reg_3821[2 : 0] <= newIndex17_fu_2744_p1[2 : 0];
        rhs_V_5_reg_3815 <= rhs_V_5_fu_2728_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_78_fu_3024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        newIndex19_reg_3896[1 : 0] <= newIndex19_fu_3040_p1[1 : 0];
        newIndex21_reg_3906[1 : 0] <= newIndex21_fu_3061_p1[1 : 0];
        now2_V_s_reg_3916 <= now2_V_s_fu_3066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_83_fu_2750_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41) & (tmp_69_fu_2608_p2 == 1'd1))) begin
        newIndex23_reg_3846[2 : 0] <= newIndex23_fu_2770_p1[2 : 0];
        tmp_141_reg_3841 <= tmp_141_fu_2756_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_1352_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        newIndex2_reg_3267[2 : 0] <= newIndex2_fu_1378_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        newIndex4_reg_3201[2 : 0] <= newIndex4_fu_1335_p1[2 : 0];
        tmp_72_reg_3196 <= tmp_72_fu_1321_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        newIndex8_reg_3648[6 : 0] <= newIndex8_fu_2249_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_fu_1473_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3335[2 : 0] <= newIndex_fu_1489_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3501 <= now1_V_2_fu_1870_p2;
        rec_bits_V_3_reg_3506 <= rec_bits_V_3_fu_1876_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        op2_assign_8_reg_3806 <= op2_assign_8_fu_2602_p2;
        tmp_122_reg_3802 <= p_2_reg_1125[32'd3];
        tmp_69_reg_3811 <= tmp_69_fu_2608_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        p_11_cast1_reg_3878 <= p_11_cast1_fu_3006_p2;
        p_11_cast2_reg_3883 <= p_11_cast2_fu_3012_p2;
        p_11_cast_reg_3888 <= p_11_cast_fu_3018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (tmp_78_fu_3024_p2 == 1'd1))) begin
        p_Repl2_10_reg_3931 <= p_Repl2_10_fu_3101_p2;
        p_Repl2_8_reg_3921 <= p_Repl2_8_fu_3072_p2;
        p_Repl2_9_reg_3926 <= p_Repl2_9_fu_3086_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_11_reg_3372 <= p_Repl2_11_fu_1577_p2;
        p_Repl2_s_reg_3366[12 : 1] <= p_Repl2_s_fu_1571_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3243 == 1'd1))) begin
        p_Repl2_5_reg_3587 <= p_Repl2_5_fu_2084_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        r_V_14_reg_3701 <= r_V_14_fu_2389_p2;
        tmp_54_reg_3706 <= tmp_54_fu_2395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_26_reg_3429 <= r_V_26_fu_1689_p2;
        r_V_36_reg_3424 <= r_V_36_fu_1676_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_2_reg_3445 <= r_V_2_fu_1776_p1;
        tmp_13_reg_3440 <= tmp_13_fu_1750_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_5_reg_3480 <= r_V_5_fu_1839_p2;
        tmp_67_reg_3476 <= tmp_67_fu_1824_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1262 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_104_reg_3561 <= tmp_104_fu_2015_p1;
        tmp_62_reg_3565 <= tmp_62_fu_2027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        tmp_107_reg_3738 <= p_5_reg_845[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_10_reg_3296 <= tmp_10_fu_1419_p2;
        tmp_V_reg_3288 <= tmp_V_fu_1404_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31))) begin
        tmp_24_reg_3620 <= tmp_24_fu_2189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_25_reg_3511 <= tmp_25_fu_1894_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_40_reg_3351 <= tmp_40_fu_1537_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tmp_42_reg_3696 <= {{r_V_s_fu_2304_p2[47:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_76_reg_3532 <= tmp_76_fu_1958_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_7_reg_3219 <= tmp_7_fu_1341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (tmp_69_fu_2608_p2 == 1'd1))) begin
        tmp_83_reg_3837 <= tmp_83_fu_2750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2189_p2 == 1'd0))) begin
        tmp_93_reg_3624 <= p_5_reg_845[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_V_1_reg_3612 <= tmp_V_1_fu_2183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_3186 <= tmp_fu_1300_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        addr_layer_map_V_address0 = tmp_64_fu_2523_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_5_fu_1347_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        addr_tree_map_V_address0 = tmp_64_fu_2523_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_5_fu_1347_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        alloc_addr = output_addr_V_1_fu_2502_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        alloc_addr = output_addr_V_fu_2212_p1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2189_p2 == 1'd1))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2189_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state32)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state39)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2189_p2 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_25_fu_1894_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3511 == 1'd1))) begin
        ap_phi_mux_p_03366_3_phi_fu_1016_p4 = TMP_0_V_3_reg_3515;
    end else begin
        ap_phi_mux_p_03366_3_phi_fu_1016_p4 = p_03366_3_reg_1013;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3511 == 1'd1))) begin
        ap_phi_mux_p_03394_1_in_in_phi_fu_1007_p4 = p_Result_11_reg_3521;
    end else begin
        ap_phi_mux_p_03394_1_in_in_phi_fu_1007_p4 = p_03394_1_in_in_reg_1004;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3511 == 1'd1))) begin
        ap_phi_mux_p_03418_2_in_phi_fu_989_p4 = now1_V_2_reg_3501;
    end else begin
        ap_phi_mux_p_03418_2_in_phi_fu_989_p4 = p_03418_2_in_reg_986;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3511 == 1'd1))) begin
        ap_phi_mux_p_03422_1_in_phi_fu_998_p4 = r_V_8_fu_1953_p2;
    end else begin
        ap_phi_mux_p_03422_1_in_phi_fu_998_p4 = p_03422_1_in_reg_995;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1306_p2 == 1'd1) & (tmp_fu_1300_p2 == 1'd1)) | (~(p_4_fu_1316_p2 == 16'd32768) & ~(p_4_fu_1316_p2 == 16'd16384) & ~(p_4_fu_1316_p2 == 16'd8192) & ~(p_4_fu_1316_p2 == 16'd4096) & ~(p_4_fu_1316_p2 == 16'd2048) & ~(p_4_fu_1316_p2 == 16'd1024) & ~(p_4_fu_1316_p2 == 16'd512) & ~(p_4_fu_1316_p2 == 16'd256) & ~(p_4_fu_1316_p2 == 16'd128) & ~(p_4_fu_1316_p2 == 16'd64) & ~(p_4_fu_1316_p2 == 16'd32) & ~(p_4_fu_1316_p2 == 16'd16) & ~(p_4_fu_1316_p2 == 16'd8) & ~(p_4_fu_1316_p2 == 16'd4) & ~(p_4_fu_1316_p2 == 16'd2) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1)))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd10;
    end else if (((p_4_fu_1316_p2 == 16'd32768) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd9;
    end else if (((p_4_fu_1316_p2 == 16'd16384) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd8;
    end else if (((p_4_fu_1316_p2 == 16'd8192) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd7;
    end else if (((p_4_fu_1316_p2 == 16'd4096) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd6;
    end else if (((p_4_fu_1316_p2 == 16'd2048) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd5;
    end else if (((p_4_fu_1316_p2 == 16'd1024) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd4;
    end else if (((p_4_fu_1316_p2 == 16'd512) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd3;
    end else if (((p_4_fu_1316_p2 == 16'd256) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd2;
    end else if (((p_4_fu_1316_p2 == 16'd128) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd1;
    end else if (((p_4_fu_1316_p2 == 16'd64) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd0;
    end else if (((p_4_fu_1316_p2 == 16'd32) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd15;
    end else if (((p_4_fu_1316_p2 == 16'd16) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd14;
    end else if (((p_4_fu_1316_p2 == 16'd8) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd13;
    end else if (((p_4_fu_1316_p2 == 16'd4) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd12;
    end else if (((p_4_fu_1316_p2 == 16'd2) & (tmp_s_fu_1306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 4'd11;
    end else begin
        ap_phi_mux_p_5_phi_fu_849_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) & (tmp_93_reg_3624 == 1'd1))) begin
        ap_phi_mux_p_7_phi_fu_1100_p4 = hash_V_load_reg_3717;
    end else begin
        ap_phi_mux_p_7_phi_fu_1100_p4 = p_7_reg_1096;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) & (tmp_93_reg_3624 == 1'd1))) begin
        ap_phi_mux_p_8_phi_fu_1110_p4 = r_V_17_reg_3733;
    end else begin
        ap_phi_mux_p_8_phi_fu_1110_p4 = p_8_reg_1107;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) & (tmp_93_reg_3624 == 1'd1))) begin
        ap_phi_mux_p_9_phi_fu_1119_p4 = TMP_0_V_1_cast_reg_3728;
    end else begin
        ap_phi_mux_p_9_phi_fu_1119_p4 = p_9_reg_1116;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state43) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_0_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3846;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_address0 = newIndex23_fu_2770_p1;
    end else if ((((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3243 == 1'd1)) | ((tmp_15_reg_3243 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address0 = newIndex11_reg_3540;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_0_address0 = newIndex11_fu_1992_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3408;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1667_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3335;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1489_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3267;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1378_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_1335_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_3896;
    end else if (((tmp_78_fu_3024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        buddy_tree_V_0_address1 = newIndex19_fu_3040_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3821;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_address1 = newIndex17_fu_2744_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buddy_tree_V_0_address1 = buddy_tree_V_0_addr_6_gep_fu_604_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_0_address1 = newIndex4_reg_3201;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state46) & (tmp_78_fu_3024_p2 == 1'd1)) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3243 == 1'd1)) | ((tmp_15_reg_3243 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        buddy_tree_V_0_address1 = 3'd5;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3243 == 1'd1)) | ((tmp_15_reg_3243 == 1'd0) & (1'b1 == ap_CS_fsm_state24)) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state46) & (tmp_78_fu_3024_p2 == 1'd1)) | ((tmp_78_fu_3024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3243 == 1'd1)) | ((tmp_15_reg_3243 == 1'd0) & (1'b1 == ap_CS_fsm_state24)) | ((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1))) begin
        buddy_tree_V_0_d0 = p_Result_5_fu_2942_p4;
    end else if (((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1))) begin
        buddy_tree_V_0_d0 = r_V_24_fu_2911_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_d0 = p_Result_6_fu_2835_p4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d0 = tmp_62_reg_3565;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_26_reg_3429;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_40_reg_3351;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_d0 = tmp_10_fu_1419_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        buddy_tree_V_0_d1 = tmp_138_fu_3121_p4;
    end else if (((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1))) begin
        buddy_tree_V_0_d1 = p_Result_3_fu_2922_p4;
    end else if (((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1))) begin
        buddy_tree_V_0_d1 = r_V_22_fu_2897_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_d1 = r_V_31_fu_2788_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buddy_tree_V_0_d1 = tmp_55_fu_2229_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_0_d1 = storemerge_reg_1077;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_0_d1 = p_Result_s_fu_2114_p4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_d1 = r_V_27_fu_2090_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_141_reg_3841 == 1'd0) & (tmp_83_reg_3837 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1)) | ((tmp_104_reg_3561 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_129_reg_3403 == 1'd1)) | ((tmp_30_reg_3331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_92_reg_3321 == 1'd1)) | ((tmp_71_fu_1408_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | ((tmp_122_reg_3802 == 1'd0) & (tmp_132_fu_2776_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1)) | ((tmp_72_reg_3196 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == ap_CS_fsm_state27) & (tmp_7_reg_3219 == 1'd1)) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_3846;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_2744_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        buddy_tree_V_1_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buddy_tree_V_1_address0 = buddy_tree_V_1_addr_6_gep_fu_612_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_1_address0 = newIndex4_reg_3201;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3243 == 1'd1)) | ((tmp_15_reg_3243 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        buddy_tree_V_1_address0 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3540;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_address0 = newIndex11_fu_1992_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3408;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1667_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3335;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1489_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3267;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1378_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_1335_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_3906;
    end else if (((tmp_78_fu_3024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        buddy_tree_V_1_address1 = newIndex21_fu_3061_p1;
    end else if (((1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state46) & (tmp_78_fu_3024_p2 == 1'd1)) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_1_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_address1 = newIndex17_reg_3821;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2770_p1;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3243 == 1'd1)) | ((tmp_15_reg_3243 == 1'd0) & (1'b1 == ap_CS_fsm_state24)) | ((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state46) & (tmp_78_fu_3024_p2 == 1'd1)) | ((tmp_78_fu_3024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_d0 = p_Result_6_fu_2835_p4;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        buddy_tree_V_1_d0 = tmp_63_fu_2512_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buddy_tree_V_1_d0 = tmp_55_fu_2229_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_1_d0 = p_Result_1_fu_2140_p4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_1_d0 = r_V_28_fu_2097_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_62_reg_3565;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_26_reg_3429;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_40_reg_3351;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_d0 = tmp_10_fu_1419_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        buddy_tree_V_1_d1 = tmp_139_fu_3150_p4;
    end else if (((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1))) begin
        buddy_tree_V_1_d1 = p_Result_4_fu_2932_p4;
    end else if (((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1))) begin
        buddy_tree_V_1_d1 = r_V_23_fu_2904_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_d1 = r_V_31_fu_2788_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | ((tmp_83_reg_3837 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_141_reg_3841 == 1'd1) & (tmp_69_reg_3811 == 1'd1)) | ((1'b1 == ap_CS_fsm_state40) & (tmp_93_reg_3624 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (tmp_104_reg_3561 == 1'd1)) | ((tmp_129_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_30_reg_3331 == 1'd0) & (tmp_92_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_71_fu_1408_p1 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32) & (tmp_72_reg_3196 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | ((tmp_122_reg_3802 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_69_reg_3811 == 1'd1) & (tmp_132_fu_2776_p1 == 1'd1)) | ((tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_107_reg_3738 == 1'd1) & (tmp_reg_3186 == 1'd1)) | ((tmp_107_reg_3738 == 1'd0) & (tmp_24_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (tmp_reg_3186 == 1'd1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        group_tree_V_0_address0 = newIndex13_reg_3786;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_address0 = newIndex13_fu_2582_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_0_address0 = newIndex8_reg_3648;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_address0 = newIndex8_fu_2249_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex6_reg_3455;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex6_fu_1818_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        group_tree_V_0_d0 = p_1_fu_2998_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_0_d0 = tmp_54_reg_3706;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_76_fu_1958_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_113_fu_2962_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | ((tmp_67_reg_3476 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_98_reg_3674 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        group_tree_V_1_address0 = newIndex13_reg_3786;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_address0 = newIndex13_fu_2582_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_1_address0 = newIndex8_reg_3648;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_address0 = newIndex8_fu_2249_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex6_reg_3455;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex6_fu_1818_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        group_tree_V_1_d0 = p_1_fu_2998_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_1_d0 = tmp_54_reg_3706;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_76_fu_1958_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (tmp_113_fu_2962_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_67_reg_3476 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39) & (tmp_98_reg_3674 == 1'd1)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        hash_V_ce0 = 1'b1;
    end else begin
        hash_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        mark_mask_V_address0 = tmp_68_fu_2577_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_21_fu_1804_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        shift_constant_V_address0 = tmp_39_fu_2243_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_constant_V_address0 = tmp_19_fu_1390_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state5))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_72_fu_1321_p1 == 1'd1) & (tmp_fu_1300_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if (((tmp_72_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1300_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_7_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_15_fu_1352_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_30_fu_1473_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1565_p2 == 1'd0) | (tmp_30_reg_3331 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_112_fu_1583_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_25_fu_1894_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_25_fu_1894_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_57_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3243 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2189_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (grp_fu_1232_p3 == 1'd1) & (tmp_24_fu_2189_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((grp_fu_1232_p3 == 1'd0) & (1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2189_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((grp_fu_1232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (tmp_69_fu_2608_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((tmp_78_fu_3024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_1_cast_fu_2451_p1 = TMP_0_V_1_reg_3683;

assign TMP_0_V_1_fu_2283_p2 = (tmp_41_fu_2277_p2 & r_V_33_fu_2271_p2);

assign TMP_0_V_2_fu_1845_p1 = r_V_5_reg_3480;

assign TMP_0_V_3_fu_1934_p2 = (tmp_32_fu_1930_p1 | ap_phi_mux_p_03366_3_phi_fu_1016_p4);

assign TMP_0_V_8_fu_1998_p1 = tmp_76_reg_3532;

assign TMP_0_V_fu_2217_p2 = (tmp_V_1_reg_3612 ^ 64'd18446744073709551615);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state31_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_24_fu_2189_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_604_p3 = newIndex4_reg_3201;

assign buddy_tree_V_1_addr_6_gep_fu_612_p3 = newIndex4_reg_3201;

assign buddy_tree_V_load_2_s_fu_1530_p3 = ((tmp_92_reg_3321[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_3_s_fu_2222_p3 = ((tmp_72_reg_3196[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q1);

assign buddy_tree_V_load_6_s_fu_2019_p3 = ((tmp_104_fu_2015_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_ph_fu_1411_p3 = ((tmp_71_fu_1408_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2801_p2 = (32'd1 + cnt_1_fu_290);

assign cnt_fu_1695_p2 = (op2_assign_3_reg_961 + 32'd1);

assign free_target_V_fu_1280_p1 = alloc_free_target[15:0];

assign group_tree_V_load_3_s_fu_2966_p3 = ((tmp_113_fu_2962_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_ph_fu_2259_p3 = ((tmp_98_fu_2255_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_39_fu_2243_p1;

assign grp_fu_1232_p3 = p_5_reg_845[32'd3];

assign grp_fu_1240_p2 = ($signed(4'd10) - $signed(p_5_reg_845));

assign grp_fu_1246_p4 = {{reg_1054[7:1]}};

assign hash_V_address0 = tmp_10_i_fu_2399_p1;

assign hash_V_load_cast_fu_2403_p0 = hash_V_q0;

assign hash_V_load_cast_fu_2403_p1 = hash_V_load_cast_fu_2403_p0;

assign i_assign_1_fu_2918_p1 = reg_1054;

assign i_assign_2_1_fu_3146_p1 = loc1_V_7_1_fu_3132_p4;

assign i_assign_2_fu_3117_p1 = loc1_V_s_fu_3107_p4;

assign i_assign_3_fu_2824_p1 = loc1_V_7_fu_302;

assign i_assign_fu_2110_p1 = reg_1054;

assign lhs_V_17_cast_fu_2382_p1 = this_assign_reg_3688;

assign lhs_V_1_cast_fu_1794_p1 = loc_tree_V_6_fu_1788_p2;

assign lhs_V_4_fu_1682_p3 = ((tmp_129_reg_3403[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_6_cast_fu_2320_p1 = tmp_42_reg_3696;

assign lhs_V_7_cast_fu_2362_p1 = r_V_10_fu_2346_p3;

assign lhs_V_8_fu_2780_p3 = ((tmp_132_fu_2776_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q1);

assign lhs_V_fu_1827_p3 = ((tmp_67_fu_1824_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign loc1_V_10_fu_1360_p1 = addr_tree_map_V_q0;

assign loc1_V_11_fu_1459_p1 = loc1_V_fu_1449_p4;

assign loc1_V_6_fu_2850_p4 = {{loc1_V_7_fu_302[12:1]}};

assign loc1_V_7_1_fu_3132_p4 = {{p_03406_5_in_reg_1145[7:2]}};

assign loc1_V_8_cast_fu_2535_p1 = grp_fu_1246_p4;

assign loc1_V_9_cast_cast_fu_1364_p1 = addr_tree_map_V_q0;

assign loc1_V_9_fu_2860_p1 = loc1_V_6_fu_2850_p4;

assign loc1_V_fu_1449_p4 = {{p_03406_8_in_reg_903[12:1]}};

assign loc1_V_s_fu_3107_p4 = {{p_03406_5_in_reg_1145[7:1]}};

assign loc2_V_2_cast_fu_2553_p1 = loc2_V_3_fu_2545_p3;

assign loc2_V_2_fu_2795_p2 = loc2_V_fu_298 << 13'd1;

assign loc2_V_3_fu_2545_p3 = {{reg_1054}, {1'd0}};

assign loc_tree_V_6_fu_1788_p2 = (tmp_18_fu_1780_p2 + tmp_20_fu_1784_p1);

assign loc_tree_V_7_fu_1914_p2 = ($signed(tmp_28_fu_1910_p1) + $signed(13'd8191));

assign loc_tree_V_fu_2407_p1 = $unsigned(hash_V_load_cast_fu_2403_p1);

assign mask_V_load31_phi_ca_fu_1613_p3 = ((tmp_121_fu_1605_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load32_phi_ca_fu_1645_p3 = ((tmp_121_fu_1605_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_118_phi_s_fu_2668_p3 = ((tmp_131_fu_2628_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_119_phi_s_fu_2636_p3 = ((tmp_131_fu_2628_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2710_p3 = ((sel_tmp4_fu_2704_p2[0:0] === 1'b1) ? mask_V_load_118_phi_s_fu_2668_p3 : sel_tmp3_fu_2696_p3);

assign newIndex10_fu_1982_p4 = {{p_03418_3_reg_1033[3:1]}};

assign newIndex11_fu_1992_p1 = newIndex10_fu_1982_p4;

assign newIndex13_fu_2582_p1 = grp_fu_1246_p4;

assign newIndex14_fu_1657_p4 = {{p_Repl2_11_fu_1577_p2[3:1]}};

assign newIndex15_fu_1667_p1 = newIndex14_fu_1657_p4;

assign newIndex16_fu_2734_p4 = {{p_2_reg_1125[3:1]}};

assign newIndex17_fu_2744_p1 = newIndex16_fu_2734_p4;

assign newIndex18_fu_3030_p4 = {{p_03414_1_reg_1155[2:1]}};

assign newIndex19_fu_3040_p1 = newIndex18_fu_3030_p4;

assign newIndex1_fu_1368_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_3051_p4 = {{now2_V_fu_3045_p2[2:1]}};

assign newIndex21_fu_3061_p1 = newIndex20_fu_3051_p4;

assign newIndex22_fu_2760_p4 = {{p_3_reg_1135[3:1]}};

assign newIndex23_fu_2770_p1 = newIndex22_fu_2760_p4;

assign newIndex2_fu_1378_p1 = newIndex1_fu_1368_p4;

assign newIndex3_fu_1325_p4 = {{ap_phi_mux_p_5_phi_fu_849_p34[3:1]}};

assign newIndex4_fu_1335_p1 = newIndex3_fu_1325_p4;

assign newIndex5_fu_1809_p4 = {{addr_tree_map_V_load_reg_3247[7:1]}};

assign newIndex6_fu_1818_p1 = newIndex5_fu_1809_p4;

assign newIndex8_fu_2249_p1 = grp_fu_1246_p4;

assign newIndex9_fu_1479_p4 = {{now1_V_1_fu_1467_p2[3:1]}};

assign newIndex_fu_1489_p1 = newIndex9_fu_1479_p4;

assign new_loc1_V_fu_2445_p2 = (tmp_48_fu_2439_p2 - tmp_47_fu_2435_p1);

assign not_s_fu_1970_p2 = ((p_03418_3_reg_1033 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1467_p2 = ($signed(4'd15) + $signed(p_03418_1_in_reg_912));

assign now1_V_2_fu_1870_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03418_2_in_phi_fu_989_p4));

assign now1_V_3_fu_2060_p2 = ($signed(4'd15) + $signed(p_03418_3_reg_1033));

assign now1_V_5_fu_2879_p2 = (tmp_84_fu_2875_p1 + p_2_reg_1125);

assign now1_V_6_fu_2529_p2 = (p_5_reg_845 + 4'd1);

assign now2_V_1_fu_2888_p2 = (p_3_reg_1135 - tmp_85_fu_2885_p1);

assign now2_V_3_fu_2539_p2 = ($signed(p_5_reg_845) + $signed(4'd15));

assign now2_V_fu_3045_p2 = ($signed(p_03414_1_reg_1155) + $signed(3'd7));

assign now2_V_s_fu_3066_p2 = ($signed(p_03414_1_reg_1155) + $signed(3'd6));

assign op2_assign_1_fu_1520_p2 = tmp_36_fu_1513_p1 << tmp_37_fu_1517_p1;

assign op2_assign_2_fu_2005_p2 = 32'd1 << tmp_58_fu_2001_p1;

assign op2_assign_7_fu_2869_p2 = ((p_2_reg_1125 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_2602_p2 = ((p_3_reg_1135 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_9_fu_1398_p2 = 32'd1 << tmp_9_fu_1395_p1;

assign op2_assign_fu_2507_p2 = (tmp_V_1_reg_3612 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_1924_p2 = 32'd1 << tmp_31_fu_1920_p1;

assign output_addr_V_1_fu_2502_p1 = r_V_17_fu_2494_p3;

assign output_addr_V_fu_2212_p1 = r_V_25_fu_2208_p1;

assign p_03394_1_in_fu_1900_p4 = {{ap_phi_mux_p_03394_1_in_in_phi_fu_1007_p4[12:1]}};

assign p_11_cast1_fu_3006_p2 = (tmp_119_fu_2994_p1 & tmp_118_fu_2990_p1);

assign p_11_cast2_fu_3012_p2 = (tmp_117_fu_2986_p1 & tmp_116_fu_2982_p1);

assign p_11_cast_fu_3018_p2 = (tmp_115_fu_2978_p1 & tmp_114_fu_2974_p1);

assign p_1_fu_2998_p2 = (rhs_i_i_cast_fu_2958_p1 & group_tree_V_load_3_s_fu_2966_p3);

assign p_4_fu_1316_p2 = (p_s_fu_1311_p2 & p_Result_7_reg_3180);

assign p_7_cast_fu_2519_p1 = $signed(ap_phi_mux_p_7_phi_fu_1100_p4);

assign p_Repl2_10_fu_3101_p2 = ((tmp_136_fu_3092_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_11_fu_1577_p2 = (4'd1 + p_03414_2_in_reg_933);

assign p_Repl2_5_fu_2084_p2 = ((tmp_123_fu_2080_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2134_p2 = ((tmp_125_fu_2124_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_2161_p2 = ((tmp_127_fu_2151_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_3072_p2 = ((p_11_cast_reg_3888 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_3086_p2 = ((tmp_134_fu_3077_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_s_fu_1571_p2 = p_03398_3_in_reg_942 << 13'd1;

always @ (*) begin
    p_Result_10_fu_1848_p4 = loc_tree_V_6_reg_3450;
    p_Result_10_fu_1848_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_11_fu_1940_p4 = loc_tree_V_7_fu_1914_p2;
    p_Result_11_fu_1940_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_12_fu_2037_p4 = p_Val2_16_cast_fu_2033_p1;
    p_Result_12_fu_2037_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_1_fu_2140_p4 = buddy_tree_V_1_q0;
    p_Result_1_fu_2140_p4[i_assign_fu_2110_p1] = |(p_Repl2_6_fu_2134_p2);
end

always @ (*) begin
    p_Result_2_fu_2167_p4 = buddy_tree_V_0_q1;
    p_Result_2_fu_2167_p4[i_assign_fu_2110_p1] = |(p_Repl2_7_fu_2161_p2);
end

always @ (*) begin
    p_Result_3_fu_2922_p4 = buddy_tree_V_0_q1;
    p_Result_3_fu_2922_p4[i_assign_1_fu_2918_p1] = |(p_Repl2_8_reg_3921);
end

always @ (*) begin
    p_Result_4_fu_2932_p4 = buddy_tree_V_1_q1;
    p_Result_4_fu_2932_p4[i_assign_1_fu_2918_p1] = |(p_Repl2_9_reg_3926);
end

always @ (*) begin
    p_Result_5_fu_2942_p4 = buddy_tree_V_0_q0;
    p_Result_5_fu_2942_p4[i_assign_1_fu_2918_p1] = |(p_Repl2_10_reg_3931);
end

always @ (*) begin
    p_Result_6_fu_2835_p4 = p_Val2_18_fu_2828_p3;
    p_Result_6_fu_2835_p4[i_assign_3_fu_2824_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1284_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_7_fu_1290_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_7_fu_1290_p4[ap_tvar_int_0] = tmp_size_V_fu_1284_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_8_fu_1427_p4 = loc1_V_10_reg_3256;
    p_Result_8_fu_1427_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_9_fu_1543_p4 = loc1_V_11_reg_3316;
    p_Result_9_fu_1543_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_2114_p4 = buddy_tree_V_0_q0;
    p_Result_s_fu_2114_p4[i_assign_fu_2110_p1] = |(p_Repl2_5_reg_3587);
end

assign p_Val2_16_cast_fu_2033_p1 = p_Val2_11_reg_1023;

assign p_Val2_18_fu_2828_p3 = ((tmp_141_reg_3841[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q0);

assign p_s_fu_1311_p2 = (16'd0 - p_Result_7_reg_3180);

assign r_V_10_fu_2346_p3 = {{tmp_i_fu_2332_p4}, {5'd0}};

assign r_V_11_fu_2354_p3 = {{tmp_i_fu_2332_p4}, {2'd0}};

assign r_V_12_fu_2370_p2 = (lhs_V_7_cast_fu_2362_p1 + rhs_V_5_cast_fu_2366_p1);

assign r_V_13_fu_2376_p2 = (r_V_12_fu_2370_p2 + tmp_43_fu_2342_p1);

assign r_V_14_fu_2389_p2 = (lhs_V_17_cast_fu_2382_p1 - rhs_V_7_cast_fu_2385_p1);

assign r_V_16_fu_2431_p1 = tmp_45_fu_2425_p2[12:0];

assign r_V_17_fu_2494_p3 = ((tmp_101_fu_2454_p3[0:0] === 1'b1) ? tmp_52_fu_2479_p2 : tmp_102_fu_2490_p1);

assign r_V_20_fu_1556_p2 = tmp_40_reg_3351 >> tmp_60_fu_1552_p1;

assign r_V_21_fu_2051_p2 = tmp_62_reg_3565 >> tmp_65_fu_2047_p1;

assign r_V_22_fu_2897_p2 = (rhs_V_2_fu_294 & buddy_tree_V_0_q1);

assign r_V_23_fu_2904_p2 = (rhs_V_2_fu_294 & buddy_tree_V_1_q1);

assign r_V_24_fu_2911_p2 = (rhs_V_2_fu_294 & buddy_tree_V_0_q0);

assign r_V_25_fu_2208_p1 = tmp_46_fu_2202_p2[12:0];

assign r_V_26_fu_1689_p2 = (r_V_36_fu_1676_p2 | lhs_V_4_fu_1682_p3);

assign r_V_27_fu_2090_p2 = (rhs_V_3_reg_1066 | buddy_tree_V_0_q0);

assign r_V_28_fu_2097_p2 = (rhs_V_3_reg_1066 | buddy_tree_V_1_q0);

assign r_V_29_fu_2104_p2 = (rhs_V_3_reg_1066 | buddy_tree_V_0_q1);

assign r_V_2_fu_1776_p1 = tmp_17_fu_1770_p2[12:0];

assign r_V_30_fu_2722_p2 = mask_V_load_1_phi_fu_2710_p3 << tmp_81_fu_2718_p1;

assign r_V_31_fu_2788_p2 = (rhs_V_5_reg_3815 & lhs_V_8_fu_2780_p3);

assign r_V_33_fu_2271_p2 = (tmp_99_fu_2267_p1 & group_tree_V_load_ph_fu_2259_p3);

assign r_V_36_fu_1676_p2 = mask_V_load_phi_reg_973 << tmp_77_fu_1673_p1;

assign r_V_37_fu_1701_p2 = ($signed(4'd10) - $signed(ans_V_reg_3233));

assign r_V_3_fu_1384_p2 = (4'd8 ^ addr_layer_map_V_q0);

assign r_V_4_fu_1798_p2 = (14'd14 + lhs_V_1_cast_fu_1794_p1);

assign r_V_5_fu_1839_p2 = (rhs_V_3_cast_fu_1835_p1 | lhs_V_fu_1827_p3);

assign r_V_6_fu_2237_p2 = (p_5_reg_845 ^ 4'd8);

assign r_V_7_fu_1861_p2 = r_V_5_reg_3480 >> tmp_47_cast_fu_1857_p1;

assign r_V_8_fu_1953_p2 = TMP_0_V_3_reg_3515 >> tmp_34_fu_1950_p1;

assign r_V_9_cast_fu_1866_p1 = r_V_7_fu_1861_p2;

assign r_V_9_fu_2326_p2 = (lhs_V_6_cast_fu_2320_p1 + rhs_V_4_cast_fu_2323_p1);

assign r_V_fu_1440_p2 = tmp_10_reg_3296 >> tmp_26_fu_1436_p1;

assign r_V_s_fu_2304_p1 = r_V_s_fu_2304_p10;

assign r_V_s_fu_2304_p10 = this_assign_reg_3688;

assign r_V_s_fu_2304_p2 = (48'd3134165325 * r_V_s_fu_2304_p1);

assign rec_bits_V_1_fu_1561_p1 = r_V_20_fu_1556_p2[1:0];

assign rec_bits_V_2_fu_2056_p1 = r_V_21_fu_2051_p2[1:0];

assign rec_bits_V_3_fu_1876_p1 = ap_phi_mux_p_03422_1_in_phi_fu_998_p4[1:0];

assign rec_bits_V_fu_1445_p1 = r_V_fu_1440_p2[1:0];

assign rev_fu_2596_p2 = (tmp_122_fu_2588_p3 ^ 1'd1);

assign rhs_V_3_cast_fu_1835_p1 = $signed(mark_mask_V_q0);

assign rhs_V_4_cast_fu_2323_p1 = this_assign_reg_3688;

assign rhs_V_5_cast_fu_2366_p1 = r_V_11_fu_2354_p3;

assign rhs_V_5_fu_2728_p2 = (r_V_30_fu_2722_p2 ^ 64'd18446744073709551615);

assign rhs_V_7_cast_fu_2385_p1 = r_V_13_fu_2376_p2;

assign rhs_i_i_cast_fu_2958_p1 = rhs_i_i_fu_2952_p2;

assign rhs_i_i_fu_2952_p2 = (mark_mask_V_q0 ^ 15'd32767);

assign sel_tmp1_fu_2682_p3 = ((sel_tmp_fu_2676_p2[0:0] === 1'b1) ? tmp_79_fu_2644_p5 : mask_V_load_119_phi_s_fu_2636_p3);

assign sel_tmp2_fu_2690_p2 = ((tmp_130_fu_2614_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2696_p3 = ((sel_tmp2_fu_2690_p2[0:0] === 1'b1) ? tmp_80_fu_2656_p5 : sel_tmp1_fu_2682_p3);

assign sel_tmp4_fu_2704_p2 = ((tmp_130_fu_2614_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2676_p2 = ((tmp_130_fu_2614_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1276_p1 = alloc_size[15:0];

assign this_assign_fu_2295_p2 = (tmp_99_fu_2267_p1 & tmp22_fu_2289_p2);

assign tmp22_fu_2289_p2 = (tmp_41_fu_2277_p2 & group_tree_V_load_ph_fu_2259_p3);

assign tmp_101_fu_2454_p1 = grp_fu_1240_p2;

assign tmp_101_fu_2454_p3 = tmp_101_fu_2454_p1[32'd3];

assign tmp_102_fu_2490_p1 = tmp_53_fu_2484_p2[12:0];

assign tmp_104_fu_2015_p1 = p_03418_3_reg_1033[0:0];

assign tmp_10_fu_1419_p2 = (tmp_V_fu_1404_p1 | buddy_tree_V_load_ph_fu_1411_p3);

assign tmp_10_i_fu_2399_p1 = $signed(r_V_14_reg_3701);

assign tmp_110_fu_2066_p4 = {{p_Val2_11_reg_1023[10:1]}};

assign tmp_112_fu_1583_p3 = p_Repl2_11_fu_1577_p2[32'd3];

assign tmp_113_fu_2962_p1 = reg_1054[0:0];

assign tmp_114_fu_2974_p1 = rhs_i_i_fu_2952_p2[1:0];

assign tmp_115_fu_2978_p1 = group_tree_V_load_3_s_fu_2966_p3[1:0];

assign tmp_116_fu_2982_p1 = rhs_i_i_fu_2952_p2[5:0];

assign tmp_117_fu_2986_p1 = group_tree_V_load_3_s_fu_2966_p3[5:0];

assign tmp_118_fu_2990_p1 = rhs_i_i_fu_2952_p2[13:0];

assign tmp_119_fu_2994_p1 = group_tree_V_load_3_s_fu_2966_p3[13:0];

assign tmp_11_fu_1731_p2 = tmp_6_fu_1718_p1 << tmp_16_cast_fu_1727_p1;

assign tmp_120_fu_1591_p1 = op2_assign_3_reg_961[1:0];

assign tmp_121_fu_1605_p3 = op2_assign_3_reg_961[32'd2];

assign tmp_122_fu_2588_p3 = p_2_reg_1125[32'd3];

assign tmp_123_fu_2080_p1 = rhs_V_3_reg_1066[1:0];

assign tmp_125_fu_2124_p4 = {{rhs_V_3_reg_1066[5:2]}};

assign tmp_127_fu_2151_p4 = {{rhs_V_3_reg_1066[13:6]}};

assign tmp_129_fu_1653_p1 = p_03414_2_in_reg_933[0:0];

assign tmp_12_fu_1737_p2 = free_target_V_reg_3173 >> tmp_14_cast_fu_1714_p1;

assign tmp_130_fu_2614_p1 = cnt_1_fu_290[1:0];

assign tmp_131_fu_2628_p3 = cnt_1_fu_290[32'd2];

assign tmp_132_fu_2776_p1 = p_2_reg_1125[0:0];

assign tmp_134_fu_3077_p4 = {{p_11_cast2_reg_3883[5:2]}};

assign tmp_136_fu_3092_p4 = {{p_11_cast1_reg_3878[13:6]}};

always @ (*) begin
    tmp_138_fu_3121_p4 = buddy_tree_V_0_q1;
    tmp_138_fu_3121_p4[i_assign_2_fu_3117_p1] = |(1'd0);
end

always @ (*) begin
    tmp_139_fu_3150_p4 = buddy_tree_V_1_q1;
    tmp_139_fu_3150_p4[i_assign_2_1_fu_3146_p1] = |(1'd0);
end

assign tmp_13_fu_1750_p3 = ((tmp_16_fu_1706_p3[0:0] === 1'b1) ? tmp_27_fu_1742_p1 : tmp_33_fu_1746_p1);

assign tmp_141_fu_2756_p1 = p_3_reg_1135[0:0];

assign tmp_14_cast_fu_1714_p1 = r_V_37_fu_1701_p2;

assign tmp_14_fu_1761_p2 = ($signed(4'd9) + $signed(ans_V_reg_3233));

assign tmp_15_fu_1352_p3 = addr_layer_map_V_q0[32'd3];

assign tmp_16_cast_fu_1727_p1 = $signed(tmp_8_fu_1721_p2);

assign tmp_16_fu_1706_p3 = r_V_37_fu_1701_p2[32'd3];

assign tmp_17_fu_1770_p2 = tmp_25_cast_fu_1758_p1 << tmp_31_cast_fu_1766_p1;

assign tmp_18_fu_1780_p2 = (tmp_13_reg_3440 - r_V_2_reg_3445);

assign tmp_19_fu_1390_p1 = r_V_3_fu_1384_p2;

assign tmp_20_fu_1784_p1 = reg_1262;

assign tmp_21_fu_1804_p1 = r_V_4_fu_1798_p2;

assign tmp_22_fu_2177_p2 = (64'd0 - buddy_tree_V_load_1_s_reg_1087);

assign tmp_23_fu_1888_p2 = ((rec_bits_V_3_fu_1876_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_24_fu_2189_p2 = ((tmp_V_1_reg_3612 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_25_cast_fu_1758_p1 = addr_tree_map_V_load_reg_3247;

assign tmp_25_fu_1894_p2 = (tmp_74_fu_1880_p3 & tmp_23_fu_1888_p2);

assign tmp_26_fu_1436_p1 = p_Result_8_fu_1427_p4;

assign tmp_27_fu_1742_p1 = tmp_11_fu_1731_p2[12:0];

assign tmp_28_fu_1910_p1 = p_03394_1_in_fu_1900_p4;

assign tmp_30_fu_1473_p2 = ((now1_V_1_fu_1467_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_31_cast_fu_1766_p1 = tmp_14_fu_1761_p2;

assign tmp_31_fu_1920_p1 = loc_tree_V_7_fu_1914_p2;

assign tmp_32_fu_1930_p1 = $signed(op2_assign_s_fu_1924_p2);

assign tmp_33_fu_1746_p1 = tmp_12_fu_1737_p2[12:0];

assign tmp_34_fu_1950_p1 = p_Result_11_reg_3521;

assign tmp_35_fu_1507_p2 = (tmp_97_fu_1503_p1 & tmp_94_fu_1495_p3);

assign tmp_36_fu_1513_p1 = tmp_35_fu_1507_p2;

assign tmp_37_fu_1517_p1 = loc1_V_reg_3311;

assign tmp_38_fu_1526_p1 = $signed(op2_assign_1_fu_1520_p2);

assign tmp_39_fu_2243_p1 = r_V_6_fu_2237_p2;

assign tmp_40_cast_fu_2194_p1 = grp_fu_1240_p2;

assign tmp_40_fu_1537_p2 = (tmp_38_fu_1526_p1 | buddy_tree_V_load_2_s_fu_1530_p3);

assign tmp_41_cast_fu_2198_p1 = reg_1054;

assign tmp_41_fu_2277_p2 = (16'd0 - r_V_33_fu_2271_p2);

assign tmp_43_fu_2342_p1 = tmp_i_fu_2332_p4;

assign tmp_44_fu_2415_p2 = ($signed(4'd9) + $signed(p_5_reg_845));

assign tmp_45_fu_2425_p2 = tmp_61_cast_fu_2411_p1 << tmp_68_cast_fu_2421_p1;

assign tmp_46_fu_2202_p2 = tmp_41_cast_fu_2198_p1 << tmp_40_cast_fu_2194_p1;

assign tmp_47_cast_fu_1857_p1 = p_Result_10_fu_1848_p4;

assign tmp_47_fu_2435_p1 = reg_1262;

assign tmp_48_fu_2439_p2 = (r_V_16_fu_2431_p1 + loc_tree_V_fu_2407_p1);

assign tmp_49_fu_2462_p0 = grp_fu_1240_p2;

assign tmp_49_fu_2462_p1 = tmp_49_fu_2462_p0;

assign tmp_50_fu_2466_p1 = new_loc1_V_reg_3722;

assign tmp_51_fu_2469_p1 = grp_fu_1240_p2;

assign tmp_51_fu_2469_p2 = ($signed(4'd0) - $signed(tmp_51_fu_2469_p1));

assign tmp_52_fu_2479_p2 = new_loc1_V_reg_3722 >> tmp_79_cast_fu_2475_p1;

assign tmp_53_fu_2484_p2 = tmp_50_fu_2466_p1 << tmp_49_fu_2462_p1;

assign tmp_54_fu_2395_p2 = (this_assign_reg_3688 ^ group_tree_V_load_ph_reg_3678);

assign tmp_55_fu_2229_p2 = (buddy_tree_V_load_3_s_fu_2222_p3 & TMP_0_V_fu_2217_p2);

assign tmp_56_fu_1964_p2 = ((p_Val2_2_reg_1045 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_57_fu_1976_p2 = (tmp_56_fu_1964_p2 & not_s_fu_1970_p2);

assign tmp_58_fu_2001_p1 = p_Val2_11_reg_1023;

assign tmp_59_fu_2011_p1 = $signed(op2_assign_2_fu_2005_p2);

assign tmp_5_fu_1347_p1 = free_target_V_reg_3173;

assign tmp_60_fu_1552_p1 = p_Result_9_fu_1543_p4;

assign tmp_61_cast_fu_2411_p1 = reg_1054;

assign tmp_61_fu_1565_p2 = ((rec_bits_V_1_fu_1561_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_62_fu_2027_p2 = (tmp_59_fu_2011_p1 | buddy_tree_V_load_6_s_fu_2019_p3);

assign tmp_63_fu_2512_p2 = (op2_assign_fu_2507_p2 & buddy_tree_V_1_q0);

assign tmp_64_fu_2523_p1 = ap_phi_mux_p_8_phi_fu_1110_p4;

assign tmp_65_fu_2047_p1 = p_Result_12_fu_2037_p4;

assign tmp_66_fu_2076_p1 = tmp_110_fu_2066_p4;

assign tmp_67_fu_1824_p1 = addr_tree_map_V_load_reg_3247[0:0];

assign tmp_68_cast_fu_2421_p1 = tmp_44_fu_2415_p2;

assign tmp_68_fu_2577_p1 = $unsigned(p_7_cast_fu_2519_p1);

assign tmp_69_fu_2608_p2 = (rev_fu_2596_p2 | op2_assign_8_fu_2602_p2);

assign tmp_6_fu_1718_p1 = free_target_V_reg_3173;

assign tmp_70_fu_1633_p4 = {{op2_assign_3_reg_961[3:2]}};

assign tmp_71_fu_1408_p1 = ans_V_reg_3233[0:0];

assign tmp_72_fu_1321_p1 = ap_phi_mux_p_5_phi_fu_849_p34[0:0];

assign tmp_73_fu_1621_p4 = {{op2_assign_3_reg_961[3:2]}};

assign tmp_74_fu_1880_p3 = now1_V_2_fu_1870_p2[32'd3];

assign tmp_76_fu_1958_p1 = p_03366_3_reg_1013[15:0];

assign tmp_77_fu_1673_p1 = p_Repl2_s_reg_3366;

assign tmp_78_fu_3024_p2 = ((p_03414_1_reg_1155 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_79_cast_fu_2475_p1 = $signed(tmp_51_fu_2469_p2);

assign tmp_79_fu_2644_p4 = {{cnt_1_fu_290[3:2]}};

assign tmp_7_fu_1341_p2 = ((cmd_fu_286 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_80_fu_2656_p4 = {{cnt_1_fu_290[3:2]}};

assign tmp_81_fu_2718_p1 = loc2_V_fu_298;

assign tmp_82_fu_3142_p1 = loc1_V_7_1_fu_3132_p4;

assign tmp_83_fu_2750_p2 = ((p_3_reg_1135 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_84_fu_2875_p1 = op2_assign_7_fu_2869_p2;

assign tmp_85_fu_2885_p1 = op2_assign_8_reg_3806;

assign tmp_8_fu_1721_p2 = ($signed(4'd0) - $signed(r_V_37_fu_1701_p2));

assign tmp_92_fu_1463_p1 = p_03418_1_in_reg_912[0:0];

assign tmp_94_fu_1495_p3 = p_Val2_3_reg_921[32'd1];

assign tmp_97_fu_1503_p1 = p_Val2_3_reg_921[0:0];

assign tmp_98_fu_2255_p1 = reg_1054[0:0];

assign tmp_99_fu_2267_p1 = group_tree_mask_V_q0[15:0];

assign tmp_9_fu_1395_p1 = addr_tree_map_V_load_reg_3247;

assign tmp_V_1_fu_2183_p2 = (tmp_22_fu_2177_p2 & buddy_tree_V_load_1_s_reg_1087);

assign tmp_V_fu_1404_p1 = $signed(op2_assign_9_fu_1398_p2);

assign tmp_fu_1300_p2 = ((cmd_fu_286 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_i_fu_2332_p4 = {{r_V_9_fu_2326_p2[16:6]}};

assign tmp_s_fu_1306_p2 = ((size_V_reg_3168 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1284_p2 = ($signed(16'd65535) + $signed(size_V_fu_1276_p1));

always @ (posedge ap_clk) begin
    newIndex4_reg_3201[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3256[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3262[10:8] <= 3'b000;
    newIndex2_reg_3267[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_11_reg_3316[12] <= 1'b0;
    newIndex_reg_3335[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3366[0] <= 1'b0;
    newIndex15_reg_3408[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3455[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3540[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3648[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    TMP_0_V_1_cast_reg_3728[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    newIndex13_reg_3786[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3821[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3846[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_3896[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_3906[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_11_reg_1023[10:8] <= 3'b000;
    loc2_V_fu_298[0] <= 1'b0;
    loc1_V_7_fu_302[12:7] <= 6'b000000;
end

endmodule //HTA512_theta
