-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_TOP_isim_beh.exe" -prj "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_TOP_beh.prj" "work.LR3_TOP" "work.glbl" 
