#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56316f2884a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56316f354260 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fc420a9b018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56316f351ad0_0 .net "clk", 0 0, o0x7fc420a9b018;  0 drivers
o0x7fc420a9b048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56316f354fe0_0 .net "data_address", 31 0, o0x7fc420a9b048;  0 drivers
o0x7fc420a9b078 .functor BUFZ 1, C4<z>; HiZ drive
v0x56316f35a1a0_0 .net "data_read", 0 0, o0x7fc420a9b078;  0 drivers
v0x56316f35a4d0_0 .var "data_readdata", 31 0;
o0x7fc420a9b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56316f35b5e0_0 .net "data_write", 0 0, o0x7fc420a9b0d8;  0 drivers
o0x7fc420a9b108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56316f35d600_0 .net "data_writedata", 31 0, o0x7fc420a9b108;  0 drivers
S_0x56316f32fdc0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fc420a9b258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56316f3749f0_0 .net "instr_address", 31 0, o0x7fc420a9b258;  0 drivers
v0x56316f374af0_0 .var "instr_readdata", 31 0;
S_0x56316f3426b0 .scope module, "sltu_tb" "sltu_tb" 5 1;
 .timescale 0 0;
v0x56316f382c00_0 .net "active", 0 0, L_0x56316f39c480;  1 drivers
v0x56316f382cc0_0 .var "clk", 0 0;
v0x56316f382d60_0 .var "clk_enable", 0 0;
v0x56316f382e50_0 .net "data_address", 31 0, L_0x56316f39ab30;  1 drivers
v0x56316f382ef0_0 .net "data_read", 0 0, L_0x56316f3986b0;  1 drivers
v0x56316f382fe0_0 .var "data_readdata", 31 0;
v0x56316f3830b0_0 .net "data_write", 0 0, L_0x56316f3984d0;  1 drivers
v0x56316f383180_0 .net "data_writedata", 31 0, L_0x56316f39a820;  1 drivers
v0x56316f383250_0 .net "instr_address", 31 0, L_0x56316f39bb10;  1 drivers
v0x56316f3833b0_0 .var "instr_readdata", 31 0;
v0x56316f383450_0 .net "register_v0", 31 0, L_0x56316f39a7b0;  1 drivers
v0x56316f383540_0 .var "reset", 0 0;
S_0x56316f342a80 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x56316f3426b0;
 .timescale 0 0;
v0x56316f374cc0_0 .var "expected", 31 0;
v0x56316f374dc0_0 .var "funct", 5 0;
v0x56316f374ea0_0 .var "i", 4 0;
v0x56316f374f60_0 .var "imm", 15 0;
v0x56316f375040_0 .var "imm_instr", 31 0;
v0x56316f375170_0 .var "opcode", 5 0;
v0x56316f375250_0 .var "r_instr", 31 0;
v0x56316f375330_0 .var "rd", 4 0;
v0x56316f375410_0 .var "rs", 4 0;
v0x56316f3754f0_0 .var "rt", 4 0;
v0x56316f3755d0_0 .var "shamt", 4 0;
v0x56316f3756b0_0 .var "test", 31 0;
E_0x56316f2d0820 .event posedge, v0x56316f377530_0;
S_0x56316f342eb0 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x56316f3426b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56316f3519b0 .functor OR 1, L_0x56316f393eb0, L_0x56316f394130, C4<0>, C4<0>;
L_0x56316f2bd7b0 .functor BUFZ 1, L_0x56316f393910, C4<0>, C4<0>, C4<0>;
L_0x56316f35a3b0 .functor BUFZ 1, L_0x56316f393ab0, C4<0>, C4<0>, C4<0>;
L_0x56316f35b440 .functor BUFZ 1, L_0x56316f393ab0, C4<0>, C4<0>, C4<0>;
L_0x56316f394670 .functor AND 1, L_0x56316f393910, L_0x56316f394970, C4<1>, C4<1>;
L_0x56316f35d4e0 .functor OR 1, L_0x56316f394670, L_0x56316f394550, C4<0>, C4<0>;
L_0x56316f3010c0 .functor OR 1, L_0x56316f35d4e0, L_0x56316f394780, C4<0>, C4<0>;
L_0x56316f394c10 .functor OR 1, L_0x56316f3010c0, L_0x56316f396270, C4<0>, C4<0>;
L_0x56316f394d20 .functor OR 1, L_0x56316f394c10, L_0x56316f3959d0, C4<0>, C4<0>;
L_0x56316f394de0 .functor BUFZ 1, L_0x56316f393bd0, C4<0>, C4<0>, C4<0>;
L_0x56316f3958c0 .functor AND 1, L_0x56316f395330, L_0x56316f395690, C4<1>, C4<1>;
L_0x56316f3959d0 .functor OR 1, L_0x56316f395030, L_0x56316f3958c0, C4<0>, C4<0>;
L_0x56316f396270 .functor AND 1, L_0x56316f395da0, L_0x56316f396050, C4<1>, C4<1>;
L_0x56316f396a20 .functor OR 1, L_0x56316f3964c0, L_0x56316f3967e0, C4<0>, C4<0>;
L_0x56316f395b30 .functor OR 1, L_0x56316f396f90, L_0x56316f397290, C4<0>, C4<0>;
L_0x56316f397170 .functor AND 1, L_0x56316f396ca0, L_0x56316f395b30, C4<1>, C4<1>;
L_0x56316f397a90 .functor OR 1, L_0x56316f397720, L_0x56316f3979a0, C4<0>, C4<0>;
L_0x56316f397d90 .functor OR 1, L_0x56316f397a90, L_0x56316f397ba0, C4<0>, C4<0>;
L_0x56316f397f40 .functor AND 1, L_0x56316f393910, L_0x56316f397d90, C4<1>, C4<1>;
L_0x56316f3980f0 .functor AND 1, L_0x56316f393910, L_0x56316f398000, C4<1>, C4<1>;
L_0x56316f398410 .functor AND 1, L_0x56316f393910, L_0x56316f397ea0, C4<1>, C4<1>;
L_0x56316f3986b0 .functor BUFZ 1, L_0x56316f35a3b0, C4<0>, C4<0>, C4<0>;
L_0x56316f399340 .functor AND 1, L_0x56316f39c480, L_0x56316f394d20, C4<1>, C4<1>;
L_0x56316f399450 .functor OR 1, L_0x56316f3959d0, L_0x56316f396270, C4<0>, C4<0>;
L_0x56316f39a820 .functor BUFZ 32, L_0x56316f39a6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56316f39a8e0 .functor BUFZ 32, L_0x56316f399630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56316f39aa30 .functor BUFZ 32, L_0x56316f39a6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56316f39ab30 .functor BUFZ 32, v0x56316f376740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56316f39b7b0 .functor AND 1, v0x56316f382d60_0, L_0x56316f397f40, C4<1>, C4<1>;
L_0x56316f39b820 .functor AND 1, L_0x56316f39b7b0, v0x56316f37fcd0_0, C4<1>, C4<1>;
L_0x56316f39bb10 .functor BUFZ 32, v0x56316f3775f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56316f39c480 .functor BUFZ 1, v0x56316f37fcd0_0, C4<0>, C4<0>, C4<0>;
L_0x56316f39c690 .functor AND 1, v0x56316f382d60_0, v0x56316f37fcd0_0, C4<1>, C4<1>;
v0x56316f37a2e0_0 .net *"_ivl_100", 31 0, L_0x56316f395ba0;  1 drivers
L_0x7fc420a52498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37a3e0_0 .net *"_ivl_103", 25 0, L_0x7fc420a52498;  1 drivers
L_0x7fc420a524e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37a4c0_0 .net/2u *"_ivl_104", 31 0, L_0x7fc420a524e0;  1 drivers
v0x56316f37a580_0 .net *"_ivl_106", 0 0, L_0x56316f395da0;  1 drivers
v0x56316f37a640_0 .net *"_ivl_109", 5 0, L_0x56316f395fb0;  1 drivers
L_0x7fc420a52528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56316f37a720_0 .net/2u *"_ivl_110", 5 0, L_0x7fc420a52528;  1 drivers
v0x56316f37a800_0 .net *"_ivl_112", 0 0, L_0x56316f396050;  1 drivers
v0x56316f37a8c0_0 .net *"_ivl_116", 31 0, L_0x56316f3963d0;  1 drivers
L_0x7fc420a52570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37a9a0_0 .net *"_ivl_119", 25 0, L_0x7fc420a52570;  1 drivers
L_0x7fc420a520a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56316f37aa80_0 .net/2u *"_ivl_12", 5 0, L_0x7fc420a520a8;  1 drivers
L_0x7fc420a525b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56316f37ab60_0 .net/2u *"_ivl_120", 31 0, L_0x7fc420a525b8;  1 drivers
v0x56316f37ac40_0 .net *"_ivl_122", 0 0, L_0x56316f3964c0;  1 drivers
v0x56316f37ad00_0 .net *"_ivl_124", 31 0, L_0x56316f3966f0;  1 drivers
L_0x7fc420a52600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37ade0_0 .net *"_ivl_127", 25 0, L_0x7fc420a52600;  1 drivers
L_0x7fc420a52648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56316f37aec0_0 .net/2u *"_ivl_128", 31 0, L_0x7fc420a52648;  1 drivers
v0x56316f37afa0_0 .net *"_ivl_130", 0 0, L_0x56316f3967e0;  1 drivers
v0x56316f37b060_0 .net *"_ivl_134", 31 0, L_0x56316f396bb0;  1 drivers
L_0x7fc420a52690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37b250_0 .net *"_ivl_137", 25 0, L_0x7fc420a52690;  1 drivers
L_0x7fc420a526d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37b330_0 .net/2u *"_ivl_138", 31 0, L_0x7fc420a526d8;  1 drivers
v0x56316f37b410_0 .net *"_ivl_140", 0 0, L_0x56316f396ca0;  1 drivers
v0x56316f37b4d0_0 .net *"_ivl_143", 5 0, L_0x56316f396ef0;  1 drivers
L_0x7fc420a52720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56316f37b5b0_0 .net/2u *"_ivl_144", 5 0, L_0x7fc420a52720;  1 drivers
v0x56316f37b690_0 .net *"_ivl_146", 0 0, L_0x56316f396f90;  1 drivers
v0x56316f37b750_0 .net *"_ivl_149", 5 0, L_0x56316f3971f0;  1 drivers
L_0x7fc420a52768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56316f37b830_0 .net/2u *"_ivl_150", 5 0, L_0x7fc420a52768;  1 drivers
v0x56316f37b910_0 .net *"_ivl_152", 0 0, L_0x56316f397290;  1 drivers
v0x56316f37b9d0_0 .net *"_ivl_155", 0 0, L_0x56316f395b30;  1 drivers
v0x56316f37ba90_0 .net *"_ivl_159", 1 0, L_0x56316f397630;  1 drivers
L_0x7fc420a520f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56316f37bb70_0 .net/2u *"_ivl_16", 5 0, L_0x7fc420a520f0;  1 drivers
L_0x7fc420a527b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56316f37bc50_0 .net/2u *"_ivl_160", 1 0, L_0x7fc420a527b0;  1 drivers
v0x56316f37bd30_0 .net *"_ivl_162", 0 0, L_0x56316f397720;  1 drivers
L_0x7fc420a527f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56316f37bdf0_0 .net/2u *"_ivl_164", 5 0, L_0x7fc420a527f8;  1 drivers
v0x56316f37bed0_0 .net *"_ivl_166", 0 0, L_0x56316f3979a0;  1 drivers
v0x56316f37c1a0_0 .net *"_ivl_169", 0 0, L_0x56316f397a90;  1 drivers
L_0x7fc420a52840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56316f37c260_0 .net/2u *"_ivl_170", 5 0, L_0x7fc420a52840;  1 drivers
v0x56316f37c340_0 .net *"_ivl_172", 0 0, L_0x56316f397ba0;  1 drivers
v0x56316f37c400_0 .net *"_ivl_175", 0 0, L_0x56316f397d90;  1 drivers
L_0x7fc420a52888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56316f37c4c0_0 .net/2u *"_ivl_178", 5 0, L_0x7fc420a52888;  1 drivers
v0x56316f37c5a0_0 .net *"_ivl_180", 0 0, L_0x56316f398000;  1 drivers
L_0x7fc420a528d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56316f37c660_0 .net/2u *"_ivl_184", 5 0, L_0x7fc420a528d0;  1 drivers
v0x56316f37c740_0 .net *"_ivl_186", 0 0, L_0x56316f397ea0;  1 drivers
L_0x7fc420a52918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56316f37c800_0 .net/2u *"_ivl_190", 0 0, L_0x7fc420a52918;  1 drivers
v0x56316f37c8e0_0 .net *"_ivl_20", 31 0, L_0x56316f393d70;  1 drivers
L_0x7fc420a52960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56316f37c9c0_0 .net/2u *"_ivl_200", 4 0, L_0x7fc420a52960;  1 drivers
v0x56316f37caa0_0 .net *"_ivl_203", 4 0, L_0x56316f398bd0;  1 drivers
v0x56316f37cb80_0 .net *"_ivl_205", 4 0, L_0x56316f398df0;  1 drivers
v0x56316f37cc60_0 .net *"_ivl_206", 4 0, L_0x56316f398e90;  1 drivers
v0x56316f37cd40_0 .net *"_ivl_213", 0 0, L_0x56316f399450;  1 drivers
L_0x7fc420a529a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56316f37ce00_0 .net/2u *"_ivl_214", 31 0, L_0x7fc420a529a8;  1 drivers
v0x56316f37cee0_0 .net *"_ivl_216", 31 0, L_0x56316f399590;  1 drivers
v0x56316f37cfc0_0 .net *"_ivl_218", 31 0, L_0x56316f399840;  1 drivers
v0x56316f37d0a0_0 .net *"_ivl_220", 31 0, L_0x56316f3999d0;  1 drivers
v0x56316f37d180_0 .net *"_ivl_222", 31 0, L_0x56316f399d10;  1 drivers
L_0x7fc420a52138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37d260_0 .net *"_ivl_23", 25 0, L_0x7fc420a52138;  1 drivers
v0x56316f37d340_0 .net *"_ivl_235", 0 0, L_0x56316f39b7b0;  1 drivers
L_0x7fc420a52b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56316f37d400_0 .net/2u *"_ivl_238", 31 0, L_0x7fc420a52b58;  1 drivers
L_0x7fc420a52180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56316f37d4e0_0 .net/2u *"_ivl_24", 31 0, L_0x7fc420a52180;  1 drivers
v0x56316f37d5c0_0 .net *"_ivl_243", 0 0, L_0x56316f39bc70;  1 drivers
L_0x7fc420a52ba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56316f37d6a0_0 .net/2u *"_ivl_244", 15 0, L_0x7fc420a52ba0;  1 drivers
L_0x7fc420a52be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37d780_0 .net/2u *"_ivl_246", 15 0, L_0x7fc420a52be8;  1 drivers
v0x56316f37d860_0 .net *"_ivl_248", 15 0, L_0x56316f39bee0;  1 drivers
v0x56316f37d940_0 .net *"_ivl_251", 15 0, L_0x56316f39c070;  1 drivers
v0x56316f37da20_0 .net *"_ivl_26", 0 0, L_0x56316f393eb0;  1 drivers
v0x56316f37dae0_0 .net *"_ivl_28", 31 0, L_0x56316f394040;  1 drivers
L_0x7fc420a521c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37dbc0_0 .net *"_ivl_31", 25 0, L_0x7fc420a521c8;  1 drivers
L_0x7fc420a52210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56316f37e0b0_0 .net/2u *"_ivl_32", 31 0, L_0x7fc420a52210;  1 drivers
v0x56316f37e190_0 .net *"_ivl_34", 0 0, L_0x56316f394130;  1 drivers
v0x56316f37e250_0 .net *"_ivl_4", 31 0, L_0x56316f3837b0;  1 drivers
v0x56316f37e330_0 .net *"_ivl_45", 2 0, L_0x56316f394420;  1 drivers
L_0x7fc420a52258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56316f37e410_0 .net/2u *"_ivl_46", 2 0, L_0x7fc420a52258;  1 drivers
v0x56316f37e4f0_0 .net *"_ivl_51", 2 0, L_0x56316f3946e0;  1 drivers
L_0x7fc420a522a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56316f37e5d0_0 .net/2u *"_ivl_52", 2 0, L_0x7fc420a522a0;  1 drivers
v0x56316f37e6b0_0 .net *"_ivl_57", 0 0, L_0x56316f394970;  1 drivers
v0x56316f37e770_0 .net *"_ivl_59", 0 0, L_0x56316f394670;  1 drivers
v0x56316f37e830_0 .net *"_ivl_61", 0 0, L_0x56316f35d4e0;  1 drivers
v0x56316f37e8f0_0 .net *"_ivl_63", 0 0, L_0x56316f3010c0;  1 drivers
v0x56316f37e9b0_0 .net *"_ivl_65", 0 0, L_0x56316f394c10;  1 drivers
L_0x7fc420a52018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37ea70_0 .net *"_ivl_7", 25 0, L_0x7fc420a52018;  1 drivers
v0x56316f37eb50_0 .net *"_ivl_70", 31 0, L_0x56316f394f00;  1 drivers
L_0x7fc420a522e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37ec30_0 .net *"_ivl_73", 25 0, L_0x7fc420a522e8;  1 drivers
L_0x7fc420a52330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56316f37ed10_0 .net/2u *"_ivl_74", 31 0, L_0x7fc420a52330;  1 drivers
v0x56316f37edf0_0 .net *"_ivl_76", 0 0, L_0x56316f395030;  1 drivers
v0x56316f37eeb0_0 .net *"_ivl_78", 31 0, L_0x56316f3951a0;  1 drivers
L_0x7fc420a52060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37ef90_0 .net/2u *"_ivl_8", 31 0, L_0x7fc420a52060;  1 drivers
L_0x7fc420a52378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37f070_0 .net *"_ivl_81", 25 0, L_0x7fc420a52378;  1 drivers
L_0x7fc420a523c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56316f37f150_0 .net/2u *"_ivl_82", 31 0, L_0x7fc420a523c0;  1 drivers
v0x56316f37f230_0 .net *"_ivl_84", 0 0, L_0x56316f395330;  1 drivers
v0x56316f37f2f0_0 .net *"_ivl_87", 0 0, L_0x56316f3954a0;  1 drivers
v0x56316f37f3d0_0 .net *"_ivl_88", 31 0, L_0x56316f395240;  1 drivers
L_0x7fc420a52408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f37f4b0_0 .net *"_ivl_91", 30 0, L_0x7fc420a52408;  1 drivers
L_0x7fc420a52450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56316f37f590_0 .net/2u *"_ivl_92", 31 0, L_0x7fc420a52450;  1 drivers
v0x56316f37f670_0 .net *"_ivl_94", 0 0, L_0x56316f395690;  1 drivers
v0x56316f37f730_0 .net *"_ivl_97", 0 0, L_0x56316f3958c0;  1 drivers
v0x56316f37f7f0_0 .net "active", 0 0, L_0x56316f39c480;  alias, 1 drivers
v0x56316f37f8b0_0 .net "alu_op1", 31 0, L_0x56316f39a8e0;  1 drivers
v0x56316f37f970_0 .net "alu_op2", 31 0, L_0x56316f39aa30;  1 drivers
v0x56316f37fa30_0 .net "alui_instr", 0 0, L_0x56316f394550;  1 drivers
v0x56316f37faf0_0 .net "b_flag", 0 0, v0x56316f376270_0;  1 drivers
v0x56316f37fb90_0 .net "clk", 0 0, v0x56316f382cc0_0;  1 drivers
v0x56316f37fc30_0 .net "clk_enable", 0 0, v0x56316f382d60_0;  1 drivers
v0x56316f37fcd0_0 .var "cpu_active", 0 0;
v0x56316f37fd70_0 .net "curr_addr", 31 0, v0x56316f3775f0_0;  1 drivers
v0x56316f37fe40_0 .net "curr_addr_p4", 31 0, L_0x56316f39ba70;  1 drivers
v0x56316f37ff00_0 .net "data_address", 31 0, L_0x56316f39ab30;  alias, 1 drivers
v0x56316f37ffe0_0 .net "data_read", 0 0, L_0x56316f3986b0;  alias, 1 drivers
v0x56316f3800a0_0 .net "data_readdata", 31 0, v0x56316f382fe0_0;  1 drivers
v0x56316f380180_0 .net "data_write", 0 0, L_0x56316f3984d0;  alias, 1 drivers
v0x56316f380240_0 .net "data_writedata", 31 0, L_0x56316f39a820;  alias, 1 drivers
v0x56316f380320_0 .net "funct_code", 5 0, L_0x56316f383680;  1 drivers
v0x56316f380400_0 .net "hi_out", 31 0, v0x56316f377c80_0;  1 drivers
v0x56316f3804f0_0 .net "hl_reg_enable", 0 0, L_0x56316f39b820;  1 drivers
v0x56316f380590_0 .net "instr_address", 31 0, L_0x56316f39bb10;  alias, 1 drivers
v0x56316f380650_0 .net "instr_opcode", 5 0, L_0x56316f3835e0;  1 drivers
v0x56316f380730_0 .net "instr_readdata", 31 0, v0x56316f3833b0_0;  1 drivers
v0x56316f3807f0_0 .net "j_imm", 0 0, L_0x56316f396a20;  1 drivers
v0x56316f380890_0 .net "j_reg", 0 0, L_0x56316f397170;  1 drivers
v0x56316f380950_0 .net "l_type", 0 0, L_0x56316f394780;  1 drivers
v0x56316f380a10_0 .net "link_const", 0 0, L_0x56316f3959d0;  1 drivers
v0x56316f380ad0_0 .net "link_reg", 0 0, L_0x56316f396270;  1 drivers
v0x56316f380b90_0 .net "lo_out", 31 0, v0x56316f3784d0_0;  1 drivers
v0x56316f380c80_0 .net "lw", 0 0, L_0x56316f393ab0;  1 drivers
v0x56316f380d20_0 .net "mem_read", 0 0, L_0x56316f35a3b0;  1 drivers
v0x56316f380de0_0 .net "mem_to_reg", 0 0, L_0x56316f35b440;  1 drivers
v0x56316f380ea0_0 .net "mem_write", 0 0, L_0x56316f394de0;  1 drivers
v0x56316f380f60_0 .net "memaddroffset", 31 0, v0x56316f376740_0;  1 drivers
v0x56316f381050_0 .net "mfhi", 0 0, L_0x56316f3980f0;  1 drivers
v0x56316f3810f0_0 .net "mflo", 0 0, L_0x56316f398410;  1 drivers
v0x56316f3811b0_0 .net "movefrom", 0 0, L_0x56316f3519b0;  1 drivers
v0x56316f381270_0 .net "muldiv", 0 0, L_0x56316f397f40;  1 drivers
v0x56316f381b40_0 .var "next_instr_addr", 31 0;
v0x56316f381c30_0 .net "offset", 31 0, L_0x56316f39c2f0;  1 drivers
v0x56316f381cf0_0 .net "pc_enable", 0 0, L_0x56316f39c690;  1 drivers
v0x56316f381dc0_0 .net "r_format", 0 0, L_0x56316f393910;  1 drivers
v0x56316f381e60_0 .net "reg_a_read_data", 31 0, L_0x56316f399630;  1 drivers
v0x56316f381f50_0 .net "reg_a_read_index", 4 0, L_0x56316f398880;  1 drivers
v0x56316f382020_0 .net "reg_b_read_data", 31 0, L_0x56316f39a6a0;  1 drivers
v0x56316f3820f0_0 .net "reg_b_read_index", 4 0, L_0x56316f398ae0;  1 drivers
v0x56316f3821c0_0 .net "reg_dst", 0 0, L_0x56316f2bd7b0;  1 drivers
v0x56316f382260_0 .net "reg_write", 0 0, L_0x56316f394d20;  1 drivers
v0x56316f382320_0 .net "reg_write_data", 31 0, L_0x56316f399ea0;  1 drivers
v0x56316f382410_0 .net "reg_write_enable", 0 0, L_0x56316f399340;  1 drivers
v0x56316f3824e0_0 .net "reg_write_index", 4 0, L_0x56316f3991b0;  1 drivers
v0x56316f3825b0_0 .net "register_v0", 31 0, L_0x56316f39a7b0;  alias, 1 drivers
v0x56316f382680_0 .net "reset", 0 0, v0x56316f383540_0;  1 drivers
v0x56316f3827b0_0 .net "result", 31 0, v0x56316f376ba0_0;  1 drivers
v0x56316f382880_0 .net "result_hi", 31 0, v0x56316f3764a0_0;  1 drivers
v0x56316f382920_0 .net "result_lo", 31 0, v0x56316f376660_0;  1 drivers
v0x56316f3829c0_0 .net "sw", 0 0, L_0x56316f393bd0;  1 drivers
E_0x56316f2d33a0/0 .event anyedge, v0x56316f376270_0, v0x56316f37fe40_0, v0x56316f381c30_0, v0x56316f3807f0_0;
E_0x56316f2d33a0/1 .event anyedge, v0x56316f376580_0, v0x56316f380890_0, v0x56316f3792c0_0;
E_0x56316f2d33a0 .event/or E_0x56316f2d33a0/0, E_0x56316f2d33a0/1;
L_0x56316f3835e0 .part v0x56316f3833b0_0, 26, 6;
L_0x56316f383680 .part v0x56316f3833b0_0, 0, 6;
L_0x56316f3837b0 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a52018;
L_0x56316f393910 .cmp/eq 32, L_0x56316f3837b0, L_0x7fc420a52060;
L_0x56316f393ab0 .cmp/eq 6, L_0x56316f3835e0, L_0x7fc420a520a8;
L_0x56316f393bd0 .cmp/eq 6, L_0x56316f3835e0, L_0x7fc420a520f0;
L_0x56316f393d70 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a52138;
L_0x56316f393eb0 .cmp/eq 32, L_0x56316f393d70, L_0x7fc420a52180;
L_0x56316f394040 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a521c8;
L_0x56316f394130 .cmp/eq 32, L_0x56316f394040, L_0x7fc420a52210;
L_0x56316f394420 .part L_0x56316f3835e0, 3, 3;
L_0x56316f394550 .cmp/eq 3, L_0x56316f394420, L_0x7fc420a52258;
L_0x56316f3946e0 .part L_0x56316f3835e0, 3, 3;
L_0x56316f394780 .cmp/eq 3, L_0x56316f3946e0, L_0x7fc420a522a0;
L_0x56316f394970 .reduce/nor L_0x56316f397f40;
L_0x56316f394f00 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a522e8;
L_0x56316f395030 .cmp/eq 32, L_0x56316f394f00, L_0x7fc420a52330;
L_0x56316f3951a0 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a52378;
L_0x56316f395330 .cmp/eq 32, L_0x56316f3951a0, L_0x7fc420a523c0;
L_0x56316f3954a0 .part v0x56316f3833b0_0, 20, 1;
L_0x56316f395240 .concat [ 1 31 0 0], L_0x56316f3954a0, L_0x7fc420a52408;
L_0x56316f395690 .cmp/eq 32, L_0x56316f395240, L_0x7fc420a52450;
L_0x56316f395ba0 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a52498;
L_0x56316f395da0 .cmp/eq 32, L_0x56316f395ba0, L_0x7fc420a524e0;
L_0x56316f395fb0 .part v0x56316f3833b0_0, 0, 6;
L_0x56316f396050 .cmp/eq 6, L_0x56316f395fb0, L_0x7fc420a52528;
L_0x56316f3963d0 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a52570;
L_0x56316f3964c0 .cmp/eq 32, L_0x56316f3963d0, L_0x7fc420a525b8;
L_0x56316f3966f0 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a52600;
L_0x56316f3967e0 .cmp/eq 32, L_0x56316f3966f0, L_0x7fc420a52648;
L_0x56316f396bb0 .concat [ 6 26 0 0], L_0x56316f3835e0, L_0x7fc420a52690;
L_0x56316f396ca0 .cmp/eq 32, L_0x56316f396bb0, L_0x7fc420a526d8;
L_0x56316f396ef0 .part v0x56316f3833b0_0, 0, 6;
L_0x56316f396f90 .cmp/eq 6, L_0x56316f396ef0, L_0x7fc420a52720;
L_0x56316f3971f0 .part v0x56316f3833b0_0, 0, 6;
L_0x56316f397290 .cmp/eq 6, L_0x56316f3971f0, L_0x7fc420a52768;
L_0x56316f397630 .part L_0x56316f383680, 3, 2;
L_0x56316f397720 .cmp/eq 2, L_0x56316f397630, L_0x7fc420a527b0;
L_0x56316f3979a0 .cmp/eq 6, L_0x56316f383680, L_0x7fc420a527f8;
L_0x56316f397ba0 .cmp/eq 6, L_0x56316f383680, L_0x7fc420a52840;
L_0x56316f398000 .cmp/eq 6, L_0x56316f383680, L_0x7fc420a52888;
L_0x56316f397ea0 .cmp/eq 6, L_0x56316f383680, L_0x7fc420a528d0;
L_0x56316f3984d0 .functor MUXZ 1, L_0x7fc420a52918, L_0x56316f394de0, L_0x56316f39c480, C4<>;
L_0x56316f398880 .part v0x56316f3833b0_0, 21, 5;
L_0x56316f398ae0 .part v0x56316f3833b0_0, 16, 5;
L_0x56316f398bd0 .part v0x56316f3833b0_0, 11, 5;
L_0x56316f398df0 .part v0x56316f3833b0_0, 16, 5;
L_0x56316f398e90 .functor MUXZ 5, L_0x56316f398df0, L_0x56316f398bd0, L_0x56316f2bd7b0, C4<>;
L_0x56316f3991b0 .functor MUXZ 5, L_0x56316f398e90, L_0x7fc420a52960, L_0x56316f3959d0, C4<>;
L_0x56316f399590 .arith/sum 32, L_0x56316f39ba70, L_0x7fc420a529a8;
L_0x56316f399840 .functor MUXZ 32, v0x56316f376ba0_0, v0x56316f382fe0_0, L_0x56316f35b440, C4<>;
L_0x56316f3999d0 .functor MUXZ 32, L_0x56316f399840, v0x56316f3784d0_0, L_0x56316f398410, C4<>;
L_0x56316f399d10 .functor MUXZ 32, L_0x56316f3999d0, v0x56316f377c80_0, L_0x56316f3980f0, C4<>;
L_0x56316f399ea0 .functor MUXZ 32, L_0x56316f399d10, L_0x56316f399590, L_0x56316f399450, C4<>;
L_0x56316f39ba70 .arith/sum 32, v0x56316f3775f0_0, L_0x7fc420a52b58;
L_0x56316f39bc70 .part v0x56316f3833b0_0, 15, 1;
L_0x56316f39bee0 .functor MUXZ 16, L_0x7fc420a52be8, L_0x7fc420a52ba0, L_0x56316f39bc70, C4<>;
L_0x56316f39c070 .part v0x56316f3833b0_0, 0, 16;
L_0x56316f39c2f0 .concat [ 16 16 0 0], L_0x56316f39c070, L_0x56316f39bee0;
S_0x56316f353e90 .scope module, "cpu_alu" "alu" 6 157, 7 1 0, S_0x56316f342eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56316f375b20_0 .net *"_ivl_10", 15 0, L_0x56316f39ae70;  1 drivers
v0x56316f375c20_0 .net *"_ivl_13", 15 0, L_0x56316f39afb0;  1 drivers
L_0x7fc420a52b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f375d00_0 .net/2u *"_ivl_16", 15 0, L_0x7fc420a52b10;  1 drivers
v0x56316f375dc0_0 .net *"_ivl_19", 15 0, L_0x56316f39b3e0;  1 drivers
v0x56316f375ea0_0 .net *"_ivl_5", 0 0, L_0x56316f39add0;  1 drivers
L_0x7fc420a52a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56316f375fd0_0 .net/2u *"_ivl_6", 15 0, L_0x7fc420a52a80;  1 drivers
L_0x7fc420a52ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316f3760b0_0 .net/2u *"_ivl_8", 15 0, L_0x7fc420a52ac8;  1 drivers
v0x56316f376190_0 .net "addr_rt", 4 0, L_0x56316f39b6b0;  1 drivers
v0x56316f376270_0 .var "b_flag", 0 0;
v0x56316f3763c0_0 .net "funct", 5 0, L_0x56316f39ad30;  1 drivers
v0x56316f3764a0_0 .var "hi", 31 0;
v0x56316f376580_0 .net "instructionword", 31 0, v0x56316f3833b0_0;  alias, 1 drivers
v0x56316f376660_0 .var "lo", 31 0;
v0x56316f376740_0 .var "memaddroffset", 31 0;
v0x56316f376820_0 .var "multresult", 63 0;
v0x56316f376900_0 .net "op1", 31 0, L_0x56316f39a8e0;  alias, 1 drivers
v0x56316f3769e0_0 .net "op2", 31 0, L_0x56316f39aa30;  alias, 1 drivers
v0x56316f376ac0_0 .net "opcode", 5 0, L_0x56316f39ac90;  1 drivers
v0x56316f376ba0_0 .var "result", 31 0;
v0x56316f376c80_0 .net "shamt", 4 0, L_0x56316f39b610;  1 drivers
v0x56316f376d60_0 .net/s "sign_op1", 31 0, L_0x56316f39a8e0;  alias, 1 drivers
v0x56316f376e20_0 .net/s "sign_op2", 31 0, L_0x56316f39aa30;  alias, 1 drivers
v0x56316f376ec0_0 .net "simmediatedata", 31 0, L_0x56316f39b260;  1 drivers
v0x56316f376f80_0 .net "uimmediatedata", 31 0, L_0x56316f39b480;  1 drivers
v0x56316f377060_0 .net "unsign_op1", 31 0, L_0x56316f39a8e0;  alias, 1 drivers
v0x56316f377120_0 .net "unsign_op2", 31 0, L_0x56316f39aa30;  alias, 1 drivers
E_0x56316f2aa790/0 .event anyedge, v0x56316f376ac0_0, v0x56316f3763c0_0, v0x56316f3769e0_0, v0x56316f376c80_0;
E_0x56316f2aa790/1 .event anyedge, v0x56316f376900_0, v0x56316f376820_0, v0x56316f376190_0, v0x56316f376ec0_0;
E_0x56316f2aa790/2 .event anyedge, v0x56316f376f80_0;
E_0x56316f2aa790 .event/or E_0x56316f2aa790/0, E_0x56316f2aa790/1, E_0x56316f2aa790/2;
L_0x56316f39ac90 .part v0x56316f3833b0_0, 26, 6;
L_0x56316f39ad30 .part v0x56316f3833b0_0, 0, 6;
L_0x56316f39add0 .part v0x56316f3833b0_0, 15, 1;
L_0x56316f39ae70 .functor MUXZ 16, L_0x7fc420a52ac8, L_0x7fc420a52a80, L_0x56316f39add0, C4<>;
L_0x56316f39afb0 .part v0x56316f3833b0_0, 0, 16;
L_0x56316f39b260 .concat [ 16 16 0 0], L_0x56316f39afb0, L_0x56316f39ae70;
L_0x56316f39b3e0 .part v0x56316f3833b0_0, 0, 16;
L_0x56316f39b480 .concat [ 16 16 0 0], L_0x56316f39b3e0, L_0x7fc420a52b10;
L_0x56316f39b610 .part v0x56316f3833b0_0, 6, 5;
L_0x56316f39b6b0 .part v0x56316f3833b0_0, 16, 5;
S_0x56316f377380 .scope module, "cpu_pc" "pc" 6 231, 8 1 0, S_0x56316f342eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56316f377530_0 .net "clk", 0 0, v0x56316f382cc0_0;  alias, 1 drivers
v0x56316f3775f0_0 .var "curr_addr", 31 0;
v0x56316f3776d0_0 .net "enable", 0 0, L_0x56316f39c690;  alias, 1 drivers
v0x56316f377770_0 .net "next_addr", 31 0, v0x56316f381b40_0;  1 drivers
v0x56316f377850_0 .net "reset", 0 0, v0x56316f383540_0;  alias, 1 drivers
S_0x56316f377a00 .scope module, "hi" "hl_reg" 6 184, 9 1 0, S_0x56316f342eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56316f377be0_0 .net "clk", 0 0, v0x56316f382cc0_0;  alias, 1 drivers
v0x56316f377c80_0 .var "data", 31 0;
v0x56316f377d40_0 .net "data_in", 31 0, v0x56316f3764a0_0;  alias, 1 drivers
v0x56316f377e40_0 .net "data_out", 31 0, v0x56316f377c80_0;  alias, 1 drivers
v0x56316f377f00_0 .net "enable", 0 0, L_0x56316f39b820;  alias, 1 drivers
v0x56316f378010_0 .net "reset", 0 0, v0x56316f383540_0;  alias, 1 drivers
S_0x56316f378160 .scope module, "lo" "hl_reg" 6 176, 9 1 0, S_0x56316f342eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56316f3783c0_0 .net "clk", 0 0, v0x56316f382cc0_0;  alias, 1 drivers
v0x56316f3784d0_0 .var "data", 31 0;
v0x56316f3785b0_0 .net "data_in", 31 0, v0x56316f376660_0;  alias, 1 drivers
v0x56316f378680_0 .net "data_out", 31 0, v0x56316f3784d0_0;  alias, 1 drivers
v0x56316f378740_0 .net "enable", 0 0, L_0x56316f39b820;  alias, 1 drivers
v0x56316f378830_0 .net "reset", 0 0, v0x56316f383540_0;  alias, 1 drivers
S_0x56316f3789a0 .scope module, "register" "regfile" 6 123, 10 1 0, S_0x56316f342eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56316f399630 .functor BUFZ 32, L_0x56316f39a240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56316f39a6a0 .functor BUFZ 32, L_0x56316f39a4c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56316f379720_2 .array/port v0x56316f379720, 2;
L_0x56316f39a7b0 .functor BUFZ 32, v0x56316f379720_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56316f378bd0_0 .net *"_ivl_0", 31 0, L_0x56316f39a240;  1 drivers
v0x56316f378cd0_0 .net *"_ivl_10", 6 0, L_0x56316f39a560;  1 drivers
L_0x7fc420a52a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56316f378db0_0 .net *"_ivl_13", 1 0, L_0x7fc420a52a38;  1 drivers
v0x56316f378e70_0 .net *"_ivl_2", 6 0, L_0x56316f39a2e0;  1 drivers
L_0x7fc420a529f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56316f378f50_0 .net *"_ivl_5", 1 0, L_0x7fc420a529f0;  1 drivers
v0x56316f379080_0 .net *"_ivl_8", 31 0, L_0x56316f39a4c0;  1 drivers
v0x56316f379160_0 .net "r_clk", 0 0, v0x56316f382cc0_0;  alias, 1 drivers
v0x56316f379200_0 .net "r_clk_enable", 0 0, v0x56316f382d60_0;  alias, 1 drivers
v0x56316f3792c0_0 .net "read_data1", 31 0, L_0x56316f399630;  alias, 1 drivers
v0x56316f3793a0_0 .net "read_data2", 31 0, L_0x56316f39a6a0;  alias, 1 drivers
v0x56316f379480_0 .net "read_reg1", 4 0, L_0x56316f398880;  alias, 1 drivers
v0x56316f379560_0 .net "read_reg2", 4 0, L_0x56316f398ae0;  alias, 1 drivers
v0x56316f379640_0 .net "register_v0", 31 0, L_0x56316f39a7b0;  alias, 1 drivers
v0x56316f379720 .array "registers", 0 31, 31 0;
v0x56316f379cf0_0 .net "reset", 0 0, v0x56316f383540_0;  alias, 1 drivers
v0x56316f379d90_0 .net "write_control", 0 0, L_0x56316f399340;  alias, 1 drivers
v0x56316f379e50_0 .net "write_data", 31 0, L_0x56316f399ea0;  alias, 1 drivers
v0x56316f37a040_0 .net "write_reg", 4 0, L_0x56316f3991b0;  alias, 1 drivers
L_0x56316f39a240 .array/port v0x56316f379720, L_0x56316f39a2e0;
L_0x56316f39a2e0 .concat [ 5 2 0 0], L_0x56316f398880, L_0x7fc420a529f0;
L_0x56316f39a4c0 .array/port v0x56316f379720, L_0x56316f39a560;
L_0x56316f39a560 .concat [ 5 2 0 0], L_0x56316f398ae0, L_0x7fc420a52a38;
    .scope S_0x56316f3789a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316f379720, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56316f3789a0;
T_1 ;
    %wait E_0x56316f2d0820;
    %load/vec4 v0x56316f379cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56316f379200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56316f379d90_0;
    %load/vec4 v0x56316f37a040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56316f379e50_0;
    %load/vec4 v0x56316f37a040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316f379720, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56316f353e90;
T_2 ;
    %wait E_0x56316f2aa790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %load/vec4 v0x56316f376ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x56316f3763c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x56316f377120_0;
    %ix/getv 4, v0x56316f376c80_0;
    %shiftl 4;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x56316f377120_0;
    %ix/getv 4, v0x56316f376c80_0;
    %shiftr 4;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x56316f377120_0;
    %ix/getv 4, v0x56316f376c80_0;
    %shiftr 4;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x56316f377120_0;
    %ix/getv 4, v0x56316f377060_0;
    %shiftl 4;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x56316f377120_0;
    %ix/getv 4, v0x56316f377060_0;
    %shiftr 4;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x56316f377120_0;
    %ix/getv 4, v0x56316f377060_0;
    %shiftr 4;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x56316f376d60_0;
    %pad/s 64;
    %load/vec4 v0x56316f376e20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56316f376820_0, 0, 64;
    %load/vec4 v0x56316f376820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56316f3764a0_0, 0, 32;
    %load/vec4 v0x56316f376820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56316f376660_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x56316f377060_0;
    %pad/u 64;
    %load/vec4 v0x56316f377120_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56316f376820_0, 0, 64;
    %load/vec4 v0x56316f376820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56316f3764a0_0, 0, 32;
    %load/vec4 v0x56316f376820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56316f376660_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x56316f376d60_0;
    %load/vec4 v0x56316f376e20_0;
    %mod/s;
    %store/vec4 v0x56316f3764a0_0, 0, 32;
    %load/vec4 v0x56316f376d60_0;
    %load/vec4 v0x56316f376e20_0;
    %div/s;
    %store/vec4 v0x56316f376660_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %mod;
    %store/vec4 v0x56316f3764a0_0, 0, 32;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %div;
    %store/vec4 v0x56316f376660_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x56316f376900_0;
    %store/vec4 v0x56316f3764a0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x56316f376900_0;
    %store/vec4 v0x56316f376660_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x56316f376d60_0;
    %load/vec4 v0x56316f376e20_0;
    %add;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %add;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x56316f376d60_0;
    %load/vec4 v0x56316f376e20_0;
    %sub;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %sub;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %and;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %or;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %xor;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %or;
    %inv;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x56316f376d60_0;
    %load/vec4 v0x56316f376e20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f377120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x56316f376190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x56316f376900_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x56316f376900_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x56316f376900_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x56316f376900_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x56316f376900_0;
    %load/vec4 v0x56316f3769e0_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x56316f376900_0;
    %load/vec4 v0x56316f3769e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x56316f376900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x56316f376900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f376270_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x56316f376d60_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x56316f376d60_0;
    %load/vec4 v0x56316f376ec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376f80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376f80_0;
    %and;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376f80_0;
    %or;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376f80_0;
    %xor;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x56316f376f80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56316f376ba0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376740_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376740_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376740_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376740_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376740_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376740_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376740_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x56316f377060_0;
    %load/vec4 v0x56316f376ec0_0;
    %add;
    %store/vec4 v0x56316f376740_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56316f378160;
T_3 ;
    %wait E_0x56316f2d0820;
    %load/vec4 v0x56316f378830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56316f3784d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56316f378740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56316f3785b0_0;
    %assign/vec4 v0x56316f3784d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56316f377a00;
T_4 ;
    %wait E_0x56316f2d0820;
    %load/vec4 v0x56316f378010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56316f377c80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56316f377f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56316f377d40_0;
    %assign/vec4 v0x56316f377c80_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56316f377380;
T_5 ;
    %wait E_0x56316f2d0820;
    %load/vec4 v0x56316f377850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56316f3775f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56316f3776d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56316f377770_0;
    %assign/vec4 v0x56316f3775f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56316f342eb0;
T_6 ;
    %wait E_0x56316f2d0820;
    %vpi_call/w 6 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56316f380730_0, v0x56316f37f7f0_0, v0x56316f382260_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56316f381f50_0, v0x56316f3820f0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56316f381e60_0, v0x56316f382020_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56316f382320_0, v0x56316f3827b0_0, v0x56316f3824e0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56316f381270_0, v0x56316f382920_0, v0x56316f382880_0, v0x56316f380b90_0, v0x56316f380400_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "pc=%h", v0x56316f37fd70_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56316f342eb0;
T_7 ;
    %wait E_0x56316f2d33a0;
    %load/vec4 v0x56316f37faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56316f37fe40_0;
    %load/vec4 v0x56316f381c30_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56316f381b40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56316f3807f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56316f37fe40_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56316f380730_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56316f381b40_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56316f380890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x56316f381e60_0;
    %store/vec4 v0x56316f381b40_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56316f37fe40_0;
    %store/vec4 v0x56316f381b40_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56316f342eb0;
T_8 ;
    %wait E_0x56316f2d0820;
    %load/vec4 v0x56316f382680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f37fcd0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56316f37fd70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56316f37fcd0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56316f3426b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f382cc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56316f382cc0_0;
    %inv;
    %store/vec4 v0x56316f382cc0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56316f3426b0;
T_10 ;
    %fork t_1, S_0x56316f342a80;
    %jmp t_0;
    .scope S_0x56316f342a80;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f383540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316f382d60_0, 0, 1;
    %wait E_0x56316f2d0820;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316f383540_0, 0, 1;
    %wait E_0x56316f2d0820;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56316f374ea0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x56316f382fe0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56316f375170_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56316f375410_0, 0, 5;
    %load/vec4 v0x56316f374ea0_0;
    %store/vec4 v0x56316f3754f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56316f374f60_0, 0, 16;
    %load/vec4 v0x56316f375170_0;
    %load/vec4 v0x56316f375410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56316f3754f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56316f374f60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56316f375040_0, 0, 32;
    %load/vec4 v0x56316f375040_0;
    %store/vec4 v0x56316f3833b0_0, 0, 32;
    %load/vec4 v0x56316f382fe0_0;
    %load/vec4 v0x56316f374ea0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x56316f382fe0_0, 0, 32;
    %wait E_0x56316f2d0820;
    %delay 2, 0;
    %load/vec4 v0x56316f3830b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x56316f382ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x56316f374ea0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56316f374ea0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56316f374ea0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56316f375170_0, 0, 6;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x56316f374dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56316f3755d0_0, 0, 5;
    %load/vec4 v0x56316f374ea0_0;
    %store/vec4 v0x56316f375410_0, 0, 5;
    %load/vec4 v0x56316f374ea0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x56316f3754f0_0, 0, 5;
    %load/vec4 v0x56316f374ea0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56316f375330_0, 0, 5;
    %load/vec4 v0x56316f375170_0;
    %load/vec4 v0x56316f375410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56316f3754f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56316f375330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56316f3755d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56316f374dc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56316f375250_0, 0, 32;
    %load/vec4 v0x56316f375250_0;
    %store/vec4 v0x56316f3833b0_0, 0, 32;
    %wait E_0x56316f2d0820;
    %delay 2, 0;
    %load/vec4 v0x56316f374ea0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56316f374ea0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56316f374ea0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x56316f3756b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56316f375170_0, 0, 6;
    %load/vec4 v0x56316f374ea0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56316f375410_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56316f3754f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56316f374f60_0, 0, 16;
    %load/vec4 v0x56316f375170_0;
    %load/vec4 v0x56316f375410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56316f3754f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56316f374f60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56316f375040_0, 0, 32;
    %load/vec4 v0x56316f375040_0;
    %store/vec4 v0x56316f3833b0_0, 0, 32;
    %wait E_0x56316f2d0820;
    %delay 2, 0;
    %load/vec4 v0x56316f3756b0_0;
    %load/vec4 v0x56316f374ea0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %load/vec4 v0x56316f374ea0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x56316f3756b0_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x56316f374cc0_0, 0, 32;
    %load/vec4 v0x56316f3756b0_0;
    %load/vec4 v0x56316f374ea0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x56316f3756b0_0, 0, 32;
    %load/vec4 v0x56316f383450_0;
    %load/vec4 v0x56316f374cc0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x56316f374cc0_0, v0x56316f383450_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x56316f374ea0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56316f374ea0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56316f3426b0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sltu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
