

================================================================
== Vitis HLS Report for 'bubble_sort_Pipeline_VITIS_LOOP_6_2'
================================================================
* Date:           Thu Feb 20 13:04:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        4|       40|  40.000 ns|  0.400 us|    3|   39|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_6_2  |        2|       38|         2|          2|          1|  1 ~ 19|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [bubble_sort.cpp:6]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_1 = alloca i32 1" [bubble_sort.cpp:5]   --->   Operation 6 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln4"   --->   Operation 7 'read' 'zext_ln4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A"   --->   Operation 8 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln4_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln4_1"   --->   Operation 9 'read' 'zext_ln4_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln4_cast = zext i5 %zext_ln4_read"   --->   Operation 10 'zext' 'zext_ln4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln4_1_cast = zext i5 %zext_ln4_1_read"   --->   Operation 11 'zext' 'zext_ln4_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln5 = store i32 %A_read, i32 %A_1" [bubble_sort.cpp:5]   --->   Operation 13 'store' 'store_ln5' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln6 = store i6 %zext_ln4_1_cast, i6 %j" [bubble_sort.cpp:6]   --->   Operation 14 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [bubble_sort.cpp:6]   --->   Operation 16 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%A_2 = load i32 %A_1"   --->   Operation 17 'load' 'A_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%icmp_ln6 = icmp_eq  i6 %j_1, i6 20" [bubble_sort.cpp:6]   --->   Operation 18 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.body4.split, void %for.inc15.exitStub" [bubble_sort.cpp:6]   --->   Operation 19 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln4_cast" [bubble_sort.cpp:5]   --->   Operation 20 'getelementptr' 'M_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i6 %j_1" [bubble_sort.cpp:6]   --->   Operation 21 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln6" [bubble_sort.cpp:7]   --->   Operation 22 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%B = load i5 %M_addr_1" [bubble_sort.cpp:7]   --->   Operation 23 'load' 'B' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln6)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.19>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bubble_sort.cpp:5]   --->   Operation 24 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 19, i64 10" [bubble_sort.cpp:5]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [bubble_sort.cpp:6]   --->   Operation 26 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%B = load i5 %M_addr_1" [bubble_sort.cpp:7]   --->   Operation 27 'load' 'B' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln8 = icmp_sgt  i32 %A_2, i32 %B" [bubble_sort.cpp:8]   --->   Operation 28 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc, void %if.then" [bubble_sort.cpp:8]   --->   Operation 29 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %B, i5 %M_addr" [bubble_sort.cpp:9]   --->   Operation 30 'store' 'store_ln9' <Predicate = (icmp_ln8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln10 = store i32 %A_2, i5 %M_addr_1" [bubble_sort.cpp:10]   --->   Operation 31 'store' 'store_ln10' <Predicate = (icmp_ln8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln5 = store i32 %B, i32 %A_1" [bubble_sort.cpp:5]   --->   Operation 32 'store' 'store_ln5' <Predicate = (icmp_ln8)> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [bubble_sort.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln6 = add i6 %j_1, i6 1" [bubble_sort.cpp:6]   --->   Operation 34 'add' 'add_ln6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln6 = store i6 %add_ln6, i6 %j" [bubble_sort.cpp:6]   --->   Operation 35 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.body4" [bubble_sort.cpp:6]   --->   Operation 36 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('A', bubble_sort.cpp:5) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln5', bubble_sort.cpp:5) of variable 'A_read' on local variable 'A', bubble_sort.cpp:5 [13]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 6 bit ('j', bubble_sort.cpp:6) on local variable 'j', bubble_sort.cpp:6 [17]  (0.000 ns)
	'getelementptr' operation 5 bit ('M_addr_1', bubble_sort.cpp:7) [27]  (0.000 ns)
	'load' operation 32 bit ('B', bubble_sort.cpp:7) on array 'M' [28]  (2.322 ns)

 <State 3>: 7.196ns
The critical path consists of the following:
	'load' operation 32 bit ('B', bubble_sort.cpp:7) on array 'M' [28]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln8', bubble_sort.cpp:8) [29]  (2.552 ns)
	'store' operation 0 bit ('store_ln9', bubble_sort.cpp:9) of variable 'B', bubble_sort.cpp:7 on array 'M' [32]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
