C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/clk_gen_sim_v1_0_0
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  -l clk_gen_sim_v1_0_0 +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -sv2k12 -work clk_gen_sim_v1_0_0 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/clk_gen_sim_v1_0_0/.cxl.systemverilog.clk_gen_sim_v1_0_0.clk_gen_sim_v1_0_0.nt64.cmf
