// Seed: 2027387868
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    output tri1 id_2,
    input  tri1 id_3,
    output tri0 id_4
);
  tri id_6;
  assign id_0 = 1;
  reg id_7;
  always @(posedge id_3)
    if (id_6 == 1) id_7 <= 1'b0;
    else begin
      if (1) begin
        wait (1);
      end
    end
  supply1 id_8 = id_3;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  tri id_4, id_5;
  module_0(
      id_2, id_0, id_2, id_0, id_2
  );
  assign id_4 = 1;
endmodule
