// Seed: 1090297996
module module_0 (
    id_1,
    id_2
);
  output uwire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    _id_1,
    id_2
);
  inout logic [7:0] id_2;
  inout wire _id_1;
  wire id_3 = id_2[-1 : id_1], id_4;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  output wire id_16;
  input wire id_15;
  inout tri1 id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire _id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout reg id_3;
  input wire id_2;
  inout wire id_1;
  assign id_14 = -1;
  wire id_18;
  ;
  wire [~  1 : -1  ||  id_7] id_19;
  always id_3 = id_14;
  assign id_14 = id_12 != "";
endmodule
