
---------- Begin Simulation Statistics ----------
final_tick                               2541847748500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214983                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   214982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.51                       # Real time elapsed on the host
host_tick_rate                              606731149                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194493                       # Number of instructions simulated
sim_ops                                       4194493                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011838                       # Number of seconds simulated
sim_ticks                                 11837903500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.092353                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385017                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               853841                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2403                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77856                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804588                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52888                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278423                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225535                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977445                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64542                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26796                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194493                       # Number of instructions committed
system.cpu.committedOps                       4194493                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.641215                       # CPI: cycles per instruction
system.cpu.discardedOps                        189836                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606432                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451091                       # DTB hits
system.cpu.dtb.data_misses                       7674                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405024                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848646                       # DTB read hits
system.cpu.dtb.read_misses                       6826                       # DTB read misses
system.cpu.dtb.write_accesses                  201408                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602445                       # DTB write hits
system.cpu.dtb.write_misses                       848                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3378334                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1029984                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661409                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16721640                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177267                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967265                       # ITB accesses
system.cpu.itb.fetch_acv                          755                       # ITB acv
system.cpu.itb.fetch_hits                      960157                       # ITB hits
system.cpu.itb.fetch_misses                      7108                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4213     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6076                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14419                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2678     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5126                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10930785500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9272000      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17814000      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884259500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11842131000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8003872500     67.59%     67.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3838258500     32.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23662035                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85396      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540590     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838968     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592384     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104827      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194493                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6940395                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22810450                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22810450                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22810450                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22810450                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116976.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116976.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116976.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116976.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13046478                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13046478                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13046478                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13046478                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66905.015385                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66905.015385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66905.015385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66905.015385                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22460953                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22460953                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116984.130208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116984.130208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12846981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12846981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66911.359375                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66911.359375                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.270374                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539427022000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.270374                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204398                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204398                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128118                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34854                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86563                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34174                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29019                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29019                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40857                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11113856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11113856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17816817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157444                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002795                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052791                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157004     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157444                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820873531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375883500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462093250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470845534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377758781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848604316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470845534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470845534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188433366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188433366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188433366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470845534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377758781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037037682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406647                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111714                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121201                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121201                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10359                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2220                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009326250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758170000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13705.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32455.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103934                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80289                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121201                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.954346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.301020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.947129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34463     42.37%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24186     29.74%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9846     12.11%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4701      5.78%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2344      2.88%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1420      1.75%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          925      1.14%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          624      0.77%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2820      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81329                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.999727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.387122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.655301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1299     17.72%     17.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5546     75.66%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           292      3.98%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.23%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.228786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.213885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.727913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6592     89.93%     89.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      1.13%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              437      5.96%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              157      2.14%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.78%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11837898500                       # Total gap between requests
system.mem_ctrls.avgGap                      42557.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417603674.501992702484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374996130.015758275986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643124688.421391487122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121201                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517504750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240665250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290831488000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28906.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32067.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399579.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313760160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166748505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559440420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308956140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5173602150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189037440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7645797615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.874298                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    439985500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11002718000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267000300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141895050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487319280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311999400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5106902460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245205600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7494574890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.099847                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585676750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10857026750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1014450                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11830703500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646863                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646863                       # number of overall hits
system.cpu.icache.overall_hits::total         1646863                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87154                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87154                       # number of overall misses
system.cpu.icache.overall_misses::total         87154                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5368584500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5368584500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5368584500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5368584500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1734017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1734017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1734017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1734017                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050261                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61598.830805                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61598.830805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61598.830805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61598.830805                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86563                       # number of writebacks
system.cpu.icache.writebacks::total             86563                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87154                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87154                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87154                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87154                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5281431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5281431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5281431500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5281431500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60598.842279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60598.842279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60598.842279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60598.842279                       # average overall mshr miss latency
system.cpu.icache.replacements                  86563                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646863                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646863                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87154                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5368584500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5368584500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1734017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1734017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61598.830805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61598.830805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5281431500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5281431500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60598.842279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60598.842279                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.810422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1669561                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.269872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.810422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3555187                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3555187                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311930                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311930                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311930                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311930                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105671                       # number of overall misses
system.cpu.dcache.overall_misses::total        105671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6766680000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6766680000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6766680000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6766680000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074542                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074542                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074542                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074542                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64035.355017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64035.355017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64035.355017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64035.355017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34678                       # number of writebacks
system.cpu.dcache.writebacks::total             34678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36682                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36682                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388401500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388401500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048666                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048666                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63610.162490                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63610.162490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63610.162490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63610.162490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68849                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3288820000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3288820000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66898.964626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66898.964626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2666392000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2666392000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66733.206527                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66733.206527                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477860000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477860000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61544.151478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61544.151478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722009500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722009500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59312.144801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59312.144801                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63664500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63664500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70738.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70738.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62764500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62764500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69738.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69738.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541847748500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.481976                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.950588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.481976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949671                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949671                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601408749500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274500                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750980                       # Number of bytes of host memory used
host_op_rate                                   274500                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   139.13                       # Real time elapsed on the host
host_tick_rate                              411872437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38190265                       # Number of instructions simulated
sim_ops                                      38190265                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057302                       # Number of seconds simulated
sim_ticks                                 57302442000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.708872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2757660                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4862837                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111009                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            375027                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4423621                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             209421                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1004752                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           795331                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6259217                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1070119                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        66594                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33254430                       # Number of instructions committed
system.cpu.committedOps                      33254430                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.429679                       # CPI: cycles per instruction
system.cpu.discardedOps                       2626509                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6409744                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9610794                       # DTB hits
system.cpu.dtb.data_misses                      14126                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3611880                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5409384                       # DTB read hits
system.cpu.dtb.read_misses                      12793                       # DTB read misses
system.cpu.dtb.write_accesses                 2797864                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4201410                       # DTB write hits
system.cpu.dtb.write_misses                      1333                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613533                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25977687                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7555454                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4401153                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61621517                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.291572                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10295048                       # ITB accesses
system.cpu.itb.fetch_acv                         1374                       # ITB acv
system.cpu.itb.fetch_hits                    10290706                       # ITB hits
system.cpu.itb.fetch_misses                      4342                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15685     27.91%     28.51% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.79% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.64% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.51% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56199                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63459                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6960     39.85%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10324     59.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17467                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6589     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6589     49.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13361                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48451537500     84.55%     84.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               226550500      0.40%     84.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                68080000      0.12%     85.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8558445000     14.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57304613000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946695                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638222                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764928                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1097                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  47                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584443                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.489362                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731821                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32424960000     56.58%     56.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23981890000     41.85%     98.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            897763000      1.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        114052027                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328028      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18474392     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533680      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4455996     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428707     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184359      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33254430                       # Class of committed instruction
system.cpu.quiesceCycles                       552857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52430510                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          763                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       747421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1494195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15477845085                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15477845085                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15477845085                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15477845085                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118049.660102                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118049.660102                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118049.660102                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118049.660102                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1225                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   32                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.281250                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8914871830                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8914871830                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8914871830                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8914871830                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67993.805572                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67993.805572                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67993.805572                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67993.805572                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35107380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35107380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118206.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118206.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20257380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20257380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68206.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68206.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15442737705                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15442737705                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118049.303640                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118049.303640                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8894614450                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8894614450                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67993.322300                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67993.322300                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             506896                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267101                       # Transaction distribution
system.membus.trans_dist::WritebackClean       355111                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110646                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110646                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         355112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150263                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           47                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1065319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1065319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       781818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2116898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45453248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45453248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25401152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25408793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79234713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              356                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            750653                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001074                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032750                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  749847     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     806      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              750653                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7055500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4050784104                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1656128                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1400015000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1863961000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22726144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16678912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39405504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22726144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22726144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17094464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17094464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          355096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              615711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267101                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267101                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396599922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         291068084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             687675824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396599922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396599922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      298319991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298319991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      298319991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396599922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        291068084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            985995815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    553379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    261981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000274112750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33877                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33877                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1511646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             523181                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      615711                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     621865                       # Number of write requests accepted
system.mem_ctrls.readBursts                    615711                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   621865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95301                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68486                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30193                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7278394000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2602050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17036081500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13985.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32735.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       535                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   377025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                615711                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               621865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  484360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       287801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.786106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.901147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.183831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119114     41.39%     41.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81799     28.42%     69.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33374     11.60%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14200      4.93%     86.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8624      3.00%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4644      1.61%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2895      1.01%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2376      0.83%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20775      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       287801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.362016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.073611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8367     24.70%     24.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4145     12.24%     36.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18101     53.43%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1523      4.50%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           599      1.77%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           366      1.08%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           223      0.66%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           138      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           113      0.33%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            67      0.20%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            66      0.19%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            33      0.10%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           25      0.07%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           25      0.07%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           15      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           12      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           29      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           19      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33877                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.299523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.769863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33490     98.86%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           331      0.98%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            37      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33877                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33306240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6099264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35416896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39405504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39799360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       618.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    687.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    694.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57302442000                       # Total gap between requests
system.mem_ctrls.avgGap                      46302.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16766784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16539008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35416896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 292601561.378483653069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 288626582.441285848618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7818.165934359306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 618069575.464166045189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       355096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       621865                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8885486000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8149809750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       785750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1457115642249                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25022.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31272.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    112250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2343138.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1113518700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            591826455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1967548380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1492768620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4523135760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23598320340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2133049440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35420167695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.126671                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5316838750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1913340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50075339500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            941544660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            500420085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1748471760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1396089000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4523135760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23702677650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2045122080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34857460995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.306728                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5081954750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1913340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50310100750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               777500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683116085                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5561500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              536500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     810376.731302                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    316922.680566                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       151500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2600500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59268455000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292546000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13789535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13789535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13789535                       # number of overall hits
system.cpu.icache.overall_hits::total        13789535                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       355112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         355112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       355112                       # number of overall misses
system.cpu.icache.overall_misses::total        355112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19974363000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19974363000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19974363000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19974363000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14144647                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14144647                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14144647                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14144647                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56248.065399                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56248.065399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56248.065399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56248.065399                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       355111                       # number of writebacks
system.cpu.icache.writebacks::total            355111                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       355112                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       355112                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       355112                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       355112                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19619251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19619251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19619251000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19619251000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55248.065399                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55248.065399                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55248.065399                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55248.065399                       # average overall mshr miss latency
system.cpu.icache.replacements                 355111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13789535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13789535                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       355112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        355112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19974363000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19974363000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14144647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14144647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56248.065399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56248.065399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       355112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       355112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19619251000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19619251000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55248.065399                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55248.065399                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14162911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            355111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.883053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28644406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28644406                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9006061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9006061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9006061                       # number of overall hits
system.cpu.dcache.overall_hits::total         9006061                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366572                       # number of overall misses
system.cpu.dcache.overall_misses::total        366572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23228275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23228275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23228275500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23228275500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9372633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9372633                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9372633                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9372633                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039111                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63366.202274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63366.202274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63366.202274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63366.202274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136285                       # number of writebacks
system.cpu.dcache.writebacks::total            136285                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107805                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16227444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16227444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16227444000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16227444000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256208500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256208500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027609                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027609                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62710.639301                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62710.639301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62710.639301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62710.639301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68086.234387                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68086.234387                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260546                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5137391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5137391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10067664500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10067664500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5288897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5288897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66450.599316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66450.599316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3435                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3435                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9697475500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9697475500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256208500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256208500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65492.064618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65492.064618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168336.727989                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168336.727989                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13160611000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13160611000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083736                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083736                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052664                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052664                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61193.359248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61193.359248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104370                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104370                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6529968500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6529968500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58990.103527                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58990.103527                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106796                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106796                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1906                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1906                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    148125000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    148125000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017534                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017534                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77715.110178                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77715.110178                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1898                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1898                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145723500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145723500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017461                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017461                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76777.397260                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76777.397260                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59561001000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.589766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9248466                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260611                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.487627                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.589766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19440407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19440407                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3107977755500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 326145                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759172                       # Number of bytes of host memory used
host_op_rate                                   326145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1635.74                       # Real time elapsed on the host
host_tick_rate                              309687043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   533489809                       # Number of instructions simulated
sim_ops                                     533489809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.506569                       # Number of seconds simulated
sim_ticks                                506569006000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.492069                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                30464867                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             43839344                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16164                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3995730                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          50090441                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             821483                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3227460                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2405977                       # Number of indirect misses.
system.cpu.branchPred.lookups                58126487                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2700943                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       117635                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   495299544                       # Number of instructions committed
system.cpu.committedOps                     495299544                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.012590                       # CPI: cycles per instruction
system.cpu.discardedOps                      10842049                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                136659752                       # DTB accesses
system.cpu.dtb.data_acv                           106                       # DTB access violations
system.cpu.dtb.data_hits                    138985018                       # DTB hits
system.cpu.dtb.data_misses                     356283                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 96636271                       # DTB read accesses
system.cpu.dtb.read_acv                           104                       # DTB read access violations
system.cpu.dtb.read_hits                     97295142                       # DTB read hits
system.cpu.dtb.read_misses                     308468                       # DTB read misses
system.cpu.dtb.write_accesses                40023481                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    41689876                       # DTB write hits
system.cpu.dtb.write_misses                     47815                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            82589142                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          272171191                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         107108476                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         44562833                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       352383846                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.496872                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               122180746                       # ITB accesses
system.cpu.itb.fetch_acv                          703                       # ITB acv
system.cpu.itb.fetch_hits                   122165889                       # ITB hits
system.cpu.itb.fetch_misses                     14857                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   307      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19089     17.87%     18.16% # number of callpals executed
system.cpu.kern.callpal::rdps                    1245      1.17%     19.33% # number of callpals executed
system.cpu.kern.callpal::rti                     2273      2.13%     21.46% # number of callpals executed
system.cpu.kern.callpal::callsys                  523      0.49%     21.95% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.95% # number of callpals executed
system.cpu.kern.callpal::rdunique               83363     78.05%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 106803                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     231602                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7911     36.12%     36.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.11%     36.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     519      2.37%     38.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13451     61.41%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21905                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7910     48.34%     48.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.15%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      519      3.17%     51.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7910     48.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16363                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             496507757500     98.12%     98.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                45529500      0.01%     98.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               657752500      0.13%     98.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8813615500      1.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         506024655000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999874                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.588060                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.746998                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2228                      
system.cpu.kern.mode_good::user                  2220                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2555                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2220                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  25                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.872016                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.320000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.928333                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26273186000      5.19%      5.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         471295542000     93.14%     98.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8455927000      1.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      307                       # number of times the context was actually changed
system.cpu.numCycles                        996834836                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            35213030      7.11%      7.11% # Class of committed instruction
system.cpu.op_class_0::IntAlu               243744713     49.21%     56.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                1749240      0.35%     56.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50177093     10.13%     66.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11361221      2.29%     69.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2084573      0.42%     69.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11454234      2.31%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1091910      0.22%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               272290      0.05%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::MemRead               63117412     12.74%     84.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35697389      7.21%     92.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32196133      6.50%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5722446      1.16%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1417860      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                495299544                       # Class of committed instruction
system.cpu.quiesceCycles                     16303176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       644450990                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3613929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7227836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1460910378                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1460910378                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1460910378                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1460910378                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117948.520749                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117948.520749                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117948.520749                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117948.520749                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    840916769                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    840916769                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    840916769                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    840916769                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67892.521314                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67892.521314                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67892.521314                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67892.521314                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3921982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3921982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115352.411765                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115352.411765                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2221982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2221982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65352.411765                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65352.411765                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1456988396                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1456988396                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117955.666775                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117955.666775                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    838694787                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    838694787                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67899.513196                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67899.513196                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            2289342                       # Transaction distribution
system.membus.trans_dist::WriteReq                887                       # Transaction distribution
system.membus.trans_dist::WriteResp               887                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1856322                       # Transaction distribution
system.membus.trans_dist::WritebackClean       502322                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1255262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1312484                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1312484                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         502322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1786749                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1506908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1506908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9297568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9299888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10831568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     64293504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     64293504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    316361088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    316366550                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               381450582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              118                       # Total snoops (count)
system.membus.snoopTraffic                       7552                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3615066                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000049                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006997                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3614889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     177      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3615066                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2470000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17555482409                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16455488250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2648730000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32144896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      198347008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          230491904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32144896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32144896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    118804608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       118804608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          502264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3099172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3601436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1856322                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1856322                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63456105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         391549830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             455005935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63456105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63456105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234527985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234527985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234527985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63456105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        391549830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            689533919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2209876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    395921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2832880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013646218500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       135154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       135154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8764621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2077315                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3601436                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2358549                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3601436                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2358549                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 372635                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                148673                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            228619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            145821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            191965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            252381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            286098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            149297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            171784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            213308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            210588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           213960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           172758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           275808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           159723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           175844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           217958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            181113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            104671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            149976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            205007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            110749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            152427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            117718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             96518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           157864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            78791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           186707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           101766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           124309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162777                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38167075750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16144005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98707094500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11820.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30570.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2404944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1707532                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3601436                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2358549                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3106132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  118288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 121329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 135319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 138798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 136563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 136565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 136878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 135572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 135969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 136286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 135642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 135654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 135528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 135215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 135306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 135289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     78                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1326207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.460723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.201247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.830621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       519049     39.14%     39.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       363614     27.42%     66.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       139445     10.51%     77.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        73849      5.57%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62861      4.74%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24344      1.84%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16233      1.22%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13436      1.01%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113376      8.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1326207                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       135154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.889748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.868402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        134884     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          201      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           47      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        135154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       135154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.329575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        134099     99.22%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1044      0.77%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        135154                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              206643264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23848640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               141431744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               230491904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            150947136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       407.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       279.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    455.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    297.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  506567984500                       # Total gap between requests
system.mem_ctrls.avgGap                      84994.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     25338944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    181304320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    141431744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50020715.242890328169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 357906460.625425636768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 279195415.283658325672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       502264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3099172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2358549                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13157030500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  85550064000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12316678907750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26195.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27604.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5222142.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4946677680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2629244310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11349229920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5358069000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39988478400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     175799142930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46481114880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       286551957120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.672107                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 118862770250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16915600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 370790635750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4522361760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2403711255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11704409220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6177457620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39988478400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177665555490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44909399040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       287371372785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.289687                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 114735802750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16915600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 374917603250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13239                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13239                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5462                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796262                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1400500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1431000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64512378                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              826000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              156500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     127404421.875000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    323388528.314838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974378000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    498415123000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8153883000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    123517899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        123517899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    123517899                       # number of overall hits
system.cpu.icache.overall_hits::total       123517899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       502321                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         502321                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       502321                       # number of overall misses
system.cpu.icache.overall_misses::total        502321                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  29032231500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29032231500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  29032231500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29032231500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    124020220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    124020220                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    124020220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    124020220                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57796.173164                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57796.173164                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57796.173164                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57796.173164                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       502322                       # number of writebacks
system.cpu.icache.writebacks::total            502322                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       502321                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       502321                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       502321                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       502321                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28529909500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28529909500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28529909500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28529909500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56796.171173                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56796.171173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56796.171173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56796.171173                       # average overall mshr miss latency
system.cpu.icache.replacements                 502322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    123517899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       123517899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       502321                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        502321                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  29032231500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29032231500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    124020220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    124020220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57796.173164                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57796.173164                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       502321                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       502321                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28529909500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28529909500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56796.171173                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56796.171173                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           124032163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            502834                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            246.666222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         248542762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        248542762                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    124747459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124747459                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124747459                       # number of overall hits
system.cpu.dcache.overall_hits::total       124747459                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4278752                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4278752                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4278752                       # number of overall misses
system.cpu.dcache.overall_misses::total       4278752                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 257954778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 257954778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 257954778000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 257954778000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    129026211                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    129026211                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    129026211                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    129026211                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60287.387070                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60287.387070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60287.387070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60287.387070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1843970                       # number of writebacks
system.cpu.dcache.writebacks::total           1843970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1182910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1182910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1182910                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1182910                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3095842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3095842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3095842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3095842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1159                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1159                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 180960511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 180960511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 180960511500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 180960511500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47864000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47864000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023994                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58452.760671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58452.760671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58452.760671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58452.760671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 41297.670406                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 41297.670406                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3099198                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     85847087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        85847087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1890518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1890518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 109756608500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 109756608500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     87737605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     87737605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58056.367884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58056.367884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107041                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107041                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1783477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1783477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 101738848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101738848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47864000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47864000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57045.225702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57045.225702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175970.588235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175970.588235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38900372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38900372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2388234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2388234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 148198169500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 148198169500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41288606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41288606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62053.454352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62053.454352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1075869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1075869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1312365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1312365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          887                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          887                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  79221663500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  79221663500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031785                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031785                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60365.571697                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60365.571697                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        77236                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        77236                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3358                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3358                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    256578000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    256578000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        80594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        80594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041666                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041666                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76407.980941                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76407.980941                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3357                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3357                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    253164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    253164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041653                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041653                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75413.762288                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75413.762288                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        80479                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        80479                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        80479                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        80479                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 506569006000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           128266984                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3100222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.373484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          834                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         261473766                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        261473766                       # Number of data accesses

---------- End Simulation Statistics   ----------
