library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity MuxTwo is
  port(bcd_1, bcd_2: in std_logic_vector(3 downto 0);
          selec,clk: in std_logic;
		       result: out std_logic_vector(3 downto 0));
end MuxTwo;
	 
architecture behave of MuxTwo is
	 
begin
  process(selec)
  begin
    if(rising_edge(CLK))then
      if(selec ='0') then
	     result <= bcd_1;
	   else
	     result <= bcd_2;
		end if;
	 end if;
  end process;
end behave;
	