// Seed: 2656409484
module module_0;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  wire id_3;
  and primCall (id_0, id_1, id_3);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7,
    output wand id_8,
    output supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output logic id_13,
    input tri0 id_14,
    input uwire id_15
);
  id_17 :
  assert property (@(negedge -1'h0) id_1)
  else begin : LABEL_0
    id_13 <= id_14;
  end
  logic [-1 'b0 : 1] id_18;
  module_0 modCall_1 ();
  assign id_8 = id_2;
  wire id_19;
  wire id_20;
  ;
endmodule
