RISC-V processor based on MIPS32 architecture using Verilog.
A 5 stage Pipelined processor with data stored in temporary registers instantiated between the different stages of processor.
Stages include Fetch, Decode, Execute, Memory Access and Write Back.

