[{"DBLP title": "Placement optimization of flexible TFT circuits with mechanical strain and temperature consideration.", "DBLP authors": ["Jiun-Li Lin", "Po-Hsun Wu", "Tsung-Yi Ho"], "year": 2014, "MAG papers": [{"PaperId": 1988619505, "PaperTitle": "placement optimization of flexible tft circuits with mechanical strain and temperature consideration", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Theory and analysis of generalized mixing and dilution of biochemical fluids using digital microfluidic biochips.", "DBLP authors": ["Sudip Roy", "Bhargab B. Bhattacharya", "Sarmishtha Ghoshal", "Krishnendu Chakrabarty"], "year": 2014, "MAG papers": [{"PaperId": 1982492379, "PaperTitle": "theory and analysis of generalized mixing and dilution of biochemical fluids using digital microfluidic biochips", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["duke university", "indian institutes of technology", "indian statistical institute", null]}], "source": "ES"}, {"DBLP title": "Ultra-low-leakage chip multiprocessor design with hybrid FinFET logic styles.", "DBLP authors": ["Xianmin Chen", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2035567625, "PaperTitle": "ultra low leakage chip multiprocessor design with hybrid finfet logic styles", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "NBTI tolerance and leakage reduction using gate sizing.", "DBLP authors": ["Ing-Chao Lin", "Shun-Ming Syu", "Tsung-Yi Ho"], "year": 2014, "MAG papers": [{"PaperId": 2045475919, "PaperTitle": "nbti tolerance and leakage reduction using gate sizing", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Testable cross-power domain interface (CPDI) circuit design in monolithic 3D technology.", "DBLP authors": ["Jing Xie", "Yang Du", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 1984606362, "PaperTitle": "testable cross power domain interface cpdi circuit design in monolithic 3d technology", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pennsylvania state university", "qualcomm", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Probabilistic modeling and analysis of molecular memory.", "DBLP authors": ["Renu Kumawat", "Vineet Sahula", "Manoj Singh Gaur"], "year": 2014, "MAG papers": [{"PaperId": 2072094346, "PaperTitle": "probabilistic modeling and analysis of molecular memory", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["malaviya national institute of technology jaipur", "malaviya national institute of technology jaipur", "malaviya national institute of technology jaipur"]}], "source": "ES"}, {"DBLP title": "QLib: Quantum module library.", "DBLP authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2007239487, "PaperTitle": "qlib quantum module library", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of calcutta", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Matrix Calculus for Classical and Quantum Circuits.", "DBLP authors": ["Alexis De Vos", "Stijn De Baerdemacker"], "year": 2014, "MAG papers": [{"PaperId": 2076909459, "PaperTitle": "matrix calculus for classical and quantum circuits", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Quantifying Irreversible Information Loss in Digital Circuits.", "DBLP authors": ["Ismo H\u00e4nninen", "Craig S. Lent", "Gregory L. Snider"], "year": 2014, "MAG papers": [{"PaperId": 2008955570, "PaperTitle": "quantifying irreversible information loss in digital circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Designing Garbage-Free Reversible Implementations of the Integer Cosine Transform.", "DBLP authors": ["Alexis De Vos", "St\u00e9phane Burignat", "Robert Gl\u00fcck", "Torben \u00c6gidius Mogensen", "Holger Bock Axelsen", "Michael Kirkedal Thomsen", "Eva Rotenberg", "Tetsuo Yokoyama"], "year": 2014, "MAG papers": [{"PaperId": 2069156062, "PaperTitle": "designing garbage free reversible implementations of the integer cosine transform", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "ghent university", "nanzan university", "university of bremen", null, null, "ghent university", null]}], "source": "ES"}, {"DBLP title": "Garbage-Free Reversible Multipliers for Arbitrary Constants.", "DBLP authors": ["Torben \u00c6gidius Mogensen"], "year": 2014, "MAG papers": [{"PaperId": 2093508350, "PaperTitle": "garbage free reversible multipliers for arbitrary constants", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of copenhagen"]}], "source": "ES"}, {"DBLP title": "A Resource-Efficient Design for a Reversible Floating Point Adder in Quantum Computing.", "DBLP authors": ["Trung Duc Nguyen", "Rodney Van Meter"], "year": 2014, "MAG papers": [{"PaperId": 2072976978, "PaperTitle": "a resource efficient design for a reversible floating point adder in quantum computing", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["keio university", "keio university"]}], "source": "ES"}, {"DBLP title": "Cofactor Sharing for Reversible Logic Synthesis.", "DBLP authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 1982763669, "PaperTitle": "cofactor sharing for reversible logic synthesis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "An Improved Reversible Circuit Synthesis Approach using Clustering of ESOP Cubes.", "DBLP authors": ["Kamalika Datta", "Gaurav Rathi", "Indranil Sengupta", "Hafizur Rahaman"], "year": 2014, "MAG papers": [{"PaperId": 2040483684, "PaperTitle": "an improved reversible circuit synthesis approach using clustering of esop cubes", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["indian institute of engineering science and technology shibpur", "indian institute of engineering science and technology shibpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Novel Through-Silicon-Via Inductor-Based On-Chip DC-DC Converter Designs in 3D ICs.", "DBLP authors": ["Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "year": 2014, "MAG papers": [{"PaperId": 1969483737, "PaperTitle": "novel through silicon via inductor based on chip dc dc converter designs in 3d ics", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["missouri university of science and technology", "missouri university of science and technology", "intel"]}], "source": "ES"}, {"DBLP title": "Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC.", "DBLP authors": ["Jacob Murray", "Ryan Gary Kim", "Paul Wettin", "Partha Pratim Pande", "Behrooz A. Shirazi"], "year": 2014, "MAG papers": [{"PaperId": 2131641154, "PaperTitle": "performance evaluation of congestion aware routing with dvfs on a millimeter wave small world wireless noc", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["washington state university", "washington state university", "washington state university", "washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "Scalable Offline Searches in DNA Sequences.", "DBLP authors": ["Pragyan (Sheela) Mohanty", "Spyros Tragoudas"], "year": 2014, "MAG papers": [{"PaperId": 2017283372, "PaperTitle": "scalable offline searches in dna sequences", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "Accurate Leakage/Delay Estimation for FinFET Standard Cells under PVT Variations using the Response Surface Methodology.", "DBLP authors": ["Sourindra M. Chaudhuri", "Prateek Mishra", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2051462885, "PaperTitle": "accurate leakage delay estimation for finfet standard cells under pvt variations using the response surface methodology", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Parallel Networks: Synthetic Biology and Artificial Intelligence.", "DBLP authors": ["Tara L. Deans"], "year": 2014, "MAG papers": [{"PaperId": 2094318956, "PaperTitle": "parallel networks synthetic biology and artificial intelligence", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of utah"]}], "source": "ES"}, {"DBLP title": "Composable Modular Models for Synthetic Biology.", "DBLP authors": ["Goksel Misirli", "Jennifer Hallinan", "Anil Wipat"], "year": 2014, "MAG papers": [{"PaperId": 2139493897, "PaperTitle": "composable modular models for synthetic biology", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["newcastle university", "newcastle university", "newcastle university"]}], "source": "ES"}, {"DBLP title": "Stochastic Model Checking of Genetic Circuits.", "DBLP authors": ["Curtis Madsen", "Zhen Zhang", "Nicholas Roehner", "Chris Winstead", "Chris J. Myers"], "year": 2014, "MAG papers": [{"PaperId": 1996756820, "PaperTitle": "stochastic model checking of genetic circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of utah", "university of utah", "newcastle university", "utah state university", "university of utah"]}], "source": "ES"}, {"DBLP title": "Formalizing Modularization and Data Hiding in Synthetic Biology.", "DBLP authors": ["Harold Fellermann", "Maik Hadorn", "Rudolf M. F\u00fcchslin", "Natalio Krasnogor"], "year": 2014, "MAG papers": [{"PaperId": 2029033363, "PaperTitle": "formalizing modularization and data hiding in synthetic biology", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["newcastle university", "zurcher fachhochschule", "newcastle university", "eth zurich"]}], "source": "ES"}, {"DBLP title": "A Rule-Based Design Specification Language for Synthetic Biology.", "DBLP authors": ["Ernst Oberortner", "Swapnil Bhatia", "Erik Lindgren", "Douglas Densmore"], "year": 2014, "MAG papers": [{"PaperId": 2016562518, "PaperTitle": "a rule based design specification language for synthetic biology", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["boston university", "boston university", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Fluigi: Microfluidic Device Synthesis for Synthetic Biology.", "DBLP authors": ["Haiyao Huang", "Douglas Densmore"], "year": 2014, "MAG papers": [{"PaperId": 1998190982, "PaperTitle": "fluigi microfluidic device synthesis for synthetic biology", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "RIMEP2: Evolutionary Design of Reversible Digital Circuits.", "DBLP authors": ["Fatima Zohra Hadjam", "Claudio Moraga"], "year": 2014, "MAG papers": [{"PaperId": 1987774503, "PaperTitle": "rimep2 evolutionary design of reversible digital circuits", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Decomposition of Diagonal Hermitian Quantum Gates Using Multiple-Controlled Pauli Z Gates.", "DBLP authors": ["Mahboobeh Houshmand", "Morteza Saheb Zamani", "Mehdi Sedighi", "Mona Arabzadeh"], "year": 2014, "MAG papers": [{"PaperId": 2033873076, "PaperTitle": "decomposition of diagonal hermitian quantum gates using multiple controlled pauli z gates", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["amirkabir university of technology", "amirkabir university of technology", "amirkabir university of technology", "amirkabir university of technology"]}], "source": "ES"}, {"DBLP title": "A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost.", "DBLP authors": ["Zhiqiang Li", "Hanwu Chen", "Xiaoyu Song", "Marek A. Perkowski"], "year": 2014, "MAG papers": [{"PaperId": 2072587295, "PaperTitle": "a synthesis algorithm for 4 bit reversible logic circuits with minimum quantum cost", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["portland state university", "southeast university", "yangzhou university", "portland state university"]}], "source": "ES"}, {"DBLP title": "Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU.", "DBLP authors": ["Bibhash Sen", "Manojit Dutta", "Samik Some", "Biplab K. Sikdar"], "year": 2014, "MAG papers": [{"PaperId": 2113740239, "PaperTitle": "realizing reversible computing in qca framework resulting in efficient design of testable alu", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": [null, "national institute of technology durgapur", "national institute of technology durgapur", "national institute of technology durgapur"]}], "source": "ES"}, {"DBLP title": "An Algorithm for Quantum Template Matching.", "DBLP authors": ["Md. Mazder Rahman", "Gerhard W. Dueck", "Joseph D. Horton"], "year": 2014, "MAG papers": [{"PaperId": 2133163108, "PaperTitle": "an algorithm for quantum template matching", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of new brunswick", "university of new brunswick", "university of new brunswick"]}], "source": "ES"}, {"DBLP title": "Recovery modeling of negative bias temperature instability (NBTI) for SPICE-compatible circuit aging simulators.", "DBLP authors": ["Haldun K\u00fcfl\u00fcoglu", "Cathy Chancellor", "Min Chen", "Claude Cirba", "Vijay Reddy"], "year": 2014, "MAG papers": [{"PaperId": 2000651207, "PaperTitle": "recovery modeling of negative bias temperature instability nbti for spice compatible circuit aging simulators", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["texas instruments", "texas instruments", "texas instruments", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Reliability improvement of logic and clock paths in power-efficient designs.", "DBLP authors": ["Senthil Arasu", "Mehrdad Nourani", "Vijay Reddy", "John M. Carulli Jr.", "Gautam Kapila", "Min Chen"], "year": 2014, "MAG papers": [{"PaperId": 1981558913, "PaperTitle": "reliability improvement of logic and clock paths in power efficient designs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at dallas", "university of texas at dallas", "texas instruments", "texas instruments", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Workload assignment considering NBTI degradation in multicore systems.", "DBLP authors": ["Jin Sun", "Roman L. Lysecky", "Karthik Shankar", "Avinash Karanth Kodi", "Ahmed Louri", "Janet Roveda"], "year": 2014, "MAG papers": [{"PaperId": 1993273773, "PaperTitle": "workload assignment considering nbti degradation in multicore systems", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of arizona", "university of arizona", "ohio university", "university of arizona", "university of arizona", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Robust learning approach for neuro-inspired nanoscale crossbar architecture.", "DBLP authors": ["Djaafar Chabi", "Damien Querlioz", "Weisheng Zhao", "Jacques-Olivier Klein"], "year": 2014, "MAG papers": [{"PaperId": 2081390428, "PaperTitle": "robust learning approach for neuro inspired nanoscale crossbar architecture", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Nanoarray architectures multilevel simulation.", "DBLP authors": ["Stefano Frache", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2014, "MAG papers": [{"PaperId": 1985630668, "PaperTitle": "nanoarray architectures multilevel simulation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A survey of software aging and rejuvenation studies.", "DBLP authors": ["Domenico Cotroneo", "Roberto Natella", "Roberto Pietrantuono", "Stefano Russo"], "year": 2014, "MAG papers": [{"PaperId": 2065325623, "PaperTitle": "a survey of software aging and rejuvenation studies", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 88, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Software rejuvenation scheduling using accelerated life testing.", "DBLP authors": ["Jing Zhao", "Yuliang Jin", "Kishor S. Trivedi", "Rivalino Matias Jr.", "Yanbin Wang"], "year": 2014, "MAG papers": [{"PaperId": 2016510053, "PaperTitle": "software rejuvenation scheduling using accelerated life testing", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["harbin engineering university", "harbin institute of technology", "harbin engineering university", "federal university of uberlandia", "duke university"]}], "source": "ES"}, {"DBLP title": "Job completion time on a virtualized server with software rejuvenation.", "DBLP authors": ["Fumio Machida", "Victor F. Nicola", "Kishor S. Trivedi"], "year": 2014, "MAG papers": [{"PaperId": 2021377858, "PaperTitle": "job completion time on a virtualized server with software rejuvenation", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["nec", "duke university", "university of twente"]}], "source": "ES"}, {"DBLP title": "Software aging in the eucalyptus cloud computing infrastructure: Characterization and rejuvenation.", "DBLP authors": ["Jean Araujo", "Rubens de S. Matos", "Vandi Alves", "Paulo Romero Martins Maciel", "F. Vieira de Souza", "Rivalino Matias Jr.", "Kishor S. Trivedi"], "year": 2014, "MAG papers": [{"PaperId": 2130854642, "PaperTitle": "software aging in the eucalyptus cloud computing infrastructure characterization and rejuvenation", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["federal university of pernambuco", "federal university of pernambuco", null, "federal university of pernambuco", "duke university", null, "federal university of pernambuco"]}], "source": "ES"}, {"DBLP title": "Critical-reliability path identification and delay analysis.", "DBLP authors": ["Jifeng Chen", "Shuo Wang", "Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2089135503, "PaperTitle": "critical reliability path identification and delay analysis", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Delay-based processing-in-wire for design of QCA serial decimal arithmetic units.", "DBLP authors": ["Michael Gladshtein"], "year": 2014, "MAG papers": [{"PaperId": 2090208034, "PaperTitle": "delay based processing in wire for design of qca serial decimal arithmetic units", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "RMDDS: Reed-muller decision diagram synthesis of reversible logic circuits.", "DBLP authors": ["Chia-Chun Lin", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2155868549, "PaperTitle": "rmdds reed muller decision diagram synthesis of reversible logic circuits", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip.", "DBLP authors": ["Weichen Liu", "Xuan Wang", "Jiang Xu", "Wei Zhang", "Yaoyao Ye", "Xiaowen Wu", "Mahdi Nikdast", "Zhehui Wang"], "year": 2014, "MAG papers": [{"PaperId": 2150835185, "PaperTitle": "on chip sensor networks for soft error tolerant real time multiprocessor systems on chip", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "nanyang technological university", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Inexact computing using probabilistic circuits: Ultra low-power digital processing.", "DBLP authors": ["Jaeyoon Kim", "Sandip Tiwari"], "year": 2014, "MAG papers": [{"PaperId": 2028612976, "PaperTitle": "inexact computing using probabilistic circuits ultra low power digital processing", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Nanopipelined threshold network synthesis.", "DBLP authors": ["Luke Pierce", "Spyros Tragoudas"], "year": 2014, "MAG papers": [{"PaperId": 1999195917, "PaperTitle": "nanopipelined threshold network synthesis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "A thermal-driven test application scheme for pre-bond and post-bond scan testing of three-dimensional ICs.", "DBLP authors": ["Dong Xiang", "Kele Shen"], "year": 2014, "MAG papers": [{"PaperId": 2007254762, "PaperTitle": "a thermal driven test application scheme for pre bond and post bond scan testing of three dimensional ics", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Impact of Process Variations on Speedup and Maximum Achievable Frequency of Extensible Processors.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2162867065, "PaperTitle": "impact of process variations on speedup and maximum achievable frequency of extensible processors", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tehran", "university of tehran", "university of southern california", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip.", "DBLP authors": ["Haera Chung", "Christof Teuscher", "Partha Pratim Pande"], "year": 2014, "MAG papers": [{"PaperId": 2001068051, "PaperTitle": "design and evaluation of technology agnostic heterogeneous networks on chip", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["portland state university", "washington state university", "portland state university"]}], "source": "ES"}, {"DBLP title": "Improved Threshold Logic Synthesis Using Implicant-Implicit Algorithms.", "DBLP authors": ["Ashok Kumar Palaniswamy", "Spyros Tragoudas"], "year": 2014, "MAG papers": [{"PaperId": 2046397491, "PaperTitle": "improved threshold logic synthesis using implicant implicit algorithms", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "Clock-Tree Synthesis with Methodology of Reuse in 3D-IC.", "DBLP authors": ["Fu-Wei Chen", "TingTing Hwang"], "year": 2014, "MAG papers": [{"PaperId": 1992238982, "PaperTitle": "clock tree synthesis with methodology of reuse in 3d ic", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "On-Chip Hybrid Power Supply System for Wireless Sensor Nodes.", "DBLP authors": ["Wulong Liu", "Yu Wang", "Yuchun Ma", "Yuan Xie", "Huazhong Yang"], "year": 2014, "MAG papers": [{"PaperId": 2618632574, "PaperTitle": "on chip hybrid power supply system for wireless sensor nodes", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "pennsylvania state university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Interpreting Assays with Control Flow on Digital Microfluidic Biochips.", "DBLP authors": ["Daniel T. Grissom", "Christopher Curtis", "Philip Brisk"], "year": 2014, "MAG papers": [{"PaperId": 2030184574, "PaperTitle": "interpreting assays with control flow on digital microfluidic biochips", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "A Fast Extraction Algorithm for Defect-Free Subcrossbar in Nanoelectronic Crossbar.", "DBLP authors": ["Bo Yuan", "Bin Li"], "year": 2014, "MAG papers": [{"PaperId": 1983641062, "PaperTitle": "a fast extraction algorithm for defect free subcrossbar in nanoelectronic crossbar", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of science and technology of china", "university of science and technology of china"]}], "source": "ES"}, {"DBLP title": "3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations.", "DBLP authors": ["Sourindra Chaudhuri", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2035130574, "PaperTitle": "3d vs 2d device simulation of finfet logic gates under pvt variations", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Dual-Level DVFS-Enabled Millimeter-Wave Wireless NoC Architectures.", "DBLP authors": ["Jacob Murray", "Teng Lu", "Paul Wettin", "Partha Pratim Pande", "Behrooz A. Shirazi"], "year": 2014, "MAG papers": [{"PaperId": 1963634678, "PaperTitle": "dual level dvfs enabled millimeter wave wireless noc architectures", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["washington state university", "washington state university", "washington state university", "washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "CDMA Enabled Wireless Network-on-Chip.", "DBLP authors": ["Vineeth Vijayakumaran", "Manoj Prashanth Yuvaraj", "Naseef Mansoor", "Nishad Nerurkar", "Amlan Ganguly", "Andres Kwasinski"], "year": 2014, "MAG papers": [{"PaperId": 2019940951, "PaperTitle": "cdma enabled wireless network on chip", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["rochester institute of technology", "rochester institute of technology", "rochester institute of technology", "rochester institute of technology", "rochester institute of technology", "rochester institute of technology"]}], "source": "ES"}, {"DBLP title": "SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor.", "DBLP authors": ["Xiaowen Wu", "Jiang Xu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast", "Xuan Wang"], "year": 2014, "MAG papers": [{"PaperId": 2058674318, "PaperTitle": "suor sectioned undirectional optical ring for chip multiprocessor", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Design Options for Optical Ring Interconnect in Future Client Devices.", "DBLP authors": ["Paolo Grani", "Sandro Bartolini"], "year": 2014, "MAG papers": [{"PaperId": 2013626493, "PaperTitle": "design options for optical ring interconnect in future client devices", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of siena", "university of siena"]}], "source": "ES"}, {"DBLP title": "Exploring Dynamic Redundancy to Resuscitate Faulty PCM Blocks.", "DBLP authors": ["Jie Chen", "Guru Venkataramani", "H. Howie Huang"], "year": 2014, "MAG papers": [{"PaperId": 2015772022, "PaperTitle": "exploring dynamic redundancy to resuscitate faulty pcm blocks", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["george washington university", "george washington university", "george washington university"]}], "source": "ES"}, {"DBLP title": "Effect of the Active Layer on Carbon Nanotube-Based Cells for Yield Analysis.", "DBLP authors": ["Matthias Beste", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 2135391845, "PaperTitle": "effect of the active layer on carbon nanotube based cells for yield analysis", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits.", "DBLP authors": ["Shashikanth Bobba", "Jie Zhang", "Pierre-Emmanuel Gaillardon", "H.-S. Philip Wong", "Subhasish Mitra", "Giovanni De Micheli"], "year": 2014, "MAG papers": [{"PaperId": 2035059520, "PaperTitle": "system level benchmarking with yield enhanced standard cell library for carbon nanotube vlsi circuits", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ecole polytechnique federale de lausanne", "stanford university", "stanford university", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "stanford university"]}], "source": "ES"}]