TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/AESCoreStdTester.v

TOPLEVEL=AESCoreStdTester
MODULE=AESCoreStdTester

include ../../common/Makefile.sim
