

================================================================
== Vivado HLS Report for 'maxpool_P1_1'
================================================================
* Date:           Sat Mar 14 11:28:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution6_convPipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  811|  811|  811|  811|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- OFM_ROW_COL  |  809|  809|        12|          2|          1|   400|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    671|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        0|      -|     618|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     750|   1472|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_fcmp_32ns_3xdS_U181  |lenet_fcmp_32ns_3xdS  |        0|      0|  66|  239|    0|
    |lenet_fcmp_32ns_3xdS_U182  |lenet_fcmp_32ns_3xdS  |        0|      0|  66|  239|    0|
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                      |                      |        0|      0| 132|  478|    0|
    +---------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln37_fu_243_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln38_1_fu_359_p2     |     +    |      0|  0|  15|           1|           6|
    |add_ln44_1_fu_435_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln44_2_fu_460_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln44_3_fu_482_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln44_4_fu_507_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln44_5_fu_517_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln44_6_fu_528_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln44_7_fu_544_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln44_8_fu_550_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln44_fu_301_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln50_1_fu_408_p2     |     +    |      0|  0|   8|           8|           8|
    |add_ln50_2_fu_426_p2     |     +    |      0|  0|   8|          10|          10|
    |add_ln50_3_fu_570_p2     |     +    |      0|  0|   8|          10|          10|
    |add_ln50_fu_386_p2       |     +    |      0|  0|   8|           8|           8|
    |c_fu_576_p2              |     +    |      0|  0|  13|           2|           4|
    |ofm_fu_249_p2            |     +    |      0|  0|  15|           1|           5|
    |r_fu_327_p2              |     +    |      0|  0|  13|           2|           4|
    |and_ln45_1_fu_713_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln45_2_fu_719_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln45_3_fu_811_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln45_4_fu_817_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln45_5_fu_901_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln45_6_fu_907_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln45_fu_624_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln37_fu_237_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln38_fu_255_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln39_fu_315_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln45_10_fu_865_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln45_11_fu_871_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln45_12_fu_883_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln45_13_fu_889_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln45_1_fu_612_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln45_2_fu_677_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln45_3_fu_683_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln45_4_fu_695_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln45_5_fu_701_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln45_6_fu_775_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln45_7_fu_781_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln45_8_fu_793_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln45_9_fu_799_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln45_fu_606_p2      |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |or_ln44_1_fu_231_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln44_2_fu_321_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln44_3_fu_466_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln44_fu_534_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln45_1_fu_689_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln45_2_fu_707_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln45_3_fu_787_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln45_4_fu_805_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln45_5_fu_877_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln45_6_fu_895_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln45_fu_618_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln38_fu_582_p3    |  select  |      0|  0|   6|           1|           1|
    |select_ln44_1_fu_365_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln44_2_fu_269_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln44_3_fu_307_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln44_4_fu_392_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln44_fu_261_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln45_1_fu_725_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln45_2_fu_823_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln45_3_fu_913_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln45_fu_630_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln50_1_fu_343_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln50_2_fu_351_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln50_3_fu_471_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln50_fu_398_p3    |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 671|         429|         367|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_192_p4               |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten23_phi_fu_148_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_170_p4    |   9|          2|    6|         12|
    |ap_phi_mux_ofm_0_phi_fu_159_p4             |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_181_p4               |   9|          2|    4|          8|
    |c_0_reg_188                                |   9|          2|    4|          8|
    |grp_fu_200_p1                              |  15|          3|   32|         96|
    |grp_fu_206_p1                              |  15|          3|   32|         96|
    |in_r_address0                              |  15|          3|   11|         33|
    |in_r_address1                              |  15|          3|   11|         33|
    |indvar_flatten23_reg_144                   |   9|          2|    9|         18|
    |indvar_flatten_reg_166                     |   9|          2|    6|         12|
    |ofm_0_reg_155                              |   9|          2|    5|         10|
    |r_0_reg_177                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 195|         41|  145|        379|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln37_reg_933                      |   9|   0|    9|          0|
    |add_ln38_1_reg_980                    |   6|   0|    6|          0|
    |add_ln44_6_reg_990                    |  12|   0|   12|          0|
    |add_ln44_7_reg_995                    |  11|   0|   12|          1|
    |add_ln44_8_reg_1000                   |  11|   0|   12|          1|
    |add_ln44_reg_952                      |   8|   0|    9|          1|
    |add_ln50_3_reg_1005                   |  10|   0|   10|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |c_0_reg_188                           |   4|   0|    4|          0|
    |c_reg_1010                            |   4|   0|    4|          0|
    |icmp_ln37_reg_929                     |   1|   0|    1|          0|
    |icmp_ln38_reg_938                     |   1|   0|    1|          0|
    |indvar_flatten23_reg_144              |   9|   0|    9|          0|
    |indvar_flatten_reg_166                |   6|   0|    6|          0|
    |ofm_0_reg_155                         |   5|   0|    5|          0|
    |or_ln44_1_reg_924                     |   3|   0|    4|          1|
    |or_ln44_2_reg_958                     |   1|   0|    1|          0|
    |r_0_reg_177                           |   4|   0|    4|          0|
    |r_reg_964                             |   4|   0|    4|          0|
    |reg_211                               |  32|   0|   32|          0|
    |reg_216                               |  32|   0|   32|          0|
    |select_ln38_reg_1015                  |   6|   0|    6|          0|
    |select_ln44_2_reg_945                 |   5|   0|    5|          0|
    |select_ln45_1_reg_1032                |  32|   0|   32|          0|
    |select_ln45_1_reg_1032_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln45_2_reg_1049                |  32|   0|   32|          0|
    |select_ln45_3_reg_1056                |  32|   0|   32|          0|
    |select_ln45_reg_1020                  |  32|   0|   32|          0|
    |select_ln50_1_reg_969                 |   3|   0|    3|          0|
    |select_ln50_2_reg_974                 |   4|   0|    4|          0|
    |add_ln44_6_reg_990                    |  64|  32|   12|          0|
    |add_ln44_8_reg_1000                   |  64|  32|   12|          1|
    |add_ln50_3_reg_1005                   |  64|  32|   10|          0|
    |icmp_ln37_reg_929                     |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 618| 128|  401|          5|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|in_r_address0   | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_address1   | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce1        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    9|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

