INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/ip/multiplier/sim/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/ip/adder_12b/sim/adder_12b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_12b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/ip/adder_13b/sim/adder_13b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_13b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/ip/adder_14b/sim/adder_14b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_14b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/ip/adder_15b/sim/adder_15b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_15b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/new/d_ff_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_12'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/new/d_ff_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_8'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/new/filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'filter'
WARNING: [VRFC 10-3093] actual for formal port 'b' is neither a static name nor a globally static expression [/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/new/filter.vhd:531]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/new/buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pixel_Buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/ip/divider/sim/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sources_1/ip/divider/demo_tb/tb_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sim_1/new/tb_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_divider'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'tb_divider' [/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sim_1/new/tb_divider.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sim_1/new/tb_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sim_1/new/tb_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/halaldeen-ms/Dev/hdl_project/gaussian_filter/gaussian_filter.srcs/sim_1/new/tb_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_filter'
