Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue May 21 20:02:05 2024
| Host         : HP running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_display_timing_summary_routed.rpt -pb seven_segment_display_timing_summary_routed.pb -rpx seven_segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.240        0.000                      0                   79        0.247        0.000                      0                   79        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.240        0.000                      0                   79        0.247        0.000                      0                   79        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.828ns (22.222%)  route 2.898ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    C_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  one_second_counter_reg[7]/Q
                         net (fo=3, routed)           0.824     6.419    one_second_counter[7]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.543 r  one_second_counter[26]_i_6/O
                         net (fo=1, routed)           0.840     7.383    one_second_counter[26]_i_6_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  one_second_counter[26]_i_4/O
                         net (fo=27, routed)          1.234     8.740    one_second_counter[26]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.864 r  one_second_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.864    p_0_in[25]
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y29         FDCE (Setup_fdce_C_D)        0.031    15.104    one_second_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.308%)  route 2.600ns (78.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.145    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          1.203     6.805    one_second_counter[26]
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  displayed_number[0]_i_5/O
                         net (fo=1, routed)           0.746     7.675    displayed_number[0]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  displayed_number[0]_i_1/O
                         net (fo=16, routed)          0.650     8.449    sel
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.846    C_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.866    displayed_number_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.308%)  route 2.600ns (78.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.145    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          1.203     6.805    one_second_counter[26]
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  displayed_number[0]_i_5/O
                         net (fo=1, routed)           0.746     7.675    displayed_number[0]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  displayed_number[0]_i_1/O
                         net (fo=16, routed)          0.650     8.449    sel
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.846    C_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.866    displayed_number_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.308%)  route 2.600ns (78.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.145    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          1.203     6.805    one_second_counter[26]
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  displayed_number[0]_i_5/O
                         net (fo=1, routed)           0.746     7.675    displayed_number[0]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  displayed_number[0]_i_1/O
                         net (fo=16, routed)          0.650     8.449    sel
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.846    C_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.866    displayed_number_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.308%)  route 2.600ns (78.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.145    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          1.203     6.805    one_second_counter[26]
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  displayed_number[0]_i_5/O
                         net (fo=1, routed)           0.746     7.675    displayed_number[0]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  displayed_number[0]_i_1/O
                         net (fo=16, routed)          0.650     8.449    sel
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.846    C_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.866    displayed_number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.828ns (23.630%)  route 2.676ns (76.370%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    C_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  one_second_counter_reg[7]/Q
                         net (fo=3, routed)           0.824     6.419    one_second_counter[7]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.543 r  one_second_counter[26]_i_6/O
                         net (fo=1, routed)           0.840     7.383    one_second_counter[26]_i_6_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  one_second_counter[26]_i_4/O
                         net (fo=27, routed)          1.012     8.518    one_second_counter[26]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.642 r  one_second_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.642    p_0_in[23]
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[23]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y29         FDCE (Setup_fdce_C_D)        0.029    15.102    one_second_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 one_second_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.166%)  route 2.787ns (79.834%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.623     5.144    C_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  one_second_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  one_second_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.457    one_second_counter[22]
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.581 f  one_second_counter[26]_i_3/O
                         net (fo=28, routed)          1.930     8.511    one_second_counter[26]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  one_second_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.635    p_0_in[9]
    SLICE_X59Y25         FDCE                                         r  one_second_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501    14.842    C_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  one_second_counter_reg[9]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.031    15.112    one_second_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.128%)  route 2.477ns (77.872%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.145    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          1.203     6.805    one_second_counter[26]
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  displayed_number[0]_i_5/O
                         net (fo=1, routed)           0.746     7.675    displayed_number[0]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  displayed_number[0]_i_1/O
                         net (fo=16, routed)          0.528     8.327    sel
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.863    displayed_number_reg[12]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.128%)  route 2.477ns (77.872%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.145    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          1.203     6.805    one_second_counter[26]
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  displayed_number[0]_i_5/O
                         net (fo=1, routed)           0.746     7.675    displayed_number[0]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  displayed_number[0]_i_1/O
                         net (fo=16, routed)          0.528     8.327    sel
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.863    displayed_number_reg[13]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.128%)  route 2.477ns (77.872%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.145    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          1.203     6.805    one_second_counter[26]
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  displayed_number[0]_i_5/O
                         net (fo=1, routed)           0.746     7.675    displayed_number[0]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  displayed_number[0]_i_1/O
                         net (fo=16, routed)          0.528     8.327    sel
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.863    displayed_number_reg[14]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.771%)  route 0.166ns (47.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          0.166     1.776    one_second_counter[26]
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  one_second_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.821    p_0_in[22]
    SLICE_X61Y28         FDCE                                         r  one_second_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     1.979    C_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  one_second_counter_reg[22]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.092     1.573    one_second_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.622%)  route 0.167ns (47.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          0.167     1.777    one_second_counter[26]
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  one_second_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.822    p_0_in[21]
    SLICE_X61Y28         FDCE                                         r  one_second_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     1.979    C_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  one_second_counter_reg[21]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.091     1.572    one_second_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    C_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    refresh_counter_reg_n_0_[11]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    C_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    C_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.714    refresh_counter_reg_n_0_[15]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    C_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    C_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    refresh_counter_reg_n_0_[3]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y21         FDCE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.981    C_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    C_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    refresh_counter_reg_n_0_[7]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    C_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 one_second_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.351%)  route 0.176ns (48.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.467    C_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  one_second_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  one_second_counter_reg[19]/Q
                         net (fo=29, routed)          0.176     1.784    one_second_counter[19]
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  one_second_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     1.829    p_0_in[25]
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[25]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.092     1.574    one_second_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    C_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.711    refresh_counter_reg_n_0_[12]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    C_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.711    refresh_counter_reg_n_0_[16]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    refresh_counter_reg[16]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105     1.570    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    C_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.714    refresh_counter_reg_n_0_[4]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    refresh_counter_reg[4]_i_1_n_7
    SLICE_X63Y22         FDCE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    C_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  C_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   displayed_number_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   displayed_number_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   displayed_number_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   displayed_number_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   displayed_number_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   displayed_number_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   displayed_number_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   displayed_number_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   displayed_number_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   displayed_number_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   displayed_number_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   displayed_number_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   displayed_number_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   displayed_number_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   displayed_number_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   displayed_number_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   displayed_number_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   displayed_number_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   displayed_number_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   displayed_number_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   displayed_number_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   displayed_number_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   displayed_number_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   displayed_number_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   displayed_number_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   displayed_number_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   displayed_number_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   displayed_number_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   displayed_number_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayed_number_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 4.465ns (50.617%)  route 4.357ns (49.383%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  displayed_number_reg[15]/Q
                         net (fo=2, routed)           1.447     7.042    displayed_number_reg[15]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.999    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     8.151 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076    10.228    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    13.961 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.961    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 4.476ns (52.251%)  route 4.090ns (47.749%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  displayed_number_reg[15]/Q
                         net (fo=2, routed)           1.447     7.042    displayed_number_reg[15]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.166 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     8.001    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     8.153 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.961    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.705 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.705    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 4.208ns (50.354%)  route 4.149ns (49.646%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  displayed_number_reg[15]/Q
                         net (fo=2, routed)           1.447     7.042    displayed_number_reg[15]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.999    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.123 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     9.992    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.497 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.497    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 4.224ns (51.389%)  route 3.996ns (48.611%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  displayed_number_reg[15]/Q
                         net (fo=2, routed)           1.447     7.042    displayed_number_reg[15]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.166 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     8.001    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.125 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     9.839    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.359 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.359    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.432ns (55.547%)  route 3.547ns (44.453%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  displayed_number_reg[15]/Q
                         net (fo=2, routed)           1.447     7.042    displayed_number_reg[15]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.432     7.597    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.120     7.717 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     9.386    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    13.118 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.118    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.792ns  (logic 4.239ns (54.405%)  route 3.553ns (45.595%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  displayed_number_reg[15]/Q
                         net (fo=2, routed)           1.447     7.042    displayed_number_reg[15]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.432     7.597    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.721 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.396    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.931 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.931    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 4.215ns (54.351%)  route 3.540ns (45.649%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  displayed_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  displayed_number_reg[15]/Q
                         net (fo=2, routed)           1.447     7.042    displayed_number_reg[15]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.431     7.596    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.383    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.894 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.894    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.342ns (60.978%)  route 2.779ns (39.022%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.971     6.566    LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.152     6.718 r  anode_act_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.526    anode_act_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.260 r  anode_act_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.260    anode_act[3]
    W4                                                                r  anode_act[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 4.311ns (62.864%)  route 2.547ns (37.136%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.830     6.426    LED_activating_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.148     6.574 r  anode_act_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.290    anode_act_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    11.997 r  anode_act_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.997    anode_act[0]
    U2                                                                r  anode_act[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.599ns  (logic 4.103ns (62.174%)  route 2.496ns (37.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.971     6.566    LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.690 r  anode_act_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.216    anode_act_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.739 r  anode_act_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.739    anode_act[2]
    V4                                                                r  anode_act[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.386ns (69.820%)  route 0.599ns (30.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.271     1.877    LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.922 r  anode_act_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.250    anode_act_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.451 r  anode_act_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.451    anode_act[1]
    U4                                                                r  anode_act[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.410ns (70.899%)  route 0.579ns (29.101%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.298     1.904    LED_activating_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  anode_act_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.230    anode_act_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.454 r  anode_act_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.454    anode_act[2]
    V4                                                                r  anode_act[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.443ns (70.271%)  route 0.610ns (29.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  displayed_number_reg[7]/Q
                         net (fo=2, routed)           0.116     1.723    displayed_number_reg[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.164     1.932    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.977 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.308    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.519 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.519    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.467ns (70.827%)  route 0.604ns (29.173%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  displayed_number_reg[7]/Q
                         net (fo=2, routed)           0.116     1.723    displayed_number_reg[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.164     1.932    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.977 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.301    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.537 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.537    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.457ns (69.843%)  route 0.629ns (30.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.271     1.877    LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.046     1.923 r  anode_act_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.281    anode_act_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.551 r  anode_act_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.551    anode_act[0]
    U2                                                                r  anode_act[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.452ns (67.706%)  route 0.693ns (32.294%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  displayed_number_reg[4]/Q
                         net (fo=2, routed)           0.114     1.721    displayed_number_reg[4]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     1.988    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.033 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.390    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.611 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.611    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.532ns (71.340%)  route 0.615ns (28.660%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  displayed_number_reg[7]/Q
                         net (fo=2, routed)           0.116     1.723    displayed_number_reg[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.164     1.932    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.051     1.983 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.319    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.614 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.614    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.468ns (67.772%)  route 0.698ns (32.228%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    C_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.298     1.904    LED_activating_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     1.947 r  anode_act_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.347    anode_act_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.632 r  anode_act_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.632    anode_act[3]
    W4                                                                r  anode_act[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.437ns (65.607%)  route 0.753ns (34.393%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  displayed_number_reg[4]/Q
                         net (fo=2, routed)           0.114     1.721    displayed_number_reg[4]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     1.988    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.033 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.450    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.656 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.656    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.534ns (67.590%)  route 0.736ns (32.410%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  displayed_number_reg[4]/Q
                         net (fo=2, routed)           0.114     1.721    displayed_number_reg[4]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     1.988    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.033 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.433    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.736 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.736    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            displayed_number_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 1.456ns (31.801%)  route 3.123ns (68.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          3.123     4.579    R_IBUF
    SLICE_X62Y23         FDCE                                         f  displayed_number_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[4]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            displayed_number_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 1.456ns (31.801%)  route 3.123ns (68.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          3.123     4.579    R_IBUF
    SLICE_X62Y23         FDCE                                         f  displayed_number_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[5]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            displayed_number_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 1.456ns (31.801%)  route 3.123ns (68.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          3.123     4.579    R_IBUF
    SLICE_X62Y23         FDCE                                         f  displayed_number_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[6]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            displayed_number_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 1.456ns (31.801%)  route 3.123ns (68.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          3.123     4.579    R_IBUF
    SLICE_X62Y23         FDCE                                         f  displayed_number_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  displayed_number_reg[7]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.456ns (31.831%)  route 3.118ns (68.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          3.118     4.575    R_IBUF
    SLICE_X63Y23         FDCE                                         f  refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    C_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.456ns (31.831%)  route 3.118ns (68.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          3.118     4.575    R_IBUF
    SLICE_X63Y23         FDCE                                         f  refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    C_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  refresh_counter_reg[11]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            refresh_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.456ns (31.831%)  route 3.118ns (68.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          3.118     4.575    R_IBUF
    SLICE_X63Y23         FDCE                                         f  refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    C_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  refresh_counter_reg[8]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            refresh_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.456ns (31.831%)  route 3.118ns (68.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          3.118     4.575    R_IBUF
    SLICE_X63Y23         FDCE                                         f  refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    C_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  refresh_counter_reg[9]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            displayed_number_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.433ns  (logic 1.456ns (32.847%)  route 2.977ns (67.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          2.977     4.433    R_IBUF
    SLICE_X62Y22         FDCE                                         f  displayed_number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505     4.846    C_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[0]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            displayed_number_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.433ns  (logic 1.456ns (32.847%)  route 2.977ns (67.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  R_IBUF_inst/O
                         net (fo=63, routed)          2.977     4.433    R_IBUF
    SLICE_X62Y22         FDCE                                         f  displayed_number_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505     4.846    C_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  displayed_number_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.224ns (25.043%)  route 0.671ns (74.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.671     0.895    R_IBUF
    SLICE_X61Y29         FDCE                                         f  one_second_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[23]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.224ns (25.043%)  route 0.671ns (74.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.671     0.895    R_IBUF
    SLICE_X61Y29         FDCE                                         f  one_second_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[25]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.224ns (25.043%)  route 0.671ns (74.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.671     0.895    R_IBUF
    SLICE_X61Y29         FDCE                                         f  one_second_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    C_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  one_second_counter_reg[26]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.224ns (23.365%)  route 0.736ns (76.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.736     0.960    R_IBUF
    SLICE_X61Y28         FDCE                                         f  one_second_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     1.979    C_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  one_second_counter_reg[21]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.224ns (23.365%)  route 0.736ns (76.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.736     0.960    R_IBUF
    SLICE_X61Y28         FDCE                                         f  one_second_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     1.979    C_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  one_second_counter_reg[22]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.224ns (23.365%)  route 0.736ns (76.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.736     0.960    R_IBUF
    SLICE_X61Y28         FDCE                                         f  one_second_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     1.979    C_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  one_second_counter_reg[24]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.224ns (20.358%)  route 0.877ns (79.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.877     1.102    R_IBUF
    SLICE_X61Y27         FDCE                                         f  one_second_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    C_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  one_second_counter_reg[17]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.224ns (20.358%)  route 0.877ns (79.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.877     1.102    R_IBUF
    SLICE_X61Y27         FDCE                                         f  one_second_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    C_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  one_second_counter_reg[18]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.224ns (20.358%)  route 0.877ns (79.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.877     1.102    R_IBUF
    SLICE_X61Y27         FDCE                                         f  one_second_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    C_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  one_second_counter_reg[19]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.224ns (20.358%)  route 0.877ns (79.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=63, routed)          0.877     1.102    R_IBUF
    SLICE_X61Y27         FDCE                                         f  one_second_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    C_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  one_second_counter_reg[20]/C





