# 100days_of_RTL
## Combinational  Circuit
### day01 [clock_Frequency Generate](https://github.com/idrak28/100days_of_RTL/tree/main/day_1)
### day02 [Half adder](https://edaplayground.com/x/wUeZ)
### day03 [binary to graycode](https://edaplayground.com/x/Lh9B)
### day04 [Full Adder using Half Subtractors](https://edaplayground.com/x/bcac)
### day05 [3to8 Decoder ](https://edaplayground.com/x/N8fK)
### day06 [carry look ahead adder ](https://edaplayground.com/x/N5yA)
### day07 [full_subtractor_adder](https://edaplayground.com/)
### day08 [adding_using_xs3](https://edaplayground.com/x/NBUr)
### day09 [mux 8:1 4:1 2:1](https://edaplayground.com/x/6up8)
### day10 [3:1 mux using 2:1mux](https://edaplayground.com/x/NDR2)
### day11 [demux](https://edaplayground.com/x/RMYF)
### day12 [encoder](https://edaplayground.com/x/rFCH)
### day13 [comparator](https://edaplayground.com/x/JUiv)
### day14[even parity generator](https://edaplayground.com/x/NJB5)
### day15 [odd parity generato](https://edaplayground.com/x/NJB5)
### day16 [d latch](https://edaplayground.com/x/tZtS)
### day17 [sr latch](https://edaplayground.com/x/KMy5)
 ### day18 [d flipflop](https://edaplayground.com/x/QYji)
 ### day19 [t flipflop](https://edaplayground.com/x/p9Dg)