
BMP390.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e44  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  0800a018  0800a018  0000b018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a678  0800a678  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a678  0800a678  0000b678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a680  0800a680  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a680  0800a680  0000b680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a684  0800a684  0000b684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a688  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d18  200001d8  0800a860  0000c1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ef0  0800a860  0000cef0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e5dd  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022f9  00000000  00000000  0001a7e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e50  00000000  00000000  0001cae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b27  00000000  00000000  0001d930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023667  00000000  00000000  0001e457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011614  00000000  00000000  00041abe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1323  00000000  00000000  000530d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001243f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f44  00000000  00000000  00124438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  0012937c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009ffc 	.word	0x08009ffc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08009ffc 	.word	0x08009ffc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fbc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fc0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000fc4:	f003 0301 	and.w	r3, r3, #1
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d013      	beq.n	8000ff4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000fcc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fd0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000fd4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d00b      	beq.n	8000ff4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fdc:	e000      	b.n	8000fe0 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000fde:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fe0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d0f9      	beq.n	8000fde <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000fea:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	b2d2      	uxtb	r2, r2
 8000ff2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000ff4:	687b      	ldr	r3, [r7, #4]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b086      	sub	sp, #24
 8001006:	af00      	add	r7, sp, #0
 8001008:	60f8      	str	r0, [r7, #12]
 800100a:	60b9      	str	r1, [r7, #8]
 800100c:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	e009      	b.n	800102c <_write+0x2a>
    ITM_SendChar((*ptr++));
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	1c5a      	adds	r2, r3, #1
 800101c:	60ba      	str	r2, [r7, #8]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ffc7 	bl	8000fb4 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	3301      	adds	r3, #1
 800102a:	617b      	str	r3, [r7, #20]
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	429a      	cmp	r2, r3
 8001032:	dbf1      	blt.n	8001018 <_write+0x16>
  return len;
 8001034:	687b      	ldr	r3, [r7, #4]
}
 8001036:	4618      	mov	r0, r3
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	b08e      	sub	sp, #56	@ 0x38
 8001044:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001046:	f000 fbf3 	bl	8001830 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104a:	f000 f895 	bl	8001178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104e:	f000 f983 	bl	8001358 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001052:	f000 f91f 	bl	8001294 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001056:	f000 f8ef 	bl	8001238 <MX_I2C1_Init>
  MX_USART2_Init();
 800105a:	f000 f951 	bl	8001300 <MX_USART2_Init>
  /* USER CODE BEGIN 2 */
  BMP390_Init();
 800105e:	f005 f91b 	bl	8006298 <BMP390_Init>
  float elevation_0 = 1001;
 8001062:	4b40      	ldr	r3, [pc, #256]	@ (8001164 <main+0x124>)
 8001064:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (elevation_0 < 1 || elevation_0 > 1000) {
 8001066:	e025      	b.n	80010b4 <main+0x74>
	  struct bmp3_data bmp390_data = bmp390_getdata();
 8001068:	f005 f974 	bl	8006354 <bmp390_getdata>
 800106c:	eeb0 6a40 	vmov.f32	s12, s0
 8001070:	eef0 6a60 	vmov.f32	s13, s1
 8001074:	eeb0 7a41 	vmov.f32	s14, s2
 8001078:	eef0 7a61 	vmov.f32	s15, s3
 800107c:	ed87 6b04 	vstr	d6, [r7, #16]
 8001080:	ed87 7b06 	vstr	d7, [r7, #24]
	  elevation_0 = convert_Pa_to_meter(bmp390_data.pressure); // m
 8001084:	ed97 7b06 	vldr	d7, [r7, #24]
 8001088:	eeb0 0a47 	vmov.f32	s0, s14
 800108c:	eef0 0a67 	vmov.f32	s1, s15
 8001090:	f005 f9ca 	bl	8006428 <convert_Pa_to_meter>
 8001094:	ec53 2b10 	vmov	r2, r3, d0
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f7ff fda4 	bl	8000be8 <__aeabi_d2f>
 80010a0:	4603      	mov	r3, r0
 80010a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  printf("Elev_0: %.2f\n", elevation_0);
 80010a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80010a6:	f7ff fa6f 	bl	8000588 <__aeabi_f2d>
 80010aa:	4602      	mov	r2, r0
 80010ac:	460b      	mov	r3, r1
 80010ae:	482e      	ldr	r0, [pc, #184]	@ (8001168 <main+0x128>)
 80010b0:	f006 f8c8 	bl	8007244 <iprintf>
  while (elevation_0 < 1 || elevation_0 > 1000) {
 80010b4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80010bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c4:	d4d0      	bmi.n	8001068 <main+0x28>
 80010c6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010ca:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800116c <main+0x12c>
 80010ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	dcc7      	bgt.n	8001068 <main+0x28>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(read_sensor_flag){
 80010d8:	4b25      	ldr	r3, [pc, #148]	@ (8001170 <main+0x130>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d0fa      	beq.n	80010d8 <main+0x98>

		  struct bmp3_data bmp390_data = bmp390_getdata();
 80010e2:	f005 f937 	bl	8006354 <bmp390_getdata>
 80010e6:	eeb0 6a40 	vmov.f32	s12, s0
 80010ea:	eef0 6a60 	vmov.f32	s13, s1
 80010ee:	eeb0 7a41 	vmov.f32	s14, s2
 80010f2:	eef0 7a61 	vmov.f32	s15, s3
 80010f6:	ed87 6b00 	vstr	d6, [r7]
 80010fa:	ed87 7b02 	vstr	d7, [r7, #8]
		  int32_t pressure_mhPa = convert_Pa_to_mhPa(bmp390_data.pressure);
 80010fe:	ed97 7b02 	vldr	d7, [r7, #8]
 8001102:	eeb0 0a47 	vmov.f32	s0, s14
 8001106:	eef0 0a67 	vmov.f32	s1, s15
 800110a:	f005 fa67 	bl	80065dc <convert_Pa_to_mhPa>
 800110e:	62b8      	str	r0, [r7, #40]	@ 0x28
		  float elevation = convert_mhPa_to_meter(pressure_mhPa);
 8001110:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001112:	f005 f9f9 	bl	8006508 <convert_mhPa_to_meter>
 8001116:	ec53 2b10 	vmov	r2, r3, d0
 800111a:	4610      	mov	r0, r2
 800111c:	4619      	mov	r1, r3
 800111e:	f7ff fd63 	bl	8000be8 <__aeabi_d2f>
 8001122:	4603      	mov	r3, r0
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
		  float temperature = bmp390_data.temperature;
 8001126:	e9d7 2300 	ldrd	r2, r3, [r7]
 800112a:	4610      	mov	r0, r2
 800112c:	4619      	mov	r1, r3
 800112e:	f7ff fd5b 	bl	8000be8 <__aeabi_d2f>
 8001132:	4603      	mov	r3, r0
 8001134:	623b      	str	r3, [r7, #32]

		  printf("| %ld %.2f %.2f | \n",pressure_mhPa, elevation,temperature);
 8001136:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001138:	f7ff fa26 	bl	8000588 <__aeabi_f2d>
 800113c:	4604      	mov	r4, r0
 800113e:	460d      	mov	r5, r1
 8001140:	6a38      	ldr	r0, [r7, #32]
 8001142:	f7ff fa21 	bl	8000588 <__aeabi_f2d>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	e9cd 2300 	strd	r2, r3, [sp]
 800114e:	4622      	mov	r2, r4
 8001150:	462b      	mov	r3, r5
 8001152:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001154:	4807      	ldr	r0, [pc, #28]	@ (8001174 <main+0x134>)
 8001156:	f006 f875 	bl	8007244 <iprintf>
		  HAL_Delay(100);
 800115a:	2064      	movs	r0, #100	@ 0x64
 800115c:	f000 fbda 	bl	8001914 <HAL_Delay>
	  if(read_sensor_flag){
 8001160:	e7ba      	b.n	80010d8 <main+0x98>
 8001162:	bf00      	nop
 8001164:	447a4000 	.word	0x447a4000
 8001168:	0800a018 	.word	0x0800a018
 800116c:	447a0000 	.word	0x447a0000
 8001170:	20000000 	.word	0x20000000
 8001174:	0800a028 	.word	0x0800a028

08001178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b094      	sub	sp, #80	@ 0x50
 800117c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	2234      	movs	r2, #52	@ 0x34
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f006 f8b1 	bl	80072ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800118c:	f107 0308 	add.w	r3, r7, #8
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800119c:	2300      	movs	r3, #0
 800119e:	607b      	str	r3, [r7, #4]
 80011a0:	4b23      	ldr	r3, [pc, #140]	@ (8001230 <SystemClock_Config+0xb8>)
 80011a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a4:	4a22      	ldr	r2, [pc, #136]	@ (8001230 <SystemClock_Config+0xb8>)
 80011a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ac:	4b20      	ldr	r3, [pc, #128]	@ (8001230 <SystemClock_Config+0xb8>)
 80011ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011b8:	2300      	movs	r3, #0
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001234 <SystemClock_Config+0xbc>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001234 <SystemClock_Config+0xbc>)
 80011c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ca:	6013      	str	r3, [r2, #0]
 80011cc:	4b19      	ldr	r3, [pc, #100]	@ (8001234 <SystemClock_Config+0xbc>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011d4:	603b      	str	r3, [r7, #0]
 80011d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d8:	2302      	movs	r3, #2
 80011da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011dc:	2301      	movs	r3, #1
 80011de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e0:	2310      	movs	r3, #16
 80011e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	4618      	mov	r0, r3
 80011ee:	f002 f907 	bl	8003400 <HAL_RCC_OscConfig>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011f8:	f000 f8fe 	bl	80013f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011fc:	230f      	movs	r3, #15
 80011fe:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001200:	2300      	movs	r3, #0
 8001202:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001204:	2300      	movs	r3, #0
 8001206:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800120c:	2300      	movs	r3, #0
 800120e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001210:	f107 0308 	add.w	r3, r7, #8
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f001 fe2e 	bl	8002e78 <HAL_RCC_ClockConfig>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001222:	f000 f8e9 	bl	80013f8 <Error_Handler>
  }
}
 8001226:	bf00      	nop
 8001228:	3750      	adds	r7, #80	@ 0x50
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800
 8001234:	40007000 	.word	0x40007000

08001238 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800123c:	4b12      	ldr	r3, [pc, #72]	@ (8001288 <MX_I2C1_Init+0x50>)
 800123e:	4a13      	ldr	r2, [pc, #76]	@ (800128c <MX_I2C1_Init+0x54>)
 8001240:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001242:	4b11      	ldr	r3, [pc, #68]	@ (8001288 <MX_I2C1_Init+0x50>)
 8001244:	4a12      	ldr	r2, [pc, #72]	@ (8001290 <MX_I2C1_Init+0x58>)
 8001246:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001248:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <MX_I2C1_Init+0x50>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800124e:	4b0e      	ldr	r3, [pc, #56]	@ (8001288 <MX_I2C1_Init+0x50>)
 8001250:	2200      	movs	r2, #0
 8001252:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001254:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <MX_I2C1_Init+0x50>)
 8001256:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800125a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800125c:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <MX_I2C1_Init+0x50>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <MX_I2C1_Init+0x50>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001268:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <MX_I2C1_Init+0x50>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800126e:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <MX_I2C1_Init+0x50>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001274:	4804      	ldr	r0, [pc, #16]	@ (8001288 <MX_I2C1_Init+0x50>)
 8001276:	f000 fe05 	bl	8001e84 <HAL_I2C_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001280:	f000 f8ba 	bl	80013f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	200001f4 	.word	0x200001f4
 800128c:	40005400 	.word	0x40005400
 8001290:	000186a0 	.word	0x000186a0

08001294 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001298:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <MX_SPI1_Init+0x64>)
 800129a:	4a18      	ldr	r2, [pc, #96]	@ (80012fc <MX_SPI1_Init+0x68>)
 800129c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800129e:	4b16      	ldr	r3, [pc, #88]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012a0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012a6:	4b14      	ldr	r3, [pc, #80]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012b2:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012be:	4b0e      	ldr	r3, [pc, #56]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80012c6:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012c8:	2238      	movs	r2, #56	@ 0x38
 80012ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012cc:	4b0a      	ldr	r3, [pc, #40]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012d2:	4b09      	ldr	r3, [pc, #36]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d8:	4b07      	ldr	r3, [pc, #28]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012da:	2200      	movs	r2, #0
 80012dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012de:	4b06      	ldr	r3, [pc, #24]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012e0:	220a      	movs	r2, #10
 80012e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012e4:	4804      	ldr	r0, [pc, #16]	@ (80012f8 <MX_SPI1_Init+0x64>)
 80012e6:	f002 fb29 	bl	800393c <HAL_SPI_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012f0:	f000 f882 	bl	80013f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000248 	.word	0x20000248
 80012fc:	40013000 	.word	0x40013000

08001300 <MX_USART2_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  husart2.Instance = USART2;
 8001304:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <MX_USART2_Init+0x50>)
 8001306:	4a13      	ldr	r2, [pc, #76]	@ (8001354 <MX_USART2_Init+0x54>)
 8001308:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 800130a:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <MX_USART2_Init+0x50>)
 800130c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001310:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 8001312:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <MX_USART2_Init+0x50>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 8001318:	4b0d      	ldr	r3, [pc, #52]	@ (8001350 <MX_USART2_Init+0x50>)
 800131a:	2200      	movs	r2, #0
 800131c:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 800131e:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <MX_USART2_Init+0x50>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 8001324:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <MX_USART2_Init+0x50>)
 8001326:	220c      	movs	r2, #12
 8001328:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 800132a:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <MX_USART2_Init+0x50>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 8001330:	4b07      	ldr	r3, [pc, #28]	@ (8001350 <MX_USART2_Init+0x50>)
 8001332:	2200      	movs	r2, #0
 8001334:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8001336:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <MX_USART2_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 800133c:	4804      	ldr	r0, [pc, #16]	@ (8001350 <MX_USART2_Init+0x50>)
 800133e:	f002 ff4f 	bl	80041e0 <HAL_USART_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_USART2_Init+0x4c>
  {
    Error_Handler();
 8001348:	f000 f856 	bl	80013f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200002a0 	.word	0x200002a0
 8001354:	40004400 	.word	0x40004400

08001358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	f107 030c 	add.w	r3, r7, #12
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	4b1f      	ldr	r3, [pc, #124]	@ (80013f0 <MX_GPIO_Init+0x98>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a1e      	ldr	r2, [pc, #120]	@ (80013f0 <MX_GPIO_Init+0x98>)
 8001378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <MX_GPIO_Init+0x98>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001386:	60bb      	str	r3, [r7, #8]
 8001388:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	607b      	str	r3, [r7, #4]
 800138e:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <MX_GPIO_Init+0x98>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	4a17      	ldr	r2, [pc, #92]	@ (80013f0 <MX_GPIO_Init+0x98>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	@ 0x30
 800139a:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <MX_GPIO_Init+0x98>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	603b      	str	r3, [r7, #0]
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <MX_GPIO_Init+0x98>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a10      	ldr	r2, [pc, #64]	@ (80013f0 <MX_GPIO_Init+0x98>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <MX_GPIO_Init+0x98>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	603b      	str	r3, [r7, #0]
 80013c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80013c2:	2201      	movs	r2, #1
 80013c4:	2140      	movs	r1, #64	@ 0x40
 80013c6:	480b      	ldr	r0, [pc, #44]	@ (80013f4 <MX_GPIO_Init+0x9c>)
 80013c8:	f000 fd42 	bl	8001e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013cc:	2340      	movs	r3, #64	@ 0x40
 80013ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	4619      	mov	r1, r3
 80013e2:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <MX_GPIO_Init+0x9c>)
 80013e4:	f000 fba0 	bl	8001b28 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013e8:	bf00      	nop
 80013ea:	3720      	adds	r7, #32
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40020400 	.word	0x40020400

080013f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013fc:	b672      	cpsid	i
}
 80013fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <Error_Handler+0x8>

08001404 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <HAL_MspInit+0x4c>)
 8001410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001412:	4a0f      	ldr	r2, [pc, #60]	@ (8001450 <HAL_MspInit+0x4c>)
 8001414:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001418:	6453      	str	r3, [r2, #68]	@ 0x44
 800141a:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <HAL_MspInit+0x4c>)
 800141c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	603b      	str	r3, [r7, #0]
 800142a:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <HAL_MspInit+0x4c>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	4a08      	ldr	r2, [pc, #32]	@ (8001450 <HAL_MspInit+0x4c>)
 8001430:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001434:	6413      	str	r3, [r2, #64]	@ 0x40
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <HAL_MspInit+0x4c>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40023800 	.word	0x40023800

08001454 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	@ 0x28
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a19      	ldr	r2, [pc, #100]	@ (80014d8 <HAL_I2C_MspInit+0x84>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d12c      	bne.n	80014d0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <HAL_I2C_MspInit+0x88>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	4a17      	ldr	r2, [pc, #92]	@ (80014dc <HAL_I2C_MspInit+0x88>)
 8001480:	f043 0302 	orr.w	r3, r3, #2
 8001484:	6313      	str	r3, [r2, #48]	@ 0x30
 8001486:	4b15      	ldr	r3, [pc, #84]	@ (80014dc <HAL_I2C_MspInit+0x88>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001492:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001498:	2312      	movs	r3, #18
 800149a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014a4:	2304      	movs	r3, #4
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	480c      	ldr	r0, [pc, #48]	@ (80014e0 <HAL_I2C_MspInit+0x8c>)
 80014b0:	f000 fb3a 	bl	8001b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	4b08      	ldr	r3, [pc, #32]	@ (80014dc <HAL_I2C_MspInit+0x88>)
 80014ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014bc:	4a07      	ldr	r2, [pc, #28]	@ (80014dc <HAL_I2C_MspInit+0x88>)
 80014be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c4:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <HAL_I2C_MspInit+0x88>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80014d0:	bf00      	nop
 80014d2:	3728      	adds	r7, #40	@ 0x28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40005400 	.word	0x40005400
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40020400 	.word	0x40020400

080014e4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08a      	sub	sp, #40	@ 0x28
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ec:	f107 0314 	add.w	r3, r7, #20
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a19      	ldr	r2, [pc, #100]	@ (8001568 <HAL_SPI_MspInit+0x84>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d12b      	bne.n	800155e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	4b18      	ldr	r3, [pc, #96]	@ (800156c <HAL_SPI_MspInit+0x88>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800150e:	4a17      	ldr	r2, [pc, #92]	@ (800156c <HAL_SPI_MspInit+0x88>)
 8001510:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001514:	6453      	str	r3, [r2, #68]	@ 0x44
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_SPI_MspInit+0x88>)
 8001518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800151a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b11      	ldr	r3, [pc, #68]	@ (800156c <HAL_SPI_MspInit+0x88>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	4a10      	ldr	r2, [pc, #64]	@ (800156c <HAL_SPI_MspInit+0x88>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6313      	str	r3, [r2, #48]	@ 0x30
 8001532:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <HAL_SPI_MspInit+0x88>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800153e:	23e0      	movs	r3, #224	@ 0xe0
 8001540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	2302      	movs	r3, #2
 8001544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154a:	2303      	movs	r3, #3
 800154c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800154e:	2305      	movs	r3, #5
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	4619      	mov	r1, r3
 8001558:	4805      	ldr	r0, [pc, #20]	@ (8001570 <HAL_SPI_MspInit+0x8c>)
 800155a:	f000 fae5 	bl	8001b28 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800155e:	bf00      	nop
 8001560:	3728      	adds	r7, #40	@ 0x28
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40013000 	.word	0x40013000
 800156c:	40023800 	.word	0x40023800
 8001570:	40020000 	.word	0x40020000

08001574 <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	@ 0x28
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a19      	ldr	r2, [pc, #100]	@ (80015f8 <HAL_USART_MspInit+0x84>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d12b      	bne.n	80015ee <HAL_USART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <HAL_USART_MspInit+0x88>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159e:	4a17      	ldr	r2, [pc, #92]	@ (80015fc <HAL_USART_MspInit+0x88>)
 80015a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a6:	4b15      	ldr	r3, [pc, #84]	@ (80015fc <HAL_USART_MspInit+0x88>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <HAL_USART_MspInit+0x88>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a10      	ldr	r2, [pc, #64]	@ (80015fc <HAL_USART_MspInit+0x88>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <HAL_USART_MspInit+0x88>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    PA4     ------> USART2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80015ce:	231c      	movs	r3, #28
 80015d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d2:	2302      	movs	r3, #2
 80015d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015da:	2303      	movs	r3, #3
 80015dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015de:	2307      	movs	r3, #7
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	@ (8001600 <HAL_USART_MspInit+0x8c>)
 80015ea:	f000 fa9d 	bl	8001b28 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80015ee:	bf00      	nop
 80015f0:	3728      	adds	r7, #40	@ 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40004400 	.word	0x40004400
 80015fc:	40023800 	.word	0x40023800
 8001600:	40020000 	.word	0x40020000

08001604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <NMI_Handler+0x4>

0800160c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <HardFault_Handler+0x4>

08001614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <MemManage_Handler+0x4>

0800161c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <BusFault_Handler+0x4>

08001624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <UsageFault_Handler+0x4>

0800162c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800165a:	f000 f93b 	bl	80018d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}

08001662 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0
  return 1;
 8001666:	2301      	movs	r3, #1
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <_kill>:

int _kill(int pid, int sig)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
 800167a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800167c:	f005 fe8a 	bl	8007394 <__errno>
 8001680:	4603      	mov	r3, r0
 8001682:	2216      	movs	r2, #22
 8001684:	601a      	str	r2, [r3, #0]
  return -1;
 8001686:	f04f 33ff 	mov.w	r3, #4294967295
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <_exit>:

void _exit (int status)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800169a:	f04f 31ff 	mov.w	r1, #4294967295
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ffe7 	bl	8001672 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016a4:	bf00      	nop
 80016a6:	e7fd      	b.n	80016a4 <_exit+0x12>

080016a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	e00a      	b.n	80016d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016ba:	f3af 8000 	nop.w
 80016be:	4601      	mov	r1, r0
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	1c5a      	adds	r2, r3, #1
 80016c4:	60ba      	str	r2, [r7, #8]
 80016c6:	b2ca      	uxtb	r2, r1
 80016c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	3301      	adds	r3, #1
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	dbf0      	blt.n	80016ba <_read+0x12>
  }

  return len;
 80016d8:	687b      	ldr	r3, [r7, #4]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800170a:	605a      	str	r2, [r3, #4]
  return 0;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <_isatty>:

int _isatty(int file)
{
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3714      	adds	r7, #20
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
	...

0800174c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001754:	4a14      	ldr	r2, [pc, #80]	@ (80017a8 <_sbrk+0x5c>)
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <_sbrk+0x60>)
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001760:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <_sbrk+0x64>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d102      	bne.n	800176e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001768:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <_sbrk+0x64>)
 800176a:	4a12      	ldr	r2, [pc, #72]	@ (80017b4 <_sbrk+0x68>)
 800176c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	429a      	cmp	r2, r3
 800177a:	d207      	bcs.n	800178c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800177c:	f005 fe0a 	bl	8007394 <__errno>
 8001780:	4603      	mov	r3, r0
 8001782:	220c      	movs	r2, #12
 8001784:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	e009      	b.n	80017a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800178c:	4b08      	ldr	r3, [pc, #32]	@ (80017b0 <_sbrk+0x64>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001792:	4b07      	ldr	r3, [pc, #28]	@ (80017b0 <_sbrk+0x64>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	4a05      	ldr	r2, [pc, #20]	@ (80017b0 <_sbrk+0x64>)
 800179c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800179e:	68fb      	ldr	r3, [r7, #12]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20020000 	.word	0x20020000
 80017ac:	00000400 	.word	0x00000400
 80017b0:	200002e4 	.word	0x200002e4
 80017b4:	20000ef0 	.word	0x20000ef0

080017b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <SystemInit+0x20>)
 80017be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017c2:	4a05      	ldr	r2, [pc, #20]	@ (80017d8 <SystemInit+0x20>)
 80017c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001814 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017e0:	f7ff ffea 	bl	80017b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017e4:	480c      	ldr	r0, [pc, #48]	@ (8001818 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017e6:	490d      	ldr	r1, [pc, #52]	@ (800181c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001820 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017ec:	e002      	b.n	80017f4 <LoopCopyDataInit>

080017ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017f2:	3304      	adds	r3, #4

080017f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f8:	d3f9      	bcc.n	80017ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001824 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001828 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001800:	e001      	b.n	8001806 <LoopFillZerobss>

08001802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001804:	3204      	adds	r2, #4

08001806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001808:	d3fb      	bcc.n	8001802 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800180a:	f005 fdc9 	bl	80073a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800180e:	f7ff fc17 	bl	8001040 <main>
  bx  lr    
 8001812:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001814:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800181c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001820:	0800a688 	.word	0x0800a688
  ldr r2, =_sbss
 8001824:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001828:	20000ef0 	.word	0x20000ef0

0800182c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800182c:	e7fe      	b.n	800182c <ADC_IRQHandler>
	...

08001830 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001834:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <HAL_Init+0x40>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a0d      	ldr	r2, [pc, #52]	@ (8001870 <HAL_Init+0x40>)
 800183a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800183e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001840:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <HAL_Init+0x40>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a0a      	ldr	r2, [pc, #40]	@ (8001870 <HAL_Init+0x40>)
 8001846:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800184a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800184c:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <HAL_Init+0x40>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a07      	ldr	r2, [pc, #28]	@ (8001870 <HAL_Init+0x40>)
 8001852:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001856:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001858:	2003      	movs	r0, #3
 800185a:	f000 f931 	bl	8001ac0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800185e:	200f      	movs	r0, #15
 8001860:	f000 f808 	bl	8001874 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001864:	f7ff fdce 	bl	8001404 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40023c00 	.word	0x40023c00

08001874 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800187c:	4b12      	ldr	r3, [pc, #72]	@ (80018c8 <HAL_InitTick+0x54>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4b12      	ldr	r3, [pc, #72]	@ (80018cc <HAL_InitTick+0x58>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	4619      	mov	r1, r3
 8001886:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800188a:	fbb3 f3f1 	udiv	r3, r3, r1
 800188e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f000 f93b 	bl	8001b0e <HAL_SYSTICK_Config>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e00e      	b.n	80018c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2b0f      	cmp	r3, #15
 80018a6:	d80a      	bhi.n	80018be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a8:	2200      	movs	r2, #0
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	f04f 30ff 	mov.w	r0, #4294967295
 80018b0:	f000 f911 	bl	8001ad6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018b4:	4a06      	ldr	r2, [pc, #24]	@ (80018d0 <HAL_InitTick+0x5c>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ba:	2300      	movs	r3, #0
 80018bc:	e000      	b.n	80018c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000004 	.word	0x20000004
 80018cc:	2000000c 	.word	0x2000000c
 80018d0:	20000008 	.word	0x20000008

080018d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <HAL_IncTick+0x20>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	461a      	mov	r2, r3
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <HAL_IncTick+0x24>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4413      	add	r3, r2
 80018e4:	4a04      	ldr	r2, [pc, #16]	@ (80018f8 <HAL_IncTick+0x24>)
 80018e6:	6013      	str	r3, [r2, #0]
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	2000000c 	.word	0x2000000c
 80018f8:	200002e8 	.word	0x200002e8

080018fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001900:	4b03      	ldr	r3, [pc, #12]	@ (8001910 <HAL_GetTick+0x14>)
 8001902:	681b      	ldr	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	200002e8 	.word	0x200002e8

08001914 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800191c:	f7ff ffee 	bl	80018fc <HAL_GetTick>
 8001920:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800192c:	d005      	beq.n	800193a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800192e:	4b0a      	ldr	r3, [pc, #40]	@ (8001958 <HAL_Delay+0x44>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	461a      	mov	r2, r3
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	4413      	add	r3, r2
 8001938:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800193a:	bf00      	nop
 800193c:	f7ff ffde 	bl	80018fc <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	429a      	cmp	r2, r3
 800194a:	d8f7      	bhi.n	800193c <HAL_Delay+0x28>
  {
  }
}
 800194c:	bf00      	nop
 800194e:	bf00      	nop
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	2000000c 	.word	0x2000000c

0800195c <__NVIC_SetPriorityGrouping>:
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800196c:	4b0c      	ldr	r3, [pc, #48]	@ (80019a0 <__NVIC_SetPriorityGrouping+0x44>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001978:	4013      	ands	r3, r2
 800197a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001984:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001988:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800198c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800198e:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	60d3      	str	r3, [r2, #12]
}
 8001994:	bf00      	nop
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr
 80019a0:	e000ed00 	.word	0xe000ed00

080019a4 <__NVIC_GetPriorityGrouping>:
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a8:	4b04      	ldr	r3, [pc, #16]	@ (80019bc <__NVIC_GetPriorityGrouping+0x18>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	0a1b      	lsrs	r3, r3, #8
 80019ae:	f003 0307 	and.w	r3, r3, #7
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <__NVIC_SetPriority>:
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	6039      	str	r1, [r7, #0]
 80019ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	db0a      	blt.n	80019ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	490c      	ldr	r1, [pc, #48]	@ (8001a0c <__NVIC_SetPriority+0x4c>)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	0112      	lsls	r2, r2, #4
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	440b      	add	r3, r1
 80019e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80019e8:	e00a      	b.n	8001a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4908      	ldr	r1, [pc, #32]	@ (8001a10 <__NVIC_SetPriority+0x50>)
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	3b04      	subs	r3, #4
 80019f8:	0112      	lsls	r2, r2, #4
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	440b      	add	r3, r1
 80019fe:	761a      	strb	r2, [r3, #24]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000e100 	.word	0xe000e100
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <NVIC_EncodePriority>:
{
 8001a14:	b480      	push	{r7}
 8001a16:	b089      	sub	sp, #36	@ 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f1c3 0307 	rsb	r3, r3, #7
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	bf28      	it	cs
 8001a32:	2304      	movcs	r3, #4
 8001a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3304      	adds	r3, #4
 8001a3a:	2b06      	cmp	r3, #6
 8001a3c:	d902      	bls.n	8001a44 <NVIC_EncodePriority+0x30>
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	3b03      	subs	r3, #3
 8001a42:	e000      	b.n	8001a46 <NVIC_EncodePriority+0x32>
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	f04f 32ff 	mov.w	r2, #4294967295
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43da      	mvns	r2, r3
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	401a      	ands	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	43d9      	mvns	r1, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a6c:	4313      	orrs	r3, r2
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3724      	adds	r7, #36	@ 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
	...

08001a7c <SysTick_Config>:
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3b01      	subs	r3, #1
 8001a88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a8c:	d301      	bcc.n	8001a92 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e00f      	b.n	8001ab2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a92:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <SysTick_Config+0x40>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a9a:	210f      	movs	r1, #15
 8001a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa0:	f7ff ff8e 	bl	80019c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aa4:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <SysTick_Config+0x40>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aaa:	4b04      	ldr	r3, [pc, #16]	@ (8001abc <SysTick_Config+0x40>)
 8001aac:	2207      	movs	r2, #7
 8001aae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	e000e010 	.word	0xe000e010

08001ac0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f7ff ff47 	bl	800195c <__NVIC_SetPriorityGrouping>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	4603      	mov	r3, r0
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	607a      	str	r2, [r7, #4]
 8001ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae8:	f7ff ff5c 	bl	80019a4 <__NVIC_GetPriorityGrouping>
 8001aec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	68b9      	ldr	r1, [r7, #8]
 8001af2:	6978      	ldr	r0, [r7, #20]
 8001af4:	f7ff ff8e 	bl	8001a14 <NVIC_EncodePriority>
 8001af8:	4602      	mov	r2, r0
 8001afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001afe:	4611      	mov	r1, r2
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff ff5d 	bl	80019c0 <__NVIC_SetPriority>
}
 8001b06:	bf00      	nop
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f7ff ffb0 	bl	8001a7c <SysTick_Config>
 8001b1c:	4603      	mov	r3, r0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b089      	sub	sp, #36	@ 0x24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
 8001b42:	e165      	b.n	8001e10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b44:	2201      	movs	r2, #1
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	4013      	ands	r3, r2
 8001b56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	f040 8154 	bne.w	8001e0a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 0303 	and.w	r3, r3, #3
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d005      	beq.n	8001b7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d130      	bne.n	8001bdc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	2203      	movs	r2, #3
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	68da      	ldr	r2, [r3, #12]
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	091b      	lsrs	r3, r3, #4
 8001bc6:	f003 0201 	and.w	r2, r3, #1
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f003 0303 	and.w	r3, r3, #3
 8001be4:	2b03      	cmp	r3, #3
 8001be6:	d017      	beq.n	8001c18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	2203      	movs	r2, #3
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d123      	bne.n	8001c6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	08da      	lsrs	r2, r3, #3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3208      	adds	r2, #8
 8001c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	08da      	lsrs	r2, r3, #3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	3208      	adds	r2, #8
 8001c66:	69b9      	ldr	r1, [r7, #24]
 8001c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	2203      	movs	r2, #3
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4013      	ands	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 0203 	and.w	r2, r3, #3
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 80ae 	beq.w	8001e0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e28 <HAL_GPIO_Init+0x300>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb6:	4a5c      	ldr	r2, [pc, #368]	@ (8001e28 <HAL_GPIO_Init+0x300>)
 8001cb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cbe:	4b5a      	ldr	r3, [pc, #360]	@ (8001e28 <HAL_GPIO_Init+0x300>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cca:	4a58      	ldr	r2, [pc, #352]	@ (8001e2c <HAL_GPIO_Init+0x304>)
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	089b      	lsrs	r3, r3, #2
 8001cd0:	3302      	adds	r3, #2
 8001cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f003 0303 	and.w	r3, r3, #3
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	220f      	movs	r2, #15
 8001ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce6:	43db      	mvns	r3, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4013      	ands	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a4f      	ldr	r2, [pc, #316]	@ (8001e30 <HAL_GPIO_Init+0x308>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d025      	beq.n	8001d42 <HAL_GPIO_Init+0x21a>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a4e      	ldr	r2, [pc, #312]	@ (8001e34 <HAL_GPIO_Init+0x30c>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d01f      	beq.n	8001d3e <HAL_GPIO_Init+0x216>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a4d      	ldr	r2, [pc, #308]	@ (8001e38 <HAL_GPIO_Init+0x310>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d019      	beq.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a4c      	ldr	r2, [pc, #304]	@ (8001e3c <HAL_GPIO_Init+0x314>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d013      	beq.n	8001d36 <HAL_GPIO_Init+0x20e>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a4b      	ldr	r2, [pc, #300]	@ (8001e40 <HAL_GPIO_Init+0x318>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d00d      	beq.n	8001d32 <HAL_GPIO_Init+0x20a>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a4a      	ldr	r2, [pc, #296]	@ (8001e44 <HAL_GPIO_Init+0x31c>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d007      	beq.n	8001d2e <HAL_GPIO_Init+0x206>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a49      	ldr	r2, [pc, #292]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d101      	bne.n	8001d2a <HAL_GPIO_Init+0x202>
 8001d26:	2306      	movs	r3, #6
 8001d28:	e00c      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d2a:	2307      	movs	r3, #7
 8001d2c:	e00a      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d2e:	2305      	movs	r3, #5
 8001d30:	e008      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d32:	2304      	movs	r3, #4
 8001d34:	e006      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d36:	2303      	movs	r3, #3
 8001d38:	e004      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	e002      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e000      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d42:	2300      	movs	r3, #0
 8001d44:	69fa      	ldr	r2, [r7, #28]
 8001d46:	f002 0203 	and.w	r2, r2, #3
 8001d4a:	0092      	lsls	r2, r2, #2
 8001d4c:	4093      	lsls	r3, r2
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d54:	4935      	ldr	r1, [pc, #212]	@ (8001e2c <HAL_GPIO_Init+0x304>)
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	089b      	lsrs	r3, r3, #2
 8001d5a:	3302      	adds	r3, #2
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d62:	4b3a      	ldr	r3, [pc, #232]	@ (8001e4c <HAL_GPIO_Init+0x324>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d86:	4a31      	ldr	r2, [pc, #196]	@ (8001e4c <HAL_GPIO_Init+0x324>)
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001e4c <HAL_GPIO_Init+0x324>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d003      	beq.n	8001db0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001db0:	4a26      	ldr	r2, [pc, #152]	@ (8001e4c <HAL_GPIO_Init+0x324>)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001db6:	4b25      	ldr	r3, [pc, #148]	@ (8001e4c <HAL_GPIO_Init+0x324>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dda:	4a1c      	ldr	r2, [pc, #112]	@ (8001e4c <HAL_GPIO_Init+0x324>)
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001de0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e4c <HAL_GPIO_Init+0x324>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	43db      	mvns	r3, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4013      	ands	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e04:	4a11      	ldr	r2, [pc, #68]	@ (8001e4c <HAL_GPIO_Init+0x324>)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	61fb      	str	r3, [r7, #28]
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	2b0f      	cmp	r3, #15
 8001e14:	f67f ae96 	bls.w	8001b44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
 8001e1c:	3724      	adds	r7, #36	@ 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40013800 	.word	0x40013800
 8001e30:	40020000 	.word	0x40020000
 8001e34:	40020400 	.word	0x40020400
 8001e38:	40020800 	.word	0x40020800
 8001e3c:	40020c00 	.word	0x40020c00
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40021400 	.word	0x40021400
 8001e48:	40021800 	.word	0x40021800
 8001e4c:	40013c00 	.word	0x40013c00

08001e50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	460b      	mov	r3, r1
 8001e5a:	807b      	strh	r3, [r7, #2]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e60:	787b      	ldrb	r3, [r7, #1]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e66:	887a      	ldrh	r2, [r7, #2]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e6c:	e003      	b.n	8001e76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e6e:	887b      	ldrh	r3, [r7, #2]
 8001e70:	041a      	lsls	r2, r3, #16
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	619a      	str	r2, [r3, #24]
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
	...

08001e84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e12b      	b.n	80020ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d106      	bne.n	8001eb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff fad2 	bl	8001454 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2224      	movs	r2, #36	@ 0x24
 8001eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0201 	bic.w	r2, r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ed6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ee6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ee8:	f001 f8b8 	bl	800305c <HAL_RCC_GetPCLK1Freq>
 8001eec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	4a81      	ldr	r2, [pc, #516]	@ (80020f8 <HAL_I2C_Init+0x274>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d807      	bhi.n	8001f08 <HAL_I2C_Init+0x84>
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4a80      	ldr	r2, [pc, #512]	@ (80020fc <HAL_I2C_Init+0x278>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	bf94      	ite	ls
 8001f00:	2301      	movls	r3, #1
 8001f02:	2300      	movhi	r3, #0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	e006      	b.n	8001f16 <HAL_I2C_Init+0x92>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	4a7d      	ldr	r2, [pc, #500]	@ (8002100 <HAL_I2C_Init+0x27c>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	bf94      	ite	ls
 8001f10:	2301      	movls	r3, #1
 8001f12:	2300      	movhi	r3, #0
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e0e7      	b.n	80020ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	4a78      	ldr	r2, [pc, #480]	@ (8002104 <HAL_I2C_Init+0x280>)
 8001f22:	fba2 2303 	umull	r2, r3, r2, r3
 8001f26:	0c9b      	lsrs	r3, r3, #18
 8001f28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68ba      	ldr	r2, [r7, #8]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	6a1b      	ldr	r3, [r3, #32]
 8001f44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	4a6a      	ldr	r2, [pc, #424]	@ (80020f8 <HAL_I2C_Init+0x274>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d802      	bhi.n	8001f58 <HAL_I2C_Init+0xd4>
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	3301      	adds	r3, #1
 8001f56:	e009      	b.n	8001f6c <HAL_I2C_Init+0xe8>
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001f5e:	fb02 f303 	mul.w	r3, r2, r3
 8001f62:	4a69      	ldr	r2, [pc, #420]	@ (8002108 <HAL_I2C_Init+0x284>)
 8001f64:	fba2 2303 	umull	r2, r3, r2, r3
 8001f68:	099b      	lsrs	r3, r3, #6
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	430b      	orrs	r3, r1
 8001f72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001f7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	495c      	ldr	r1, [pc, #368]	@ (80020f8 <HAL_I2C_Init+0x274>)
 8001f88:	428b      	cmp	r3, r1
 8001f8a:	d819      	bhi.n	8001fc0 <HAL_I2C_Init+0x13c>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	1e59      	subs	r1, r3, #1
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f9a:	1c59      	adds	r1, r3, #1
 8001f9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001fa0:	400b      	ands	r3, r1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00a      	beq.n	8001fbc <HAL_I2C_Init+0x138>
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	1e59      	subs	r1, r3, #1
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fba:	e051      	b.n	8002060 <HAL_I2C_Init+0x1dc>
 8001fbc:	2304      	movs	r3, #4
 8001fbe:	e04f      	b.n	8002060 <HAL_I2C_Init+0x1dc>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d111      	bne.n	8001fec <HAL_I2C_Init+0x168>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	1e58      	subs	r0, r3, #1
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6859      	ldr	r1, [r3, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	440b      	add	r3, r1
 8001fd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fda:	3301      	adds	r3, #1
 8001fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	bf0c      	ite	eq
 8001fe4:	2301      	moveq	r3, #1
 8001fe6:	2300      	movne	r3, #0
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	e012      	b.n	8002012 <HAL_I2C_Init+0x18e>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1e58      	subs	r0, r3, #1
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6859      	ldr	r1, [r3, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	440b      	add	r3, r1
 8001ffa:	0099      	lsls	r1, r3, #2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002002:	3301      	adds	r3, #1
 8002004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002008:	2b00      	cmp	r3, #0
 800200a:	bf0c      	ite	eq
 800200c:	2301      	moveq	r3, #1
 800200e:	2300      	movne	r3, #0
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <HAL_I2C_Init+0x196>
 8002016:	2301      	movs	r3, #1
 8002018:	e022      	b.n	8002060 <HAL_I2C_Init+0x1dc>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10e      	bne.n	8002040 <HAL_I2C_Init+0x1bc>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	1e58      	subs	r0, r3, #1
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6859      	ldr	r1, [r3, #4]
 800202a:	460b      	mov	r3, r1
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	440b      	add	r3, r1
 8002030:	fbb0 f3f3 	udiv	r3, r0, r3
 8002034:	3301      	adds	r3, #1
 8002036:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800203a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800203e:	e00f      	b.n	8002060 <HAL_I2C_Init+0x1dc>
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	1e58      	subs	r0, r3, #1
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6859      	ldr	r1, [r3, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	440b      	add	r3, r1
 800204e:	0099      	lsls	r1, r3, #2
 8002050:	440b      	add	r3, r1
 8002052:	fbb0 f3f3 	udiv	r3, r0, r3
 8002056:	3301      	adds	r3, #1
 8002058:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800205c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	6809      	ldr	r1, [r1, #0]
 8002064:	4313      	orrs	r3, r2
 8002066:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	69da      	ldr	r2, [r3, #28]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	431a      	orrs	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	430a      	orrs	r2, r1
 8002082:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800208e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6911      	ldr	r1, [r2, #16]
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	68d2      	ldr	r2, [r2, #12]
 800209a:	4311      	orrs	r1, r2
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	6812      	ldr	r2, [r2, #0]
 80020a0:	430b      	orrs	r3, r1
 80020a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	695a      	ldr	r2, [r3, #20]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	430a      	orrs	r2, r1
 80020be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f042 0201 	orr.w	r2, r2, #1
 80020ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2220      	movs	r2, #32
 80020da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	000186a0 	.word	0x000186a0
 80020fc:	001e847f 	.word	0x001e847f
 8002100:	003d08ff 	.word	0x003d08ff
 8002104:	431bde83 	.word	0x431bde83
 8002108:	10624dd3 	.word	0x10624dd3

0800210c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b088      	sub	sp, #32
 8002110:	af02      	add	r7, sp, #8
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	607a      	str	r2, [r7, #4]
 8002116:	461a      	mov	r2, r3
 8002118:	460b      	mov	r3, r1
 800211a:	817b      	strh	r3, [r7, #10]
 800211c:	4613      	mov	r3, r2
 800211e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002120:	f7ff fbec 	bl	80018fc <HAL_GetTick>
 8002124:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b20      	cmp	r3, #32
 8002130:	f040 80e0 	bne.w	80022f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	2319      	movs	r3, #25
 800213a:	2201      	movs	r2, #1
 800213c:	4970      	ldr	r1, [pc, #448]	@ (8002300 <HAL_I2C_Master_Transmit+0x1f4>)
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f000 fc64 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800214a:	2302      	movs	r3, #2
 800214c:	e0d3      	b.n	80022f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002154:	2b01      	cmp	r3, #1
 8002156:	d101      	bne.n	800215c <HAL_I2C_Master_Transmit+0x50>
 8002158:	2302      	movs	r3, #2
 800215a:	e0cc      	b.n	80022f6 <HAL_I2C_Master_Transmit+0x1ea>
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b01      	cmp	r3, #1
 8002170:	d007      	beq.n	8002182 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f042 0201 	orr.w	r2, r2, #1
 8002180:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002190:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2221      	movs	r2, #33	@ 0x21
 8002196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2210      	movs	r2, #16
 800219e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	893a      	ldrh	r2, [r7, #8]
 80021b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	4a50      	ldr	r2, [pc, #320]	@ (8002304 <HAL_I2C_Master_Transmit+0x1f8>)
 80021c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80021c4:	8979      	ldrh	r1, [r7, #10]
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	6a3a      	ldr	r2, [r7, #32]
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f000 face 	bl	800276c <I2C_MasterRequestWrite>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e08d      	b.n	80022f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021da:	2300      	movs	r3, #0
 80021dc:	613b      	str	r3, [r7, #16]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	695b      	ldr	r3, [r3, #20]
 80021e4:	613b      	str	r3, [r7, #16]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80021f0:	e066      	b.n	80022c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	6a39      	ldr	r1, [r7, #32]
 80021f6:	68f8      	ldr	r0, [r7, #12]
 80021f8:	f000 fd22 	bl	8002c40 <I2C_WaitOnTXEFlagUntilTimeout>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00d      	beq.n	800221e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	2b04      	cmp	r3, #4
 8002208:	d107      	bne.n	800221a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002218:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e06b      	b.n	80022f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002222:	781a      	ldrb	r2, [r3, #0]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002238:	b29b      	uxth	r3, r3
 800223a:	3b01      	subs	r3, #1
 800223c:	b29a      	uxth	r2, r3
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002246:	3b01      	subs	r3, #1
 8002248:	b29a      	uxth	r2, r3
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	695b      	ldr	r3, [r3, #20]
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	2b04      	cmp	r3, #4
 800225a:	d11b      	bne.n	8002294 <HAL_I2C_Master_Transmit+0x188>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002260:	2b00      	cmp	r3, #0
 8002262:	d017      	beq.n	8002294 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	781a      	ldrb	r2, [r3, #0]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800227e:	b29b      	uxth	r3, r3
 8002280:	3b01      	subs	r3, #1
 8002282:	b29a      	uxth	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800228c:	3b01      	subs	r3, #1
 800228e:	b29a      	uxth	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002294:	697a      	ldr	r2, [r7, #20]
 8002296:	6a39      	ldr	r1, [r7, #32]
 8002298:	68f8      	ldr	r0, [r7, #12]
 800229a:	f000 fd19 	bl	8002cd0 <I2C_WaitOnBTFFlagUntilTimeout>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d00d      	beq.n	80022c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	2b04      	cmp	r3, #4
 80022aa:	d107      	bne.n	80022bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e01a      	b.n	80022f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d194      	bne.n	80021f2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2220      	movs	r2, #32
 80022dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80022f0:	2300      	movs	r3, #0
 80022f2:	e000      	b.n	80022f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80022f4:	2302      	movs	r3, #2
  }
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	00100002 	.word	0x00100002
 8002304:	ffff0000 	.word	0xffff0000

08002308 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b08c      	sub	sp, #48	@ 0x30
 800230c:	af02      	add	r7, sp, #8
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	607a      	str	r2, [r7, #4]
 8002312:	461a      	mov	r2, r3
 8002314:	460b      	mov	r3, r1
 8002316:	817b      	strh	r3, [r7, #10]
 8002318:	4613      	mov	r3, r2
 800231a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800231c:	f7ff faee 	bl	80018fc <HAL_GetTick>
 8002320:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b20      	cmp	r3, #32
 800232c:	f040 8217 	bne.w	800275e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	2319      	movs	r3, #25
 8002336:	2201      	movs	r2, #1
 8002338:	497c      	ldr	r1, [pc, #496]	@ (800252c <HAL_I2C_Master_Receive+0x224>)
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 fb66 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002346:	2302      	movs	r3, #2
 8002348:	e20a      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_I2C_Master_Receive+0x50>
 8002354:	2302      	movs	r3, #2
 8002356:	e203      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	2b01      	cmp	r3, #1
 800236c:	d007      	beq.n	800237e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f042 0201 	orr.w	r2, r2, #1
 800237c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800238c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2222      	movs	r2, #34	@ 0x22
 8002392:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2210      	movs	r2, #16
 800239a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2200      	movs	r2, #0
 80023a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	893a      	ldrh	r2, [r7, #8]
 80023ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4a5c      	ldr	r2, [pc, #368]	@ (8002530 <HAL_I2C_Master_Receive+0x228>)
 80023be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80023c0:	8979      	ldrh	r1, [r7, #10]
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f000 fa52 	bl	8002870 <I2C_MasterRequestRead>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e1c4      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d113      	bne.n	8002406 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023de:	2300      	movs	r3, #0
 80023e0:	623b      	str	r3, [r7, #32]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	623b      	str	r3, [r7, #32]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	623b      	str	r3, [r7, #32]
 80023f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	e198      	b.n	8002738 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800240a:	2b01      	cmp	r3, #1
 800240c:	d11b      	bne.n	8002446 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800241c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	695b      	ldr	r3, [r3, #20]
 8002428:	61fb      	str	r3, [r7, #28]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	61fb      	str	r3, [r7, #28]
 8002432:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	e178      	b.n	8002738 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800244a:	2b02      	cmp	r3, #2
 800244c:	d11b      	bne.n	8002486 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800245c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800246c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800246e:	2300      	movs	r3, #0
 8002470:	61bb      	str	r3, [r7, #24]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	61bb      	str	r3, [r7, #24]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	61bb      	str	r3, [r7, #24]
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	e158      	b.n	8002738 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002494:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002496:	2300      	movs	r3, #0
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	617b      	str	r3, [r7, #20]
 80024aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80024ac:	e144      	b.n	8002738 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	f200 80f1 	bhi.w	800269a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d123      	bne.n	8002508 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f000 fc4b 	bl	8002d60 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e145      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	691a      	ldr	r2, [r3, #16]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	1c5a      	adds	r2, r3, #1
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f0:	3b01      	subs	r3, #1
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	3b01      	subs	r3, #1
 8002500:	b29a      	uxth	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002506:	e117      	b.n	8002738 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800250c:	2b02      	cmp	r3, #2
 800250e:	d14e      	bne.n	80025ae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002512:	9300      	str	r3, [sp, #0]
 8002514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002516:	2200      	movs	r2, #0
 8002518:	4906      	ldr	r1, [pc, #24]	@ (8002534 <HAL_I2C_Master_Receive+0x22c>)
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 fa76 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d008      	beq.n	8002538 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e11a      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
 800252a:	bf00      	nop
 800252c:	00100002 	.word	0x00100002
 8002530:	ffff0000 	.word	0xffff0000
 8002534:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002546:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	691a      	ldr	r2, [r3, #16]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255a:	1c5a      	adds	r2, r3, #1
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002564:	3b01      	subs	r3, #1
 8002566:	b29a      	uxth	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002570:	b29b      	uxth	r3, r3
 8002572:	3b01      	subs	r3, #1
 8002574:	b29a      	uxth	r2, r3
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	691a      	ldr	r2, [r3, #16]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	b2d2      	uxtb	r2, r2
 8002586:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800258c:	1c5a      	adds	r2, r3, #1
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002596:	3b01      	subs	r3, #1
 8002598:	b29a      	uxth	r2, r3
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	3b01      	subs	r3, #1
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80025ac:	e0c4      	b.n	8002738 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b4:	2200      	movs	r2, #0
 80025b6:	496c      	ldr	r1, [pc, #432]	@ (8002768 <HAL_I2C_Master_Receive+0x460>)
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f000 fa27 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e0cb      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	691a      	ldr	r2, [r3, #16]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e2:	b2d2      	uxtb	r2, r2
 80025e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f4:	3b01      	subs	r3, #1
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002600:	b29b      	uxth	r3, r3
 8002602:	3b01      	subs	r3, #1
 8002604:	b29a      	uxth	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002610:	2200      	movs	r2, #0
 8002612:	4955      	ldr	r1, [pc, #340]	@ (8002768 <HAL_I2C_Master_Receive+0x460>)
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f000 f9f9 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e09d      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002632:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691a      	ldr	r2, [r3, #16]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263e:	b2d2      	uxtb	r2, r2
 8002640:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002646:	1c5a      	adds	r2, r3, #1
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002650:	3b01      	subs	r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265c:	b29b      	uxth	r3, r3
 800265e:	3b01      	subs	r3, #1
 8002660:	b29a      	uxth	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	691a      	ldr	r2, [r3, #16]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002678:	1c5a      	adds	r2, r3, #1
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002682:	3b01      	subs	r3, #1
 8002684:	b29a      	uxth	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800268e:	b29b      	uxth	r3, r3
 8002690:	3b01      	subs	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002698:	e04e      	b.n	8002738 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800269a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800269c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f000 fb5e 	bl	8002d60 <I2C_WaitOnRXNEFlagUntilTimeout>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e058      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b8:	b2d2      	uxtb	r2, r2
 80026ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c0:	1c5a      	adds	r2, r3, #1
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ca:	3b01      	subs	r3, #1
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	3b01      	subs	r3, #1
 80026da:	b29a      	uxth	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	f003 0304 	and.w	r3, r3, #4
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d124      	bne.n	8002738 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026f2:	2b03      	cmp	r3, #3
 80026f4:	d107      	bne.n	8002706 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002704:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	691a      	ldr	r2, [r3, #16]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002710:	b2d2      	uxtb	r2, r2
 8002712:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002718:	1c5a      	adds	r2, r3, #1
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002722:	3b01      	subs	r3, #1
 8002724:	b29a      	uxth	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800272e:	b29b      	uxth	r3, r3
 8002730:	3b01      	subs	r3, #1
 8002732:	b29a      	uxth	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273c:	2b00      	cmp	r3, #0
 800273e:	f47f aeb6 	bne.w	80024ae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2220      	movs	r2, #32
 8002746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800275a:	2300      	movs	r3, #0
 800275c:	e000      	b.n	8002760 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800275e:	2302      	movs	r3, #2
  }
}
 8002760:	4618      	mov	r0, r3
 8002762:	3728      	adds	r7, #40	@ 0x28
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	00010004 	.word	0x00010004

0800276c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af02      	add	r7, sp, #8
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	607a      	str	r2, [r7, #4]
 8002776:	603b      	str	r3, [r7, #0]
 8002778:	460b      	mov	r3, r1
 800277a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	2b08      	cmp	r3, #8
 8002786:	d006      	beq.n	8002796 <I2C_MasterRequestWrite+0x2a>
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d003      	beq.n	8002796 <I2C_MasterRequestWrite+0x2a>
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002794:	d108      	bne.n	80027a8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027a4:	601a      	str	r2, [r3, #0]
 80027a6:	e00b      	b.n	80027c0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ac:	2b12      	cmp	r3, #18
 80027ae:	d107      	bne.n	80027c0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f000 f91d 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00d      	beq.n	80027f4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027e6:	d103      	bne.n	80027f0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e035      	b.n	8002860 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027fc:	d108      	bne.n	8002810 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027fe:	897b      	ldrh	r3, [r7, #10]
 8002800:	b2db      	uxtb	r3, r3
 8002802:	461a      	mov	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800280c:	611a      	str	r2, [r3, #16]
 800280e:	e01b      	b.n	8002848 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002810:	897b      	ldrh	r3, [r7, #10]
 8002812:	11db      	asrs	r3, r3, #7
 8002814:	b2db      	uxtb	r3, r3
 8002816:	f003 0306 	and.w	r3, r3, #6
 800281a:	b2db      	uxtb	r3, r3
 800281c:	f063 030f 	orn	r3, r3, #15
 8002820:	b2da      	uxtb	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	490e      	ldr	r1, [pc, #56]	@ (8002868 <I2C_MasterRequestWrite+0xfc>)
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 f966 	bl	8002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e010      	b.n	8002860 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800283e:	897b      	ldrh	r3, [r7, #10]
 8002840:	b2da      	uxtb	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	4907      	ldr	r1, [pc, #28]	@ (800286c <I2C_MasterRequestWrite+0x100>)
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f000 f956 	bl	8002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	00010008 	.word	0x00010008
 800286c:	00010002 	.word	0x00010002

08002870 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af02      	add	r7, sp, #8
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	607a      	str	r2, [r7, #4]
 800287a:	603b      	str	r3, [r7, #0]
 800287c:	460b      	mov	r3, r1
 800287e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002884:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002894:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	2b08      	cmp	r3, #8
 800289a:	d006      	beq.n	80028aa <I2C_MasterRequestRead+0x3a>
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d003      	beq.n	80028aa <I2C_MasterRequestRead+0x3a>
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80028a8:	d108      	bne.n	80028bc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	e00b      	b.n	80028d4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c0:	2b11      	cmp	r3, #17
 80028c2:	d107      	bne.n	80028d4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f000 f893 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d00d      	beq.n	8002908 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028fa:	d103      	bne.n	8002904 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002902:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e079      	b.n	80029fc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002910:	d108      	bne.n	8002924 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002912:	897b      	ldrh	r3, [r7, #10]
 8002914:	b2db      	uxtb	r3, r3
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	b2da      	uxtb	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	611a      	str	r2, [r3, #16]
 8002922:	e05f      	b.n	80029e4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002924:	897b      	ldrh	r3, [r7, #10]
 8002926:	11db      	asrs	r3, r3, #7
 8002928:	b2db      	uxtb	r3, r3
 800292a:	f003 0306 	and.w	r3, r3, #6
 800292e:	b2db      	uxtb	r3, r3
 8002930:	f063 030f 	orn	r3, r3, #15
 8002934:	b2da      	uxtb	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	4930      	ldr	r1, [pc, #192]	@ (8002a04 <I2C_MasterRequestRead+0x194>)
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 f8dc 	bl	8002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e054      	b.n	80029fc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002952:	897b      	ldrh	r3, [r7, #10]
 8002954:	b2da      	uxtb	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	4929      	ldr	r1, [pc, #164]	@ (8002a08 <I2C_MasterRequestRead+0x198>)
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f000 f8cc 	bl	8002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e044      	b.n	80029fc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002972:	2300      	movs	r3, #0
 8002974:	613b      	str	r3, [r7, #16]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	695b      	ldr	r3, [r3, #20]
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	613b      	str	r3, [r7, #16]
 8002986:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002996:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 f831 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00d      	beq.n	80029cc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029be:	d103      	bne.n	80029c8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029c6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e017      	b.n	80029fc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80029cc:	897b      	ldrh	r3, [r7, #10]
 80029ce:	11db      	asrs	r3, r3, #7
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	f003 0306 	and.w	r3, r3, #6
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	f063 030e 	orn	r3, r3, #14
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	4907      	ldr	r1, [pc, #28]	@ (8002a08 <I2C_MasterRequestRead+0x198>)
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 f888 	bl	8002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e000      	b.n	80029fc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	00010008 	.word	0x00010008
 8002a08:	00010002 	.word	0x00010002

08002a0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	603b      	str	r3, [r7, #0]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a1c:	e048      	b.n	8002ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a24:	d044      	beq.n	8002ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a26:	f7fe ff69 	bl	80018fc <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d302      	bcc.n	8002a3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d139      	bne.n	8002ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	0c1b      	lsrs	r3, r3, #16
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d10d      	bne.n	8002a62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	43da      	mvns	r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	4013      	ands	r3, r2
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	bf0c      	ite	eq
 8002a58:	2301      	moveq	r3, #1
 8002a5a:	2300      	movne	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	461a      	mov	r2, r3
 8002a60:	e00c      	b.n	8002a7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	43da      	mvns	r2, r3
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	bf0c      	ite	eq
 8002a74:	2301      	moveq	r3, #1
 8002a76:	2300      	movne	r3, #0
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d116      	bne.n	8002ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	f043 0220 	orr.w	r2, r3, #32
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e023      	b.n	8002af8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	0c1b      	lsrs	r3, r3, #16
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d10d      	bne.n	8002ad6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	43da      	mvns	r2, r3
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	bf0c      	ite	eq
 8002acc:	2301      	moveq	r3, #1
 8002ace:	2300      	movne	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	e00c      	b.n	8002af0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	43da      	mvns	r2, r3
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	bf0c      	ite	eq
 8002ae8:	2301      	moveq	r3, #1
 8002aea:	2300      	movne	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	461a      	mov	r2, r3
 8002af0:	79fb      	ldrb	r3, [r7, #7]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d093      	beq.n	8002a1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
 8002b0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b0e:	e071      	b.n	8002bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b1e:	d123      	bne.n	8002b68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b54:	f043 0204 	orr.w	r2, r3, #4
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e067      	b.n	8002c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6e:	d041      	beq.n	8002bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b70:	f7fe fec4 	bl	80018fc <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d302      	bcc.n	8002b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d136      	bne.n	8002bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	0c1b      	lsrs	r3, r3, #16
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d10c      	bne.n	8002baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	43da      	mvns	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	bf14      	ite	ne
 8002ba2:	2301      	movne	r3, #1
 8002ba4:	2300      	moveq	r3, #0
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	e00b      	b.n	8002bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	43da      	mvns	r2, r3
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	bf14      	ite	ne
 8002bbc:	2301      	movne	r3, #1
 8002bbe:	2300      	moveq	r3, #0
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d016      	beq.n	8002bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2220      	movs	r2, #32
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be0:	f043 0220 	orr.w	r2, r3, #32
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e021      	b.n	8002c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	0c1b      	lsrs	r3, r3, #16
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d10c      	bne.n	8002c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	43da      	mvns	r2, r3
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	4013      	ands	r3, r2
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	bf14      	ite	ne
 8002c10:	2301      	movne	r3, #1
 8002c12:	2300      	moveq	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	e00b      	b.n	8002c30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	43da      	mvns	r2, r3
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	4013      	ands	r3, r2
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	bf14      	ite	ne
 8002c2a:	2301      	movne	r3, #1
 8002c2c:	2300      	moveq	r3, #0
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f47f af6d 	bne.w	8002b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3710      	adds	r7, #16
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c4c:	e034      	b.n	8002cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 f8e3 	bl	8002e1a <I2C_IsAcknowledgeFailed>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e034      	b.n	8002cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c64:	d028      	beq.n	8002cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c66:	f7fe fe49 	bl	80018fc <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d302      	bcc.n	8002c7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d11d      	bne.n	8002cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c86:	2b80      	cmp	r3, #128	@ 0x80
 8002c88:	d016      	beq.n	8002cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	f043 0220 	orr.w	r2, r3, #32
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e007      	b.n	8002cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cc2:	2b80      	cmp	r3, #128	@ 0x80
 8002cc4:	d1c3      	bne.n	8002c4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002cdc:	e034      	b.n	8002d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 f89b 	bl	8002e1a <I2C_IsAcknowledgeFailed>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e034      	b.n	8002d58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf4:	d028      	beq.n	8002d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf6:	f7fe fe01 	bl	80018fc <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	68ba      	ldr	r2, [r7, #8]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d302      	bcc.n	8002d0c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d11d      	bne.n	8002d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	f003 0304 	and.w	r3, r3, #4
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d016      	beq.n	8002d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2220      	movs	r2, #32
 8002d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d34:	f043 0220 	orr.w	r2, r3, #32
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e007      	b.n	8002d58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	f003 0304 	and.w	r3, r3, #4
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d1c3      	bne.n	8002cde <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d6c:	e049      	b.n	8002e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	f003 0310 	and.w	r3, r3, #16
 8002d78:	2b10      	cmp	r3, #16
 8002d7a:	d119      	bne.n	8002db0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0210 	mvn.w	r2, #16
 8002d84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e030      	b.n	8002e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db0:	f7fe fda4 	bl	80018fc <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d302      	bcc.n	8002dc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d11d      	bne.n	8002e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd0:	2b40      	cmp	r3, #64	@ 0x40
 8002dd2:	d016      	beq.n	8002e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2220      	movs	r2, #32
 8002dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	f043 0220 	orr.w	r2, r3, #32
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e007      	b.n	8002e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e0c:	2b40      	cmp	r3, #64	@ 0x40
 8002e0e:	d1ae      	bne.n	8002d6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e30:	d11b      	bne.n	8002e6a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e3a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2220      	movs	r2, #32
 8002e46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	f043 0204 	orr.w	r2, r3, #4
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e000      	b.n	8002e6c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e0cc      	b.n	8003026 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e8c:	4b68      	ldr	r3, [pc, #416]	@ (8003030 <HAL_RCC_ClockConfig+0x1b8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 030f 	and.w	r3, r3, #15
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d90c      	bls.n	8002eb4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e9a:	4b65      	ldr	r3, [pc, #404]	@ (8003030 <HAL_RCC_ClockConfig+0x1b8>)
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	b2d2      	uxtb	r2, r2
 8002ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ea2:	4b63      	ldr	r3, [pc, #396]	@ (8003030 <HAL_RCC_ClockConfig+0x1b8>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 030f 	and.w	r3, r3, #15
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d001      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e0b8      	b.n	8003026 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d020      	beq.n	8002f02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d005      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ecc:	4b59      	ldr	r3, [pc, #356]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	4a58      	ldr	r2, [pc, #352]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ed6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0308 	and.w	r3, r3, #8
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d005      	beq.n	8002ef0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ee4:	4b53      	ldr	r3, [pc, #332]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	4a52      	ldr	r2, [pc, #328]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002eea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002eee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ef0:	4b50      	ldr	r3, [pc, #320]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	494d      	ldr	r1, [pc, #308]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d044      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d107      	bne.n	8002f26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f16:	4b47      	ldr	r3, [pc, #284]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d119      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e07f      	b.n	8003026 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d003      	beq.n	8002f36 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f32:	2b03      	cmp	r3, #3
 8002f34:	d107      	bne.n	8002f46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f36:	4b3f      	ldr	r3, [pc, #252]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d109      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e06f      	b.n	8003026 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f46:	4b3b      	ldr	r3, [pc, #236]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e067      	b.n	8003026 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f56:	4b37      	ldr	r3, [pc, #220]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f023 0203 	bic.w	r2, r3, #3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	4934      	ldr	r1, [pc, #208]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f68:	f7fe fcc8 	bl	80018fc <HAL_GetTick>
 8002f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6e:	e00a      	b.n	8002f86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f70:	f7fe fcc4 	bl	80018fc <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e04f      	b.n	8003026 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f86:	4b2b      	ldr	r3, [pc, #172]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 020c 	and.w	r2, r3, #12
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d1eb      	bne.n	8002f70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f98:	4b25      	ldr	r3, [pc, #148]	@ (8003030 <HAL_RCC_ClockConfig+0x1b8>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 030f 	and.w	r3, r3, #15
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d20c      	bcs.n	8002fc0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa6:	4b22      	ldr	r3, [pc, #136]	@ (8003030 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	b2d2      	uxtb	r2, r2
 8002fac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fae:	4b20      	ldr	r3, [pc, #128]	@ (8003030 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e032      	b.n	8003026 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0304 	and.w	r3, r3, #4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fcc:	4b19      	ldr	r3, [pc, #100]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	4916      	ldr	r1, [pc, #88]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0308 	and.w	r3, r3, #8
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d009      	beq.n	8002ffe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fea:	4b12      	ldr	r3, [pc, #72]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	490e      	ldr	r1, [pc, #56]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ffe:	f000 f855 	bl	80030ac <HAL_RCC_GetSysClockFreq>
 8003002:	4602      	mov	r2, r0
 8003004:	4b0b      	ldr	r3, [pc, #44]	@ (8003034 <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	091b      	lsrs	r3, r3, #4
 800300a:	f003 030f 	and.w	r3, r3, #15
 800300e:	490a      	ldr	r1, [pc, #40]	@ (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8003010:	5ccb      	ldrb	r3, [r1, r3]
 8003012:	fa22 f303 	lsr.w	r3, r2, r3
 8003016:	4a09      	ldr	r2, [pc, #36]	@ (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8003018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800301a:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <HAL_RCC_ClockConfig+0x1c8>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7fe fc28 	bl	8001874 <HAL_InitTick>

  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40023c00 	.word	0x40023c00
 8003034:	40023800 	.word	0x40023800
 8003038:	0800a2a8 	.word	0x0800a2a8
 800303c:	20000004 	.word	0x20000004
 8003040:	20000008 	.word	0x20000008

08003044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003048:	4b03      	ldr	r3, [pc, #12]	@ (8003058 <HAL_RCC_GetHCLKFreq+0x14>)
 800304a:	681b      	ldr	r3, [r3, #0]
}
 800304c:	4618      	mov	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	20000004 	.word	0x20000004

0800305c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003060:	f7ff fff0 	bl	8003044 <HAL_RCC_GetHCLKFreq>
 8003064:	4602      	mov	r2, r0
 8003066:	4b05      	ldr	r3, [pc, #20]	@ (800307c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	0a9b      	lsrs	r3, r3, #10
 800306c:	f003 0307 	and.w	r3, r3, #7
 8003070:	4903      	ldr	r1, [pc, #12]	@ (8003080 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003072:	5ccb      	ldrb	r3, [r1, r3]
 8003074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003078:	4618      	mov	r0, r3
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40023800 	.word	0x40023800
 8003080:	0800a2b8 	.word	0x0800a2b8

08003084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003088:	f7ff ffdc 	bl	8003044 <HAL_RCC_GetHCLKFreq>
 800308c:	4602      	mov	r2, r0
 800308e:	4b05      	ldr	r3, [pc, #20]	@ (80030a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	0b5b      	lsrs	r3, r3, #13
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	4903      	ldr	r1, [pc, #12]	@ (80030a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800309a:	5ccb      	ldrb	r3, [r1, r3]
 800309c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	40023800 	.word	0x40023800
 80030a8:	0800a2b8 	.word	0x0800a2b8

080030ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030b0:	b0a6      	sub	sp, #152	@ 0x98
 80030b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80030c6:	2300      	movs	r3, #0
 80030c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80030cc:	2300      	movs	r3, #0
 80030ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030d2:	4bc8      	ldr	r3, [pc, #800]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 030c 	and.w	r3, r3, #12
 80030da:	2b0c      	cmp	r3, #12
 80030dc:	f200 817e 	bhi.w	80033dc <HAL_RCC_GetSysClockFreq+0x330>
 80030e0:	a201      	add	r2, pc, #4	@ (adr r2, 80030e8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80030e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e6:	bf00      	nop
 80030e8:	0800311d 	.word	0x0800311d
 80030ec:	080033dd 	.word	0x080033dd
 80030f0:	080033dd 	.word	0x080033dd
 80030f4:	080033dd 	.word	0x080033dd
 80030f8:	08003125 	.word	0x08003125
 80030fc:	080033dd 	.word	0x080033dd
 8003100:	080033dd 	.word	0x080033dd
 8003104:	080033dd 	.word	0x080033dd
 8003108:	0800312d 	.word	0x0800312d
 800310c:	080033dd 	.word	0x080033dd
 8003110:	080033dd 	.word	0x080033dd
 8003114:	080033dd 	.word	0x080033dd
 8003118:	08003297 	.word	0x08003297
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800311c:	4bb6      	ldr	r3, [pc, #728]	@ (80033f8 <HAL_RCC_GetSysClockFreq+0x34c>)
 800311e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003122:	e15f      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003124:	4bb5      	ldr	r3, [pc, #724]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x350>)
 8003126:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800312a:	e15b      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800312c:	4bb1      	ldr	r3, [pc, #708]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003134:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003138:	4bae      	ldr	r3, [pc, #696]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d031      	beq.n	80031a8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003144:	4bab      	ldr	r3, [pc, #684]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	099b      	lsrs	r3, r3, #6
 800314a:	2200      	movs	r2, #0
 800314c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800314e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003150:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003156:	663b      	str	r3, [r7, #96]	@ 0x60
 8003158:	2300      	movs	r3, #0
 800315a:	667b      	str	r3, [r7, #100]	@ 0x64
 800315c:	4ba7      	ldr	r3, [pc, #668]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x350>)
 800315e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003162:	462a      	mov	r2, r5
 8003164:	fb03 f202 	mul.w	r2, r3, r2
 8003168:	2300      	movs	r3, #0
 800316a:	4621      	mov	r1, r4
 800316c:	fb01 f303 	mul.w	r3, r1, r3
 8003170:	4413      	add	r3, r2
 8003172:	4aa2      	ldr	r2, [pc, #648]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x350>)
 8003174:	4621      	mov	r1, r4
 8003176:	fba1 1202 	umull	r1, r2, r1, r2
 800317a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800317c:	460a      	mov	r2, r1
 800317e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003180:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003182:	4413      	add	r3, r2
 8003184:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003186:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800318a:	2200      	movs	r2, #0
 800318c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800318e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003190:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003194:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003198:	f7fd fd76 	bl	8000c88 <__aeabi_uldivmod>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4613      	mov	r3, r2
 80031a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80031a6:	e064      	b.n	8003272 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031a8:	4b92      	ldr	r3, [pc, #584]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	099b      	lsrs	r3, r3, #6
 80031ae:	2200      	movs	r2, #0
 80031b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80031b2:	657a      	str	r2, [r7, #84]	@ 0x54
 80031b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031bc:	2300      	movs	r3, #0
 80031be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031c0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80031c4:	4622      	mov	r2, r4
 80031c6:	462b      	mov	r3, r5
 80031c8:	f04f 0000 	mov.w	r0, #0
 80031cc:	f04f 0100 	mov.w	r1, #0
 80031d0:	0159      	lsls	r1, r3, #5
 80031d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031d6:	0150      	lsls	r0, r2, #5
 80031d8:	4602      	mov	r2, r0
 80031da:	460b      	mov	r3, r1
 80031dc:	4621      	mov	r1, r4
 80031de:	1a51      	subs	r1, r2, r1
 80031e0:	6139      	str	r1, [r7, #16]
 80031e2:	4629      	mov	r1, r5
 80031e4:	eb63 0301 	sbc.w	r3, r3, r1
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	f04f 0200 	mov.w	r2, #0
 80031ee:	f04f 0300 	mov.w	r3, #0
 80031f2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031f6:	4659      	mov	r1, fp
 80031f8:	018b      	lsls	r3, r1, #6
 80031fa:	4651      	mov	r1, sl
 80031fc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003200:	4651      	mov	r1, sl
 8003202:	018a      	lsls	r2, r1, #6
 8003204:	4651      	mov	r1, sl
 8003206:	ebb2 0801 	subs.w	r8, r2, r1
 800320a:	4659      	mov	r1, fp
 800320c:	eb63 0901 	sbc.w	r9, r3, r1
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800321c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003220:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003224:	4690      	mov	r8, r2
 8003226:	4699      	mov	r9, r3
 8003228:	4623      	mov	r3, r4
 800322a:	eb18 0303 	adds.w	r3, r8, r3
 800322e:	60bb      	str	r3, [r7, #8]
 8003230:	462b      	mov	r3, r5
 8003232:	eb49 0303 	adc.w	r3, r9, r3
 8003236:	60fb      	str	r3, [r7, #12]
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	f04f 0300 	mov.w	r3, #0
 8003240:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003244:	4629      	mov	r1, r5
 8003246:	028b      	lsls	r3, r1, #10
 8003248:	4621      	mov	r1, r4
 800324a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800324e:	4621      	mov	r1, r4
 8003250:	028a      	lsls	r2, r1, #10
 8003252:	4610      	mov	r0, r2
 8003254:	4619      	mov	r1, r3
 8003256:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800325a:	2200      	movs	r2, #0
 800325c:	643b      	str	r3, [r7, #64]	@ 0x40
 800325e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003260:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003264:	f7fd fd10 	bl	8000c88 <__aeabi_uldivmod>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4613      	mov	r3, r2
 800326e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003272:	4b60      	ldr	r3, [pc, #384]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	0c1b      	lsrs	r3, r3, #16
 8003278:	f003 0303 	and.w	r3, r3, #3
 800327c:	3301      	adds	r3, #1
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003284:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003288:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800328c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003290:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003294:	e0a6      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003296:	4b57      	ldr	r3, [pc, #348]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800329e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032a2:	4b54      	ldr	r3, [pc, #336]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d02a      	beq.n	8003304 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ae:	4b51      	ldr	r3, [pc, #324]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	099b      	lsrs	r3, r3, #6
 80032b4:	2200      	movs	r2, #0
 80032b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80032b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80032ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80032c0:	2100      	movs	r1, #0
 80032c2:	4b4e      	ldr	r3, [pc, #312]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x350>)
 80032c4:	fb03 f201 	mul.w	r2, r3, r1
 80032c8:	2300      	movs	r3, #0
 80032ca:	fb00 f303 	mul.w	r3, r0, r3
 80032ce:	4413      	add	r3, r2
 80032d0:	4a4a      	ldr	r2, [pc, #296]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x350>)
 80032d2:	fba0 1202 	umull	r1, r2, r0, r2
 80032d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80032d8:	460a      	mov	r2, r1
 80032da:	673a      	str	r2, [r7, #112]	@ 0x70
 80032dc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80032de:	4413      	add	r3, r2
 80032e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80032e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032e6:	2200      	movs	r2, #0
 80032e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80032ea:	637a      	str	r2, [r7, #52]	@ 0x34
 80032ec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80032f0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80032f4:	f7fd fcc8 	bl	8000c88 <__aeabi_uldivmod>
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4613      	mov	r3, r2
 80032fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003302:	e05b      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003304:	4b3b      	ldr	r3, [pc, #236]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	099b      	lsrs	r3, r3, #6
 800330a:	2200      	movs	r2, #0
 800330c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800330e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003316:	623b      	str	r3, [r7, #32]
 8003318:	2300      	movs	r3, #0
 800331a:	627b      	str	r3, [r7, #36]	@ 0x24
 800331c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003320:	4642      	mov	r2, r8
 8003322:	464b      	mov	r3, r9
 8003324:	f04f 0000 	mov.w	r0, #0
 8003328:	f04f 0100 	mov.w	r1, #0
 800332c:	0159      	lsls	r1, r3, #5
 800332e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003332:	0150      	lsls	r0, r2, #5
 8003334:	4602      	mov	r2, r0
 8003336:	460b      	mov	r3, r1
 8003338:	4641      	mov	r1, r8
 800333a:	ebb2 0a01 	subs.w	sl, r2, r1
 800333e:	4649      	mov	r1, r9
 8003340:	eb63 0b01 	sbc.w	fp, r3, r1
 8003344:	f04f 0200 	mov.w	r2, #0
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003350:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003354:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003358:	ebb2 040a 	subs.w	r4, r2, sl
 800335c:	eb63 050b 	sbc.w	r5, r3, fp
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	00eb      	lsls	r3, r5, #3
 800336a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800336e:	00e2      	lsls	r2, r4, #3
 8003370:	4614      	mov	r4, r2
 8003372:	461d      	mov	r5, r3
 8003374:	4643      	mov	r3, r8
 8003376:	18e3      	adds	r3, r4, r3
 8003378:	603b      	str	r3, [r7, #0]
 800337a:	464b      	mov	r3, r9
 800337c:	eb45 0303 	adc.w	r3, r5, r3
 8003380:	607b      	str	r3, [r7, #4]
 8003382:	f04f 0200 	mov.w	r2, #0
 8003386:	f04f 0300 	mov.w	r3, #0
 800338a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800338e:	4629      	mov	r1, r5
 8003390:	028b      	lsls	r3, r1, #10
 8003392:	4621      	mov	r1, r4
 8003394:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003398:	4621      	mov	r1, r4
 800339a:	028a      	lsls	r2, r1, #10
 800339c:	4610      	mov	r0, r2
 800339e:	4619      	mov	r1, r3
 80033a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033a4:	2200      	movs	r2, #0
 80033a6:	61bb      	str	r3, [r7, #24]
 80033a8:	61fa      	str	r2, [r7, #28]
 80033aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033ae:	f7fd fc6b 	bl	8000c88 <__aeabi_uldivmod>
 80033b2:	4602      	mov	r2, r0
 80033b4:	460b      	mov	r3, r1
 80033b6:	4613      	mov	r3, r2
 80033b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80033bc:	4b0d      	ldr	r3, [pc, #52]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	0f1b      	lsrs	r3, r3, #28
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80033ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80033ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80033da:	e003      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033dc:	4b06      	ldr	r3, [pc, #24]	@ (80033f8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80033de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80033e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3798      	adds	r7, #152	@ 0x98
 80033ec:	46bd      	mov	sp, r7
 80033ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033f2:	bf00      	nop
 80033f4:	40023800 	.word	0x40023800
 80033f8:	00f42400 	.word	0x00f42400
 80033fc:	017d7840 	.word	0x017d7840

08003400 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e28d      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 8083 	beq.w	8003526 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003420:	4b94      	ldr	r3, [pc, #592]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 030c 	and.w	r3, r3, #12
 8003428:	2b04      	cmp	r3, #4
 800342a:	d019      	beq.n	8003460 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800342c:	4b91      	ldr	r3, [pc, #580]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f003 030c 	and.w	r3, r3, #12
        || \
 8003434:	2b08      	cmp	r3, #8
 8003436:	d106      	bne.n	8003446 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003438:	4b8e      	ldr	r3, [pc, #568]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003440:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003444:	d00c      	beq.n	8003460 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003446:	4b8b      	ldr	r3, [pc, #556]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800344e:	2b0c      	cmp	r3, #12
 8003450:	d112      	bne.n	8003478 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003452:	4b88      	ldr	r3, [pc, #544]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800345a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800345e:	d10b      	bne.n	8003478 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003460:	4b84      	ldr	r3, [pc, #528]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d05b      	beq.n	8003524 <HAL_RCC_OscConfig+0x124>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d157      	bne.n	8003524 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e25a      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003480:	d106      	bne.n	8003490 <HAL_RCC_OscConfig+0x90>
 8003482:	4b7c      	ldr	r3, [pc, #496]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a7b      	ldr	r2, [pc, #492]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800348c:	6013      	str	r3, [r2, #0]
 800348e:	e01d      	b.n	80034cc <HAL_RCC_OscConfig+0xcc>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003498:	d10c      	bne.n	80034b4 <HAL_RCC_OscConfig+0xb4>
 800349a:	4b76      	ldr	r3, [pc, #472]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a75      	ldr	r2, [pc, #468]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80034a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034a4:	6013      	str	r3, [r2, #0]
 80034a6:	4b73      	ldr	r3, [pc, #460]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a72      	ldr	r2, [pc, #456]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80034ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	e00b      	b.n	80034cc <HAL_RCC_OscConfig+0xcc>
 80034b4:	4b6f      	ldr	r3, [pc, #444]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a6e      	ldr	r2, [pc, #440]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80034ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034be:	6013      	str	r3, [r2, #0]
 80034c0:	4b6c      	ldr	r3, [pc, #432]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a6b      	ldr	r2, [pc, #428]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80034c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d013      	beq.n	80034fc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d4:	f7fe fa12 	bl	80018fc <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034da:	e008      	b.n	80034ee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034dc:	f7fe fa0e 	bl	80018fc <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b64      	cmp	r3, #100	@ 0x64
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e21f      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ee:	4b61      	ldr	r3, [pc, #388]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0f0      	beq.n	80034dc <HAL_RCC_OscConfig+0xdc>
 80034fa:	e014      	b.n	8003526 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fc:	f7fe f9fe 	bl	80018fc <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003504:	f7fe f9fa 	bl	80018fc <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	@ 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e20b      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003516:	4b57      	ldr	r3, [pc, #348]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f0      	bne.n	8003504 <HAL_RCC_OscConfig+0x104>
 8003522:	e000      	b.n	8003526 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d06f      	beq.n	8003612 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003532:	4b50      	ldr	r3, [pc, #320]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 030c 	and.w	r3, r3, #12
 800353a:	2b00      	cmp	r3, #0
 800353c:	d017      	beq.n	800356e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800353e:	4b4d      	ldr	r3, [pc, #308]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 030c 	and.w	r3, r3, #12
        || \
 8003546:	2b08      	cmp	r3, #8
 8003548:	d105      	bne.n	8003556 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800354a:	4b4a      	ldr	r3, [pc, #296]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00b      	beq.n	800356e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003556:	4b47      	ldr	r3, [pc, #284]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800355e:	2b0c      	cmp	r3, #12
 8003560:	d11c      	bne.n	800359c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003562:	4b44      	ldr	r3, [pc, #272]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d116      	bne.n	800359c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800356e:	4b41      	ldr	r3, [pc, #260]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d005      	beq.n	8003586 <HAL_RCC_OscConfig+0x186>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d001      	beq.n	8003586 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e1d3      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003586:	4b3b      	ldr	r3, [pc, #236]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	4937      	ldr	r1, [pc, #220]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003596:	4313      	orrs	r3, r2
 8003598:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800359a:	e03a      	b.n	8003612 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d020      	beq.n	80035e6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035a4:	4b34      	ldr	r3, [pc, #208]	@ (8003678 <HAL_RCC_OscConfig+0x278>)
 80035a6:	2201      	movs	r2, #1
 80035a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035aa:	f7fe f9a7 	bl	80018fc <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b2:	f7fe f9a3 	bl	80018fc <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e1b4      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c4:	4b2b      	ldr	r3, [pc, #172]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0f0      	beq.n	80035b2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d0:	4b28      	ldr	r3, [pc, #160]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	00db      	lsls	r3, r3, #3
 80035de:	4925      	ldr	r1, [pc, #148]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	600b      	str	r3, [r1, #0]
 80035e4:	e015      	b.n	8003612 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035e6:	4b24      	ldr	r3, [pc, #144]	@ (8003678 <HAL_RCC_OscConfig+0x278>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ec:	f7fe f986 	bl	80018fc <HAL_GetTick>
 80035f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035f2:	e008      	b.n	8003606 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035f4:	f7fe f982 	bl	80018fc <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e193      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003606:	4b1b      	ldr	r3, [pc, #108]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1f0      	bne.n	80035f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0308 	and.w	r3, r3, #8
 800361a:	2b00      	cmp	r3, #0
 800361c:	d036      	beq.n	800368c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d016      	beq.n	8003654 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003626:	4b15      	ldr	r3, [pc, #84]	@ (800367c <HAL_RCC_OscConfig+0x27c>)
 8003628:	2201      	movs	r2, #1
 800362a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362c:	f7fe f966 	bl	80018fc <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003632:	e008      	b.n	8003646 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003634:	f7fe f962 	bl	80018fc <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e173      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003646:	4b0b      	ldr	r3, [pc, #44]	@ (8003674 <HAL_RCC_OscConfig+0x274>)
 8003648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0f0      	beq.n	8003634 <HAL_RCC_OscConfig+0x234>
 8003652:	e01b      	b.n	800368c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003654:	4b09      	ldr	r3, [pc, #36]	@ (800367c <HAL_RCC_OscConfig+0x27c>)
 8003656:	2200      	movs	r2, #0
 8003658:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800365a:	f7fe f94f 	bl	80018fc <HAL_GetTick>
 800365e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003660:	e00e      	b.n	8003680 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003662:	f7fe f94b 	bl	80018fc <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d907      	bls.n	8003680 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e15c      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
 8003674:	40023800 	.word	0x40023800
 8003678:	42470000 	.word	0x42470000
 800367c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003680:	4b8a      	ldr	r3, [pc, #552]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003682:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1ea      	bne.n	8003662 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0304 	and.w	r3, r3, #4
 8003694:	2b00      	cmp	r3, #0
 8003696:	f000 8097 	beq.w	80037c8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800369a:	2300      	movs	r3, #0
 800369c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800369e:	4b83      	ldr	r3, [pc, #524]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 80036a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10f      	bne.n	80036ca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036aa:	2300      	movs	r3, #0
 80036ac:	60bb      	str	r3, [r7, #8]
 80036ae:	4b7f      	ldr	r3, [pc, #508]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	4a7e      	ldr	r2, [pc, #504]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 80036b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80036ba:	4b7c      	ldr	r3, [pc, #496]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 80036bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c2:	60bb      	str	r3, [r7, #8]
 80036c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036c6:	2301      	movs	r3, #1
 80036c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ca:	4b79      	ldr	r3, [pc, #484]	@ (80038b0 <HAL_RCC_OscConfig+0x4b0>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d118      	bne.n	8003708 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036d6:	4b76      	ldr	r3, [pc, #472]	@ (80038b0 <HAL_RCC_OscConfig+0x4b0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a75      	ldr	r2, [pc, #468]	@ (80038b0 <HAL_RCC_OscConfig+0x4b0>)
 80036dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036e2:	f7fe f90b 	bl	80018fc <HAL_GetTick>
 80036e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e8:	e008      	b.n	80036fc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036ea:	f7fe f907 	bl	80018fc <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d901      	bls.n	80036fc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e118      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fc:	4b6c      	ldr	r3, [pc, #432]	@ (80038b0 <HAL_RCC_OscConfig+0x4b0>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0f0      	beq.n	80036ea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	2b01      	cmp	r3, #1
 800370e:	d106      	bne.n	800371e <HAL_RCC_OscConfig+0x31e>
 8003710:	4b66      	ldr	r3, [pc, #408]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003714:	4a65      	ldr	r2, [pc, #404]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003716:	f043 0301 	orr.w	r3, r3, #1
 800371a:	6713      	str	r3, [r2, #112]	@ 0x70
 800371c:	e01c      	b.n	8003758 <HAL_RCC_OscConfig+0x358>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	2b05      	cmp	r3, #5
 8003724:	d10c      	bne.n	8003740 <HAL_RCC_OscConfig+0x340>
 8003726:	4b61      	ldr	r3, [pc, #388]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800372a:	4a60      	ldr	r2, [pc, #384]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 800372c:	f043 0304 	orr.w	r3, r3, #4
 8003730:	6713      	str	r3, [r2, #112]	@ 0x70
 8003732:	4b5e      	ldr	r3, [pc, #376]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003736:	4a5d      	ldr	r2, [pc, #372]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003738:	f043 0301 	orr.w	r3, r3, #1
 800373c:	6713      	str	r3, [r2, #112]	@ 0x70
 800373e:	e00b      	b.n	8003758 <HAL_RCC_OscConfig+0x358>
 8003740:	4b5a      	ldr	r3, [pc, #360]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003744:	4a59      	ldr	r2, [pc, #356]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003746:	f023 0301 	bic.w	r3, r3, #1
 800374a:	6713      	str	r3, [r2, #112]	@ 0x70
 800374c:	4b57      	ldr	r3, [pc, #348]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 800374e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003750:	4a56      	ldr	r2, [pc, #344]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003752:	f023 0304 	bic.w	r3, r3, #4
 8003756:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d015      	beq.n	800378c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003760:	f7fe f8cc 	bl	80018fc <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003766:	e00a      	b.n	800377e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003768:	f7fe f8c8 	bl	80018fc <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003776:	4293      	cmp	r3, r2
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e0d7      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800377e:	4b4b      	ldr	r3, [pc, #300]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d0ee      	beq.n	8003768 <HAL_RCC_OscConfig+0x368>
 800378a:	e014      	b.n	80037b6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800378c:	f7fe f8b6 	bl	80018fc <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003792:	e00a      	b.n	80037aa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003794:	f7fe f8b2 	bl	80018fc <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e0c1      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037aa:	4b40      	ldr	r3, [pc, #256]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 80037ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1ee      	bne.n	8003794 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037b6:	7dfb      	ldrb	r3, [r7, #23]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d105      	bne.n	80037c8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037bc:	4b3b      	ldr	r3, [pc, #236]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 80037be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c0:	4a3a      	ldr	r2, [pc, #232]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 80037c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 80ad 	beq.w	800392c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037d2:	4b36      	ldr	r3, [pc, #216]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f003 030c 	and.w	r3, r3, #12
 80037da:	2b08      	cmp	r3, #8
 80037dc:	d060      	beq.n	80038a0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d145      	bne.n	8003872 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e6:	4b33      	ldr	r3, [pc, #204]	@ (80038b4 <HAL_RCC_OscConfig+0x4b4>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ec:	f7fe f886 	bl	80018fc <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037f2:	e008      	b.n	8003806 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f4:	f7fe f882 	bl	80018fc <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e093      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003806:	4b29      	ldr	r3, [pc, #164]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1f0      	bne.n	80037f4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69da      	ldr	r2, [r3, #28]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	431a      	orrs	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003820:	019b      	lsls	r3, r3, #6
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003828:	085b      	lsrs	r3, r3, #1
 800382a:	3b01      	subs	r3, #1
 800382c:	041b      	lsls	r3, r3, #16
 800382e:	431a      	orrs	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003834:	061b      	lsls	r3, r3, #24
 8003836:	431a      	orrs	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383c:	071b      	lsls	r3, r3, #28
 800383e:	491b      	ldr	r1, [pc, #108]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003840:	4313      	orrs	r3, r2
 8003842:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003844:	4b1b      	ldr	r3, [pc, #108]	@ (80038b4 <HAL_RCC_OscConfig+0x4b4>)
 8003846:	2201      	movs	r2, #1
 8003848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384a:	f7fe f857 	bl	80018fc <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003850:	e008      	b.n	8003864 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003852:	f7fe f853 	bl	80018fc <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e064      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003864:	4b11      	ldr	r3, [pc, #68]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0f0      	beq.n	8003852 <HAL_RCC_OscConfig+0x452>
 8003870:	e05c      	b.n	800392c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003872:	4b10      	ldr	r3, [pc, #64]	@ (80038b4 <HAL_RCC_OscConfig+0x4b4>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003878:	f7fe f840 	bl	80018fc <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003880:	f7fe f83c 	bl	80018fc <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e04d      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003892:	4b06      	ldr	r3, [pc, #24]	@ (80038ac <HAL_RCC_OscConfig+0x4ac>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f0      	bne.n	8003880 <HAL_RCC_OscConfig+0x480>
 800389e:	e045      	b.n	800392c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d107      	bne.n	80038b8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e040      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
 80038ac:	40023800 	.word	0x40023800
 80038b0:	40007000 	.word	0x40007000
 80038b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003938 <HAL_RCC_OscConfig+0x538>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d030      	beq.n	8003928 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d129      	bne.n	8003928 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038de:	429a      	cmp	r2, r3
 80038e0:	d122      	bne.n	8003928 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80038e8:	4013      	ands	r3, r2
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80038ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d119      	bne.n	8003928 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038fe:	085b      	lsrs	r3, r3, #1
 8003900:	3b01      	subs	r3, #1
 8003902:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003904:	429a      	cmp	r2, r3
 8003906:	d10f      	bne.n	8003928 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003912:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003914:	429a      	cmp	r2, r3
 8003916:	d107      	bne.n	8003928 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003922:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003924:	429a      	cmp	r2, r3
 8003926:	d001      	beq.n	800392c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e000      	b.n	800392e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	40023800 	.word	0x40023800

0800393c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e07b      	b.n	8003a46 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	2b00      	cmp	r3, #0
 8003954:	d108      	bne.n	8003968 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800395e:	d009      	beq.n	8003974 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	61da      	str	r2, [r3, #28]
 8003966:	e005      	b.n	8003974 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d106      	bne.n	8003994 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7fd fda8 	bl	80014e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	431a      	orrs	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e4:	431a      	orrs	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039ee:	431a      	orrs	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f8:	ea42 0103 	orr.w	r1, r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a00:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	0c1b      	lsrs	r3, r3, #16
 8003a12:	f003 0104 	and.w	r1, r3, #4
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1a:	f003 0210 	and.w	r2, r3, #16
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	69da      	ldr	r2, [r3, #28]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a34:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b088      	sub	sp, #32
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	60f8      	str	r0, [r7, #12]
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	603b      	str	r3, [r7, #0]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a5e:	f7fd ff4d 	bl	80018fc <HAL_GetTick>
 8003a62:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003a64:	88fb      	ldrh	r3, [r7, #6]
 8003a66:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d001      	beq.n	8003a78 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003a74:	2302      	movs	r3, #2
 8003a76:	e12a      	b.n	8003cce <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d002      	beq.n	8003a84 <HAL_SPI_Transmit+0x36>
 8003a7e:	88fb      	ldrh	r3, [r7, #6]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e122      	b.n	8003cce <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <HAL_SPI_Transmit+0x48>
 8003a92:	2302      	movs	r3, #2
 8003a94:	e11b      	b.n	8003cce <HAL_SPI_Transmit+0x280>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2203      	movs	r2, #3
 8003aa2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	88fa      	ldrh	r2, [r7, #6]
 8003ab6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	88fa      	ldrh	r2, [r7, #6]
 8003abc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ae4:	d10f      	bne.n	8003b06 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003af4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b04:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b10:	2b40      	cmp	r3, #64	@ 0x40
 8003b12:	d007      	beq.n	8003b24 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b2c:	d152      	bne.n	8003bd4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d002      	beq.n	8003b3c <HAL_SPI_Transmit+0xee>
 8003b36:	8b7b      	ldrh	r3, [r7, #26]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d145      	bne.n	8003bc8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b40:	881a      	ldrh	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4c:	1c9a      	adds	r2, r3, #2
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b60:	e032      	b.n	8003bc8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d112      	bne.n	8003b96 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b74:	881a      	ldrh	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b80:	1c9a      	adds	r2, r3, #2
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b94:	e018      	b.n	8003bc8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b96:	f7fd feb1 	bl	80018fc <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	683a      	ldr	r2, [r7, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d803      	bhi.n	8003bae <HAL_SPI_Transmit+0x160>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bac:	d102      	bne.n	8003bb4 <HAL_SPI_Transmit+0x166>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d109      	bne.n	8003bc8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e082      	b.n	8003cce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1c7      	bne.n	8003b62 <HAL_SPI_Transmit+0x114>
 8003bd2:	e053      	b.n	8003c7c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d002      	beq.n	8003be2 <HAL_SPI_Transmit+0x194>
 8003bdc:	8b7b      	ldrh	r3, [r7, #26]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d147      	bne.n	8003c72 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	330c      	adds	r3, #12
 8003bec:	7812      	ldrb	r2, [r2, #0]
 8003bee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf4:	1c5a      	adds	r2, r3, #1
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c08:	e033      	b.n	8003c72 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d113      	bne.n	8003c40 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	330c      	adds	r3, #12
 8003c22:	7812      	ldrb	r2, [r2, #0]
 8003c24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c3e:	e018      	b.n	8003c72 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c40:	f7fd fe5c 	bl	80018fc <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d803      	bhi.n	8003c58 <HAL_SPI_Transmit+0x20a>
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c56:	d102      	bne.n	8003c5e <HAL_SPI_Transmit+0x210>
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e02d      	b.n	8003cce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1c6      	bne.n	8003c0a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c7c:	69fa      	ldr	r2, [r7, #28]
 8003c7e:	6839      	ldr	r1, [r7, #0]
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 fa59 	bl	8004138 <SPI_EndRxTxTransaction>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d002      	beq.n	8003c92 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10a      	bne.n	8003cb0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	617b      	str	r3, [r7, #20]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	617b      	str	r3, [r7, #20]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	617b      	str	r3, [r7, #20]
 8003cae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e000      	b.n	8003cce <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
  }
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3720      	adds	r7, #32
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b08a      	sub	sp, #40	@ 0x28
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	60f8      	str	r0, [r7, #12]
 8003cde:	60b9      	str	r1, [r7, #8]
 8003ce0:	607a      	str	r2, [r7, #4]
 8003ce2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ce8:	f7fd fe08 	bl	80018fc <HAL_GetTick>
 8003cec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cf4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003cfc:	887b      	ldrh	r3, [r7, #2]
 8003cfe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003d00:	7ffb      	ldrb	r3, [r7, #31]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d00c      	beq.n	8003d20 <HAL_SPI_TransmitReceive+0x4a>
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d0c:	d106      	bne.n	8003d1c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d102      	bne.n	8003d1c <HAL_SPI_TransmitReceive+0x46>
 8003d16:	7ffb      	ldrb	r3, [r7, #31]
 8003d18:	2b04      	cmp	r3, #4
 8003d1a:	d001      	beq.n	8003d20 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e17f      	b.n	8004020 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d005      	beq.n	8003d32 <HAL_SPI_TransmitReceive+0x5c>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d002      	beq.n	8003d32 <HAL_SPI_TransmitReceive+0x5c>
 8003d2c:	887b      	ldrh	r3, [r7, #2]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e174      	b.n	8004020 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d101      	bne.n	8003d44 <HAL_SPI_TransmitReceive+0x6e>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e16d      	b.n	8004020 <HAL_SPI_TransmitReceive+0x34a>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b04      	cmp	r3, #4
 8003d56:	d003      	beq.n	8003d60 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2205      	movs	r2, #5
 8003d5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	887a      	ldrh	r2, [r7, #2]
 8003d70:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	887a      	ldrh	r2, [r7, #2]
 8003d76:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	68ba      	ldr	r2, [r7, #8]
 8003d7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	887a      	ldrh	r2, [r7, #2]
 8003d82:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	887a      	ldrh	r2, [r7, #2]
 8003d88:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da0:	2b40      	cmp	r3, #64	@ 0x40
 8003da2:	d007      	beq.n	8003db4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003db2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dbc:	d17e      	bne.n	8003ebc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d002      	beq.n	8003dcc <HAL_SPI_TransmitReceive+0xf6>
 8003dc6:	8afb      	ldrh	r3, [r7, #22]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d16c      	bne.n	8003ea6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd0:	881a      	ldrh	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ddc:	1c9a      	adds	r2, r3, #2
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003df0:	e059      	b.n	8003ea6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d11b      	bne.n	8003e38 <HAL_SPI_TransmitReceive+0x162>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d016      	beq.n	8003e38 <HAL_SPI_TransmitReceive+0x162>
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d113      	bne.n	8003e38 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e14:	881a      	ldrh	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e20:	1c9a      	adds	r2, r3, #2
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e34:	2300      	movs	r3, #0
 8003e36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d119      	bne.n	8003e7a <HAL_SPI_TransmitReceive+0x1a4>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d014      	beq.n	8003e7a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e5a:	b292      	uxth	r2, r2
 8003e5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e62:	1c9a      	adds	r2, r3, #2
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e76:	2301      	movs	r3, #1
 8003e78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e7a:	f7fd fd3f 	bl	80018fc <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d80d      	bhi.n	8003ea6 <HAL_SPI_TransmitReceive+0x1d0>
 8003e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e90:	d009      	beq.n	8003ea6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e0bc      	b.n	8004020 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1a0      	bne.n	8003df2 <HAL_SPI_TransmitReceive+0x11c>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d19b      	bne.n	8003df2 <HAL_SPI_TransmitReceive+0x11c>
 8003eba:	e082      	b.n	8003fc2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <HAL_SPI_TransmitReceive+0x1f4>
 8003ec4:	8afb      	ldrh	r3, [r7, #22]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d171      	bne.n	8003fae <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	330c      	adds	r3, #12
 8003ed4:	7812      	ldrb	r2, [r2, #0]
 8003ed6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ef0:	e05d      	b.n	8003fae <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d11c      	bne.n	8003f3a <HAL_SPI_TransmitReceive+0x264>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d017      	beq.n	8003f3a <HAL_SPI_TransmitReceive+0x264>
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d114      	bne.n	8003f3a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	330c      	adds	r3, #12
 8003f1a:	7812      	ldrb	r2, [r2, #0]
 8003f1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d119      	bne.n	8003f7c <HAL_SPI_TransmitReceive+0x2a6>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d014      	beq.n	8003f7c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68da      	ldr	r2, [r3, #12]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f5c:	b2d2      	uxtb	r2, r2
 8003f5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f64:	1c5a      	adds	r2, r3, #1
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	3b01      	subs	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003f7c:	f7fd fcbe 	bl	80018fc <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d803      	bhi.n	8003f94 <HAL_SPI_TransmitReceive+0x2be>
 8003f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f92:	d102      	bne.n	8003f9a <HAL_SPI_TransmitReceive+0x2c4>
 8003f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d109      	bne.n	8003fae <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e038      	b.n	8004020 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d19c      	bne.n	8003ef2 <HAL_SPI_TransmitReceive+0x21c>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d197      	bne.n	8003ef2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fc2:	6a3a      	ldr	r2, [r7, #32]
 8003fc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f000 f8b6 	bl	8004138 <SPI_EndRxTxTransaction>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d008      	beq.n	8003fe4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e01d      	b.n	8004020 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10a      	bne.n	8004002 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fec:	2300      	movs	r3, #0
 8003fee:	613b      	str	r3, [r7, #16]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	613b      	str	r3, [r7, #16]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	613b      	str	r3, [r7, #16]
 8004000:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800401e:	2300      	movs	r3, #0
  }
}
 8004020:	4618      	mov	r0, r3
 8004022:	3728      	adds	r7, #40	@ 0x28
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	4613      	mov	r3, r2
 8004036:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004038:	f7fd fc60 	bl	80018fc <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	4413      	add	r3, r2
 8004046:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004048:	f7fd fc58 	bl	80018fc <HAL_GetTick>
 800404c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800404e:	4b39      	ldr	r3, [pc, #228]	@ (8004134 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	015b      	lsls	r3, r3, #5
 8004054:	0d1b      	lsrs	r3, r3, #20
 8004056:	69fa      	ldr	r2, [r7, #28]
 8004058:	fb02 f303 	mul.w	r3, r2, r3
 800405c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800405e:	e055      	b.n	800410c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004066:	d051      	beq.n	800410c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004068:	f7fd fc48 	bl	80018fc <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	69fa      	ldr	r2, [r7, #28]
 8004074:	429a      	cmp	r2, r3
 8004076:	d902      	bls.n	800407e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d13d      	bne.n	80040fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800408c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004096:	d111      	bne.n	80040bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040a0:	d004      	beq.n	80040ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040aa:	d107      	bne.n	80040bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040c4:	d10f      	bne.n	80040e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e018      	b.n	800412c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d102      	bne.n	8004106 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	61fb      	str	r3, [r7, #28]
 8004104:	e002      	b.n	800410c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	3b01      	subs	r3, #1
 800410a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689a      	ldr	r2, [r3, #8]
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	4013      	ands	r3, r2
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	429a      	cmp	r2, r3
 800411a:	bf0c      	ite	eq
 800411c:	2301      	moveq	r3, #1
 800411e:	2300      	movne	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	429a      	cmp	r2, r3
 8004128:	d19a      	bne.n	8004060 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3720      	adds	r7, #32
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	20000004 	.word	0x20000004

08004138 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af02      	add	r7, sp, #8
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	9300      	str	r3, [sp, #0]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2201      	movs	r2, #1
 800414c:	2102      	movs	r1, #2
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f7ff ff6a 	bl	8004028 <SPI_WaitFlagStateUntilTimeout>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d007      	beq.n	800416a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800415e:	f043 0220 	orr.w	r2, r3, #32
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e032      	b.n	80041d0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800416a:	4b1b      	ldr	r3, [pc, #108]	@ (80041d8 <SPI_EndRxTxTransaction+0xa0>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a1b      	ldr	r2, [pc, #108]	@ (80041dc <SPI_EndRxTxTransaction+0xa4>)
 8004170:	fba2 2303 	umull	r2, r3, r2, r3
 8004174:	0d5b      	lsrs	r3, r3, #21
 8004176:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800417a:	fb02 f303 	mul.w	r3, r2, r3
 800417e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004188:	d112      	bne.n	80041b0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	2200      	movs	r2, #0
 8004192:	2180      	movs	r1, #128	@ 0x80
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f7ff ff47 	bl	8004028 <SPI_WaitFlagStateUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d016      	beq.n	80041ce <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041a4:	f043 0220 	orr.w	r2, r3, #32
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e00f      	b.n	80041d0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	3b01      	subs	r3, #1
 80041ba:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041c6:	2b80      	cmp	r3, #128	@ 0x80
 80041c8:	d0f2      	beq.n	80041b0 <SPI_EndRxTxTransaction+0x78>
 80041ca:	e000      	b.n	80041ce <SPI_EndRxTxTransaction+0x96>
        break;
 80041cc:	bf00      	nop
  }

  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3718      	adds	r7, #24
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	20000004 	.word	0x20000004
 80041dc:	165e9f81 	.word	0x165e9f81

080041e0 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e033      	b.n	800425a <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d106      	bne.n	800420c <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7fd f9b4 	bl	8001574 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 f825 	bl	8004264 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	691a      	ldr	r2, [r3, #16]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004228:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	695a      	ldr	r2, [r3, #20]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004238:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004248:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
	...

08004264 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8004264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004268:	b0c6      	sub	sp, #280	@ 0x118
 800426a:	af00      	add	r7, sp, #0
 800426c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg = 0x00U;
 8004270:	2300      	movs	r3, #0
 8004272:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8004276:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68d9      	ldr	r1, [r3, #12]
 800427e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	f021 030c 	bic.w	r3, r1, #12
 8004288:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 800428a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8004296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800429e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80042a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042a6:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80042a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042ac:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80042ae:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80042b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	431a      	orrs	r2, r3
 80042b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042bc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80042be:	431a      	orrs	r2, r3
 80042c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c4:	4313      	orrs	r3, r2
 80042c6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80042ca:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 80042ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d8:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 80042da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80042ee:	f023 030c 	bic.w	r3, r3, #12
 80042f2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80042f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042fa:	689a      	ldr	r2, [r3, #8]
 80042fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	431a      	orrs	r2, r3
 8004304:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	431a      	orrs	r2, r3
 800430c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004310:	4313      	orrs	r3, r2
 8004312:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004316:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 800431a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004324:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8004326:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6959      	ldr	r1, [r3, #20]
 800432e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
 8004338:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 800433a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	4b8b      	ldr	r3, [pc, #556]	@ (8004570 <USART_SetConfig+0x30c>)
 8004342:	429a      	cmp	r2, r3
 8004344:	d006      	beq.n	8004354 <USART_SetConfig+0xf0>
 8004346:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	4b89      	ldr	r3, [pc, #548]	@ (8004574 <USART_SetConfig+0x310>)
 800434e:	429a      	cmp	r2, r3
 8004350:	f040 8114 	bne.w	800457c <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004354:	f7fe fe96 	bl	8003084 <HAL_RCC_GetPCLK2Freq>
 8004358:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 800435c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004360:	2200      	movs	r2, #0
 8004362:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004366:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 800436a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800436e:	4622      	mov	r2, r4
 8004370:	462b      	mov	r3, r5
 8004372:	1891      	adds	r1, r2, r2
 8004374:	6739      	str	r1, [r7, #112]	@ 0x70
 8004376:	415b      	adcs	r3, r3
 8004378:	677b      	str	r3, [r7, #116]	@ 0x74
 800437a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800437e:	4621      	mov	r1, r4
 8004380:	eb12 0801 	adds.w	r8, r2, r1
 8004384:	4629      	mov	r1, r5
 8004386:	eb43 0901 	adc.w	r9, r3, r1
 800438a:	f04f 0200 	mov.w	r2, #0
 800438e:	f04f 0300 	mov.w	r3, #0
 8004392:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004396:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800439a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800439e:	4690      	mov	r8, r2
 80043a0:	4699      	mov	r9, r3
 80043a2:	4623      	mov	r3, r4
 80043a4:	eb18 0303 	adds.w	r3, r8, r3
 80043a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80043ac:	462b      	mov	r3, r5
 80043ae:	eb49 0303 	adc.w	r3, r9, r3
 80043b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80043b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80043c2:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80043c6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80043ca:	460b      	mov	r3, r1
 80043cc:	18db      	adds	r3, r3, r3
 80043ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043d0:	4613      	mov	r3, r2
 80043d2:	eb42 0303 	adc.w	r3, r2, r3
 80043d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043d8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80043dc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 80043e0:	f7fc fc52 	bl	8000c88 <__aeabi_uldivmod>
 80043e4:	4602      	mov	r2, r0
 80043e6:	460b      	mov	r3, r1
 80043e8:	4b63      	ldr	r3, [pc, #396]	@ (8004578 <USART_SetConfig+0x314>)
 80043ea:	fba3 2302 	umull	r2, r3, r3, r2
 80043ee:	095b      	lsrs	r3, r3, #5
 80043f0:	011c      	lsls	r4, r3, #4
 80043f2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80043f6:	2200      	movs	r2, #0
 80043f8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043fc:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004400:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8004404:	4642      	mov	r2, r8
 8004406:	464b      	mov	r3, r9
 8004408:	1891      	adds	r1, r2, r2
 800440a:	6639      	str	r1, [r7, #96]	@ 0x60
 800440c:	415b      	adcs	r3, r3
 800440e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004410:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8004414:	4641      	mov	r1, r8
 8004416:	1851      	adds	r1, r2, r1
 8004418:	65b9      	str	r1, [r7, #88]	@ 0x58
 800441a:	4649      	mov	r1, r9
 800441c:	414b      	adcs	r3, r1
 800441e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004420:	f04f 0200 	mov.w	r2, #0
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 800442c:	4659      	mov	r1, fp
 800442e:	00cb      	lsls	r3, r1, #3
 8004430:	4651      	mov	r1, sl
 8004432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004436:	4651      	mov	r1, sl
 8004438:	00ca      	lsls	r2, r1, #3
 800443a:	4610      	mov	r0, r2
 800443c:	4619      	mov	r1, r3
 800443e:	4603      	mov	r3, r0
 8004440:	4642      	mov	r2, r8
 8004442:	189b      	adds	r3, r3, r2
 8004444:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004448:	464b      	mov	r3, r9
 800444a:	460a      	mov	r2, r1
 800444c:	eb42 0303 	adc.w	r3, r2, r3
 8004450:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004454:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004460:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004464:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004468:	460b      	mov	r3, r1
 800446a:	18db      	adds	r3, r3, r3
 800446c:	653b      	str	r3, [r7, #80]	@ 0x50
 800446e:	4613      	mov	r3, r2
 8004470:	eb42 0303 	adc.w	r3, r2, r3
 8004474:	657b      	str	r3, [r7, #84]	@ 0x54
 8004476:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800447a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800447e:	f7fc fc03 	bl	8000c88 <__aeabi_uldivmod>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4611      	mov	r1, r2
 8004488:	4b3b      	ldr	r3, [pc, #236]	@ (8004578 <USART_SetConfig+0x314>)
 800448a:	fba3 2301 	umull	r2, r3, r3, r1
 800448e:	095b      	lsrs	r3, r3, #5
 8004490:	2264      	movs	r2, #100	@ 0x64
 8004492:	fb02 f303 	mul.w	r3, r2, r3
 8004496:	1acb      	subs	r3, r1, r3
 8004498:	00db      	lsls	r3, r3, #3
 800449a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800449e:	4b36      	ldr	r3, [pc, #216]	@ (8004578 <USART_SetConfig+0x314>)
 80044a0:	fba3 2302 	umull	r2, r3, r3, r2
 80044a4:	095b      	lsrs	r3, r3, #5
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80044ac:	441c      	add	r4, r3
 80044ae:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80044b2:	2200      	movs	r2, #0
 80044b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80044bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80044c0:	4642      	mov	r2, r8
 80044c2:	464b      	mov	r3, r9
 80044c4:	1891      	adds	r1, r2, r2
 80044c6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80044c8:	415b      	adcs	r3, r3
 80044ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80044d0:	4641      	mov	r1, r8
 80044d2:	1851      	adds	r1, r2, r1
 80044d4:	6439      	str	r1, [r7, #64]	@ 0x40
 80044d6:	4649      	mov	r1, r9
 80044d8:	414b      	adcs	r3, r1
 80044da:	647b      	str	r3, [r7, #68]	@ 0x44
 80044dc:	f04f 0200 	mov.w	r2, #0
 80044e0:	f04f 0300 	mov.w	r3, #0
 80044e4:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 80044e8:	4659      	mov	r1, fp
 80044ea:	00cb      	lsls	r3, r1, #3
 80044ec:	4651      	mov	r1, sl
 80044ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044f2:	4651      	mov	r1, sl
 80044f4:	00ca      	lsls	r2, r1, #3
 80044f6:	4610      	mov	r0, r2
 80044f8:	4619      	mov	r1, r3
 80044fa:	4603      	mov	r3, r0
 80044fc:	4642      	mov	r2, r8
 80044fe:	189b      	adds	r3, r3, r2
 8004500:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004504:	464b      	mov	r3, r9
 8004506:	460a      	mov	r2, r1
 8004508:	eb42 0303 	adc.w	r3, r2, r3
 800450c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004510:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800451c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004520:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004524:	460b      	mov	r3, r1
 8004526:	18db      	adds	r3, r3, r3
 8004528:	63bb      	str	r3, [r7, #56]	@ 0x38
 800452a:	4613      	mov	r3, r2
 800452c:	eb42 0303 	adc.w	r3, r2, r3
 8004530:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004532:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004536:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800453a:	f7fc fba5 	bl	8000c88 <__aeabi_uldivmod>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	4b0d      	ldr	r3, [pc, #52]	@ (8004578 <USART_SetConfig+0x314>)
 8004544:	fba3 1302 	umull	r1, r3, r3, r2
 8004548:	095b      	lsrs	r3, r3, #5
 800454a:	2164      	movs	r1, #100	@ 0x64
 800454c:	fb01 f303 	mul.w	r3, r1, r3
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	3332      	adds	r3, #50	@ 0x32
 8004556:	4a08      	ldr	r2, [pc, #32]	@ (8004578 <USART_SetConfig+0x314>)
 8004558:	fba2 2303 	umull	r2, r3, r2, r3
 800455c:	095b      	lsrs	r3, r3, #5
 800455e:	f003 0207 	and.w	r2, r3, #7
 8004562:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4422      	add	r2, r4
 800456a:	609a      	str	r2, [r3, #8]
 800456c:	e109      	b.n	8004782 <USART_SetConfig+0x51e>
 800456e:	bf00      	nop
 8004570:	40011000 	.word	0x40011000
 8004574:	40011400 	.word	0x40011400
 8004578:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800457c:	f7fe fd6e 	bl	800305c <HAL_RCC_GetPCLK1Freq>
 8004580:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8004584:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004588:	2200      	movs	r2, #0
 800458a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800458e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004592:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004596:	4642      	mov	r2, r8
 8004598:	464b      	mov	r3, r9
 800459a:	1891      	adds	r1, r2, r2
 800459c:	6339      	str	r1, [r7, #48]	@ 0x30
 800459e:	415b      	adcs	r3, r3
 80045a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80045a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80045a6:	4641      	mov	r1, r8
 80045a8:	1854      	adds	r4, r2, r1
 80045aa:	4649      	mov	r1, r9
 80045ac:	eb43 0501 	adc.w	r5, r3, r1
 80045b0:	f04f 0200 	mov.w	r2, #0
 80045b4:	f04f 0300 	mov.w	r3, #0
 80045b8:	00eb      	lsls	r3, r5, #3
 80045ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045be:	00e2      	lsls	r2, r4, #3
 80045c0:	4614      	mov	r4, r2
 80045c2:	461d      	mov	r5, r3
 80045c4:	4643      	mov	r3, r8
 80045c6:	18e3      	adds	r3, r4, r3
 80045c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045cc:	464b      	mov	r3, r9
 80045ce:	eb45 0303 	adc.w	r3, r5, r3
 80045d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045e2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80045e6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045ea:	460b      	mov	r3, r1
 80045ec:	18db      	adds	r3, r3, r3
 80045ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045f0:	4613      	mov	r3, r2
 80045f2:	eb42 0303 	adc.w	r3, r2, r3
 80045f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045fc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004600:	f7fc fb42 	bl	8000c88 <__aeabi_uldivmod>
 8004604:	4602      	mov	r2, r0
 8004606:	460b      	mov	r3, r1
 8004608:	4b61      	ldr	r3, [pc, #388]	@ (8004790 <USART_SetConfig+0x52c>)
 800460a:	fba3 2302 	umull	r2, r3, r3, r2
 800460e:	095b      	lsrs	r3, r3, #5
 8004610:	011c      	lsls	r4, r3, #4
 8004612:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004616:	2200      	movs	r2, #0
 8004618:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800461c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004620:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004624:	4642      	mov	r2, r8
 8004626:	464b      	mov	r3, r9
 8004628:	1891      	adds	r1, r2, r2
 800462a:	6239      	str	r1, [r7, #32]
 800462c:	415b      	adcs	r3, r3
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004630:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004634:	4641      	mov	r1, r8
 8004636:	eb12 0a01 	adds.w	sl, r2, r1
 800463a:	4649      	mov	r1, r9
 800463c:	eb43 0b01 	adc.w	fp, r3, r1
 8004640:	f04f 0200 	mov.w	r2, #0
 8004644:	f04f 0300 	mov.w	r3, #0
 8004648:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800464c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004650:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004654:	4692      	mov	sl, r2
 8004656:	469b      	mov	fp, r3
 8004658:	4643      	mov	r3, r8
 800465a:	eb1a 0303 	adds.w	r3, sl, r3
 800465e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004662:	464b      	mov	r3, r9
 8004664:	eb4b 0303 	adc.w	r3, fp, r3
 8004668:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800466c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004678:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800467c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004680:	460b      	mov	r3, r1
 8004682:	18db      	adds	r3, r3, r3
 8004684:	61bb      	str	r3, [r7, #24]
 8004686:	4613      	mov	r3, r2
 8004688:	eb42 0303 	adc.w	r3, r2, r3
 800468c:	61fb      	str	r3, [r7, #28]
 800468e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004692:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004696:	f7fc faf7 	bl	8000c88 <__aeabi_uldivmod>
 800469a:	4602      	mov	r2, r0
 800469c:	460b      	mov	r3, r1
 800469e:	4611      	mov	r1, r2
 80046a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004790 <USART_SetConfig+0x52c>)
 80046a2:	fba3 2301 	umull	r2, r3, r3, r1
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	2264      	movs	r2, #100	@ 0x64
 80046aa:	fb02 f303 	mul.w	r3, r2, r3
 80046ae:	1acb      	subs	r3, r1, r3
 80046b0:	00db      	lsls	r3, r3, #3
 80046b2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80046b6:	4b36      	ldr	r3, [pc, #216]	@ (8004790 <USART_SetConfig+0x52c>)
 80046b8:	fba3 2302 	umull	r2, r3, r3, r2
 80046bc:	095b      	lsrs	r3, r3, #5
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80046c4:	441c      	add	r4, r3
 80046c6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80046ca:	2200      	movs	r2, #0
 80046cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80046d8:	4642      	mov	r2, r8
 80046da:	464b      	mov	r3, r9
 80046dc:	1891      	adds	r1, r2, r2
 80046de:	6139      	str	r1, [r7, #16]
 80046e0:	415b      	adcs	r3, r3
 80046e2:	617b      	str	r3, [r7, #20]
 80046e4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80046e8:	4641      	mov	r1, r8
 80046ea:	1851      	adds	r1, r2, r1
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	4649      	mov	r1, r9
 80046f0:	414b      	adcs	r3, r1
 80046f2:	60fb      	str	r3, [r7, #12]
 80046f4:	f04f 0200 	mov.w	r2, #0
 80046f8:	f04f 0300 	mov.w	r3, #0
 80046fc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004700:	4659      	mov	r1, fp
 8004702:	00cb      	lsls	r3, r1, #3
 8004704:	4651      	mov	r1, sl
 8004706:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800470a:	4651      	mov	r1, sl
 800470c:	00ca      	lsls	r2, r1, #3
 800470e:	4610      	mov	r0, r2
 8004710:	4619      	mov	r1, r3
 8004712:	4603      	mov	r3, r0
 8004714:	4642      	mov	r2, r8
 8004716:	189b      	adds	r3, r3, r2
 8004718:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800471c:	464b      	mov	r3, r9
 800471e:	460a      	mov	r2, r1
 8004720:	eb42 0303 	adc.w	r3, r2, r3
 8004724:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004728:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004732:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004734:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004738:	460b      	mov	r3, r1
 800473a:	18db      	adds	r3, r3, r3
 800473c:	603b      	str	r3, [r7, #0]
 800473e:	4613      	mov	r3, r2
 8004740:	eb42 0303 	adc.w	r3, r2, r3
 8004744:	607b      	str	r3, [r7, #4]
 8004746:	e9d7 2300 	ldrd	r2, r3, [r7]
 800474a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800474e:	f7fc fa9b 	bl	8000c88 <__aeabi_uldivmod>
 8004752:	4602      	mov	r2, r0
 8004754:	460b      	mov	r3, r1
 8004756:	4b0e      	ldr	r3, [pc, #56]	@ (8004790 <USART_SetConfig+0x52c>)
 8004758:	fba3 1302 	umull	r1, r3, r3, r2
 800475c:	095b      	lsrs	r3, r3, #5
 800475e:	2164      	movs	r1, #100	@ 0x64
 8004760:	fb01 f303 	mul.w	r3, r1, r3
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	3332      	adds	r3, #50	@ 0x32
 800476a:	4a09      	ldr	r2, [pc, #36]	@ (8004790 <USART_SetConfig+0x52c>)
 800476c:	fba2 2303 	umull	r2, r3, r2, r3
 8004770:	095b      	lsrs	r3, r3, #5
 8004772:	f003 0207 	and.w	r2, r3, #7
 8004776:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4422      	add	r2, r4
 800477e:	609a      	str	r2, [r3, #8]
  }
}
 8004780:	bf00      	nop
 8004782:	bf00      	nop
 8004784:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8004788:	46bd      	mov	sp, r7
 800478a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800478e:	bf00      	nop
 8004790:	51eb851f 	.word	0x51eb851f

08004794 <bmp3_init>:
 *  @brief This API is the entry point.
 *  It performs the selection of I2C/SPI read mechanism according to the
 *  selected interface and reads the chip-id and calibration data of the sensor.
 */
int8_t bmp3_init(struct bmp3_dev *dev)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 800479c:	2300      	movs	r3, #0
 800479e:	73bb      	strb	r3, [r7, #14]

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f001 fbf6 	bl	8005f92 <null_ptr_check>
 80047a6:	4603      	mov	r3, r0
 80047a8:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMP3_OK)
 80047aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d13a      	bne.n	8004828 <bmp3_init+0x94>
    {
        /* Read mechanism according to selected interface */
        if (dev->intf != BMP3_I2C_INTF)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	7a1b      	ldrb	r3, [r3, #8]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d003      	beq.n	80047c2 <bmp3_init+0x2e>
        {
            /* If SPI interface is selected, read extra byte */
            dev->dummy_byte = 1;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2201      	movs	r2, #1
 80047be:	729a      	strb	r2, [r3, #10]
 80047c0:	e002      	b.n	80047c8 <bmp3_init+0x34>
        }
        else
        {
            /* If I2C interface is selected, no need to read
             * extra byte */
            dev->dummy_byte = 0;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	729a      	strb	r2, [r3, #10]
        }


	/* Read the chip-id of bmp3 sensor */
        rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
 80047c8:	f107 010e 	add.w	r1, r7, #14
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	2000      	movs	r0, #0
 80047d2:	f000 f82f 	bl	8004834 <bmp3_get_regs>
 80047d6:	4603      	mov	r3, r0
 80047d8:	73fb      	strb	r3, [r7, #15]
	
        /* Read the chip-id of bmp3 sensor */
        rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
 80047da:	f107 010e 	add.w	r1, r7, #14
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2201      	movs	r2, #1
 80047e2:	2000      	movs	r0, #0
 80047e4:	f000 f826 	bl	8004834 <bmp3_get_regs>
 80047e8:	4603      	mov	r3, r0
 80047ea:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 80047ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d119      	bne.n	8004828 <bmp3_init+0x94>
        {
            /* Check for chip id validity */
            if ((chip_id == BMP3_CHIP_ID) || (chip_id == BMP390_CHIP_ID))
 80047f4:	7bbb      	ldrb	r3, [r7, #14]
 80047f6:	2b50      	cmp	r3, #80	@ 0x50
 80047f8:	d002      	beq.n	8004800 <bmp3_init+0x6c>
 80047fa:	7bbb      	ldrb	r3, [r7, #14]
 80047fc:	2b60      	cmp	r3, #96	@ 0x60
 80047fe:	d111      	bne.n	8004824 <bmp3_init+0x90>
            {
                dev->chip_id = chip_id;
 8004800:	7bba      	ldrb	r2, [r7, #14]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bmp3_soft_reset(dev);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f9b5 	bl	8004b76 <bmp3_soft_reset>
 800480c:	4603      	mov	r3, r0
 800480e:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8004810:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d107      	bne.n	8004828 <bmp3_init+0x94>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 fb57 	bl	8004ecc <get_calib_data>
 800481e:	4603      	mov	r3, r0
 8004820:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8004822:	e001      	b.n	8004828 <bmp3_init+0x94>
                }
            }
            else
            {
                rslt = BMP3_E_DEV_NOT_FOUND;
 8004824:	23f9      	movs	r3, #249	@ 0xf9
 8004826:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8004828:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <bmp3_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmp3_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 8004834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004838:	b08b      	sub	sp, #44	@ 0x2c
 800483a:	af00      	add	r7, sp, #0
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
 8004840:	603b      	str	r3, [r7, #0]
 8004842:	4603      	mov	r3, r0
 8004844:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t idx;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8004846:	6838      	ldr	r0, [r7, #0]
 8004848:	f001 fba3 	bl	8005f92 <null_ptr_check>
 800484c:	4603      	mov	r3, r0
 800484e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Proceed if null check is fine */
    if ((rslt == BMP3_OK) && (reg_data != NULL))
 8004852:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004856:	2b00      	cmp	r3, #0
 8004858:	d174      	bne.n	8004944 <bmp3_get_regs+0x110>
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d071      	beq.n	8004944 <bmp3_get_regs+0x110>
    {
 8004860:	466b      	mov	r3, sp
 8004862:	461e      	mov	r6, r3
        uint32_t temp_len = len + dev->dummy_byte;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	7a9b      	ldrb	r3, [r3, #10]
 8004868:	461a      	mov	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4413      	add	r3, r2
 800486e:	61fb      	str	r3, [r7, #28]
        uint8_t temp_buff[len + dev->dummy_byte];
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	7a9b      	ldrb	r3, [r3, #10]
 8004874:	461a      	mov	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	18d1      	adds	r1, r2, r3
 800487a:	460b      	mov	r3, r1
 800487c:	3b01      	subs	r3, #1
 800487e:	61bb      	str	r3, [r7, #24]
 8004880:	2300      	movs	r3, #0
 8004882:	4688      	mov	r8, r1
 8004884:	4699      	mov	r9, r3
 8004886:	f04f 0200 	mov.w	r2, #0
 800488a:	f04f 0300 	mov.w	r3, #0
 800488e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004892:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004896:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800489a:	2300      	movs	r3, #0
 800489c:	460c      	mov	r4, r1
 800489e:	461d      	mov	r5, r3
 80048a0:	f04f 0200 	mov.w	r2, #0
 80048a4:	f04f 0300 	mov.w	r3, #0
 80048a8:	00eb      	lsls	r3, r5, #3
 80048aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048ae:	00e2      	lsls	r2, r4, #3
 80048b0:	1dcb      	adds	r3, r1, #7
 80048b2:	08db      	lsrs	r3, r3, #3
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	ebad 0d03 	sub.w	sp, sp, r3
 80048ba:	466b      	mov	r3, sp
 80048bc:	3300      	adds	r3, #0
 80048be:	617b      	str	r3, [r7, #20]

        /* If interface selected is SPI */
        if (dev->intf != BMP3_I2C_INTF)
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	7a1b      	ldrb	r3, [r3, #8]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d026      	beq.n	8004916 <bmp3_get_regs+0xe2>
        {
            reg_addr = reg_addr | 0x80;
 80048c8:	7bfb      	ldrb	r3, [r7, #15]
 80048ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80048ce:	73fb      	strb	r3, [r7, #15]

            /* Read the data from the register */
            dev->intf_rslt = dev->read(reg_addr, temp_buff, temp_len, dev->intf_ptr);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	68dc      	ldr	r4, [r3, #12]
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	7bf8      	ldrb	r0, [r7, #15]
 80048de:	6979      	ldr	r1, [r7, #20]
 80048e0:	47a0      	blx	r4
 80048e2:	4603      	mov	r3, r0
 80048e4:	461a      	mov	r2, r3
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	725a      	strb	r2, [r3, #9]
            for (idx = 0; idx < len; idx++)
 80048ea:	2300      	movs	r3, #0
 80048ec:	623b      	str	r3, [r7, #32]
 80048ee:	e00d      	b.n	800490c <bmp3_get_regs+0xd8>
            {
                reg_data[idx] = temp_buff[idx + dev->dummy_byte];
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	7a9b      	ldrb	r3, [r3, #10]
 80048f4:	461a      	mov	r2, r3
 80048f6:	6a3b      	ldr	r3, [r7, #32]
 80048f8:	441a      	add	r2, r3
 80048fa:	68b9      	ldr	r1, [r7, #8]
 80048fc:	6a3b      	ldr	r3, [r7, #32]
 80048fe:	440b      	add	r3, r1
 8004900:	6979      	ldr	r1, [r7, #20]
 8004902:	5c8a      	ldrb	r2, [r1, r2]
 8004904:	701a      	strb	r2, [r3, #0]
            for (idx = 0; idx < len; idx++)
 8004906:	6a3b      	ldr	r3, [r7, #32]
 8004908:	3301      	adds	r3, #1
 800490a:	623b      	str	r3, [r7, #32]
 800490c:	6a3a      	ldr	r2, [r7, #32]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	429a      	cmp	r2, r3
 8004912:	d3ed      	bcc.n	80048f0 <bmp3_get_regs+0xbc>
 8004914:	e00c      	b.n	8004930 <bmp3_get_regs+0xfc>
            }
        }
        else
        {
            /* Read the data using I2C */
            dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	68dc      	ldr	r4, [r3, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	b29a      	uxth	r2, r3
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	7bf8      	ldrb	r0, [r7, #15]
 8004924:	68b9      	ldr	r1, [r7, #8]
 8004926:	47a0      	blx	r4
 8004928:	4603      	mov	r3, r0
 800492a:	461a      	mov	r2, r3
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	725a      	strb	r2, [r3, #9]
        }

        /* Check for communication error */
        if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d002      	beq.n	8004940 <bmp3_get_regs+0x10c>
        {
            rslt = BMP3_E_COMM_FAIL;
 800493a:	23fe      	movs	r3, #254	@ 0xfe
 800493c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004940:	46b5      	mov	sp, r6
    {
 8004942:	e002      	b.n	800494a <bmp3_get_regs+0x116>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8004944:	23ff      	movs	r3, #255	@ 0xff
 8004946:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 800494a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800494e:	4618      	mov	r0, r3
 8004950:	372c      	adds	r7, #44	@ 0x2c
 8004952:	46bd      	mov	sp, r7
 8004954:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08004958 <bmp3_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmp3_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 8004958:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800495c:	b08b      	sub	sp, #44	@ 0x2c
 800495e:	af00      	add	r7, sp, #0
 8004960:	60f8      	str	r0, [r7, #12]
 8004962:	60b9      	str	r1, [r7, #8]
 8004964:	607a      	str	r2, [r7, #4]
 8004966:	603b      	str	r3, [r7, #0]
 8004968:	466b      	mov	r3, sp
 800496a:	461e      	mov	r6, r3
    int8_t rslt;
    uint8_t temp_buff[len * 2];
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	0059      	lsls	r1, r3, #1
 8004970:	460b      	mov	r3, r1
 8004972:	3b01      	subs	r3, #1
 8004974:	61bb      	str	r3, [r7, #24]
 8004976:	2300      	movs	r3, #0
 8004978:	4688      	mov	r8, r1
 800497a:	4699      	mov	r9, r3
 800497c:	f04f 0200 	mov.w	r2, #0
 8004980:	f04f 0300 	mov.w	r3, #0
 8004984:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004988:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800498c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004990:	2300      	movs	r3, #0
 8004992:	460c      	mov	r4, r1
 8004994:	461d      	mov	r5, r3
 8004996:	f04f 0200 	mov.w	r2, #0
 800499a:	f04f 0300 	mov.w	r3, #0
 800499e:	00eb      	lsls	r3, r5, #3
 80049a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049a4:	00e2      	lsls	r2, r4, #3
 80049a6:	1dcb      	adds	r3, r1, #7
 80049a8:	08db      	lsrs	r3, r3, #3
 80049aa:	00db      	lsls	r3, r3, #3
 80049ac:	ebad 0d03 	sub.w	sp, sp, r3
 80049b0:	466b      	mov	r3, sp
 80049b2:	3300      	adds	r3, #0
 80049b4:	617b      	str	r3, [r7, #20]
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80049b6:	6838      	ldr	r0, [r7, #0]
 80049b8:	f001 faeb 	bl	8005f92 <null_ptr_check>
 80049bc:	4603      	mov	r3, r0
 80049be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check for arguments validity */
    if ((rslt == BMP3_OK) && (reg_addr != NULL) && (reg_data != NULL))
 80049c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d14f      	bne.n	8004a6a <bmp3_set_regs+0x112>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d04c      	beq.n	8004a6a <bmp3_set_regs+0x112>
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d049      	beq.n	8004a6a <bmp3_set_regs+0x112>
    {
        if (len != 0)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d042      	beq.n	8004a62 <bmp3_set_regs+0x10a>
        {
            temp_buff[0] = reg_data[0];
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	781a      	ldrb	r2, [r3, #0]
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf == BMP3_SPI_INTF)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	7a1b      	ldrb	r3, [r3, #8]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d114      	bne.n	8004a16 <bmp3_set_regs+0xbe>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80049ec:	2300      	movs	r3, #0
 80049ee:	77fb      	strb	r3, [r7, #31]
 80049f0:	e00d      	b.n	8004a0e <bmp3_set_regs+0xb6>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80049f2:	7ffb      	ldrb	r3, [r7, #31]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	4413      	add	r3, r2
 80049f8:	781a      	ldrb	r2, [r3, #0]
 80049fa:	7ffb      	ldrb	r3, [r7, #31]
 80049fc:	68f9      	ldr	r1, [r7, #12]
 80049fe:	440b      	add	r3, r1
 8004a00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a04:	b2d2      	uxtb	r2, r2
 8004a06:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004a08:	7ffb      	ldrb	r3, [r7, #31]
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	77fb      	strb	r3, [r7, #31]
 8004a0e:	7ffb      	ldrb	r3, [r7, #31]
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d8ed      	bhi.n	80049f2 <bmp3_set_regs+0x9a>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d909      	bls.n	8004a30 <bmp3_set_regs+0xd8>
            {
                /* Interleave register address w.r.t data for
                 * burst write*/
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	6979      	ldr	r1, [r7, #20]
 8004a22:	68f8      	ldr	r0, [r7, #12]
 8004a24:	f000 fa76 	bl	8004f14 <interleave_reg_addr>
                temp_len = len * 2;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	623b      	str	r3, [r7, #32]
 8004a2e:	e001      	b.n	8004a34 <bmp3_set_regs+0xdc>
            }
            else
            {
                temp_len = len;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	691c      	ldr	r4, [r3, #16]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	7818      	ldrb	r0, [r3, #0]
 8004a3c:	6a3b      	ldr	r3, [r7, #32]
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	6979      	ldr	r1, [r7, #20]
 8004a46:	47a0      	blx	r4
 8004a48:	4603      	mov	r3, r0
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	725a      	strb	r2, [r3, #9]

            /* Check for communication error */
            if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00b      	beq.n	8004a72 <bmp3_set_regs+0x11a>
            {
                rslt = BMP3_E_COMM_FAIL;
 8004a5a:	23fe      	movs	r3, #254	@ 0xfe
 8004a5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len != 0)
 8004a60:	e007      	b.n	8004a72 <bmp3_set_regs+0x11a>
            }
        }
        else
        {
            rslt = BMP3_E_INVALID_LEN;
 8004a62:	23fa      	movs	r3, #250	@ 0xfa
 8004a64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len != 0)
 8004a68:	e003      	b.n	8004a72 <bmp3_set_regs+0x11a>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8004a6a:	23ff      	movs	r3, #255	@ 0xff
 8004a6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004a70:	e000      	b.n	8004a74 <bmp3_set_regs+0x11c>
        if (len != 0)
 8004a72:	bf00      	nop
    }

    return rslt;
 8004a74:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004a78:	46b5      	mov	sp, r6
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	372c      	adds	r7, #44	@ 0x2c
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08004a84 <bmp3_set_sensor_settings>:
 * @brief This API sets the power control(pressure enable and
 * temperature enable), over sampling, ODR and filter
 * settings in the sensor.
 */
int8_t bmp3_set_sensor_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b086      	sub	sp, #24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 8004a90:	2300      	movs	r3, #0
 8004a92:	75fb      	strb	r3, [r7, #23]

    if (settings != NULL)
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d03a      	beq.n	8004b10 <bmp3_set_sensor_settings+0x8c>
    {

        if (are_settings_changed(BMP3_POWER_CNTL, desired_settings))
 8004a9a:	68f9      	ldr	r1, [r7, #12]
 8004a9c:	2006      	movs	r0, #6
 8004a9e:	f001 fa60 	bl	8005f62 <are_settings_changed>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d006      	beq.n	8004ab6 <bmp3_set_sensor_settings+0x32>
        {
            /* Set the power control settings */
            rslt = set_pwr_ctrl_settings(desired_settings, settings, dev);
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	68b9      	ldr	r1, [r7, #8]
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f000 fa97 	bl	8004fe0 <set_pwr_ctrl_settings>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ODR_FILTER, desired_settings))
 8004ab6:	68f9      	ldr	r1, [r7, #12]
 8004ab8:	20f0      	movs	r0, #240	@ 0xf0
 8004aba:	f001 fa52 	bl	8005f62 <are_settings_changed>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d006      	beq.n	8004ad2 <bmp3_set_sensor_settings+0x4e>
        {
            /* Set the over sampling, ODR and filter settings */
            rslt = set_odr_filter_settings(desired_settings, settings, dev);
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	68b9      	ldr	r1, [r7, #8]
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f000 fad8 	bl	800507e <set_odr_filter_settings>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_INT_CTRL, desired_settings))
 8004ad2:	68f9      	ldr	r1, [r7, #12]
 8004ad4:	f44f 60e1 	mov.w	r0, #1800	@ 0x708
 8004ad8:	f001 fa43 	bl	8005f62 <are_settings_changed>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d006      	beq.n	8004af0 <bmp3_set_sensor_settings+0x6c>
        {
            /* Set the interrupt control settings */
            rslt = set_int_ctrl_settings(desired_settings, settings, dev);
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	68b9      	ldr	r1, [r7, #8]
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 fb36 	bl	8005158 <set_int_ctrl_settings>
 8004aec:	4603      	mov	r3, r0
 8004aee:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ADV_SETT, desired_settings))
 8004af0:	68f9      	ldr	r1, [r7, #12]
 8004af2:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004af6:	f001 fa34 	bl	8005f62 <are_settings_changed>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d009      	beq.n	8004b14 <bmp3_set_sensor_settings+0x90>
        {
            /* Set the advance settings */
            rslt = set_advance_settings(desired_settings, settings, dev);
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	68b9      	ldr	r1, [r7, #8]
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f000 fba4 	bl	8005252 <set_advance_settings>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	75fb      	strb	r3, [r7, #23]
 8004b0e:	e001      	b.n	8004b14 <bmp3_set_sensor_settings+0x90>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8004b10:	23ff      	movs	r3, #255	@ 0xff
 8004b12:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8004b14:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3718      	adds	r7, #24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <bmp3_get_status>:
 * @brief This API gets the command ready, data ready for pressure and
 * temperature and interrupt (fifo watermark, fifo full, data ready) and
 * error status from the sensor.
 */
int8_t bmp3_get_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (status != NULL)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d01a      	beq.n	8004b66 <bmp3_get_status+0x46>
    {
        rslt = get_sensor_status(status, dev);
 8004b30:	6839      	ldr	r1, [r7, #0]
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f001 fa51 	bl	8005fda <get_sensor_status>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	73fb      	strb	r3, [r7, #15]

        /* Proceed further if the earlier operation is fine */
        if (rslt == BMP3_OK)
 8004b3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d112      	bne.n	8004b6a <bmp3_get_status+0x4a>
        {
            rslt = get_int_status(status, dev);
 8004b44:	6839      	ldr	r1, [r7, #0]
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f001 fa8a 	bl	8006060 <get_int_status>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	73fb      	strb	r3, [r7, #15]

            /* Proceed further if the earlier operation is fine */
            if (rslt == BMP3_OK)
 8004b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d108      	bne.n	8004b6a <bmp3_get_status+0x4a>
            {
                /* Get the error status */
                rslt = get_err_status(status, dev);
 8004b58:	6839      	ldr	r1, [r7, #0]
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f001 faae 	bl	80060bc <get_err_status>
 8004b60:	4603      	mov	r3, r0
 8004b62:	73fb      	strb	r3, [r7, #15]
 8004b64:	e001      	b.n	8004b6a <bmp3_get_status+0x4a>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8004b66:	23ff      	movs	r3, #255	@ 0xff
 8004b68:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <bmp3_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bmp3_soft_reset(struct bmp3_dev *dev)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b084      	sub	sp, #16
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CMD;
 8004b7e:	237e      	movs	r3, #126	@ 0x7e
 8004b80:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BMP3_SOFT_RESET;
 8004b82:	23b6      	movs	r3, #182	@ 0xb6
 8004b84:	737b      	strb	r3, [r7, #13]
    uint8_t cmd_rdy_status;
    uint8_t cmd_err_status;

    /* Check for command ready status */
    rslt = bmp3_get_regs(BMP3_REG_SENS_STATUS, &cmd_rdy_status, 1, dev);
 8004b86:	f107 010c 	add.w	r1, r7, #12
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	2003      	movs	r0, #3
 8004b90:	f7ff fe50 	bl	8004834 <bmp3_get_regs>
 8004b94:	4603      	mov	r3, r0
 8004b96:	73fb      	strb	r3, [r7, #15]

    /* Device is ready to accept new command */
    if ((cmd_rdy_status & BMP3_CMD_RDY) && (rslt == BMP3_OK))
 8004b98:	7b3b      	ldrb	r3, [r7, #12]
 8004b9a:	f003 0310 	and.w	r3, r3, #16
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d02d      	beq.n	8004bfe <bmp3_soft_reset+0x88>
 8004ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d129      	bne.n	8004bfe <bmp3_soft_reset+0x88>
    {
        /* Write the soft reset command in the sensor */
        rslt = bmp3_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8004baa:	f107 010d 	add.w	r1, r7, #13
 8004bae:	f107 000e 	add.w	r0, r7, #14
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f7ff fecf 	bl	8004958 <bmp3_set_regs>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8004bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d11b      	bne.n	8004bfe <bmp3_soft_reset+0x88>
        {
            /* Wait for 2 ms */
            dev->delay_us(2000, dev->intf_ptr);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	6852      	ldr	r2, [r2, #4]
 8004bce:	4611      	mov	r1, r2
 8004bd0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004bd4:	4798      	blx	r3

            /* Read for command error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &cmd_err_status, 1, dev);
 8004bd6:	f107 010b 	add.w	r1, r7, #11
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	2002      	movs	r0, #2
 8004be0:	f7ff fe28 	bl	8004834 <bmp3_get_regs>
 8004be4:	4603      	mov	r3, r0
 8004be6:	73fb      	strb	r3, [r7, #15]

            /* check for command error status */
            if ((cmd_err_status & BMP3_REG_CMD) || (rslt != BMP3_OK))
 8004be8:	7afb      	ldrb	r3, [r7, #11]
 8004bea:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d103      	bne.n	8004bfa <bmp3_soft_reset+0x84>
 8004bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <bmp3_soft_reset+0x88>
            {
                /* Command not written hence return
                 * error */
                rslt = BMP3_E_CMD_EXEC_FAILED;
 8004bfa:	23fc      	movs	r3, #252	@ 0xfc
 8004bfc:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8004bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <bmp3_set_op_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bmp3_set_op_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b084      	sub	sp, #16
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
 8004c12:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8004c14:	6838      	ldr	r0, [r7, #0]
 8004c16:	f001 f9bc 	bl	8005f92 <null_ptr_check>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	73fb      	strb	r3, [r7, #15]

    if ((rslt == BMP3_OK) && (settings != NULL))
 8004c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d139      	bne.n	8004c9a <bmp3_set_op_mode+0x90>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d036      	beq.n	8004c9a <bmp3_set_op_mode+0x90>
    {
        uint8_t curr_mode = settings->op_mode;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	73bb      	strb	r3, [r7, #14]

        rslt = bmp3_get_op_mode(&last_set_mode, dev);
 8004c32:	f107 030d 	add.w	r3, r7, #13
 8004c36:	6839      	ldr	r1, [r7, #0]
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f000 f838 	bl	8004cae <bmp3_get_op_mode>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	73fb      	strb	r3, [r7, #15]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode */
        if ((last_set_mode != BMP3_MODE_SLEEP) && (rslt == BMP3_OK))
 8004c42:	7b7b      	ldrb	r3, [r7, #13]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d010      	beq.n	8004c6a <bmp3_set_op_mode+0x60>
 8004c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d10c      	bne.n	8004c6a <bmp3_set_op_mode+0x60>
        {
            /* Device should be put to sleep before transiting to
             * forced mode or normal mode */
            rslt = put_device_to_sleep(dev);
 8004c50:	6838      	ldr	r0, [r7, #0]
 8004c52:	f000 f8f9 	bl	8004e48 <put_device_to_sleep>
 8004c56:	4603      	mov	r3, r0
 8004c58:	73fb      	strb	r3, [r7, #15]

            /* Give some time for device to go into sleep mode */
            dev->delay_us(5000, dev->intf_ptr);
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	683a      	ldr	r2, [r7, #0]
 8004c60:	6852      	ldr	r2, [r2, #4]
 8004c62:	4611      	mov	r1, r2
 8004c64:	f241 3088 	movw	r0, #5000	@ 0x1388
 8004c68:	4798      	blx	r3
        }

        /* Set the power mode */
        if (rslt == BMP3_OK)
 8004c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d116      	bne.n	8004ca0 <bmp3_set_op_mode+0x96>
        {
            if (curr_mode == BMP3_MODE_NORMAL)
 8004c72:	7bbb      	ldrb	r3, [r7, #14]
 8004c74:	2b03      	cmp	r3, #3
 8004c76:	d106      	bne.n	8004c86 <bmp3_set_op_mode+0x7c>
            {
                /* Set normal mode and validate
                 * necessary settings */
                rslt = set_normal_mode(settings, dev);
 8004c78:	6839      	ldr	r1, [r7, #0]
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 f87a 	bl	8004d74 <set_normal_mode>
 8004c80:	4603      	mov	r3, r0
 8004c82:	73fb      	strb	r3, [r7, #15]
    {
 8004c84:	e00c      	b.n	8004ca0 <bmp3_set_op_mode+0x96>
            }
            else if (curr_mode == BMP3_MODE_FORCED)
 8004c86:	7bbb      	ldrb	r3, [r7, #14]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d109      	bne.n	8004ca0 <bmp3_set_op_mode+0x96>
            {
                /* Set forced mode */
                rslt = write_power_mode(settings, dev);
 8004c8c:	6839      	ldr	r1, [r7, #0]
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f8a3 	bl	8004dda <write_power_mode>
 8004c94:	4603      	mov	r3, r0
 8004c96:	73fb      	strb	r3, [r7, #15]
    {
 8004c98:	e002      	b.n	8004ca0 <bmp3_set_op_mode+0x96>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8004c9a:	23ff      	movs	r3, #255	@ 0xff
 8004c9c:	73fb      	strb	r3, [r7, #15]
 8004c9e:	e000      	b.n	8004ca2 <bmp3_set_op_mode+0x98>
    {
 8004ca0:	bf00      	nop
    }

    return rslt;
 8004ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <bmp3_get_op_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bmp3_get_op_mode(uint8_t *op_mode, struct bmp3_dev *dev)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b084      	sub	sp, #16
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
 8004cb6:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (op_mode != NULL)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d011      	beq.n	8004ce2 <bmp3_get_op_mode+0x34>
    {
        /* Read the power mode register */
        rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, op_mode, 1, dev);
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	201b      	movs	r0, #27
 8004cc6:	f7ff fdb5 	bl	8004834 <bmp3_get_regs>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	73fb      	strb	r3, [r7, #15]

        /* Assign the power mode in the device structure */
        *op_mode = BMP3_GET_BITS(*op_mode, BMP3_OP_MODE);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	111b      	asrs	r3, r3, #4
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	b2da      	uxtb	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	701a      	strb	r2, [r3, #0]
 8004ce0:	e001      	b.n	8004ce6 <bmp3_get_op_mode+0x38>
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8004ce2:	23ff      	movs	r3, #255	@ 0xff
 8004ce4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <bmp3_get_sensor_data>:
 * @brief This API reads the pressure, temperature or both data from the
 * sensor, compensates the data and store it in the bmp3_data structure
 * instance passed by the user.
 */
int8_t bmp3_get_sensor_data(uint8_t sensor_comp, struct bmp3_data *comp_data, struct bmp3_dev *dev)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b08a      	sub	sp, #40	@ 0x28
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
 8004cfe:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure and temperature data read from
     * the sensor */
    uint8_t reg_data[BMP3_LEN_P_T_DATA] = { 0 };
 8004d00:	f107 0320 	add.w	r3, r7, #32
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]
 8004d08:	809a      	strh	r2, [r3, #4]
    struct bmp3_uncomp_data uncomp_data = { 0 };
 8004d0a:	f107 0310 	add.w	r3, r7, #16
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	605a      	str	r2, [r3, #4]
 8004d14:	609a      	str	r2, [r3, #8]
 8004d16:	60da      	str	r2, [r3, #12]

    if (comp_data != NULL)
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d021      	beq.n	8004d62 <bmp3_get_sensor_data+0x70>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bmp3_get_regs(BMP3_REG_DATA, reg_data, BMP3_LEN_P_T_DATA, dev);
 8004d1e:	f107 0120 	add.w	r1, r7, #32
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2206      	movs	r2, #6
 8004d26:	2004      	movs	r0, #4
 8004d28:	f7ff fd84 	bl	8004834 <bmp3_get_regs>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BMP3_OK)
 8004d32:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d116      	bne.n	8004d68 <bmp3_get_sensor_data+0x76>
        {
            /* Parse the read data from the sensor */
            parse_sensor_data(reg_data, &uncomp_data);
 8004d3a:	f107 0210 	add.w	r2, r7, #16
 8004d3e:	f107 0320 	add.w	r3, r7, #32
 8004d42:	4611      	mov	r1, r2
 8004d44:	4618      	mov	r0, r3
 8004d46:	f000 fc75 	bl	8005634 <parse_sensor_data>

            /* Compensate the pressure/temperature/both data read
             * from the sensor */
            rslt = compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3318      	adds	r3, #24
 8004d4e:	f107 0110 	add.w	r1, r7, #16
 8004d52:	7bf8      	ldrb	r0, [r7, #15]
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	f000 fca8 	bl	80056aa <compensate_data>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004d60:	e002      	b.n	8004d68 <bmp3_get_sensor_data+0x76>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8004d62:	23ff      	movs	r3, #255	@ 0xff
 8004d64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8004d68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3728      	adds	r7, #40	@ 0x28
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <set_normal_mode>:

/*!
 * @brief This internal API sets the normal mode in the sensor.
 */
static int8_t set_normal_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t conf_err_status;

    rslt = validate_normal_mode_settings(settings, dev);
 8004d7e:	6839      	ldr	r1, [r7, #0]
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f889 	bl	8004e98 <validate_normal_mode_settings>
 8004d86:	4603      	mov	r3, r0
 8004d88:	73fb      	strb	r3, [r7, #15]

    /* If OSR and ODR settings are proper then write the power mode */
    if (rslt == BMP3_OK)
 8004d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d11d      	bne.n	8004dce <set_normal_mode+0x5a>
    {
        rslt = write_power_mode(settings, dev);
 8004d92:	6839      	ldr	r1, [r7, #0]
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f000 f820 	bl	8004dda <write_power_mode>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	73fb      	strb	r3, [r7, #15]

        /* check for configuration error */
        if (rslt == BMP3_OK)
 8004d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d113      	bne.n	8004dce <set_normal_mode+0x5a>
        {
            /* Read the configuration error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &conf_err_status, 1, dev);
 8004da6:	f107 010e 	add.w	r1, r7, #14
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	2201      	movs	r2, #1
 8004dae:	2002      	movs	r0, #2
 8004db0:	f7ff fd40 	bl	8004834 <bmp3_get_regs>
 8004db4:	4603      	mov	r3, r0
 8004db6:	73fb      	strb	r3, [r7, #15]

            /* Check if conf. error flag is set */
            if (rslt == BMP3_OK)
 8004db8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d106      	bne.n	8004dce <set_normal_mode+0x5a>
            {
                if (conf_err_status & BMP3_ERR_CONF)
 8004dc0:	7bbb      	ldrb	r3, [r7, #14]
 8004dc2:	f003 0304 	and.w	r3, r3, #4
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d001      	beq.n	8004dce <set_normal_mode+0x5a>
                {
                    /* OSR and ODR configuration is not proper */
                    rslt = BMP3_E_CONFIGURATION_ERR;
 8004dca:	23fb      	movs	r3, #251	@ 0xfb
 8004dcc:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8004dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(const struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b084      	sub	sp, #16
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
 8004de2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8004de4:	231b      	movs	r3, #27
 8004de6:	737b      	strb	r3, [r7, #13]
    uint8_t op_mode = settings->op_mode;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    /* Read the power mode register */
    rslt = bmp3_get_regs(reg_addr, &op_mode_reg_val, 1, dev);
 8004dee:	7b78      	ldrb	r0, [r7, #13]
 8004df0:	f107 010c 	add.w	r1, r7, #12
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f7ff fd1c 	bl	8004834 <bmp3_get_regs>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	73fb      	strb	r3, [r7, #15]

    /* Set the power mode */
    if (rslt == BMP3_OK)
 8004e00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d119      	bne.n	8004e3c <write_power_mode+0x62>
    {
        op_mode_reg_val = BMP3_SET_BITS(op_mode_reg_val, BMP3_OP_MODE, op_mode);
 8004e08:	7b3b      	ldrb	r3, [r7, #12]
 8004e0a:	b25b      	sxtb	r3, r3
 8004e0c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004e10:	b25a      	sxtb	r2, r3
 8004e12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	b25b      	sxtb	r3, r3
 8004e1a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e1e:	b25b      	sxtb	r3, r3
 8004e20:	4313      	orrs	r3, r2
 8004e22:	b25b      	sxtb	r3, r3
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	733b      	strb	r3, [r7, #12]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 8004e28:	f107 010c 	add.w	r1, r7, #12
 8004e2c:	f107 000d 	add.w	r0, r7, #13
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f7ff fd90 	bl	8004958 <bmp3_set_regs>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004e3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(struct bmp3_dev *dev)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8004e50:	231b      	movs	r3, #27
 8004e52:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, &op_mode_reg_val, 1, dev);
 8004e54:	f107 010d 	add.w	r1, r7, #13
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	201b      	movs	r0, #27
 8004e5e:	f7ff fce9 	bl	8004834 <bmp3_get_regs>
 8004e62:	4603      	mov	r3, r0
 8004e64:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8004e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d10e      	bne.n	8004e8c <put_device_to_sleep+0x44>
    {
        /* Set the power mode */
        op_mode_reg_val = op_mode_reg_val & (~(BMP3_OP_MODE_MSK));
 8004e6e:	7b7b      	ldrb	r3, [r7, #13]
 8004e70:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	737b      	strb	r3, [r7, #13]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 8004e78:	f107 010d 	add.w	r1, r7, #13
 8004e7c:	f107 000e 	add.w	r0, r7, #14
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f7ff fd68 	bl	8004958 <bmp3_set_regs>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004e8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <validate_normal_mode_settings>:

/*!
 * @brief This internal API validate the normal mode settings of the sensor.
 */
static int8_t validate_normal_mode_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = get_odr_filter_settings(settings, dev);
 8004ea2:	6839      	ldr	r1, [r7, #0]
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fa29 	bl	80052fc <get_odr_filter_settings>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8004eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d104      	bne.n	8004ec0 <validate_normal_mode_settings+0x28>
    {
        rslt = validate_osr_and_odr_settings(settings);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 fa3c 	bl	8005334 <validate_osr_and_odr_settings>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004ec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it then compensates it and store in the device structure.
 */
static int8_t get_calib_data(struct bmp3_dev *dev)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b088      	sub	sp, #32
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CALIB_DATA;
 8004ed4:	2331      	movs	r3, #49	@ 0x31
 8004ed6:	77fb      	strb	r3, [r7, #31]

    /* Array to store calibration data */
    uint8_t calib_data[BMP3_LEN_CALIB_DATA] = { 0 };
 8004ed8:	f107 0308 	add.w	r3, r7, #8
 8004edc:	2200      	movs	r2, #0
 8004ede:	601a      	str	r2, [r3, #0]
 8004ee0:	605a      	str	r2, [r3, #4]
 8004ee2:	609a      	str	r2, [r3, #8]
 8004ee4:	60da      	str	r2, [r3, #12]
 8004ee6:	611a      	str	r2, [r3, #16]
 8004ee8:	751a      	strb	r2, [r3, #20]

    /* Read the calibration data from the sensor */
    rslt = bmp3_get_regs(reg_addr, calib_data, BMP3_LEN_CALIB_DATA, dev);
 8004eea:	f107 0108 	add.w	r1, r7, #8
 8004eee:	7ff8      	ldrb	r0, [r7, #31]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2215      	movs	r2, #21
 8004ef4:	f7ff fc9e 	bl	8004834 <bmp3_get_regs>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	77bb      	strb	r3, [r7, #30]

    /* Parse calibration data and store it in device structure */
    parse_calib_data(calib_data, dev);
 8004efc:	f107 0308 	add.w	r3, r7, #8
 8004f00:	6879      	ldr	r1, [r7, #4]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 fc44 	bl	8005790 <parse_calib_data>

    return rslt;
 8004f08:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3720      	adds	r7, #32
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
 8004f20:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8004f22:	2301      	movs	r3, #1
 8004f24:	617b      	str	r3, [r7, #20]
 8004f26:	e015      	b.n	8004f54 <interleave_reg_addr+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	441a      	add	r2, r3
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	005b      	lsls	r3, r3, #1
 8004f32:	3b01      	subs	r3, #1
 8004f34:	68b9      	ldr	r1, [r7, #8]
 8004f36:	440b      	add	r3, r1
 8004f38:	7812      	ldrb	r2, [r2, #0]
 8004f3a:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	441a      	add	r2, r3
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	68b9      	ldr	r1, [r7, #8]
 8004f48:	440b      	add	r3, r1
 8004f4a:	7812      	ldrb	r2, [r2, #0]
 8004f4c:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	3301      	adds	r3, #1
 8004f52:	617b      	str	r3, [r7, #20]
 8004f54:	697a      	ldr	r2, [r7, #20]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d3e5      	bcc.n	8004f28 <interleave_reg_addr+0x14>
    }
}
 8004f5c:	bf00      	nop
 8004f5e:	bf00      	nop
 8004f60:	371c      	adds	r7, #28
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr

08004f6a <parse_odr_filter_settings>:
/*!
 * @brief This internal API parse the over sampling, ODR and filter
 * settings and store in the device structure.
 */
static void  parse_odr_filter_settings(const uint8_t *reg_data, struct bmp3_odr_filter_settings *settings)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b085      	sub	sp, #20
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
 8004f72:	6039      	str	r1, [r7, #0]
    uint8_t index = 0;
 8004f74:	2300      	movs	r3, #0
 8004f76:	73fb      	strb	r3, [r7, #15]

    /* ODR and filter settings index starts from one (0x1C register) */
    settings->press_os = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_PRESS_OS);
 8004f78:	7bfb      	ldrb	r3, [r7, #15]
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	f003 0307 	and.w	r3, r3, #7
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	701a      	strb	r2, [r3, #0]
    settings->temp_os = BMP3_GET_BITS(reg_data[index], BMP3_TEMP_OS);
 8004f8a:	7bfb      	ldrb	r3, [r7, #15]
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	4413      	add	r3, r2
 8004f90:	781b      	ldrb	r3, [r3, #0]
 8004f92:	10db      	asrs	r3, r3, #3
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	705a      	strb	r2, [r3, #1]

    /* Move index to 0x1D register */
    index++;
 8004fa0:	7bfb      	ldrb	r3, [r7, #15]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	73fb      	strb	r3, [r7, #15]
    settings->odr = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_ODR);
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	4413      	add	r3, r2
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	f003 031f 	and.w	r3, r3, #31
 8004fb2:	b2da      	uxtb	r2, r3
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	70da      	strb	r2, [r3, #3]

    /* Move index to 0x1F register */
    index = index + 2;
 8004fb8:	7bfb      	ldrb	r3, [r7, #15]
 8004fba:	3302      	adds	r3, #2
 8004fbc:	73fb      	strb	r3, [r7, #15]
    settings->iir_filter = BMP3_GET_BITS(reg_data[index], BMP3_IIR_FILTER);
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	105b      	asrs	r3, r3, #1
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	f003 0307 	and.w	r3, r3, #7
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	709a      	strb	r2, [r3, #2]
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <set_pwr_ctrl_settings>:
 * settings of the sensor.
 */
static int8_t set_pwr_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8004fec:	231b      	movs	r3, #27
 8004fee:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8004ff0:	7db8      	ldrb	r0, [r7, #22]
 8004ff2:	f107 0115 	add.w	r1, r7, #21
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f7ff fc1b 	bl	8004834 <bmp3_get_regs>
 8004ffe:	4603      	mov	r3, r0
 8005000:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8005002:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d133      	bne.n	8005072 <set_pwr_ctrl_settings+0x92>
    {
        if (desired_settings & BMP3_SEL_PRESS_EN)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f003 0302 	and.w	r3, r3, #2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00e      	beq.n	8005032 <set_pwr_ctrl_settings+0x52>
        {
            /* Set the pressure enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_PRESS_EN, settings->press_en);
 8005014:	7d7b      	ldrb	r3, [r7, #21]
 8005016:	b25b      	sxtb	r3, r3
 8005018:	f023 0301 	bic.w	r3, r3, #1
 800501c:	b25a      	sxtb	r2, r3
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	785b      	ldrb	r3, [r3, #1]
 8005022:	b25b      	sxtb	r3, r3
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	b25b      	sxtb	r3, r3
 800502a:	4313      	orrs	r3, r2
 800502c:	b25b      	sxtb	r3, r3
 800502e:	b2db      	uxtb	r3, r3
 8005030:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_TEMP_EN)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	2b00      	cmp	r3, #0
 800503a:	d010      	beq.n	800505e <set_pwr_ctrl_settings+0x7e>
        {
            /* Set the temperature enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_TEMP_EN, settings->temp_en);
 800503c:	7d7b      	ldrb	r3, [r7, #21]
 800503e:	b25b      	sxtb	r3, r3
 8005040:	f023 0302 	bic.w	r3, r3, #2
 8005044:	b25a      	sxtb	r2, r3
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	789b      	ldrb	r3, [r3, #2]
 800504a:	b25b      	sxtb	r3, r3
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	b25b      	sxtb	r3, r3
 8005050:	f003 0302 	and.w	r3, r3, #2
 8005054:	b25b      	sxtb	r3, r3
 8005056:	4313      	orrs	r3, r2
 8005058:	b25b      	sxtb	r3, r3
 800505a:	b2db      	uxtb	r3, r3
 800505c:	757b      	strb	r3, [r7, #21]
        }

        /* Write the power control settings in the register */
        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 800505e:	f107 0115 	add.w	r1, r7, #21
 8005062:	f107 0016 	add.w	r0, r7, #22
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2201      	movs	r2, #1
 800506a:	f7ff fc75 	bl	8004958 <bmp3_set_regs>
 800506e:	4603      	mov	r3, r0
 8005070:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8005072:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005076:	4618      	mov	r0, r3
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <set_odr_filter_settings>:
/*!
 * @brief This internal API sets the over sampling, ODR and filter settings
 * of the sensor based on the settings selected by the user.
 */
static int8_t set_odr_filter_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b08a      	sub	sp, #40	@ 0x28
 8005082:	af02      	add	r7, sp, #8
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	60b9      	str	r1, [r7, #8]
 8005088:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* No of registers to be configured is 3*/
    uint8_t reg_addr[3] = { 0 };
 800508a:	f107 031c 	add.w	r3, r7, #28
 800508e:	2100      	movs	r1, #0
 8005090:	460a      	mov	r2, r1
 8005092:	801a      	strh	r2, [r3, #0]
 8005094:	460a      	mov	r2, r1
 8005096:	709a      	strb	r2, [r3, #2]

    /* No of register data to be read is 4 */
    uint8_t reg_data[4];
    uint8_t len = 0;
 8005098:	2300      	movs	r3, #0
 800509a:	75fb      	strb	r3, [r7, #23]

    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 800509c:	f107 0118 	add.w	r1, r7, #24
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2204      	movs	r2, #4
 80050a4:	201c      	movs	r0, #28
 80050a6:	f7ff fbc5 	bl	8004834 <bmp3_get_regs>
 80050aa:	4603      	mov	r3, r0
 80050ac:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMP3_OK)
 80050ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d14a      	bne.n	800514c <set_odr_filter_settings+0xce>
    {
        if (are_settings_changed((BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS), desired_settings))
 80050b6:	68f9      	ldr	r1, [r7, #12]
 80050b8:	2030      	movs	r0, #48	@ 0x30
 80050ba:	f000 ff52 	bl	8005f62 <are_settings_changed>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00b      	beq.n	80050dc <set_odr_filter_settings+0x5e>
        {
            /* Fill the over sampling register address and
            * register data to be written in the sensor */
            fill_osr_data(desired_settings, reg_addr, reg_data, &len, settings);
 80050c4:	f107 0017 	add.w	r0, r7, #23
 80050c8:	f107 0218 	add.w	r2, r7, #24
 80050cc:	f107 011c 	add.w	r1, r7, #28
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	9300      	str	r3, [sp, #0]
 80050d4:	4603      	mov	r3, r0
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 f9e2 	bl	80054a0 <fill_osr_data>
        }

        if (are_settings_changed(BMP3_SEL_ODR, desired_settings))
 80050dc:	68f9      	ldr	r1, [r7, #12]
 80050de:	2080      	movs	r0, #128	@ 0x80
 80050e0:	f000 ff3f 	bl	8005f62 <are_settings_changed>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d008      	beq.n	80050fc <set_odr_filter_settings+0x7e>
        {
            /* Fill the output data rate register address and
             * register data to be written in the sensor */
            fill_odr_data(reg_addr, reg_data, &len, settings);
 80050ea:	f107 0217 	add.w	r2, r7, #23
 80050ee:	f107 0118 	add.w	r1, r7, #24
 80050f2:	f107 001c 	add.w	r0, r7, #28
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	f000 fa2b 	bl	8005552 <fill_odr_data>
        }

        if (are_settings_changed(BMP3_SEL_IIR_FILTER, desired_settings))
 80050fc:	68f9      	ldr	r1, [r7, #12]
 80050fe:	2040      	movs	r0, #64	@ 0x40
 8005100:	f000 ff2f 	bl	8005f62 <are_settings_changed>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d008      	beq.n	800511c <set_odr_filter_settings+0x9e>
        {
            /* Fill the iir filter register address and
             * register data to be written in the sensor */
            fill_filter_data(reg_addr, reg_data, &len, settings);
 800510a:	f107 0217 	add.w	r2, r7, #23
 800510e:	f107 0118 	add.w	r1, r7, #24
 8005112:	f107 001c 	add.w	r0, r7, #28
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	f000 fa55 	bl	80055c6 <fill_filter_data>
        }

        if (settings->op_mode == BMP3_MODE_NORMAL)
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	2b03      	cmp	r3, #3
 8005122:	d104      	bne.n	800512e <set_odr_filter_settings+0xb0>
        {
            /* For normal mode, OSR and ODR settings should
             * be proper */
            rslt = validate_osr_and_odr_settings(settings);
 8005124:	68b8      	ldr	r0, [r7, #8]
 8005126:	f000 f905 	bl	8005334 <validate_osr_and_odr_settings>
 800512a:	4603      	mov	r3, r0
 800512c:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMP3_OK)
 800512e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d10a      	bne.n	800514c <set_odr_filter_settings+0xce>
        {
            /* Burst write the over sampling, ODR and filter
             * settings in the register */
            rslt = bmp3_set_regs(reg_addr, reg_data, len, dev);
 8005136:	7dfb      	ldrb	r3, [r7, #23]
 8005138:	461a      	mov	r2, r3
 800513a:	f107 0118 	add.w	r1, r7, #24
 800513e:	f107 001c 	add.w	r0, r7, #28
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f7ff fc08 	bl	8004958 <bmp3_set_regs>
 8005148:	4603      	mov	r3, r0
 800514a:	77fb      	strb	r3, [r7, #31]
        }
    }

    return rslt;
 800514c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005150:	4618      	mov	r0, r3
 8005152:	3720      	adds	r7, #32
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <set_int_ctrl_settings>:
 * selected by the user.
 */
static int8_t set_int_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t reg_addr;
    struct bmp3_int_ctrl_settings int_settings;

    reg_addr = BMP3_REG_INT_CTRL;
 8005164:	2319      	movs	r3, #25
 8005166:	757b      	strb	r3, [r7, #21]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8005168:	7d78      	ldrb	r0, [r7, #21]
 800516a:	f107 0116 	add.w	r1, r7, #22
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f7ff fb5f 	bl	8004834 <bmp3_get_regs>
 8005176:	4603      	mov	r3, r0
 8005178:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 800517a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d161      	bne.n	8005246 <set_int_ctrl_settings+0xee>
    {
        int_settings = settings->int_settings;
 8005182:	68ba      	ldr	r2, [r7, #8]
 8005184:	f107 0310 	add.w	r3, r7, #16
 8005188:	3207      	adds	r2, #7
 800518a:	6810      	ldr	r0, [r2, #0]
 800518c:	6018      	str	r0, [r3, #0]

        if (desired_settings & BMP3_SEL_OUTPUT_MODE)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00d      	beq.n	80051b4 <set_int_ctrl_settings+0x5c>
        {
            /* Set the interrupt output mode bits */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_INT_OUTPUT_MODE, int_settings.output_mode);
 8005198:	7dbb      	ldrb	r3, [r7, #22]
 800519a:	b25b      	sxtb	r3, r3
 800519c:	f023 0301 	bic.w	r3, r3, #1
 80051a0:	b25a      	sxtb	r2, r3
 80051a2:	7c3b      	ldrb	r3, [r7, #16]
 80051a4:	b25b      	sxtb	r3, r3
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	b25b      	sxtb	r3, r3
 80051ac:	4313      	orrs	r3, r2
 80051ae:	b25b      	sxtb	r3, r3
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LEVEL)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00f      	beq.n	80051de <set_int_ctrl_settings+0x86>
        {
            /* Set the interrupt level bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LEVEL, int_settings.level);
 80051be:	7dbb      	ldrb	r3, [r7, #22]
 80051c0:	b25b      	sxtb	r3, r3
 80051c2:	f023 0302 	bic.w	r3, r3, #2
 80051c6:	b25a      	sxtb	r2, r3
 80051c8:	7c7b      	ldrb	r3, [r7, #17]
 80051ca:	b25b      	sxtb	r3, r3
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	b25b      	sxtb	r3, r3
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	b25b      	sxtb	r3, r3
 80051d6:	4313      	orrs	r3, r2
 80051d8:	b25b      	sxtb	r3, r3
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LATCH)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00f      	beq.n	8005208 <set_int_ctrl_settings+0xb0>
        {
            /* Set the interrupt latch bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LATCH, int_settings.latch);
 80051e8:	7dbb      	ldrb	r3, [r7, #22]
 80051ea:	b25b      	sxtb	r3, r3
 80051ec:	f023 0304 	bic.w	r3, r3, #4
 80051f0:	b25a      	sxtb	r2, r3
 80051f2:	7cbb      	ldrb	r3, [r7, #18]
 80051f4:	b25b      	sxtb	r3, r3
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	b25b      	sxtb	r3, r3
 80051fa:	f003 0304 	and.w	r3, r3, #4
 80051fe:	b25b      	sxtb	r3, r3
 8005200:	4313      	orrs	r3, r2
 8005202:	b25b      	sxtb	r3, r3
 8005204:	b2db      	uxtb	r3, r3
 8005206:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_DRDY_EN)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f003 0308 	and.w	r3, r3, #8
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00f      	beq.n	8005232 <set_int_ctrl_settings+0xda>
        {
            /* Set the interrupt data ready bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_DRDY_EN, int_settings.drdy_en);
 8005212:	7dbb      	ldrb	r3, [r7, #22]
 8005214:	b25b      	sxtb	r3, r3
 8005216:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800521a:	b25a      	sxtb	r2, r3
 800521c:	7cfb      	ldrb	r3, [r7, #19]
 800521e:	b25b      	sxtb	r3, r3
 8005220:	019b      	lsls	r3, r3, #6
 8005222:	b25b      	sxtb	r3, r3
 8005224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005228:	b25b      	sxtb	r3, r3
 800522a:	4313      	orrs	r3, r2
 800522c:	b25b      	sxtb	r3, r3
 800522e:	b2db      	uxtb	r3, r3
 8005230:	75bb      	strb	r3, [r7, #22]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8005232:	f107 0116 	add.w	r1, r7, #22
 8005236:	f107 0015 	add.w	r0, r7, #21
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f7ff fb8b 	bl	8004958 <bmp3_set_regs>
 8005242:	4603      	mov	r3, r0
 8005244:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8005246:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800524a:	4618      	mov	r0, r3
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <set_advance_settings>:
 * @brief This internal API sets the advance (i2c_wdt_en, i2c_wdt_sel)
 * settings of the sensor based on the settings selected by the user.
 */
static int8_t set_advance_settings(uint32_t desired_settings, const struct bmp3_settings *settings,
                                   struct bmp3_dev *dev)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b086      	sub	sp, #24
 8005256:	af00      	add	r7, sp, #0
 8005258:	60f8      	str	r0, [r7, #12]
 800525a:	60b9      	str	r1, [r7, #8]
 800525c:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;
    struct bmp3_adv_settings adv_settings = settings->adv_settings;
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	f107 0310 	add.w	r3, r7, #16
 8005264:	320b      	adds	r2, #11
 8005266:	8812      	ldrh	r2, [r2, #0]
 8005268:	801a      	strh	r2, [r3, #0]

    reg_addr = BMP3_REG_IF_CONF;
 800526a:	231a      	movs	r3, #26
 800526c:	75bb      	strb	r3, [r7, #22]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 800526e:	7db8      	ldrb	r0, [r7, #22]
 8005270:	f107 0115 	add.w	r1, r7, #21
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f7ff fadc 	bl	8004834 <bmp3_get_regs>
 800527c:	4603      	mov	r3, r0
 800527e:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8005280:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d133      	bne.n	80052f0 <set_advance_settings+0x9e>
    {
        if (desired_settings & BMP3_SEL_I2C_WDT_EN)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00f      	beq.n	80052b2 <set_advance_settings+0x60>
        {
            /* Set the i2c watch dog enable bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_EN, adv_settings.i2c_wdt_en);
 8005292:	7d7b      	ldrb	r3, [r7, #21]
 8005294:	b25b      	sxtb	r3, r3
 8005296:	f023 0302 	bic.w	r3, r3, #2
 800529a:	b25a      	sxtb	r2, r3
 800529c:	7c3b      	ldrb	r3, [r7, #16]
 800529e:	b25b      	sxtb	r3, r3
 80052a0:	005b      	lsls	r3, r3, #1
 80052a2:	b25b      	sxtb	r3, r3
 80052a4:	f003 0302 	and.w	r3, r3, #2
 80052a8:	b25b      	sxtb	r3, r3
 80052aa:	4313      	orrs	r3, r2
 80052ac:	b25b      	sxtb	r3, r3
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_I2C_WDT)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00f      	beq.n	80052dc <set_advance_settings+0x8a>
        {
            /* Set the i2c watch dog select bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_SEL, adv_settings.i2c_wdt_sel);
 80052bc:	7d7b      	ldrb	r3, [r7, #21]
 80052be:	b25b      	sxtb	r3, r3
 80052c0:	f023 0304 	bic.w	r3, r3, #4
 80052c4:	b25a      	sxtb	r2, r3
 80052c6:	7c7b      	ldrb	r3, [r7, #17]
 80052c8:	b25b      	sxtb	r3, r3
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	b25b      	sxtb	r3, r3
 80052ce:	f003 0304 	and.w	r3, r3, #4
 80052d2:	b25b      	sxtb	r3, r3
 80052d4:	4313      	orrs	r3, r2
 80052d6:	b25b      	sxtb	r3, r3
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	757b      	strb	r3, [r7, #21]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 80052dc:	f107 0115 	add.w	r1, r7, #21
 80052e0:	f107 0016 	add.w	r0, r7, #22
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f7ff fb36 	bl	8004958 <bmp3_set_regs>
 80052ec:	4603      	mov	r3, r0
 80052ee:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80052f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <get_odr_filter_settings>:
/*!
 * @brief This internal API gets the over sampling, ODR and filter settings
 * of the sensor.
 */
static int8_t get_odr_filter_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data[4];

    /* Read data beginning from 0x1C register */
    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 8005306:	f107 0108 	add.w	r1, r7, #8
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2204      	movs	r2, #4
 800530e:	201c      	movs	r0, #28
 8005310:	f7ff fa90 	bl	8004834 <bmp3_get_regs>
 8005314:	4603      	mov	r3, r0
 8005316:	73fb      	strb	r3, [r7, #15]

    /* Parse the read data and store it in dev structure */
    parse_odr_filter_settings(reg_data, &settings->odr_filter);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	1cda      	adds	r2, r3, #3
 800531c:	f107 0308 	add.w	r3, r7, #8
 8005320:	4611      	mov	r1, r2
 8005322:	4618      	mov	r0, r3
 8005324:	f7ff fe21 	bl	8004f6a <parse_odr_filter_settings>

    return rslt;
 8005328:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <validate_osr_and_odr_settings>:
/*!
 * @brief This internal API validate the over sampling, ODR settings of the
 * sensor.
 */
static int8_t validate_osr_and_odr_settings(const struct bmp3_settings *settings)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b098      	sub	sp, #96	@ 0x60
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* According to BMP388 datasheet at Section 3.9.2. "Measurement rate in
     * forced mode and normal mode" there is also the constant of 234us also to
     * be considered in the sum. */
    uint32_t meas_t = 234;
 800533c:	23ea      	movs	r3, #234	@ 0xea
 800533e:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint32_t meas_t_p = 0;
 8005340:	2300      	movs	r3, #0
 8005342:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Sampling period corresponding to ODR in microseconds  */
    uint32_t odr[18] = {
 8005344:	4a1a      	ldr	r2, [pc, #104]	@ (80053b0 <validate_osr_and_odr_settings+0x7c>)
 8005346:	f107 030c 	add.w	r3, r7, #12
 800534a:	4611      	mov	r1, r2
 800534c:	2248      	movs	r2, #72	@ 0x48
 800534e:	4618      	mov	r0, r3
 8005350:	f002 f84d 	bl	80073ee <memcpy>
        5000, 10000, 20000, 40000, 80000, 160000, 320000, 640000, 1280000, 2560000, 5120000, 10240000, 20480000,
        40960000, 81920000, 163840000, 327680000, 655360000
    };

    if (settings->press_en)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	785b      	ldrb	r3, [r3, #1]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d006      	beq.n	800536a <validate_osr_and_odr_settings+0x36>
    {
        /* Calculate the pressure measurement duration */
        meas_t_p += calculate_press_meas_time(settings);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 f83f 	bl	80053e0 <calculate_press_meas_time>
 8005362:	4602      	mov	r2, r0
 8005364:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005366:	4413      	add	r3, r2
 8005368:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }

    if (settings->temp_en)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	789b      	ldrb	r3, [r3, #2]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d006      	beq.n	8005380 <validate_osr_and_odr_settings+0x4c>
    {
        /* Calculate the temperature measurement duration */
        meas_t_p += calculate_temp_meas_time(settings);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f864 	bl	8005440 <calculate_temp_meas_time>
 8005378:	4602      	mov	r2, r0
 800537a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800537c:	4413      	add	r3, r2
 800537e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }

    /* Constant 234us added to the summation of temperature and pressure measurement duration */
    meas_t += meas_t_p;
 8005380:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005382:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005384:	4413      	add	r3, r2
 8005386:	65bb      	str	r3, [r7, #88]	@ 0x58

    rslt = verify_meas_time_and_odr_duration(meas_t, odr[settings->odr_filter.odr]);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	799b      	ldrb	r3, [r3, #6]
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	3360      	adds	r3, #96	@ 0x60
 8005390:	443b      	add	r3, r7
 8005392:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005396:	4619      	mov	r1, r3
 8005398:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800539a:	f000 f80b 	bl	80053b4 <verify_meas_time_and_odr_duration>
 800539e:	4603      	mov	r3, r0
 80053a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    return rslt;
 80053a4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3760      	adds	r7, #96	@ 0x60
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	0800a03c 	.word	0x0800a03c

080053b4 <verify_meas_time_and_odr_duration>:
/*!
 * @brief This internal API checks whether the measurement time and ODR duration
 * of the sensor are proper.
 */
static int8_t verify_meas_time_and_odr_duration(uint32_t meas_t, uint32_t odr_duration)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (meas_t < odr_duration)
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d202      	bcs.n	80053cc <verify_meas_time_and_odr_duration+0x18>
    {
        /* If measurement duration is less than ODR duration
         * then OSR and ODR settings are fine */
        rslt = BMP3_OK;
 80053c6:	2300      	movs	r3, #0
 80053c8:	73fb      	strb	r3, [r7, #15]
 80053ca:	e001      	b.n	80053d0 <verify_meas_time_and_odr_duration+0x1c>
    }
    else
    {
        /* OSR and ODR settings are not proper */
        rslt = BMP3_E_INVALID_ODR_OSR_SETTINGS;
 80053cc:	23fd      	movs	r3, #253	@ 0xfd
 80053ce:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80053d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3714      	adds	r7, #20
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <calculate_press_meas_time>:
/*!
 * @brief This internal API calculates the pressure measurement duration of the
 * sensor.
 */
static uint32_t calculate_press_meas_time(const struct bmp3_settings *settings)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b088      	sub	sp, #32
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
    uint32_t press_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	f107 030c 	add.w	r3, r7, #12
 80053ee:	3203      	adds	r2, #3
 80053f0:	6810      	ldr	r0, [r2, #0]
 80053f2:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 80053f4:	f04f 0200 	mov.w	r2, #0
 80053f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80053fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.press_os);
 8005400:	7b3b      	ldrb	r3, [r7, #12]
 8005402:	4618      	mov	r0, r3
 8005404:	ed97 0b06 	vldr	d0, [r7, #24]
 8005408:	f000 fd86 	bl	8005f18 <pow_bmp3>
 800540c:	ed87 0a05 	vstr	s0, [r7, #20]
    press_meas_t = (uint32_t)(BMP3_SETTLE_TIME_PRESS + partial_out * BMP3_ADC_CONV_TIME);
 8005410:	edd7 7a05 	vldr	s15, [r7, #20]
 8005414:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8005438 <calculate_press_meas_time+0x58>
 8005418:	ee67 7a87 	vmul.f32	s15, s15, s14
 800541c:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800543c <calculate_press_meas_time+0x5c>
 8005420:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005424:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005428:	ee17 3a90 	vmov	r3, s15
 800542c:	613b      	str	r3, [r7, #16]

    /* Output in microseconds */
    return press_meas_t;
 800542e:	693b      	ldr	r3, [r7, #16]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3720      	adds	r7, #32
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	44fa0000 	.word	0x44fa0000
 800543c:	43c40000 	.word	0x43c40000

08005440 <calculate_temp_meas_time>:
/*!
 * @brief This internal API calculates the temperature measurement duration of
 * the sensor.
 */
static uint32_t calculate_temp_meas_time(const struct bmp3_settings *settings)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b088      	sub	sp, #32
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
    uint32_t temp_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	f107 030c 	add.w	r3, r7, #12
 800544e:	3203      	adds	r2, #3
 8005450:	6810      	ldr	r0, [r2, #0]
 8005452:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8005454:	f04f 0200 	mov.w	r2, #0
 8005458:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800545c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.temp_os);
 8005460:	7b7b      	ldrb	r3, [r7, #13]
 8005462:	4618      	mov	r0, r3
 8005464:	ed97 0b06 	vldr	d0, [r7, #24]
 8005468:	f000 fd56 	bl	8005f18 <pow_bmp3>
 800546c:	ed87 0a05 	vstr	s0, [r7, #20]
    temp_meas_t = (uint32_t)(BMP3_SETTLE_TIME_TEMP + partial_out * BMP3_ADC_CONV_TIME);
 8005470:	edd7 7a05 	vldr	s15, [r7, #20]
 8005474:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8005498 <calculate_temp_meas_time+0x58>
 8005478:	ee67 7a87 	vmul.f32	s15, s15, s14
 800547c:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800549c <calculate_temp_meas_time+0x5c>
 8005480:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005484:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005488:	ee17 3a90 	vmov	r3, s15
 800548c:	613b      	str	r3, [r7, #16]

    /* Output in uint32_t */
    return temp_meas_t;
 800548e:	693b      	ldr	r3, [r7, #16]
}
 8005490:	4618      	mov	r0, r3
 8005492:	3720      	adds	r7, #32
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	44fa0000 	.word	0x44fa0000
 800549c:	439c8000 	.word	0x439c8000

080054a0 <fill_osr_data>:
static void fill_osr_data(uint32_t desired_settings,
                          uint8_t *addr,
                          uint8_t *reg_data,
                          uint8_t *len,
                          const struct bmp3_settings *settings)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]
 80054ac:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 80054ae:	6a3a      	ldr	r2, [r7, #32]
 80054b0:	f107 0314 	add.w	r3, r7, #20
 80054b4:	3203      	adds	r2, #3
 80054b6:	6810      	ldr	r0, [r2, #0]
 80054b8:	6018      	str	r0, [r3, #0]

    if (desired_settings & (BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS))
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d040      	beq.n	8005546 <fill_osr_data+0xa6>
    {
        /* Pressure over sampling settings check */
        if (desired_settings & BMP3_SEL_PRESS_OS)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f003 0310 	and.w	r3, r3, #16
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d013      	beq.n	80054f6 <fill_osr_data+0x56>
        {
            /* Set the pressure over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[0], BMP3_PRESS_OS, osr_settings.press_os);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	b25b      	sxtb	r3, r3
 80054d4:	f023 0307 	bic.w	r3, r3, #7
 80054d8:	b25a      	sxtb	r2, r3
 80054da:	7d3b      	ldrb	r3, [r7, #20]
 80054dc:	b25b      	sxtb	r3, r3
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	b25b      	sxtb	r3, r3
 80054e4:	4313      	orrs	r3, r2
 80054e6:	b25a      	sxtb	r2, r3
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	4619      	mov	r1, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	440b      	add	r3, r1
 80054f2:	b2d2      	uxtb	r2, r2
 80054f4:	701a      	strb	r2, [r3, #0]
        }

        /* Temperature over sampling settings check */
        if (desired_settings & BMP3_SEL_TEMP_OS)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f003 0320 	and.w	r3, r3, #32
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d015      	beq.n	800552c <fill_osr_data+0x8c>
        {
            /* Set the temperature over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS(reg_data[0], BMP3_TEMP_OS, osr_settings.temp_os);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	b25b      	sxtb	r3, r3
 8005506:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800550a:	b25a      	sxtb	r2, r3
 800550c:	7d7b      	ldrb	r3, [r7, #21]
 800550e:	b25b      	sxtb	r3, r3
 8005510:	00db      	lsls	r3, r3, #3
 8005512:	b25b      	sxtb	r3, r3
 8005514:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005518:	b25b      	sxtb	r3, r3
 800551a:	4313      	orrs	r3, r2
 800551c:	b25a      	sxtb	r2, r3
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	4619      	mov	r1, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	440b      	add	r3, r1
 8005528:	b2d2      	uxtb	r2, r2
 800552a:	701a      	strb	r2, [r3, #0]
        }

        /* 0x1C is the register address of over sampling register */
        addr[*len] = BMP3_REG_OSR;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	461a      	mov	r2, r3
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	4413      	add	r3, r2
 8005536:	221c      	movs	r2, #28
 8005538:	701a      	strb	r2, [r3, #0]
        (*len)++;
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	3301      	adds	r3, #1
 8005540:	b2da      	uxtb	r2, r3
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	701a      	strb	r2, [r3, #0]
    }
}
 8005546:	bf00      	nop
 8005548:	371c      	adds	r7, #28
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <fill_odr_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the ODR settings for burst write operation.
 */
static void fill_odr_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, struct bmp3_settings *settings)
{
 8005552:	b480      	push	{r7}
 8005554:	b087      	sub	sp, #28
 8005556:	af00      	add	r7, sp, #0
 8005558:	60f8      	str	r0, [r7, #12]
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	607a      	str	r2, [r7, #4]
 800555e:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings *osr_settings = &settings->odr_filter;
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	3303      	adds	r3, #3
 8005564:	617b      	str	r3, [r7, #20]

    /* Limit the ODR to 0.001525879 Hz*/
    if (osr_settings->odr > BMP3_ODR_0_001_HZ)
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	78db      	ldrb	r3, [r3, #3]
 800556a:	2b11      	cmp	r3, #17
 800556c:	d902      	bls.n	8005574 <fill_odr_data+0x22>
    {
        osr_settings->odr = BMP3_ODR_0_001_HZ;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2211      	movs	r2, #17
 8005572:	70da      	strb	r2, [r3, #3]
    }

    /* Set the ODR settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[1], BMP3_ODR, osr_settings->odr);
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	3301      	adds	r3, #1
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	b25b      	sxtb	r3, r3
 800557c:	f023 031f 	bic.w	r3, r3, #31
 8005580:	b25a      	sxtb	r2, r3
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	78db      	ldrb	r3, [r3, #3]
 8005586:	b25b      	sxtb	r3, r3
 8005588:	f003 031f 	and.w	r3, r3, #31
 800558c:	b25b      	sxtb	r3, r3
 800558e:	4313      	orrs	r3, r2
 8005590:	b25a      	sxtb	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	4619      	mov	r1, r3
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	440b      	add	r3, r1
 800559c:	b2d2      	uxtb	r2, r2
 800559e:	701a      	strb	r2, [r3, #0]

    /* 0x1D is the register address of output data rate register */
    addr[*len] = BMP3_REG_ODR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	461a      	mov	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	4413      	add	r3, r2
 80055aa:	221d      	movs	r2, #29
 80055ac:	701a      	strb	r2, [r3, #0]
    (*len)++;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	3301      	adds	r3, #1
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	701a      	strb	r2, [r3, #0]
}
 80055ba:	bf00      	nop
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <fill_filter_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the filter settings for burst write operation.
 */
static void fill_filter_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, const struct bmp3_settings *settings)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b087      	sub	sp, #28
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	60f8      	str	r0, [r7, #12]
 80055ce:	60b9      	str	r1, [r7, #8]
 80055d0:	607a      	str	r2, [r7, #4]
 80055d2:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 80055d4:	683a      	ldr	r2, [r7, #0]
 80055d6:	f107 0314 	add.w	r3, r7, #20
 80055da:	3203      	adds	r2, #3
 80055dc:	6810      	ldr	r0, [r2, #0]
 80055de:	6018      	str	r0, [r3, #0]

    /* Set the iir settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS(reg_data[3], BMP3_IIR_FILTER, osr_settings.iir_filter);
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	3303      	adds	r3, #3
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	b25b      	sxtb	r3, r3
 80055e8:	f023 030e 	bic.w	r3, r3, #14
 80055ec:	b25a      	sxtb	r2, r3
 80055ee:	7dbb      	ldrb	r3, [r7, #22]
 80055f0:	b25b      	sxtb	r3, r3
 80055f2:	005b      	lsls	r3, r3, #1
 80055f4:	b25b      	sxtb	r3, r3
 80055f6:	f003 030e 	and.w	r3, r3, #14
 80055fa:	b25b      	sxtb	r3, r3
 80055fc:	4313      	orrs	r3, r2
 80055fe:	b25a      	sxtb	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	4619      	mov	r1, r3
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	440b      	add	r3, r1
 800560a:	b2d2      	uxtb	r2, r2
 800560c:	701a      	strb	r2, [r3, #0]

    /* 0x1F is the register address of iir filter register */
    addr[*len] = BMP3_REG_CONFIG;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	781b      	ldrb	r3, [r3, #0]
 8005612:	461a      	mov	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	4413      	add	r3, r2
 8005618:	221f      	movs	r2, #31
 800561a:	701a      	strb	r2, [r3, #0]
    (*len)++;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	3301      	adds	r3, #1
 8005622:	b2da      	uxtb	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	701a      	strb	r2, [r3, #0]
}
 8005628:	bf00      	nop
 800562a:	371c      	adds	r7, #28
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure or temperature or
 *  both the data and store it in the bmp3_uncomp_data structure instance.
 */
static void parse_sensor_data(const uint8_t *reg_data, struct bmp3_uncomp_data *uncomp_data)
{
 8005634:	b4b0      	push	{r4, r5, r7}
 8005636:	b087      	sub	sp, #28
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_xlsb = (uint32_t)reg_data[0];
 800563e:	6879      	ldr	r1, [r7, #4]
 8005640:	7809      	ldrb	r1, [r1, #0]
 8005642:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 8;
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	3101      	adds	r1, #1
 8005648:	7809      	ldrb	r1, [r1, #0]
 800564a:	0209      	lsls	r1, r1, #8
 800564c:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[2] << 16;
 800564e:	6879      	ldr	r1, [r7, #4]
 8005650:	3102      	adds	r1, #2
 8005652:	7809      	ldrb	r1, [r1, #0]
 8005654:	0409      	lsls	r1, r1, #16
 8005656:	60f9      	str	r1, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	6939      	ldr	r1, [r7, #16]
 800565c:	4308      	orrs	r0, r1
 800565e:	6979      	ldr	r1, [r7, #20]
 8005660:	4301      	orrs	r1, r0
 8005662:	2000      	movs	r0, #0
 8005664:	460c      	mov	r4, r1
 8005666:	4605      	mov	r5, r0
 8005668:	6839      	ldr	r1, [r7, #0]
 800566a:	e9c1 4500 	strd	r4, r5, [r1]

    /* Store the parsed register values for temperature data */
    data_xlsb = (uint32_t)reg_data[3];
 800566e:	6879      	ldr	r1, [r7, #4]
 8005670:	3103      	adds	r1, #3
 8005672:	7809      	ldrb	r1, [r1, #0]
 8005674:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 8;
 8005676:	6879      	ldr	r1, [r7, #4]
 8005678:	3104      	adds	r1, #4
 800567a:	7809      	ldrb	r1, [r1, #0]
 800567c:	0209      	lsls	r1, r1, #8
 800567e:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[5] << 16;
 8005680:	6879      	ldr	r1, [r7, #4]
 8005682:	3105      	adds	r1, #5
 8005684:	7809      	ldrb	r1, [r1, #0]
 8005686:	0409      	lsls	r1, r1, #16
 8005688:	60f9      	str	r1, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	6939      	ldr	r1, [r7, #16]
 800568e:	4308      	orrs	r0, r1
 8005690:	6979      	ldr	r1, [r7, #20]
 8005692:	4301      	orrs	r1, r0
 8005694:	2000      	movs	r0, #0
 8005696:	460a      	mov	r2, r1
 8005698:	4603      	mov	r3, r0
 800569a:	6839      	ldr	r1, [r7, #0]
 800569c:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 80056a0:	bf00      	nop
 80056a2:	371c      	adds	r7, #28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bcb0      	pop	{r4, r5, r7}
 80056a8:	4770      	bx	lr

080056aa <compensate_data>:
 */
static int8_t compensate_data(uint8_t sensor_comp,
                              const struct bmp3_uncomp_data *uncomp_data,
                              struct bmp3_data *comp_data,
                              struct bmp3_calib_data *calib_data)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b086      	sub	sp, #24
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
 80056b4:	603b      	str	r3, [r7, #0]
 80056b6:	4603      	mov	r3, r0
 80056b8:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BMP3_OK;
 80056ba:	2300      	movs	r3, #0
 80056bc:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d05a      	beq.n	800577a <compensate_data+0xd0>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d057      	beq.n	800577a <compensate_data+0xd0>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d054      	beq.n	800577a <compensate_data+0xd0>
    {
        /* If pressure and temperature component is selected */
        if (sensor_comp == BMP3_PRESS_TEMP)
 80056d0:	7bfb      	ldrb	r3, [r7, #15]
 80056d2:	2b03      	cmp	r3, #3
 80056d4:	d115      	bne.n	8005702 <compensate_data+0x58>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation
             */

            /* Compensate pressure and temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	683a      	ldr	r2, [r7, #0]
 80056da:	68b9      	ldr	r1, [r7, #8]
 80056dc:	4618      	mov	r0, r3
 80056de:	f000 fa27 	bl	8005b30 <compensate_temperature>
 80056e2:	4603      	mov	r3, r0
 80056e4:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP3_OK)
 80056e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d148      	bne.n	8005780 <compensate_data+0xd6>
            {
                rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	3308      	adds	r3, #8
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	68b9      	ldr	r1, [r7, #8]
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 fa96 	bl	8005c28 <compensate_pressure>
 80056fc:	4603      	mov	r3, r0
 80056fe:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8005700:	e03e      	b.n	8005780 <compensate_data+0xd6>
            }
        }
        else if (sensor_comp == BMP3_PRESS)
 8005702:	7bfb      	ldrb	r3, [r7, #15]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d116      	bne.n	8005736 <compensate_data+0x8c>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation.
             * As only pressure is enabled in 'sensor_comp', after calculating
             * compensated temperature, assign it to zero.
             */
            (void)compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	68b9      	ldr	r1, [r7, #8]
 800570e:	4618      	mov	r0, r3
 8005710:	f000 fa0e 	bl	8005b30 <compensate_temperature>
            comp_data->temperature = 0;
 8005714:	6879      	ldr	r1, [r7, #4]
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	f04f 0300 	mov.w	r3, #0
 800571e:	e9c1 2300 	strd	r2, r3, [r1]

            /* Compensate the pressure data */
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	3308      	adds	r3, #8
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	68b9      	ldr	r1, [r7, #8]
 800572a:	4618      	mov	r0, r3
 800572c:	f000 fa7c 	bl	8005c28 <compensate_pressure>
 8005730:	4603      	mov	r3, r0
 8005732:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8005734:	e024      	b.n	8005780 <compensate_data+0xd6>
        }
        else if (sensor_comp == BMP3_TEMP)
 8005736:	7bfb      	ldrb	r3, [r7, #15]
 8005738:	2b02      	cmp	r3, #2
 800573a:	d10f      	bne.n	800575c <compensate_data+0xb2>
        {
            /* Compensate the temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	68b9      	ldr	r1, [r7, #8]
 8005742:	4618      	mov	r0, r3
 8005744:	f000 f9f4 	bl	8005b30 <compensate_temperature>
 8005748:	4603      	mov	r3, r0
 800574a:	75fb      	strb	r3, [r7, #23]

            /*
             * As only temperature is enabled in 'sensor_comp'
             * make compensated pressure as zero
             */
            comp_data->pressure = 0;
 800574c:	6879      	ldr	r1, [r7, #4]
 800574e:	f04f 0200 	mov.w	r2, #0
 8005752:	f04f 0300 	mov.w	r3, #0
 8005756:	e9c1 2302 	strd	r2, r3, [r1, #8]
        if (sensor_comp == BMP3_PRESS_TEMP)
 800575a:	e011      	b.n	8005780 <compensate_data+0xd6>
        }
        else
        {
            comp_data->pressure = 0;
 800575c:	6879      	ldr	r1, [r7, #4]
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	f04f 0300 	mov.w	r3, #0
 8005766:	e9c1 2302 	strd	r2, r3, [r1, #8]
            comp_data->temperature = 0;
 800576a:	6879      	ldr	r1, [r7, #4]
 800576c:	f04f 0200 	mov.w	r2, #0
 8005770:	f04f 0300 	mov.w	r3, #0
 8005774:	e9c1 2300 	strd	r2, r3, [r1]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8005778:	e002      	b.n	8005780 <compensate_data+0xd6>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 800577a:	23ff      	movs	r3, #255	@ 0xff
 800577c:	75fb      	strb	r3, [r7, #23]
 800577e:	e000      	b.n	8005782 <compensate_data+0xd8>
        if (sensor_comp == BMP3_PRESS_TEMP)
 8005780:	bf00      	nop
    }

    return rslt;
 8005782:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3718      	adds	r7, #24
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <parse_calib_data>:
/*!
 *  @brief This internal API is used to parse the calibration data, compensates
 *  it and store it in device structure
 */
static void parse_calib_data(const uint8_t *reg_data, struct bmp3_dev *dev)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b086      	sub	sp, #24
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
    /* Temporary variable to store the aligned trim data */
    struct bmp3_reg_calib_data *reg_calib_data = &dev->calib_data.reg_calib_data;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	3390      	adds	r3, #144	@ 0x90
 800579e:	617b      	str	r3, [r7, #20]
    struct bmp3_quantized_calib_data *quantized_calib_data = &dev->calib_data.quantized_calib_data;
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	3318      	adds	r3, #24
 80057a4:	613b      	str	r3, [r7, #16]

    /* Temporary variable */
    double temp_var;

    /* 1 / 2^8 */
    temp_var = 0.00390625f;
 80057a6:	f04f 0200 	mov.w	r2, #0
 80057aa:	4ba4      	ldr	r3, [pc, #656]	@ (8005a3c <parse_calib_data+0x2ac>)
 80057ac:	e9c7 2302 	strd	r2, r3, [r7, #8]
    reg_calib_data->par_t1 = BMP3_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	3301      	adds	r3, #1
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	b21b      	sxth	r3, r3
 80057b8:	021b      	lsls	r3, r3, #8
 80057ba:	b21a      	sxth	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	b21b      	sxth	r3, r3
 80057c2:	4313      	orrs	r3, r2
 80057c4:	b21b      	sxth	r3, r3
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	801a      	strh	r2, [r3, #0]
    quantized_calib_data->par_t1 = ((double)reg_calib_data->par_t1 / temp_var);
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	881b      	ldrh	r3, [r3, #0]
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7fa feb7 	bl	8000544 <__aeabi_ui2d>
 80057d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057da:	f7fb f857 	bl	800088c <__aeabi_ddiv>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	6939      	ldr	r1, [r7, #16]
 80057e4:	e9c1 2300 	strd	r2, r3, [r1]
    reg_calib_data->par_t2 = BMP3_CONCAT_BYTES(reg_data[3], reg_data[2]);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	3303      	adds	r3, #3
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	b21b      	sxth	r3, r3
 80057f0:	021b      	lsls	r3, r3, #8
 80057f2:	b21a      	sxth	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	3302      	adds	r3, #2
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	b21b      	sxth	r3, r3
 80057fc:	4313      	orrs	r3, r2
 80057fe:	b21b      	sxth	r3, r3
 8005800:	b29a      	uxth	r2, r3
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	805a      	strh	r2, [r3, #2]
    temp_var = 1073741824.0f;
 8005806:	f04f 0200 	mov.w	r2, #0
 800580a:	4b8d      	ldr	r3, [pc, #564]	@ (8005a40 <parse_calib_data+0x2b0>)
 800580c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t2 = ((double)reg_calib_data->par_t2 / temp_var);
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	885b      	ldrh	r3, [r3, #2]
 8005814:	4618      	mov	r0, r3
 8005816:	f7fa fe95 	bl	8000544 <__aeabi_ui2d>
 800581a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800581e:	f7fb f835 	bl	800088c <__aeabi_ddiv>
 8005822:	4602      	mov	r2, r0
 8005824:	460b      	mov	r3, r1
 8005826:	6939      	ldr	r1, [r7, #16]
 8005828:	e9c1 2302 	strd	r2, r3, [r1, #8]
    reg_calib_data->par_t3 = (int8_t)reg_data[4];
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	3304      	adds	r3, #4
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	b25a      	sxtb	r2, r3
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	711a      	strb	r2, [r3, #4]
    temp_var = 281474976710656.0f;
 8005838:	f04f 0200 	mov.w	r2, #0
 800583c:	4b81      	ldr	r3, [pc, #516]	@ (8005a44 <parse_calib_data+0x2b4>)
 800583e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t3 = ((double)reg_calib_data->par_t3 / temp_var);
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8005848:	4618      	mov	r0, r3
 800584a:	f7fa fe8b 	bl	8000564 <__aeabi_i2d>
 800584e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005852:	f7fb f81b 	bl	800088c <__aeabi_ddiv>
 8005856:	4602      	mov	r2, r0
 8005858:	460b      	mov	r3, r1
 800585a:	6939      	ldr	r1, [r7, #16]
 800585c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    reg_calib_data->par_p1 = (int16_t)BMP3_CONCAT_BYTES(reg_data[6], reg_data[5]);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3306      	adds	r3, #6
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	b21b      	sxth	r3, r3
 8005868:	021b      	lsls	r3, r3, #8
 800586a:	b21a      	sxth	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	3305      	adds	r3, #5
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	b21b      	sxth	r3, r3
 8005874:	4313      	orrs	r3, r2
 8005876:	b21a      	sxth	r2, r3
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	80da      	strh	r2, [r3, #6]
    temp_var = 1048576.0f;
 800587c:	f04f 0200 	mov.w	r2, #0
 8005880:	4b71      	ldr	r3, [pc, #452]	@ (8005a48 <parse_calib_data+0x2b8>)
 8005882:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p1 = ((double)(reg_calib_data->par_p1 - (16384)) / temp_var);
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800588c:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8005890:	4618      	mov	r0, r3
 8005892:	f7fa fe67 	bl	8000564 <__aeabi_i2d>
 8005896:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800589a:	f7fa fff7 	bl	800088c <__aeabi_ddiv>
 800589e:	4602      	mov	r2, r0
 80058a0:	460b      	mov	r3, r1
 80058a2:	6939      	ldr	r1, [r7, #16]
 80058a4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    reg_calib_data->par_p2 = (int16_t)BMP3_CONCAT_BYTES(reg_data[8], reg_data[7]);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	3308      	adds	r3, #8
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	b21b      	sxth	r3, r3
 80058b0:	021b      	lsls	r3, r3, #8
 80058b2:	b21a      	sxth	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	3307      	adds	r3, #7
 80058b8:	781b      	ldrb	r3, [r3, #0]
 80058ba:	b21b      	sxth	r3, r3
 80058bc:	4313      	orrs	r3, r2
 80058be:	b21a      	sxth	r2, r3
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	811a      	strh	r2, [r3, #8]
    temp_var = 536870912.0f;
 80058c4:	f04f 0200 	mov.w	r2, #0
 80058c8:	4b60      	ldr	r3, [pc, #384]	@ (8005a4c <parse_calib_data+0x2bc>)
 80058ca:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p2 = ((double)(reg_calib_data->par_p2 - (16384)) / temp_var);
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80058d4:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80058d8:	4618      	mov	r0, r3
 80058da:	f7fa fe43 	bl	8000564 <__aeabi_i2d>
 80058de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058e2:	f7fa ffd3 	bl	800088c <__aeabi_ddiv>
 80058e6:	4602      	mov	r2, r0
 80058e8:	460b      	mov	r3, r1
 80058ea:	6939      	ldr	r1, [r7, #16]
 80058ec:	e9c1 2308 	strd	r2, r3, [r1, #32]
    reg_calib_data->par_p3 = (int8_t)reg_data[9];
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	3309      	adds	r3, #9
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	b25a      	sxtb	r2, r3
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	729a      	strb	r2, [r3, #10]
    temp_var = 4294967296.0f;
 80058fc:	f04f 0200 	mov.w	r2, #0
 8005900:	4b53      	ldr	r3, [pc, #332]	@ (8005a50 <parse_calib_data+0x2c0>)
 8005902:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p3 = ((double)reg_calib_data->par_p3 / temp_var);
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800590c:	4618      	mov	r0, r3
 800590e:	f7fa fe29 	bl	8000564 <__aeabi_i2d>
 8005912:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005916:	f7fa ffb9 	bl	800088c <__aeabi_ddiv>
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	6939      	ldr	r1, [r7, #16]
 8005920:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    reg_calib_data->par_p4 = (int8_t)reg_data[10];
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	330a      	adds	r3, #10
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	b25a      	sxtb	r2, r3
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	72da      	strb	r2, [r3, #11]
    temp_var = 137438953472.0f;
 8005930:	f04f 0200 	mov.w	r2, #0
 8005934:	4b47      	ldr	r3, [pc, #284]	@ (8005a54 <parse_calib_data+0x2c4>)
 8005936:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p4 = ((double)reg_calib_data->par_p4 / temp_var);
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8005940:	4618      	mov	r0, r3
 8005942:	f7fa fe0f 	bl	8000564 <__aeabi_i2d>
 8005946:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800594a:	f7fa ff9f 	bl	800088c <__aeabi_ddiv>
 800594e:	4602      	mov	r2, r0
 8005950:	460b      	mov	r3, r1
 8005952:	6939      	ldr	r1, [r7, #16]
 8005954:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    reg_calib_data->par_p5 = BMP3_CONCAT_BYTES(reg_data[12], reg_data[11]);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	330c      	adds	r3, #12
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	b21b      	sxth	r3, r3
 8005960:	021b      	lsls	r3, r3, #8
 8005962:	b21a      	sxth	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	330b      	adds	r3, #11
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	b21b      	sxth	r3, r3
 800596c:	4313      	orrs	r3, r2
 800596e:	b21b      	sxth	r3, r3
 8005970:	b29a      	uxth	r2, r3
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	819a      	strh	r2, [r3, #12]

    /* 1 / 2^3 */
    temp_var = 0.125f;
 8005976:	f04f 0200 	mov.w	r2, #0
 800597a:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800597e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p5 = ((double)reg_calib_data->par_p5 / temp_var);
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	899b      	ldrh	r3, [r3, #12]
 8005986:	4618      	mov	r0, r3
 8005988:	f7fa fddc 	bl	8000544 <__aeabi_ui2d>
 800598c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005990:	f7fa ff7c 	bl	800088c <__aeabi_ddiv>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	6939      	ldr	r1, [r7, #16]
 800599a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    reg_calib_data->par_p6 = BMP3_CONCAT_BYTES(reg_data[14], reg_data[13]);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	330e      	adds	r3, #14
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	b21b      	sxth	r3, r3
 80059a6:	021b      	lsls	r3, r3, #8
 80059a8:	b21a      	sxth	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	330d      	adds	r3, #13
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	b21b      	sxth	r3, r3
 80059b2:	4313      	orrs	r3, r2
 80059b4:	b21b      	sxth	r3, r3
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	81da      	strh	r2, [r3, #14]
    temp_var = 64.0f;
 80059bc:	f04f 0200 	mov.w	r2, #0
 80059c0:	4b25      	ldr	r3, [pc, #148]	@ (8005a58 <parse_calib_data+0x2c8>)
 80059c2:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p6 = ((double)reg_calib_data->par_p6 / temp_var);
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	89db      	ldrh	r3, [r3, #14]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fa fdba 	bl	8000544 <__aeabi_ui2d>
 80059d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059d4:	f7fa ff5a 	bl	800088c <__aeabi_ddiv>
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	6939      	ldr	r1, [r7, #16]
 80059de:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    reg_calib_data->par_p7 = (int8_t)reg_data[15];
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	330f      	adds	r3, #15
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	b25a      	sxtb	r2, r3
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	741a      	strb	r2, [r3, #16]
    temp_var = 256.0f;
 80059ee:	f04f 0200 	mov.w	r2, #0
 80059f2:	4b1a      	ldr	r3, [pc, #104]	@ (8005a5c <parse_calib_data+0x2cc>)
 80059f4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p7 = ((double)reg_calib_data->par_p7 / temp_var);
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80059fe:	4618      	mov	r0, r3
 8005a00:	f7fa fdb0 	bl	8000564 <__aeabi_i2d>
 8005a04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a08:	f7fa ff40 	bl	800088c <__aeabi_ddiv>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	6939      	ldr	r1, [r7, #16]
 8005a12:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    reg_calib_data->par_p8 = (int8_t)reg_data[16];
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	3310      	adds	r3, #16
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	b25a      	sxtb	r2, r3
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	745a      	strb	r2, [r3, #17]
    temp_var = 32768.0f;
 8005a22:	f04f 0200 	mov.w	r2, #0
 8005a26:	4b0e      	ldr	r3, [pc, #56]	@ (8005a60 <parse_calib_data+0x2d0>)
 8005a28:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p8 = ((double)reg_calib_data->par_p8 / temp_var);
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f7fa fd96 	bl	8000564 <__aeabi_i2d>
 8005a38:	e014      	b.n	8005a64 <parse_calib_data+0x2d4>
 8005a3a:	bf00      	nop
 8005a3c:	3f700000 	.word	0x3f700000
 8005a40:	41d00000 	.word	0x41d00000
 8005a44:	42f00000 	.word	0x42f00000
 8005a48:	41300000 	.word	0x41300000
 8005a4c:	41c00000 	.word	0x41c00000
 8005a50:	41f00000 	.word	0x41f00000
 8005a54:	42400000 	.word	0x42400000
 8005a58:	40500000 	.word	0x40500000
 8005a5c:	40700000 	.word	0x40700000
 8005a60:	40e00000 	.word	0x40e00000
 8005a64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a68:	f7fa ff10 	bl	800088c <__aeabi_ddiv>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	6939      	ldr	r1, [r7, #16]
 8005a72:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    reg_calib_data->par_p9 = (int16_t)BMP3_CONCAT_BYTES(reg_data[18], reg_data[17]);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	3312      	adds	r3, #18
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	b21b      	sxth	r3, r3
 8005a7e:	021b      	lsls	r3, r3, #8
 8005a80:	b21a      	sxth	r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	3311      	adds	r3, #17
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	b21b      	sxth	r3, r3
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	b21a      	sxth	r2, r3
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	825a      	strh	r2, [r3, #18]
    temp_var = 281474976710656.0f;
 8005a92:	f04f 0200 	mov.w	r2, #0
 8005a96:	4b25      	ldr	r3, [pc, #148]	@ (8005b2c <parse_calib_data+0x39c>)
 8005a98:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p9 = ((double)reg_calib_data->par_p9 / temp_var);
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fa fd5e 	bl	8000564 <__aeabi_i2d>
 8005aa8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005aac:	f7fa feee 	bl	800088c <__aeabi_ddiv>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	6939      	ldr	r1, [r7, #16]
 8005ab6:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
    reg_calib_data->par_p10 = (int8_t)reg_data[19];
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3313      	adds	r3, #19
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	b25a      	sxtb	r2, r3
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	751a      	strb	r2, [r3, #20]
    temp_var = 281474976710656.0f;
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	4b18      	ldr	r3, [pc, #96]	@ (8005b2c <parse_calib_data+0x39c>)
 8005acc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p10 = ((double)reg_calib_data->par_p10 / temp_var);
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7fa fd44 	bl	8000564 <__aeabi_i2d>
 8005adc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ae0:	f7fa fed4 	bl	800088c <__aeabi_ddiv>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	6939      	ldr	r1, [r7, #16]
 8005aea:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    reg_calib_data->par_p11 = (int8_t)reg_data[20];
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	3314      	adds	r3, #20
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	b25a      	sxtb	r2, r3
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	755a      	strb	r2, [r3, #21]
    temp_var = 36893488147419103232.0f;
 8005afa:	f04f 0200 	mov.w	r2, #0
 8005afe:	f04f 4388 	mov.w	r3, #1140850688	@ 0x44000000
 8005b02:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p11 = ((double)reg_calib_data->par_p11 / temp_var);
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7fa fd29 	bl	8000564 <__aeabi_i2d>
 8005b12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b16:	f7fa feb9 	bl	800088c <__aeabi_ddiv>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	6939      	ldr	r1, [r7, #16]
 8005b20:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
}
 8005b24:	bf00      	nop
 8005b26:	3718      	adds	r7, #24
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	42f00000 	.word	0x42f00000

08005b30 <compensate_temperature>:
 * For e.g. Returns temperature 24.26 deg Celsius
 */
static int8_t compensate_temperature(double *temperature,
                                     const struct bmp3_uncomp_data *uncomp_data,
                                     struct bmp3_calib_data *calib_data)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b08c      	sub	sp, #48	@ 0x30
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int64_t uncomp_temp = uncomp_data->temperature;
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005b48:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double partial_data1;
    double partial_data2;

    partial_data1 = (double)(uncomp_temp - calib_data->quantized_calib_data.par_t1);
 8005b4c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005b50:	f7fa fd44 	bl	80005dc <__aeabi_l2d>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5a:	f7fa fbb5 	bl	80002c8 <__aeabi_dsub>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	460b      	mov	r3, r1
 8005b62:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data2 = (double)(partial_data1 * calib_data->quantized_calib_data.par_t2);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005b6c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005b70:	f7fa fd62 	bl	8000638 <__aeabi_dmul>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Update the compensated temperature in calib structure since this is
     * needed for pressure calculation */
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8005b7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b80:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005b84:	f7fa fd58 	bl	8000638 <__aeabi_dmul>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	4619      	mov	r1, r3
                                             calib_data->quantized_calib_data.par_t3;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8005b96:	f7fa fd4f 	bl	8000638 <__aeabi_dmul>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	4610      	mov	r0, r2
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ba6:	f7fa fb91 	bl	80002cc <__adddf3>
 8005baa:	4602      	mov	r2, r0
 8005bac:	460b      	mov	r3, r1
 8005bae:	6879      	ldr	r1, [r7, #4]
 8005bb0:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70

    /* Returns compensated temperature */
    if (calib_data->quantized_calib_data.t_lin < BMP3_MIN_TEMP_DOUBLE)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	@ 0x70
 8005bba:	f04f 0200 	mov.w	r2, #0
 8005bbe:	4b17      	ldr	r3, [pc, #92]	@ (8005c1c <compensate_temperature+0xec>)
 8005bc0:	f7fa ffac 	bl	8000b1c <__aeabi_dcmplt>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d008      	beq.n	8005bdc <compensate_temperature+0xac>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MIN_TEMP_DOUBLE;
 8005bca:	6879      	ldr	r1, [r7, #4]
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	4b12      	ldr	r3, [pc, #72]	@ (8005c1c <compensate_temperature+0xec>)
 8005bd2:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
        rslt = BMP3_W_MIN_TEMP;
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (calib_data->quantized_calib_data.t_lin > BMP3_MAX_TEMP_DOUBLE)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	@ 0x70
 8005be2:	f04f 0200 	mov.w	r2, #0
 8005be6:	4b0e      	ldr	r3, [pc, #56]	@ (8005c20 <compensate_temperature+0xf0>)
 8005be8:	f7fa ffb6 	bl	8000b58 <__aeabi_dcmpgt>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d008      	beq.n	8005c04 <compensate_temperature+0xd4>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MAX_TEMP_DOUBLE;
 8005bf2:	6879      	ldr	r1, [r7, #4]
 8005bf4:	f04f 0200 	mov.w	r2, #0
 8005bf8:	4b09      	ldr	r3, [pc, #36]	@ (8005c20 <compensate_temperature+0xf0>)
 8005bfa:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
        rslt = BMP3_W_MAX_TEMP;
 8005bfe:	2304      	movs	r3, #4
 8005c00:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*temperature) = calib_data->quantized_calib_data.t_lin;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 8005c0a:	68f9      	ldr	r1, [r7, #12]
 8005c0c:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8005c10:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3730      	adds	r7, #48	@ 0x30
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}
 8005c1c:	c0440000 	.word	0xc0440000
 8005c20:	40554000 	.word	0x40554000
 8005c24:	00000000 	.word	0x00000000

08005c28 <compensate_pressure>:
 * For e.g. returns pressure in Pascal p = 95305.295
 */
static int8_t compensate_pressure(double *pressure,
                                  const struct bmp3_uncomp_data *uncomp_data,
                                  const struct bmp3_calib_data *calib_data)
{
 8005c28:	b5b0      	push	{r4, r5, r7, lr}
 8005c2a:	b096      	sub	sp, #88	@ 0x58
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    const struct bmp3_quantized_calib_data *quantized_calib_data = &calib_data->quantized_calib_data;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	647b      	str	r3, [r7, #68]	@ 0x44
    double partial_data3;
    double partial_data4;
    double partial_out1;
    double partial_out2;

    partial_data1 = quantized_calib_data->par_p6 * quantized_calib_data->t_lin;
 8005c3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c40:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8005c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c46:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 8005c4a:	f7fa fcf5 	bl	8000638 <__aeabi_dmul>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	460b      	mov	r3, r1
 8005c52:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    partial_data2 = quantized_calib_data->par_p7 * pow_bmp3(quantized_calib_data->t_lin, 2);
 8005c56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c58:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 8005c5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c5e:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8005c62:	2002      	movs	r0, #2
 8005c64:	eeb0 0a47 	vmov.f32	s0, s14
 8005c68:	eef0 0a67 	vmov.f32	s1, s15
 8005c6c:	f000 f954 	bl	8005f18 <pow_bmp3>
 8005c70:	ee10 3a10 	vmov	r3, s0
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7fa fc87 	bl	8000588 <__aeabi_f2d>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	4620      	mov	r0, r4
 8005c80:	4629      	mov	r1, r5
 8005c82:	f7fa fcd9 	bl	8000638 <__aeabi_dmul>
 8005c86:	4602      	mov	r2, r0
 8005c88:	460b      	mov	r3, r1
 8005c8a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    partial_data3 = quantized_calib_data->par_p8 * pow_bmp3(quantized_calib_data->t_lin, 3);
 8005c8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c90:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 8005c94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c96:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8005c9a:	2003      	movs	r0, #3
 8005c9c:	eeb0 0a47 	vmov.f32	s0, s14
 8005ca0:	eef0 0a67 	vmov.f32	s1, s15
 8005ca4:	f000 f938 	bl	8005f18 <pow_bmp3>
 8005ca8:	ee10 3a10 	vmov	r3, s0
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fa fc6b 	bl	8000588 <__aeabi_f2d>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	4629      	mov	r1, r5
 8005cba:	f7fa fcbd 	bl	8000638 <__aeabi_dmul>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    partial_out1 = quantized_calib_data->par_p5 + partial_data1 + partial_data2 + partial_data3;
 8005cc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cc8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8005ccc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005cd0:	f7fa fafc 	bl	80002cc <__adddf3>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4610      	mov	r0, r2
 8005cda:	4619      	mov	r1, r3
 8005cdc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005ce0:	f7fa faf4 	bl	80002cc <__adddf3>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005cec:	f7fa faee 	bl	80002cc <__adddf3>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    partial_data1 = quantized_calib_data->par_p2 * quantized_calib_data->t_lin;
 8005cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cfa:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005cfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d00:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 8005d04:	f7fa fc98 	bl	8000638 <__aeabi_dmul>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    partial_data2 = quantized_calib_data->par_p3 * pow_bmp3(quantized_calib_data->t_lin, 2);
 8005d10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d12:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8005d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d18:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8005d1c:	2002      	movs	r0, #2
 8005d1e:	eeb0 0a47 	vmov.f32	s0, s14
 8005d22:	eef0 0a67 	vmov.f32	s1, s15
 8005d26:	f000 f8f7 	bl	8005f18 <pow_bmp3>
 8005d2a:	ee10 3a10 	vmov	r3, s0
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fa fc2a 	bl	8000588 <__aeabi_f2d>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4620      	mov	r0, r4
 8005d3a:	4629      	mov	r1, r5
 8005d3c:	f7fa fc7c 	bl	8000638 <__aeabi_dmul>
 8005d40:	4602      	mov	r2, r0
 8005d42:	460b      	mov	r3, r1
 8005d44:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    partial_data3 = quantized_calib_data->par_p4 * pow_bmp3(quantized_calib_data->t_lin, 3);
 8005d48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d4a:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8005d4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d50:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8005d54:	2003      	movs	r0, #3
 8005d56:	eeb0 0a47 	vmov.f32	s0, s14
 8005d5a:	eef0 0a67 	vmov.f32	s1, s15
 8005d5e:	f000 f8db 	bl	8005f18 <pow_bmp3>
 8005d62:	ee10 3a10 	vmov	r3, s0
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fa fc0e 	bl	8000588 <__aeabi_f2d>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4620      	mov	r0, r4
 8005d72:	4629      	mov	r1, r5
 8005d74:	f7fa fc60 	bl	8000638 <__aeabi_dmul>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    partial_out2 = uncomp_data->pressure *
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d86:	4610      	mov	r0, r2
 8005d88:	4619      	mov	r1, r3
 8005d8a:	f7fa fc1f 	bl	80005cc <__aeabi_ul2d>
 8005d8e:	4604      	mov	r4, r0
 8005d90:	460d      	mov	r5, r1
                   (quantized_calib_data->par_p1 + partial_data1 + partial_data2 + partial_data3);
 8005d92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d94:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005d98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d9c:	f7fa fa96 	bl	80002cc <__adddf3>
 8005da0:	4602      	mov	r2, r0
 8005da2:	460b      	mov	r3, r1
 8005da4:	4610      	mov	r0, r2
 8005da6:	4619      	mov	r1, r3
 8005da8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005dac:	f7fa fa8e 	bl	80002cc <__adddf3>
 8005db0:	4602      	mov	r2, r0
 8005db2:	460b      	mov	r3, r1
 8005db4:	4610      	mov	r0, r2
 8005db6:	4619      	mov	r1, r3
 8005db8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005dbc:	f7fa fa86 	bl	80002cc <__adddf3>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	460b      	mov	r3, r1
    partial_out2 = uncomp_data->pressure *
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	4629      	mov	r1, r5
 8005dc8:	f7fa fc36 	bl	8000638 <__aeabi_dmul>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	460b      	mov	r3, r1
 8005dd0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data1 = pow_bmp3((double)uncomp_data->pressure, 2);
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dda:	4610      	mov	r0, r2
 8005ddc:	4619      	mov	r1, r3
 8005dde:	f7fa fbf5 	bl	80005cc <__aeabi_ul2d>
 8005de2:	4602      	mov	r2, r0
 8005de4:	460b      	mov	r3, r1
 8005de6:	2002      	movs	r0, #2
 8005de8:	ec43 2b10 	vmov	d0, r2, r3
 8005dec:	f000 f894 	bl	8005f18 <pow_bmp3>
 8005df0:	ee10 3a10 	vmov	r3, s0
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7fa fbc7 	bl	8000588 <__aeabi_f2d>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    partial_data2 = quantized_calib_data->par_p9 + quantized_calib_data->par_p10 * quantized_calib_data->t_lin;
 8005e02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e04:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	@ 0x58
 8005e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e0a:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8005e0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e10:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 8005e14:	f7fa fc10 	bl	8000638 <__aeabi_dmul>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	4629      	mov	r1, r5
 8005e20:	f7fa fa54 	bl	80002cc <__adddf3>
 8005e24:	4602      	mov	r2, r0
 8005e26:	460b      	mov	r3, r1
 8005e28:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    partial_data3 = partial_data1 * partial_data2;
 8005e2c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005e30:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8005e34:	f7fa fc00 	bl	8000638 <__aeabi_dmul>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	460b      	mov	r3, r1
 8005e3c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    partial_data4 = partial_data3 + pow_bmp3((double)uncomp_data->pressure, 3) * quantized_calib_data->par_p11;
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e46:	4610      	mov	r0, r2
 8005e48:	4619      	mov	r1, r3
 8005e4a:	f7fa fbbf 	bl	80005cc <__aeabi_ul2d>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	460b      	mov	r3, r1
 8005e52:	2003      	movs	r0, #3
 8005e54:	ec43 2b10 	vmov	d0, r2, r3
 8005e58:	f000 f85e 	bl	8005f18 <pow_bmp3>
 8005e5c:	ee10 3a10 	vmov	r3, s0
 8005e60:	4618      	mov	r0, r3
 8005e62:	f7fa fb91 	bl	8000588 <__aeabi_f2d>
 8005e66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e68:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8005e6c:	f7fa fbe4 	bl	8000638 <__aeabi_dmul>
 8005e70:	4602      	mov	r2, r0
 8005e72:	460b      	mov	r3, r1
 8005e74:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005e78:	f7fa fa28 	bl	80002cc <__adddf3>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	460b      	mov	r3, r1
 8005e80:	e9c7 2304 	strd	r2, r3, [r7, #16]
    comp_press = partial_out1 + partial_out2 + partial_data4;
 8005e84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e88:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005e8c:	f7fa fa1e 	bl	80002cc <__adddf3>
 8005e90:	4602      	mov	r2, r0
 8005e92:	460b      	mov	r3, r1
 8005e94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005e98:	f7fa fa18 	bl	80002cc <__adddf3>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    if (comp_press < BMP3_MIN_PRES_DOUBLE)
 8005ea4:	a318      	add	r3, pc, #96	@ (adr r3, 8005f08 <compensate_pressure+0x2e0>)
 8005ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eaa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8005eae:	f7fa fe35 	bl	8000b1c <__aeabi_dcmplt>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d007      	beq.n	8005ec8 <compensate_pressure+0x2a0>
    {
        comp_press = BMP3_MIN_PRES_DOUBLE;
 8005eb8:	a313      	add	r3, pc, #76	@ (adr r3, 8005f08 <compensate_pressure+0x2e0>)
 8005eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebe:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
        rslt = BMP3_W_MIN_PRES;
 8005ec2:	2305      	movs	r3, #5
 8005ec4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    if (comp_press > BMP3_MAX_PRES_DOUBLE)
 8005ec8:	a311      	add	r3, pc, #68	@ (adr r3, 8005f10 <compensate_pressure+0x2e8>)
 8005eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ece:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8005ed2:	f7fa fe41 	bl	8000b58 <__aeabi_dcmpgt>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d007      	beq.n	8005eec <compensate_pressure+0x2c4>
    {
        comp_press = BMP3_MAX_PRES_DOUBLE;
 8005edc:	a30c      	add	r3, pc, #48	@ (adr r3, 8005f10 <compensate_pressure+0x2e8>)
 8005ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee2:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
        rslt = BMP3_W_MAX_PRES;
 8005ee6:	2306      	movs	r3, #6
 8005ee8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    (*pressure) = comp_press;
 8005eec:	68f9      	ldr	r1, [r7, #12]
 8005eee:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ef2:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8005ef6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3758      	adds	r7, #88	@ 0x58
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bdb0      	pop	{r4, r5, r7, pc}
 8005f02:	bf00      	nop
 8005f04:	f3af 8000 	nop.w
 8005f08:	00000000 	.word	0x00000000
 8005f0c:	40dd4c00 	.word	0x40dd4c00
 8005f10:	00000000 	.word	0x00000000
 8005f14:	40fe8480 	.word	0x40fe8480

08005f18 <pow_bmp3>:
/*!
 * @brief This internal API is used to calculate the power functionality for
 *  floating point values.
 */
static float pow_bmp3(double base, uint8_t power)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	ed87 0b02 	vstr	d0, [r7, #8]
 8005f22:	4603      	mov	r3, r0
 8005f24:	71fb      	strb	r3, [r7, #7]
    float pow_output = 1;
 8005f26:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005f2a:	617b      	str	r3, [r7, #20]

    while (power != 0)
 8005f2c:	e00e      	b.n	8005f4c <pow_bmp3+0x34>
    {
        pow_output = (float) base * pow_output;
 8005f2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f32:	f7fa fe59 	bl	8000be8 <__aeabi_d2f>
 8005f36:	ee07 0a10 	vmov	s14, r0
 8005f3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f42:	edc7 7a05 	vstr	s15, [r7, #20]
        power--;
 8005f46:	79fb      	ldrb	r3, [r7, #7]
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	71fb      	strb	r3, [r7, #7]
    while (power != 0)
 8005f4c:	79fb      	ldrb	r3, [r7, #7]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1ed      	bne.n	8005f2e <pow_bmp3+0x16>
    }

    return pow_output;
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	ee07 3a90 	vmov	s15, r3
}
 8005f58:	eeb0 0a67 	vmov.f32	s0, s15
 8005f5c:	3718      	adds	r7, #24
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint32_t sub_settings, uint32_t desired_settings)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b085      	sub	sp, #20
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
 8005f6a:	6039      	str	r1, [r7, #0]
    uint8_t settings_changed = FALSE;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	73fb      	strb	r3, [r7, #15]

    if (sub_settings & desired_settings)
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	4013      	ands	r3, r2
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d002      	beq.n	8005f80 <are_settings_changed+0x1e>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	73fb      	strb	r3, [r7, #15]
 8005f7e:	e001      	b.n	8005f84 <are_settings_changed+0x22>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8005f80:	2300      	movs	r3, #0
 8005f82:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr

08005f92 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmp3_dev *dev)
{
 8005f92:	b480      	push	{r7}
 8005f94:	b085      	sub	sp, #20
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00f      	beq.n	8005fc0 <null_ptr_check+0x2e>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00b      	beq.n	8005fc0 <null_ptr_check+0x2e>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d007      	beq.n	8005fc0 <null_ptr_check+0x2e>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d003      	beq.n	8005fc0 <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d102      	bne.n	8005fc6 <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMP3_E_NULL_PTR;
 8005fc0:	23ff      	movs	r3, #255	@ 0xff
 8005fc2:	73fb      	strb	r3, [r7, #15]
 8005fc4:	e001      	b.n	8005fca <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMP3_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8005fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3714      	adds	r7, #20
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <get_sensor_status>:
/*!
 * @brief This API gets the command ready, data ready for pressure and
 * temperature, power on reset status from the sensor.
 */
static int8_t get_sensor_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b084      	sub	sp, #16
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
 8005fe2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;

    reg_addr = BMP3_REG_SENS_STATUS;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	73bb      	strb	r3, [r7, #14]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8005fe8:	f107 010d 	add.w	r1, r7, #13
 8005fec:	7bb8      	ldrb	r0, [r7, #14]
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f7fe fc1f 	bl	8004834 <bmp3_get_regs>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8005ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d128      	bne.n	8006054 <get_sensor_status+0x7a>
    {
        status->sensor.cmd_rdy = BMP3_GET_BITS(reg_data, BMP3_STATUS_CMD_RDY);
 8006002:	7b7b      	ldrb	r3, [r7, #13]
 8006004:	111b      	asrs	r3, r3, #4
 8006006:	b2db      	uxtb	r3, r3
 8006008:	f003 0301 	and.w	r3, r3, #1
 800600c:	b2da      	uxtb	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	70da      	strb	r2, [r3, #3]
        status->sensor.drdy_press = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_PRESS);
 8006012:	7b7b      	ldrb	r3, [r7, #13]
 8006014:	115b      	asrs	r3, r3, #5
 8006016:	b2db      	uxtb	r3, r3
 8006018:	f003 0301 	and.w	r3, r3, #1
 800601c:	b2da      	uxtb	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	711a      	strb	r2, [r3, #4]
        status->sensor.drdy_temp = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_TEMP);
 8006022:	7b7b      	ldrb	r3, [r7, #13]
 8006024:	119b      	asrs	r3, r3, #6
 8006026:	b2db      	uxtb	r3, r3
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	b2da      	uxtb	r2, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	715a      	strb	r2, [r3, #5]
        reg_addr = BMP3_REG_EVENT;
 8006032:	2310      	movs	r3, #16
 8006034:	73bb      	strb	r3, [r7, #14]
        rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8006036:	f107 010d 	add.w	r1, r7, #13
 800603a:	7bb8      	ldrb	r0, [r7, #14]
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	2201      	movs	r2, #1
 8006040:	f7fe fbf8 	bl	8004834 <bmp3_get_regs>
 8006044:	4603      	mov	r3, r0
 8006046:	73fb      	strb	r3, [r7, #15]
        status->pwr_on_rst = reg_data & 0x01;
 8006048:	7b7b      	ldrb	r3, [r7, #13]
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	b2da      	uxtb	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	725a      	strb	r2, [r3, #9]
    }

    return rslt;
 8006054:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006058:	4618      	mov	r0, r3
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <get_int_status>:
/*!
 * @brief This API gets the interrupt (fifo watermark, fifo full, data ready)
 * status from the sensor.
 */
static int8_t get_int_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_INT_STATUS, &reg_data, 1, dev);
 800606a:	f107 010e 	add.w	r1, r7, #14
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2201      	movs	r2, #1
 8006072:	2011      	movs	r0, #17
 8006074:	f7fe fbde 	bl	8004834 <bmp3_get_regs>
 8006078:	4603      	mov	r3, r0
 800607a:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 800607c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d115      	bne.n	80060b0 <get_int_status+0x50>
    {
        status->intr.fifo_wm = BMP3_GET_BITS_POS_0(reg_data, BMP3_INT_STATUS_FWTM);
 8006084:	7bbb      	ldrb	r3, [r7, #14]
 8006086:	f003 0301 	and.w	r3, r3, #1
 800608a:	b2da      	uxtb	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	701a      	strb	r2, [r3, #0]
        status->intr.fifo_full = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_FFULL);
 8006090:	7bbb      	ldrb	r3, [r7, #14]
 8006092:	105b      	asrs	r3, r3, #1
 8006094:	b2db      	uxtb	r3, r3
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	b2da      	uxtb	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	705a      	strb	r2, [r3, #1]
        status->intr.drdy = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_DRDY);
 80060a0:	7bbb      	ldrb	r3, [r7, #14]
 80060a2:	10db      	asrs	r3, r3, #3
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	b2da      	uxtb	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	709a      	strb	r2, [r3, #2]
    }

    return rslt;
 80060b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3710      	adds	r7, #16
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <get_err_status>:
/*!
 * @brief This API gets the fatal, command and configuration error
 * from the sensor.
 */
static int8_t get_err_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_ERR, &reg_data, 1, dev);
 80060c6:	f107 010e 	add.w	r1, r7, #14
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2201      	movs	r2, #1
 80060ce:	2002      	movs	r0, #2
 80060d0:	f7fe fbb0 	bl	8004834 <bmp3_get_regs>
 80060d4:	4603      	mov	r3, r0
 80060d6:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 80060d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d115      	bne.n	800610c <get_err_status+0x50>
    {
        status->err.cmd = BMP3_GET_BITS_POS_0(reg_data, BMP3_ERR_FATAL);
 80060e0:	7bbb      	ldrb	r3, [r7, #14]
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	b2da      	uxtb	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	71da      	strb	r2, [r3, #7]
        status->err.conf = BMP3_GET_BITS(reg_data, BMP3_ERR_CMD);
 80060ec:	7bbb      	ldrb	r3, [r7, #14]
 80060ee:	105b      	asrs	r3, r3, #1
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	721a      	strb	r2, [r3, #8]
        status->err.fatal = BMP3_GET_BITS(reg_data, BMP3_ERR_CONF);
 80060fc:	7bbb      	ldrb	r3, [r7, #14]
 80060fe:	109b      	asrs	r3, r3, #2
 8006100:	b2db      	uxtb	r3, r3
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	b2da      	uxtb	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	719a      	strb	r2, [r3, #6]
    }

    return rslt;
 800610c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <bmp3_check_rslt>:

struct bmp3_dev dev;

static uint8_t dev_addr = 0;

void bmp3_check_rslt(const char api_name[], int8_t rslt) {
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	460b      	mov	r3, r1
 8006122:	70fb      	strb	r3, [r7, #3]
	switch (rslt) {
 8006124:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006128:	3307      	adds	r3, #7
 800612a:	2b09      	cmp	r3, #9
 800612c:	d84e      	bhi.n	80061cc <bmp3_check_rslt+0xb4>
 800612e:	a201      	add	r2, pc, #4	@ (adr r2, 8006134 <bmp3_check_rslt+0x1c>)
 8006130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006134:	0800618d 	.word	0x0800618d
 8006138:	0800617d 	.word	0x0800617d
 800613c:	0800619d 	.word	0x0800619d
 8006140:	080061cd 	.word	0x080061cd
 8006144:	080061cd 	.word	0x080061cd
 8006148:	0800616d 	.word	0x0800616d
 800614c:	0800615d 	.word	0x0800615d
 8006150:	080061dd 	.word	0x080061dd
 8006154:	080061ad 	.word	0x080061ad
 8006158:	080061bd 	.word	0x080061bd
	case BMP3_OK:
//		printf("BMP3_OK\r\n");
		/* Do nothing */
		break;
	case BMP3_E_NULL_PTR:
		printf("API [%s] Error [%d] : Null pointer\r\n", api_name, rslt);
 800615c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006160:	461a      	mov	r2, r3
 8006162:	6879      	ldr	r1, [r7, #4]
 8006164:	4820      	ldr	r0, [pc, #128]	@ (80061e8 <bmp3_check_rslt+0xd0>)
 8006166:	f001 f86d 	bl	8007244 <iprintf>
		break;
 800616a:	e038      	b.n	80061de <bmp3_check_rslt+0xc6>
	case BMP3_E_COMM_FAIL:
		printf("API [%s] Error [%d] : Communication failure\r\n", api_name, rslt);
 800616c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006170:	461a      	mov	r2, r3
 8006172:	6879      	ldr	r1, [r7, #4]
 8006174:	481d      	ldr	r0, [pc, #116]	@ (80061ec <bmp3_check_rslt+0xd4>)
 8006176:	f001 f865 	bl	8007244 <iprintf>
		break;
 800617a:	e030      	b.n	80061de <bmp3_check_rslt+0xc6>
	case BMP3_E_INVALID_LEN:
		printf("API [%s] Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
 800617c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006180:	461a      	mov	r2, r3
 8006182:	6879      	ldr	r1, [r7, #4]
 8006184:	481a      	ldr	r0, [pc, #104]	@ (80061f0 <bmp3_check_rslt+0xd8>)
 8006186:	f001 f85d 	bl	8007244 <iprintf>
		break;
 800618a:	e028      	b.n	80061de <bmp3_check_rslt+0xc6>
	case BMP3_E_DEV_NOT_FOUND:
		printf("API [%s] Error [%d] : Device not found\r\n", api_name, rslt);
 800618c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006190:	461a      	mov	r2, r3
 8006192:	6879      	ldr	r1, [r7, #4]
 8006194:	4817      	ldr	r0, [pc, #92]	@ (80061f4 <bmp3_check_rslt+0xdc>)
 8006196:	f001 f855 	bl	8007244 <iprintf>
		break;
 800619a:	e020      	b.n	80061de <bmp3_check_rslt+0xc6>
	case BMP3_E_CONFIGURATION_ERR:
		printf("API [%s] Error [%d] : Configuration Error\r\n", api_name, rslt);
 800619c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061a0:	461a      	mov	r2, r3
 80061a2:	6879      	ldr	r1, [r7, #4]
 80061a4:	4814      	ldr	r0, [pc, #80]	@ (80061f8 <bmp3_check_rslt+0xe0>)
 80061a6:	f001 f84d 	bl	8007244 <iprintf>
		break;
 80061aa:	e018      	b.n	80061de <bmp3_check_rslt+0xc6>
	case BMP3_W_SENSOR_NOT_ENABLED:
		printf("API [%s] Error [%d] : Warning when Sensor not enabled\r\n", api_name, rslt);
 80061ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061b0:	461a      	mov	r2, r3
 80061b2:	6879      	ldr	r1, [r7, #4]
 80061b4:	4811      	ldr	r0, [pc, #68]	@ (80061fc <bmp3_check_rslt+0xe4>)
 80061b6:	f001 f845 	bl	8007244 <iprintf>
		break;
 80061ba:	e010      	b.n	80061de <bmp3_check_rslt+0xc6>
	case BMP3_W_INVALID_FIFO_REQ_FRAME_CNT:
		printf("API [%s] Error [%d] : Warning when Fifo watermark level is not in limit\r\n", api_name, rslt);
 80061bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061c0:	461a      	mov	r2, r3
 80061c2:	6879      	ldr	r1, [r7, #4]
 80061c4:	480e      	ldr	r0, [pc, #56]	@ (8006200 <bmp3_check_rslt+0xe8>)
 80061c6:	f001 f83d 	bl	8007244 <iprintf>
		break;
 80061ca:	e008      	b.n	80061de <bmp3_check_rslt+0xc6>
	default:
		printf("API [%s] Error [%d] : Unknown error code\r\n", api_name, rslt);
 80061cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061d0:	461a      	mov	r2, r3
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	480b      	ldr	r0, [pc, #44]	@ (8006204 <bmp3_check_rslt+0xec>)
 80061d6:	f001 f835 	bl	8007244 <iprintf>
		break;
 80061da:	e000      	b.n	80061de <bmp3_check_rslt+0xc6>
		break;
 80061dc:	bf00      	nop
//		while(1){};
	}
}
 80061de:	bf00      	nop
 80061e0:	3708      	adds	r7, #8
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	0800a088 	.word	0x0800a088
 80061ec:	0800a0b0 	.word	0x0800a0b0
 80061f0:	0800a0e0 	.word	0x0800a0e0
 80061f4:	0800a114 	.word	0x0800a114
 80061f8:	0800a140 	.word	0x0800a140
 80061fc:	0800a16c 	.word	0x0800a16c
 8006200:	0800a1a4 	.word	0x0800a1a4
 8006204:	0800a1f0 	.word	0x0800a1f0

08006208 <bmp3_interface_init>:

BMP3_INTF_RET_TYPE bmp3_interface_init(struct bmp3_dev *bmp3, uint8_t intf) {
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	460b      	mov	r3, r1
 8006212:	70fb      	strb	r3, [r7, #3]
	int8_t rslt = BMP3_OK;
 8006214:	2300      	movs	r3, #0
 8006216:	73fb      	strb	r3, [r7, #15]

	if (bmp3 != NULL) {
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d025      	beq.n	800626a <bmp3_interface_init+0x62>
		/* Bus configuration : I2C */
		if (intf == BMP3_I2C_INTF) {
 800621e:	78fb      	ldrb	r3, [r7, #3]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d10c      	bne.n	800623e <bmp3_interface_init+0x36>
			// printf("I2C Interface\n");
			dev_addr = BMP3_ADDR_I2C_SEC;
 8006224:	4b16      	ldr	r3, [pc, #88]	@ (8006280 <bmp3_interface_init+0x78>)
 8006226:	2277      	movs	r2, #119	@ 0x77
 8006228:	701a      	strb	r2, [r3, #0]
			bmp3->read = SensorAPI_I2Cx_Read;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a15      	ldr	r2, [pc, #84]	@ (8006284 <bmp3_interface_init+0x7c>)
 800622e:	60da      	str	r2, [r3, #12]
			bmp3->write = SensorAPI_I2Cx_Write;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a15      	ldr	r2, [pc, #84]	@ (8006288 <bmp3_interface_init+0x80>)
 8006234:	611a      	str	r2, [r3, #16]
			bmp3->intf = BMP3_I2C_INTF;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2201      	movs	r2, #1
 800623a:	721a      	strb	r2, [r3, #8]
 800623c:	e00e      	b.n	800625c <bmp3_interface_init+0x54>
		}
		/* Bus configuration : SPI */
		else if (intf == BMP3_SPI_INTF) {
 800623e:	78fb      	ldrb	r3, [r7, #3]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10b      	bne.n	800625c <bmp3_interface_init+0x54>
			// printf("SPI Interface\n");
			dev_addr = 0;
 8006244:	4b0e      	ldr	r3, [pc, #56]	@ (8006280 <bmp3_interface_init+0x78>)
 8006246:	2200      	movs	r2, #0
 8006248:	701a      	strb	r2, [r3, #0]
			bmp3->read = SensorAPI_SPIx_Read;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a0f      	ldr	r2, [pc, #60]	@ (800628c <bmp3_interface_init+0x84>)
 800624e:	60da      	str	r2, [r3, #12]
			bmp3->write = SensorAPI_SPIx_Write;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a0f      	ldr	r2, [pc, #60]	@ (8006290 <bmp3_interface_init+0x88>)
 8006254:	611a      	str	r2, [r3, #16]
			bmp3->intf = BMP3_SPI_INTF;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	721a      	strb	r2, [r3, #8]
		}

		bmp3->delay_us = bmp3_delay_us;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a0d      	ldr	r2, [pc, #52]	@ (8006294 <bmp3_interface_init+0x8c>)
 8006260:	615a      	str	r2, [r3, #20]
		bmp3->intf_ptr = &dev_addr;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a06      	ldr	r2, [pc, #24]	@ (8006280 <bmp3_interface_init+0x78>)
 8006266:	605a      	str	r2, [r3, #4]
 8006268:	e001      	b.n	800626e <bmp3_interface_init+0x66>
//		from incompatible pointer type 'int8_t (*)(uint8_t,  uint8_t *, uint16_t,  void *)'
//
//		{aka 'signed char (*)(unsigned char,  const unsigned char *, long unsigned int,  void *)'}
//		{aka 'signed char (*)(unsigned char,  unsigned char *, short unsigned int,  void *)'}
	} else {
		rslt = BMP3_E_NULL_PTR;
 800626a:	23ff      	movs	r3, #255	@ 0xff
 800626c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800626e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006272:	4618      	mov	r0, r3
 8006274:	3714      	adds	r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	200003a0 	.word	0x200003a0
 8006284:	08006669 	.word	0x08006669
 8006288:	080066bd 	.word	0x080066bd
 800628c:	0800671d 	.word	0x0800671d
 8006290:	0800679d 	.word	0x0800679d
 8006294:	08006631 	.word	0x08006631

08006298 <BMP390_Init>:

void BMP390_Init(void) {
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0

	int8_t rslt = 0;
 800629e:	2300      	movs	r3, #0
 80062a0:	73fb      	strb	r3, [r7, #15]

	uint8_t settings_sel;
//	struct bmp3_dev dev; // Original, creats a bug
	struct bmp3_settings settings = { 0 };
 80062a2:	463b      	mov	r3, r7
 80062a4:	2200      	movs	r2, #0
 80062a6:	601a      	str	r2, [r3, #0]
 80062a8:	605a      	str	r2, [r3, #4]
 80062aa:	609a      	str	r2, [r3, #8]
 80062ac:	731a      	strb	r2, [r3, #12]
	 *		   For SPI : BMP3_SPI_INTF
	 */
#if defined(USE_I2C_INTERFACE)
	rslt = bmp3_interface_init(&dev, BMP3_I2C_INTF);
	#elif defined(USE_SPI_INTERFACE)
	rslt = bmp3_interface_init(&dev, BMP3_SPI_INTF);
 80062ae:	2100      	movs	r1, #0
 80062b0:	4823      	ldr	r0, [pc, #140]	@ (8006340 <BMP390_Init+0xa8>)
 80062b2:	f7ff ffa9 	bl	8006208 <bmp3_interface_init>
 80062b6:	4603      	mov	r3, r0
 80062b8:	73fb      	strb	r3, [r7, #15]
#endif
	bmp3_check_rslt("bmp3_interface_init", rslt);
 80062ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062be:	4619      	mov	r1, r3
 80062c0:	4820      	ldr	r0, [pc, #128]	@ (8006344 <BMP390_Init+0xac>)
 80062c2:	f7ff ff29 	bl	8006118 <bmp3_check_rslt>

	rslt = bmp3_init(&dev);
 80062c6:	481e      	ldr	r0, [pc, #120]	@ (8006340 <BMP390_Init+0xa8>)
 80062c8:	f7fe fa64 	bl	8004794 <bmp3_init>
 80062cc:	4603      	mov	r3, r0
 80062ce:	73fb      	strb	r3, [r7, #15]
	bmp3_check_rslt("bmp3_init", rslt);
 80062d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062d4:	4619      	mov	r1, r3
 80062d6:	481c      	ldr	r0, [pc, #112]	@ (8006348 <BMP390_Init+0xb0>)
 80062d8:	f7ff ff1e 	bl	8006118 <bmp3_check_rslt>

	settings.int_settings.drdy_en = BMP3_DISABLE;
 80062dc:	2300      	movs	r3, #0
 80062de:	72bb      	strb	r3, [r7, #10]
	settings.press_en = BMP3_ENABLE;
 80062e0:	2301      	movs	r3, #1
 80062e2:	707b      	strb	r3, [r7, #1]
	settings.temp_en = BMP3_ENABLE;
 80062e4:	2301      	movs	r3, #1
 80062e6:	70bb      	strb	r3, [r7, #2]

	settings.odr_filter.press_os = SAMPLING_RATE;
 80062e8:	2303      	movs	r3, #3
 80062ea:	70fb      	strb	r3, [r7, #3]
	settings.odr_filter.temp_os = SAMPLING_RATE;
 80062ec:	2303      	movs	r3, #3
 80062ee:	713b      	strb	r3, [r7, #4]
	settings.odr_filter.odr = OUTPUT_RATE;
 80062f0:	2304      	movs	r3, #4
 80062f2:	71bb      	strb	r3, [r7, #6]

	// HV: adding more
	settings.odr_filter.iir_filter = IIR_FILTER_COEFF; // Enable IIR filter, results will be noisy without this
 80062f4:	2303      	movs	r3, #3
 80062f6:	717b      	strb	r3, [r7, #5]

	settings_sel = BMP3_SEL_PRESS_EN |
 80062f8:	23f6      	movs	r3, #246	@ 0xf6
 80062fa:	73bb      	strb	r3, [r7, #14]
	BMP3_SEL_TEMP_OS |
	BMP3_SEL_IIR_FILTER | // HV: adding more
//			BMP3_SEL_DRDY_EN | // Data ready interrupt: don't need
			BMP3_SEL_ODR; // |

	rslt = bmp3_set_sensor_settings(settings_sel, &settings, &dev);
 80062fc:	7bbb      	ldrb	r3, [r7, #14]
 80062fe:	4639      	mov	r1, r7
 8006300:	4a0f      	ldr	r2, [pc, #60]	@ (8006340 <BMP390_Init+0xa8>)
 8006302:	4618      	mov	r0, r3
 8006304:	f7fe fbbe 	bl	8004a84 <bmp3_set_sensor_settings>
 8006308:	4603      	mov	r3, r0
 800630a:	73fb      	strb	r3, [r7, #15]
	bmp3_check_rslt("bmp3_set_sensor_settings", rslt);
 800630c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006310:	4619      	mov	r1, r3
 8006312:	480e      	ldr	r0, [pc, #56]	@ (800634c <BMP390_Init+0xb4>)
 8006314:	f7ff ff00 	bl	8006118 <bmp3_check_rslt>

	settings.op_mode = BMP3_MODE_NORMAL;
 8006318:	2303      	movs	r3, #3
 800631a:	703b      	strb	r3, [r7, #0]
	rslt = bmp3_set_op_mode(&settings, &dev);
 800631c:	463b      	mov	r3, r7
 800631e:	4908      	ldr	r1, [pc, #32]	@ (8006340 <BMP390_Init+0xa8>)
 8006320:	4618      	mov	r0, r3
 8006322:	f7fe fc72 	bl	8004c0a <bmp3_set_op_mode>
 8006326:	4603      	mov	r3, r0
 8006328:	73fb      	strb	r3, [r7, #15]
	bmp3_check_rslt("bmp3_set_op_mode", rslt);
 800632a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800632e:	4619      	mov	r1, r3
 8006330:	4807      	ldr	r0, [pc, #28]	@ (8006350 <BMP390_Init+0xb8>)
 8006332:	f7ff fef1 	bl	8006118 <bmp3_check_rslt>

}
 8006336:	bf00      	nop
 8006338:	3710      	adds	r7, #16
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
 800633e:	bf00      	nop
 8006340:	200002f0 	.word	0x200002f0
 8006344:	0800a21c 	.word	0x0800a21c
 8006348:	0800a230 	.word	0x0800a230
 800634c:	0800a23c 	.word	0x0800a23c
 8006350:	0800a258 	.word	0x0800a258

08006354 <bmp390_getdata>:

/*
 * Return pressure in Pa, temperature in deg C
 * pressure_hPa = pressure_Pa / 100
 */
struct bmp3_data bmp390_getdata(void) {
 8006354:	b590      	push	{r4, r7, lr}
 8006356:	b093      	sub	sp, #76	@ 0x4c
 8006358:	af00      	add	r7, sp, #0
	int8_t rslt = 0;
 800635a:	2300      	movs	r3, #0
 800635c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	// Creating data variable
	struct bmp3_data data = { -1, -1 };
 8006360:	4b2d      	ldr	r3, [pc, #180]	@ (8006418 <bmp390_getdata+0xc4>)
 8006362:	f107 0420 	add.w	r4, r7, #32
 8006366:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006368:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	struct bmp3_status status = { { 0 } };
 800636c:	f107 0314 	add.w	r3, r7, #20
 8006370:	2200      	movs	r2, #0
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	605a      	str	r2, [r3, #4]
 8006376:	811a      	strh	r2, [r3, #8]

	rslt = bmp3_get_status(&status, &dev);
 8006378:	f107 0314 	add.w	r3, r7, #20
 800637c:	4927      	ldr	r1, [pc, #156]	@ (800641c <bmp390_getdata+0xc8>)
 800637e:	4618      	mov	r0, r3
 8006380:	f7fe fbce 	bl	8004b20 <bmp3_get_status>
 8006384:	4603      	mov	r3, r0
 8006386:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	bmp3_check_rslt("bmp3_get_status", rslt);
 800638a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800638e:	4619      	mov	r1, r3
 8006390:	4823      	ldr	r0, [pc, #140]	@ (8006420 <bmp390_getdata+0xcc>)
 8006392:	f7ff fec1 	bl	8006118 <bmp3_check_rslt>

	/* Read temperature and pressure data iteratively based on data ready interrupt */
	if ((rslt == BMP3_OK) && (status.intr.drdy == BMP3_ENABLE)) {
 8006396:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800639a:	2b00      	cmp	r3, #0
 800639c:	d121      	bne.n	80063e2 <bmp390_getdata+0x8e>
 800639e:	7dbb      	ldrb	r3, [r7, #22]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d11e      	bne.n	80063e2 <bmp390_getdata+0x8e>
		 * First parameter indicates the type of data to be read
		 * BMP3_PRESS_TEMP : To read pressure and temperature data
		 * BMP3_TEMP	   : To read only temperature data
		 * BMP3_PRESS	   : To read only pressure data
		 */
		rslt = bmp3_get_sensor_data(BMP3_PRESS_TEMP, &data, &dev);
 80063a4:	f107 0320 	add.w	r3, r7, #32
 80063a8:	4a1c      	ldr	r2, [pc, #112]	@ (800641c <bmp390_getdata+0xc8>)
 80063aa:	4619      	mov	r1, r3
 80063ac:	2003      	movs	r0, #3
 80063ae:	f7fe fca0 	bl	8004cf2 <bmp3_get_sensor_data>
 80063b2:	4603      	mov	r3, r0
 80063b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		bmp3_check_rslt("bmp3_get_sensor_data", rslt);
 80063b8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80063bc:	4619      	mov	r1, r3
 80063be:	4819      	ldr	r0, [pc, #100]	@ (8006424 <bmp390_getdata+0xd0>)
 80063c0:	f7ff feaa 	bl	8006118 <bmp3_check_rslt>

		/* NOTE : Read status register again to clear data ready interrupt status */
		rslt = bmp3_get_status(&status, &dev);
 80063c4:	f107 0314 	add.w	r3, r7, #20
 80063c8:	4914      	ldr	r1, [pc, #80]	@ (800641c <bmp390_getdata+0xc8>)
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7fe fba8 	bl	8004b20 <bmp3_get_status>
 80063d0:	4603      	mov	r3, r0
 80063d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		bmp3_check_rslt("bmp3_get_status", rslt);
 80063d6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80063da:	4619      	mov	r1, r3
 80063dc:	4810      	ldr	r0, [pc, #64]	@ (8006420 <bmp390_getdata+0xcc>)
 80063de:	f7ff fe9b 	bl	8006118 <bmp3_check_rslt>

//		printf("Data  T: %.2f deg C, P: %.2f Pa\n", (data.temperature), (data.pressure));
	}

	return data;
 80063e2:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80063e6:	f107 0320 	add.w	r3, r7, #32
 80063ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80063ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80063f0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80063f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80063f8:	ec41 0b16 	vmov	d6, r0, r1
 80063fc:	ec43 2b17 	vmov	d7, r2, r3
}
 8006400:	eeb0 0a46 	vmov.f32	s0, s12
 8006404:	eef0 0a66 	vmov.f32	s1, s13
 8006408:	eeb0 1a47 	vmov.f32	s2, s14
 800640c:	eef0 1a67 	vmov.f32	s3, s15
 8006410:	374c      	adds	r7, #76	@ 0x4c
 8006412:	46bd      	mov	sp, r7
 8006414:	bd90      	pop	{r4, r7, pc}
 8006416:	bf00      	nop
 8006418:	0800a298 	.word	0x0800a298
 800641c:	200002f0 	.word	0x200002f0
 8006420:	0800a26c 	.word	0x0800a26c
 8006424:	0800a27c 	.word	0x0800a27c

08006428 <convert_Pa_to_meter>:
//float Adafruit_BMP3XX::readAltitude(float seaLevel) {
// Equation taken from BMP180 datasheet (page 16): http://www.adafruit.com/datasheets/BST-BMP180-DS000-09.pdf
// Note that using the equation from wikipedia can give bad results at high altitude.
// See this thread for more information: http://forums.adafruit.com/viewtopic.php?f=22&t=58064

double convert_Pa_to_meter(double pressure_Pa) {
 8006428:	b580      	push	{r7, lr}
 800642a:	b086      	sub	sp, #24
 800642c:	af00      	add	r7, sp, #0
 800642e:	ed87 0b00 	vstr	d0, [r7]
	double atmospheric_hPa = pressure_Pa / 100.0f;
 8006432:	f04f 0200 	mov.w	r2, #0
 8006436:	4b30      	ldr	r3, [pc, #192]	@ (80064f8 <convert_Pa_to_meter+0xd0>)
 8006438:	e9d7 0100 	ldrd	r0, r1, [r7]
 800643c:	f7fa fa26 	bl	800088c <__aeabi_ddiv>
 8006440:	4602      	mov	r2, r0
 8006442:	460b      	mov	r3, r1
 8006444:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double elevation = 44330.0 * (1.0 - pow(atmospheric_hPa / SEA_LEVEL_PRESSURE_HPA, 0.1903));
 8006448:	a325      	add	r3, pc, #148	@ (adr r3, 80064e0 <convert_Pa_to_meter+0xb8>)
 800644a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800644e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006452:	f7fa fa1b 	bl	800088c <__aeabi_ddiv>
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	ec43 2b17 	vmov	d7, r2, r3
 800645e:	ed9f 1b22 	vldr	d1, [pc, #136]	@ 80064e8 <convert_Pa_to_meter+0xc0>
 8006462:	eeb0 0a47 	vmov.f32	s0, s14
 8006466:	eef0 0a67 	vmov.f32	s1, s15
 800646a:	f002 fe69 	bl	8009140 <pow>
 800646e:	ec53 2b10 	vmov	r2, r3, d0
 8006472:	f04f 0000 	mov.w	r0, #0
 8006476:	4921      	ldr	r1, [pc, #132]	@ (80064fc <convert_Pa_to_meter+0xd4>)
 8006478:	f7f9 ff26 	bl	80002c8 <__aeabi_dsub>
 800647c:	4602      	mov	r2, r0
 800647e:	460b      	mov	r3, r1
 8006480:	4610      	mov	r0, r2
 8006482:	4619      	mov	r1, r3
 8006484:	a31a      	add	r3, pc, #104	@ (adr r3, 80064f0 <convert_Pa_to_meter+0xc8>)
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7fa f8d5 	bl	8000638 <__aeabi_dmul>
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if (isnan(elevation) || pressure_Pa == -1) {
 8006496:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800649a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800649e:	f7fa fb65 	bl	8000b6c <__aeabi_dcmpun>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d109      	bne.n	80064bc <convert_Pa_to_meter+0x94>
 80064a8:	f04f 0200 	mov.w	r2, #0
 80064ac:	4b14      	ldr	r3, [pc, #80]	@ (8006500 <convert_Pa_to_meter+0xd8>)
 80064ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80064b2:	f7fa fb29 	bl	8000b08 <__aeabi_dcmpeq>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d003      	beq.n	80064c4 <convert_Pa_to_meter+0x9c>
		return -1;
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006500 <convert_Pa_to_meter+0xd8>)
 80064c2:	e001      	b.n	80064c8 <convert_Pa_to_meter+0xa0>
	} else {
		return elevation;
 80064c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
	}
}
 80064c8:	ec43 2b17 	vmov	d7, r2, r3
 80064cc:	eeb0 0a47 	vmov.f32	s0, s14
 80064d0:	eef0 0a67 	vmov.f32	s1, s15
 80064d4:	3718      	adds	r7, #24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	f3af 8000 	nop.w
 80064e0:	00000000 	.word	0x00000000
 80064e4:	408faa00 	.word	0x408faa00
 80064e8:	1a36e2eb 	.word	0x1a36e2eb
 80064ec:	3fc85bc0 	.word	0x3fc85bc0
 80064f0:	00000000 	.word	0x00000000
 80064f4:	40e5a540 	.word	0x40e5a540
 80064f8:	40590000 	.word	0x40590000
 80064fc:	3ff00000 	.word	0x3ff00000
 8006500:	bff00000 	.word	0xbff00000
 8006504:	00000000 	.word	0x00000000

08006508 <convert_mhPa_to_meter>:

double convert_mhPa_to_meter(int32_t pressure_mhPa) {
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
	double atmospheric = pressure_mhPa / 1000.0f;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	ee07 3a90 	vmov	s15, r3
 8006516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800651a:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80065d0 <convert_mhPa_to_meter+0xc8>
 800651e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006522:	ee16 0a90 	vmov	r0, s13
 8006526:	f7fa f82f 	bl	8000588 <__aeabi_f2d>
 800652a:	4602      	mov	r2, r0
 800652c:	460b      	mov	r3, r1
 800652e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double elevation = 44330.0 * (1.0 - pow(atmospheric / SEA_LEVEL_PRESSURE_HPA, 0.1903));
 8006532:	a321      	add	r3, pc, #132	@ (adr r3, 80065b8 <convert_mhPa_to_meter+0xb0>)
 8006534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006538:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800653c:	f7fa f9a6 	bl	800088c <__aeabi_ddiv>
 8006540:	4602      	mov	r2, r0
 8006542:	460b      	mov	r3, r1
 8006544:	ec43 2b17 	vmov	d7, r2, r3
 8006548:	ed9f 1b1d 	vldr	d1, [pc, #116]	@ 80065c0 <convert_mhPa_to_meter+0xb8>
 800654c:	eeb0 0a47 	vmov.f32	s0, s14
 8006550:	eef0 0a67 	vmov.f32	s1, s15
 8006554:	f002 fdf4 	bl	8009140 <pow>
 8006558:	ec53 2b10 	vmov	r2, r3, d0
 800655c:	f04f 0000 	mov.w	r0, #0
 8006560:	491c      	ldr	r1, [pc, #112]	@ (80065d4 <convert_mhPa_to_meter+0xcc>)
 8006562:	f7f9 feb1 	bl	80002c8 <__aeabi_dsub>
 8006566:	4602      	mov	r2, r0
 8006568:	460b      	mov	r3, r1
 800656a:	4610      	mov	r0, r2
 800656c:	4619      	mov	r1, r3
 800656e:	a316      	add	r3, pc, #88	@ (adr r3, 80065c8 <convert_mhPa_to_meter+0xc0>)
 8006570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006574:	f7fa f860 	bl	8000638 <__aeabi_dmul>
 8006578:	4602      	mov	r2, r0
 800657a:	460b      	mov	r3, r1
 800657c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if (isnan(elevation) || pressure_mhPa == -1) {
 8006580:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006584:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006588:	f7fa faf0 	bl	8000b6c <__aeabi_dcmpun>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d103      	bne.n	800659a <convert_mhPa_to_meter+0x92>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006598:	d103      	bne.n	80065a2 <convert_mhPa_to_meter+0x9a>
		return -1;
 800659a:	f04f 0200 	mov.w	r2, #0
 800659e:	4b0e      	ldr	r3, [pc, #56]	@ (80065d8 <convert_mhPa_to_meter+0xd0>)
 80065a0:	e001      	b.n	80065a6 <convert_mhPa_to_meter+0x9e>
	} else {
		return elevation;
 80065a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
	}
}
 80065a6:	ec43 2b17 	vmov	d7, r2, r3
 80065aa:	eeb0 0a47 	vmov.f32	s0, s14
 80065ae:	eef0 0a67 	vmov.f32	s1, s15
 80065b2:	3718      	adds	r7, #24
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	00000000 	.word	0x00000000
 80065bc:	408faa00 	.word	0x408faa00
 80065c0:	1a36e2eb 	.word	0x1a36e2eb
 80065c4:	3fc85bc0 	.word	0x3fc85bc0
 80065c8:	00000000 	.word	0x00000000
 80065cc:	40e5a540 	.word	0x40e5a540
 80065d0:	447a0000 	.word	0x447a0000
 80065d4:	3ff00000 	.word	0x3ff00000
 80065d8:	bff00000 	.word	0xbff00000

080065dc <convert_Pa_to_mhPa>:

int32_t convert_Pa_to_mhPa(double pressure_Pa) {
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	ed87 0b00 	vstr	d0, [r7]
	if(pressure_Pa == -1){
 80065e6:	f04f 0200 	mov.w	r2, #0
 80065ea:	4b0f      	ldr	r3, [pc, #60]	@ (8006628 <convert_Pa_to_mhPa+0x4c>)
 80065ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065f0:	f7fa fa8a 	bl	8000b08 <__aeabi_dcmpeq>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d002      	beq.n	8006600 <convert_Pa_to_mhPa+0x24>
		return -1;
 80065fa:	f04f 33ff 	mov.w	r3, #4294967295
 80065fe:	e00f      	b.n	8006620 <convert_Pa_to_mhPa+0x44>
	}
	int32_t pressure_mhPa = pressure_Pa * 10.0f;
 8006600:	f04f 0200 	mov.w	r2, #0
 8006604:	4b09      	ldr	r3, [pc, #36]	@ (800662c <convert_Pa_to_mhPa+0x50>)
 8006606:	e9d7 0100 	ldrd	r0, r1, [r7]
 800660a:	f7fa f815 	bl	8000638 <__aeabi_dmul>
 800660e:	4602      	mov	r2, r0
 8006610:	460b      	mov	r3, r1
 8006612:	4610      	mov	r0, r2
 8006614:	4619      	mov	r1, r3
 8006616:	f7fa fabf 	bl	8000b98 <__aeabi_d2iz>
 800661a:	4603      	mov	r3, r0
 800661c:	60fb      	str	r3, [r7, #12]
	return pressure_mhPa;
 800661e:	68fb      	ldr	r3, [r7, #12]
}
 8006620:	4618      	mov	r0, r3
 8006622:	3710      	adds	r7, #16
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	bff00000 	.word	0xbff00000
 800662c:	40240000 	.word	0x40240000

08006630 <bmp3_delay_us>:
			;
		}
	}
}

void bmp3_delay_us(uint32_t period, void *intf_ptr) {
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
	uint32_t i;

	while (period--) {
 800663a:	e008      	b.n	800664e <bmp3_delay_us+0x1e>
		for (i = 0; i < 84; i++) {
 800663c:	2300      	movs	r3, #0
 800663e:	60fb      	str	r3, [r7, #12]
 8006640:	e002      	b.n	8006648 <bmp3_delay_us+0x18>
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	3301      	adds	r3, #1
 8006646:	60fb      	str	r3, [r7, #12]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2b53      	cmp	r3, #83	@ 0x53
 800664c:	d9f9      	bls.n	8006642 <bmp3_delay_us+0x12>
	while (period--) {
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	1e5a      	subs	r2, r3, #1
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1f1      	bne.n	800663c <bmp3_delay_us+0xc>
			;
		}
	}
}
 8006658:	bf00      	nop
 800665a:	bf00      	nop
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
	...

08006668 <SensorAPI_I2Cx_Read>:
 * Input          : I2C1 or I2C2, slave_address7, subaddress, Write Number
 * Output         : None
 * Return         : number of bytes transmitted
 *******************************************************************************/
int8_t SensorAPI_I2Cx_Read(uint8_t subaddress, uint8_t *pBuffer,
		uint16_t ReadNumbr, void *intf_ptr) {
 8006668:	b580      	push	{r7, lr}
 800666a:	b088      	sub	sp, #32
 800666c:	af02      	add	r7, sp, #8
 800666e:	60b9      	str	r1, [r7, #8]
 8006670:	607b      	str	r3, [r7, #4]
 8006672:	4603      	mov	r3, r0
 8006674:	73fb      	strb	r3, [r7, #15]
 8006676:	4613      	mov	r3, r2
 8006678:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*) intf_ptr;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8006680:	7dfb      	ldrb	r3, [r7, #23]
 8006682:	b29b      	uxth	r3, r3
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	82bb      	strh	r3, [r7, #20]

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, &subaddress, 1,
 8006688:	f107 020f 	add.w	r2, r7, #15
 800668c:	8ab9      	ldrh	r1, [r7, #20]
 800668e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	2301      	movs	r3, #1
 8006696:	4808      	ldr	r0, [pc, #32]	@ (80066b8 <SensorAPI_I2Cx_Read+0x50>)
 8006698:	f7fb fd38 	bl	800210c <HAL_I2C_Master_Transmit>
			BUS_TIMEOUT);
	HAL_I2C_Master_Receive(&I2C_HANDLE, DevAddress, pBuffer, ReadNumbr,
 800669c:	89bb      	ldrh	r3, [r7, #12]
 800669e:	8ab9      	ldrh	r1, [r7, #20]
 80066a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80066a4:	9200      	str	r2, [sp, #0]
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	4803      	ldr	r0, [pc, #12]	@ (80066b8 <SensorAPI_I2Cx_Read+0x50>)
 80066aa:	f7fb fe2d 	bl	8002308 <HAL_I2C_Master_Receive>
			BUS_TIMEOUT);
	return 0;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3718      	adds	r7, #24
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	200001f4 	.word	0x200001f4

080066bc <SensorAPI_I2Cx_Write>:

int8_t SensorAPI_I2Cx_Write(uint8_t subaddress, uint8_t *pBuffer,
		uint16_t WriteNumbr, void *intf_ptr) {
 80066bc:	b580      	push	{r7, lr}
 80066be:	b088      	sub	sp, #32
 80066c0:	af02      	add	r7, sp, #8
 80066c2:	60b9      	str	r1, [r7, #8]
 80066c4:	607b      	str	r3, [r7, #4]
 80066c6:	4603      	mov	r3, r0
 80066c8:	73fb      	strb	r3, [r7, #15]
 80066ca:	4613      	mov	r3, r2
 80066cc:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*) intf_ptr;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 80066d4:	7dfb      	ldrb	r3, [r7, #23]
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	005b      	lsls	r3, r3, #1
 80066da:	82bb      	strh	r3, [r7, #20]

	GTXBuffer[0] = subaddress;
 80066dc:	4a0c      	ldr	r2, [pc, #48]	@ (8006710 <SensorAPI_I2Cx_Write+0x54>)
 80066de:	7bfb      	ldrb	r3, [r7, #15]
 80066e0:	7013      	strb	r3, [r2, #0]
	memcpy(&GTXBuffer[1], pBuffer, WriteNumbr);
 80066e2:	89bb      	ldrh	r3, [r7, #12]
 80066e4:	461a      	mov	r2, r3
 80066e6:	68b9      	ldr	r1, [r7, #8]
 80066e8:	480a      	ldr	r0, [pc, #40]	@ (8006714 <SensorAPI_I2Cx_Write+0x58>)
 80066ea:	f000 fe80 	bl	80073ee <memcpy>

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, GTXBuffer, WriteNumbr + 1,
 80066ee:	89bb      	ldrh	r3, [r7, #12]
 80066f0:	3301      	adds	r3, #1
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	8ab9      	ldrh	r1, [r7, #20]
 80066f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80066fa:	9200      	str	r2, [sp, #0]
 80066fc:	4a04      	ldr	r2, [pc, #16]	@ (8006710 <SensorAPI_I2Cx_Write+0x54>)
 80066fe:	4806      	ldr	r0, [pc, #24]	@ (8006718 <SensorAPI_I2Cx_Write+0x5c>)
 8006700:	f7fb fd04 	bl	800210c <HAL_I2C_Master_Transmit>
			BUS_TIMEOUT);
	return 0;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3718      	adds	r7, #24
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	200003a4 	.word	0x200003a4
 8006714:	200003a5 	.word	0x200003a5
 8006718:	200001f4 	.word	0x200001f4

0800671c <SensorAPI_SPIx_Read>:
 * Input          : I2C1 or I2C2, slave_address7, subaddress, Write Number
 * Output         : None
 * Return         : number of bytes transmitted
 *******************************************************************************/
int8_t SensorAPI_SPIx_Read(uint8_t subaddress, uint8_t *pBuffer,
		uint16_t ReadNumbr, void *intf_ptr) {
 800671c:	b580      	push	{r7, lr}
 800671e:	b086      	sub	sp, #24
 8006720:	af02      	add	r7, sp, #8
 8006722:	60b9      	str	r1, [r7, #8]
 8006724:	607b      	str	r3, [r7, #4]
 8006726:	4603      	mov	r3, r0
 8006728:	73fb      	strb	r3, [r7, #15]
 800672a:	4613      	mov	r3, r2
 800672c:	81bb      	strh	r3, [r7, #12]
	GTXBuffer[0] = subaddress | 0x80;
 800672e:	7bfb      	ldrb	r3, [r7, #15]
 8006730:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006734:	b2da      	uxtb	r2, r3
 8006736:	4b14      	ldr	r3, [pc, #80]	@ (8006788 <SensorAPI_SPIx_Read+0x6c>)
 8006738:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // NSS low
 800673a:	2200      	movs	r2, #0
 800673c:	2140      	movs	r1, #64	@ 0x40
 800673e:	4813      	ldr	r0, [pc, #76]	@ (800678c <SensorAPI_SPIx_Read+0x70>)
 8006740:	f7fb fb86 	bl	8001e50 <HAL_GPIO_WritePin>

	//HAL_SPI_TransmitReceive(&hspi2, pTxData, pRxData, ReadNumbr+1, BUS_TIMEOUT); // timeout 1000msec;
	HAL_SPI_TransmitReceive(&SPI_HANDLE, GTXBuffer, GRXBuffer, ReadNumbr + 1,
 8006744:	89bb      	ldrh	r3, [r7, #12]
 8006746:	3301      	adds	r3, #1
 8006748:	b29b      	uxth	r3, r3
 800674a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800674e:	9200      	str	r2, [sp, #0]
 8006750:	4a0f      	ldr	r2, [pc, #60]	@ (8006790 <SensorAPI_SPIx_Read+0x74>)
 8006752:	490d      	ldr	r1, [pc, #52]	@ (8006788 <SensorAPI_SPIx_Read+0x6c>)
 8006754:	480f      	ldr	r0, [pc, #60]	@ (8006794 <SensorAPI_SPIx_Read+0x78>)
 8006756:	f7fd fabe 	bl	8003cd6 <HAL_SPI_TransmitReceive>
			BUS_TIMEOUT); // timeout 1000msec;
	while (SPI_HANDLE.State == HAL_SPI_STATE_BUSY)
 800675a:	bf00      	nop
 800675c:	4b0d      	ldr	r3, [pc, #52]	@ (8006794 <SensorAPI_SPIx_Read+0x78>)
 800675e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006762:	b2db      	uxtb	r3, r3
 8006764:	2b02      	cmp	r3, #2
 8006766:	d0f9      	beq.n	800675c <SensorAPI_SPIx_Read+0x40>
		;  // wait for xmission complete

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // NSS high
 8006768:	2201      	movs	r2, #1
 800676a:	2140      	movs	r1, #64	@ 0x40
 800676c:	4807      	ldr	r0, [pc, #28]	@ (800678c <SensorAPI_SPIx_Read+0x70>)
 800676e:	f7fb fb6f 	bl	8001e50 <HAL_GPIO_WritePin>
	memcpy(pBuffer, GRXBuffer + 1, ReadNumbr);
 8006772:	4909      	ldr	r1, [pc, #36]	@ (8006798 <SensorAPI_SPIx_Read+0x7c>)
 8006774:	89bb      	ldrh	r3, [r7, #12]
 8006776:	461a      	mov	r2, r3
 8006778:	68b8      	ldr	r0, [r7, #8]
 800677a:	f000 fe38 	bl	80073ee <memcpy>

	return 0;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	200003a4 	.word	0x200003a4
 800678c:	40020400 	.word	0x40020400
 8006790:	200005a4 	.word	0x200005a4
 8006794:	20000248 	.word	0x20000248
 8006798:	200005a5 	.word	0x200005a5

0800679c <SensorAPI_SPIx_Write>:

int8_t SensorAPI_SPIx_Write(uint8_t subaddress, uint8_t *pBuffer,
		uint16_t WriteNumbr, void *intf_ptr) {
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60b9      	str	r1, [r7, #8]
 80067a4:	607b      	str	r3, [r7, #4]
 80067a6:	4603      	mov	r3, r0
 80067a8:	73fb      	strb	r3, [r7, #15]
 80067aa:	4613      	mov	r3, r2
 80067ac:	81bb      	strh	r3, [r7, #12]
	GTXBuffer[0] = subaddress & 0x7F;
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
 80067b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067b4:	b2da      	uxtb	r2, r3
 80067b6:	4b13      	ldr	r3, [pc, #76]	@ (8006804 <SensorAPI_SPIx_Write+0x68>)
 80067b8:	701a      	strb	r2, [r3, #0]
	memcpy(&GTXBuffer[1], pBuffer, WriteNumbr);
 80067ba:	89bb      	ldrh	r3, [r7, #12]
 80067bc:	461a      	mov	r2, r3
 80067be:	68b9      	ldr	r1, [r7, #8]
 80067c0:	4811      	ldr	r0, [pc, #68]	@ (8006808 <SensorAPI_SPIx_Write+0x6c>)
 80067c2:	f000 fe14 	bl	80073ee <memcpy>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // NSS low
 80067c6:	2200      	movs	r2, #0
 80067c8:	2140      	movs	r1, #64	@ 0x40
 80067ca:	4810      	ldr	r0, [pc, #64]	@ (800680c <SensorAPI_SPIx_Write+0x70>)
 80067cc:	f7fb fb40 	bl	8001e50 <HAL_GPIO_WritePin>

	//HAL_SPI_TransmitReceive(&hspi2, pTxData, pRxData, WriteNumbr+1, BUS_TIMEOUT); // send register address + write data
	HAL_SPI_Transmit(&SPI_HANDLE, GTXBuffer, WriteNumbr + 1, BUS_TIMEOUT); // send register address + write data
 80067d0:	89bb      	ldrh	r3, [r7, #12]
 80067d2:	3301      	adds	r3, #1
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80067da:	490a      	ldr	r1, [pc, #40]	@ (8006804 <SensorAPI_SPIx_Write+0x68>)
 80067dc:	480c      	ldr	r0, [pc, #48]	@ (8006810 <SensorAPI_SPIx_Write+0x74>)
 80067de:	f7fd f936 	bl	8003a4e <HAL_SPI_Transmit>
	while (SPI_HANDLE.State == HAL_SPI_STATE_BUSY)
 80067e2:	bf00      	nop
 80067e4:	4b0a      	ldr	r3, [pc, #40]	@ (8006810 <SensorAPI_SPIx_Write+0x74>)
 80067e6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b02      	cmp	r3, #2
 80067ee:	d0f9      	beq.n	80067e4 <SensorAPI_SPIx_Write+0x48>
		;  // wait for xmission complete

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // NSS high
 80067f0:	2201      	movs	r2, #1
 80067f2:	2140      	movs	r1, #64	@ 0x40
 80067f4:	4805      	ldr	r0, [pc, #20]	@ (800680c <SensorAPI_SPIx_Write+0x70>)
 80067f6:	f7fb fb2b 	bl	8001e50 <HAL_GPIO_WritePin>

	return 0;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	200003a4 	.word	0x200003a4
 8006808:	200003a5 	.word	0x200003a5
 800680c:	40020400 	.word	0x40020400
 8006810:	20000248 	.word	0x20000248

08006814 <__cvt>:
 8006814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006818:	ec57 6b10 	vmov	r6, r7, d0
 800681c:	2f00      	cmp	r7, #0
 800681e:	460c      	mov	r4, r1
 8006820:	4619      	mov	r1, r3
 8006822:	463b      	mov	r3, r7
 8006824:	bfbb      	ittet	lt
 8006826:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800682a:	461f      	movlt	r7, r3
 800682c:	2300      	movge	r3, #0
 800682e:	232d      	movlt	r3, #45	@ 0x2d
 8006830:	700b      	strb	r3, [r1, #0]
 8006832:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006834:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006838:	4691      	mov	r9, r2
 800683a:	f023 0820 	bic.w	r8, r3, #32
 800683e:	bfbc      	itt	lt
 8006840:	4632      	movlt	r2, r6
 8006842:	4616      	movlt	r6, r2
 8006844:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006848:	d005      	beq.n	8006856 <__cvt+0x42>
 800684a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800684e:	d100      	bne.n	8006852 <__cvt+0x3e>
 8006850:	3401      	adds	r4, #1
 8006852:	2102      	movs	r1, #2
 8006854:	e000      	b.n	8006858 <__cvt+0x44>
 8006856:	2103      	movs	r1, #3
 8006858:	ab03      	add	r3, sp, #12
 800685a:	9301      	str	r3, [sp, #4]
 800685c:	ab02      	add	r3, sp, #8
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	ec47 6b10 	vmov	d0, r6, r7
 8006864:	4653      	mov	r3, sl
 8006866:	4622      	mov	r2, r4
 8006868:	f000 fe5a 	bl	8007520 <_dtoa_r>
 800686c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006870:	4605      	mov	r5, r0
 8006872:	d119      	bne.n	80068a8 <__cvt+0x94>
 8006874:	f019 0f01 	tst.w	r9, #1
 8006878:	d00e      	beq.n	8006898 <__cvt+0x84>
 800687a:	eb00 0904 	add.w	r9, r0, r4
 800687e:	2200      	movs	r2, #0
 8006880:	2300      	movs	r3, #0
 8006882:	4630      	mov	r0, r6
 8006884:	4639      	mov	r1, r7
 8006886:	f7fa f93f 	bl	8000b08 <__aeabi_dcmpeq>
 800688a:	b108      	cbz	r0, 8006890 <__cvt+0x7c>
 800688c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006890:	2230      	movs	r2, #48	@ 0x30
 8006892:	9b03      	ldr	r3, [sp, #12]
 8006894:	454b      	cmp	r3, r9
 8006896:	d31e      	bcc.n	80068d6 <__cvt+0xc2>
 8006898:	9b03      	ldr	r3, [sp, #12]
 800689a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800689c:	1b5b      	subs	r3, r3, r5
 800689e:	4628      	mov	r0, r5
 80068a0:	6013      	str	r3, [r2, #0]
 80068a2:	b004      	add	sp, #16
 80068a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068ac:	eb00 0904 	add.w	r9, r0, r4
 80068b0:	d1e5      	bne.n	800687e <__cvt+0x6a>
 80068b2:	7803      	ldrb	r3, [r0, #0]
 80068b4:	2b30      	cmp	r3, #48	@ 0x30
 80068b6:	d10a      	bne.n	80068ce <__cvt+0xba>
 80068b8:	2200      	movs	r2, #0
 80068ba:	2300      	movs	r3, #0
 80068bc:	4630      	mov	r0, r6
 80068be:	4639      	mov	r1, r7
 80068c0:	f7fa f922 	bl	8000b08 <__aeabi_dcmpeq>
 80068c4:	b918      	cbnz	r0, 80068ce <__cvt+0xba>
 80068c6:	f1c4 0401 	rsb	r4, r4, #1
 80068ca:	f8ca 4000 	str.w	r4, [sl]
 80068ce:	f8da 3000 	ldr.w	r3, [sl]
 80068d2:	4499      	add	r9, r3
 80068d4:	e7d3      	b.n	800687e <__cvt+0x6a>
 80068d6:	1c59      	adds	r1, r3, #1
 80068d8:	9103      	str	r1, [sp, #12]
 80068da:	701a      	strb	r2, [r3, #0]
 80068dc:	e7d9      	b.n	8006892 <__cvt+0x7e>

080068de <__exponent>:
 80068de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068e0:	2900      	cmp	r1, #0
 80068e2:	bfba      	itte	lt
 80068e4:	4249      	neglt	r1, r1
 80068e6:	232d      	movlt	r3, #45	@ 0x2d
 80068e8:	232b      	movge	r3, #43	@ 0x2b
 80068ea:	2909      	cmp	r1, #9
 80068ec:	7002      	strb	r2, [r0, #0]
 80068ee:	7043      	strb	r3, [r0, #1]
 80068f0:	dd29      	ble.n	8006946 <__exponent+0x68>
 80068f2:	f10d 0307 	add.w	r3, sp, #7
 80068f6:	461d      	mov	r5, r3
 80068f8:	270a      	movs	r7, #10
 80068fa:	461a      	mov	r2, r3
 80068fc:	fbb1 f6f7 	udiv	r6, r1, r7
 8006900:	fb07 1416 	mls	r4, r7, r6, r1
 8006904:	3430      	adds	r4, #48	@ 0x30
 8006906:	f802 4c01 	strb.w	r4, [r2, #-1]
 800690a:	460c      	mov	r4, r1
 800690c:	2c63      	cmp	r4, #99	@ 0x63
 800690e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006912:	4631      	mov	r1, r6
 8006914:	dcf1      	bgt.n	80068fa <__exponent+0x1c>
 8006916:	3130      	adds	r1, #48	@ 0x30
 8006918:	1e94      	subs	r4, r2, #2
 800691a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800691e:	1c41      	adds	r1, r0, #1
 8006920:	4623      	mov	r3, r4
 8006922:	42ab      	cmp	r3, r5
 8006924:	d30a      	bcc.n	800693c <__exponent+0x5e>
 8006926:	f10d 0309 	add.w	r3, sp, #9
 800692a:	1a9b      	subs	r3, r3, r2
 800692c:	42ac      	cmp	r4, r5
 800692e:	bf88      	it	hi
 8006930:	2300      	movhi	r3, #0
 8006932:	3302      	adds	r3, #2
 8006934:	4403      	add	r3, r0
 8006936:	1a18      	subs	r0, r3, r0
 8006938:	b003      	add	sp, #12
 800693a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800693c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006940:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006944:	e7ed      	b.n	8006922 <__exponent+0x44>
 8006946:	2330      	movs	r3, #48	@ 0x30
 8006948:	3130      	adds	r1, #48	@ 0x30
 800694a:	7083      	strb	r3, [r0, #2]
 800694c:	70c1      	strb	r1, [r0, #3]
 800694e:	1d03      	adds	r3, r0, #4
 8006950:	e7f1      	b.n	8006936 <__exponent+0x58>
	...

08006954 <_printf_float>:
 8006954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006958:	b08d      	sub	sp, #52	@ 0x34
 800695a:	460c      	mov	r4, r1
 800695c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006960:	4616      	mov	r6, r2
 8006962:	461f      	mov	r7, r3
 8006964:	4605      	mov	r5, r0
 8006966:	f000 fccb 	bl	8007300 <_localeconv_r>
 800696a:	6803      	ldr	r3, [r0, #0]
 800696c:	9304      	str	r3, [sp, #16]
 800696e:	4618      	mov	r0, r3
 8006970:	f7f9 fc9e 	bl	80002b0 <strlen>
 8006974:	2300      	movs	r3, #0
 8006976:	930a      	str	r3, [sp, #40]	@ 0x28
 8006978:	f8d8 3000 	ldr.w	r3, [r8]
 800697c:	9005      	str	r0, [sp, #20]
 800697e:	3307      	adds	r3, #7
 8006980:	f023 0307 	bic.w	r3, r3, #7
 8006984:	f103 0208 	add.w	r2, r3, #8
 8006988:	f894 a018 	ldrb.w	sl, [r4, #24]
 800698c:	f8d4 b000 	ldr.w	fp, [r4]
 8006990:	f8c8 2000 	str.w	r2, [r8]
 8006994:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006998:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800699c:	9307      	str	r3, [sp, #28]
 800699e:	f8cd 8018 	str.w	r8, [sp, #24]
 80069a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80069a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069aa:	4b9c      	ldr	r3, [pc, #624]	@ (8006c1c <_printf_float+0x2c8>)
 80069ac:	f04f 32ff 	mov.w	r2, #4294967295
 80069b0:	f7fa f8dc 	bl	8000b6c <__aeabi_dcmpun>
 80069b4:	bb70      	cbnz	r0, 8006a14 <_printf_float+0xc0>
 80069b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069ba:	4b98      	ldr	r3, [pc, #608]	@ (8006c1c <_printf_float+0x2c8>)
 80069bc:	f04f 32ff 	mov.w	r2, #4294967295
 80069c0:	f7fa f8b6 	bl	8000b30 <__aeabi_dcmple>
 80069c4:	bb30      	cbnz	r0, 8006a14 <_printf_float+0xc0>
 80069c6:	2200      	movs	r2, #0
 80069c8:	2300      	movs	r3, #0
 80069ca:	4640      	mov	r0, r8
 80069cc:	4649      	mov	r1, r9
 80069ce:	f7fa f8a5 	bl	8000b1c <__aeabi_dcmplt>
 80069d2:	b110      	cbz	r0, 80069da <_printf_float+0x86>
 80069d4:	232d      	movs	r3, #45	@ 0x2d
 80069d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069da:	4a91      	ldr	r2, [pc, #580]	@ (8006c20 <_printf_float+0x2cc>)
 80069dc:	4b91      	ldr	r3, [pc, #580]	@ (8006c24 <_printf_float+0x2d0>)
 80069de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80069e2:	bf8c      	ite	hi
 80069e4:	4690      	movhi	r8, r2
 80069e6:	4698      	movls	r8, r3
 80069e8:	2303      	movs	r3, #3
 80069ea:	6123      	str	r3, [r4, #16]
 80069ec:	f02b 0304 	bic.w	r3, fp, #4
 80069f0:	6023      	str	r3, [r4, #0]
 80069f2:	f04f 0900 	mov.w	r9, #0
 80069f6:	9700      	str	r7, [sp, #0]
 80069f8:	4633      	mov	r3, r6
 80069fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80069fc:	4621      	mov	r1, r4
 80069fe:	4628      	mov	r0, r5
 8006a00:	f000 f9d2 	bl	8006da8 <_printf_common>
 8006a04:	3001      	adds	r0, #1
 8006a06:	f040 808d 	bne.w	8006b24 <_printf_float+0x1d0>
 8006a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a0e:	b00d      	add	sp, #52	@ 0x34
 8006a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a14:	4642      	mov	r2, r8
 8006a16:	464b      	mov	r3, r9
 8006a18:	4640      	mov	r0, r8
 8006a1a:	4649      	mov	r1, r9
 8006a1c:	f7fa f8a6 	bl	8000b6c <__aeabi_dcmpun>
 8006a20:	b140      	cbz	r0, 8006a34 <_printf_float+0xe0>
 8006a22:	464b      	mov	r3, r9
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	bfbc      	itt	lt
 8006a28:	232d      	movlt	r3, #45	@ 0x2d
 8006a2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006a2e:	4a7e      	ldr	r2, [pc, #504]	@ (8006c28 <_printf_float+0x2d4>)
 8006a30:	4b7e      	ldr	r3, [pc, #504]	@ (8006c2c <_printf_float+0x2d8>)
 8006a32:	e7d4      	b.n	80069de <_printf_float+0x8a>
 8006a34:	6863      	ldr	r3, [r4, #4]
 8006a36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006a3a:	9206      	str	r2, [sp, #24]
 8006a3c:	1c5a      	adds	r2, r3, #1
 8006a3e:	d13b      	bne.n	8006ab8 <_printf_float+0x164>
 8006a40:	2306      	movs	r3, #6
 8006a42:	6063      	str	r3, [r4, #4]
 8006a44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6022      	str	r2, [r4, #0]
 8006a4c:	9303      	str	r3, [sp, #12]
 8006a4e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006a50:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006a54:	ab09      	add	r3, sp, #36	@ 0x24
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	6861      	ldr	r1, [r4, #4]
 8006a5a:	ec49 8b10 	vmov	d0, r8, r9
 8006a5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006a62:	4628      	mov	r0, r5
 8006a64:	f7ff fed6 	bl	8006814 <__cvt>
 8006a68:	9b06      	ldr	r3, [sp, #24]
 8006a6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a6c:	2b47      	cmp	r3, #71	@ 0x47
 8006a6e:	4680      	mov	r8, r0
 8006a70:	d129      	bne.n	8006ac6 <_printf_float+0x172>
 8006a72:	1cc8      	adds	r0, r1, #3
 8006a74:	db02      	blt.n	8006a7c <_printf_float+0x128>
 8006a76:	6863      	ldr	r3, [r4, #4]
 8006a78:	4299      	cmp	r1, r3
 8006a7a:	dd41      	ble.n	8006b00 <_printf_float+0x1ac>
 8006a7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006a80:	fa5f fa8a 	uxtb.w	sl, sl
 8006a84:	3901      	subs	r1, #1
 8006a86:	4652      	mov	r2, sl
 8006a88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006a8c:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a8e:	f7ff ff26 	bl	80068de <__exponent>
 8006a92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a94:	1813      	adds	r3, r2, r0
 8006a96:	2a01      	cmp	r2, #1
 8006a98:	4681      	mov	r9, r0
 8006a9a:	6123      	str	r3, [r4, #16]
 8006a9c:	dc02      	bgt.n	8006aa4 <_printf_float+0x150>
 8006a9e:	6822      	ldr	r2, [r4, #0]
 8006aa0:	07d2      	lsls	r2, r2, #31
 8006aa2:	d501      	bpl.n	8006aa8 <_printf_float+0x154>
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	6123      	str	r3, [r4, #16]
 8006aa8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d0a2      	beq.n	80069f6 <_printf_float+0xa2>
 8006ab0:	232d      	movs	r3, #45	@ 0x2d
 8006ab2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ab6:	e79e      	b.n	80069f6 <_printf_float+0xa2>
 8006ab8:	9a06      	ldr	r2, [sp, #24]
 8006aba:	2a47      	cmp	r2, #71	@ 0x47
 8006abc:	d1c2      	bne.n	8006a44 <_printf_float+0xf0>
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1c0      	bne.n	8006a44 <_printf_float+0xf0>
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e7bd      	b.n	8006a42 <_printf_float+0xee>
 8006ac6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006aca:	d9db      	bls.n	8006a84 <_printf_float+0x130>
 8006acc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006ad0:	d118      	bne.n	8006b04 <_printf_float+0x1b0>
 8006ad2:	2900      	cmp	r1, #0
 8006ad4:	6863      	ldr	r3, [r4, #4]
 8006ad6:	dd0b      	ble.n	8006af0 <_printf_float+0x19c>
 8006ad8:	6121      	str	r1, [r4, #16]
 8006ada:	b913      	cbnz	r3, 8006ae2 <_printf_float+0x18e>
 8006adc:	6822      	ldr	r2, [r4, #0]
 8006ade:	07d0      	lsls	r0, r2, #31
 8006ae0:	d502      	bpl.n	8006ae8 <_printf_float+0x194>
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	440b      	add	r3, r1
 8006ae6:	6123      	str	r3, [r4, #16]
 8006ae8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006aea:	f04f 0900 	mov.w	r9, #0
 8006aee:	e7db      	b.n	8006aa8 <_printf_float+0x154>
 8006af0:	b913      	cbnz	r3, 8006af8 <_printf_float+0x1a4>
 8006af2:	6822      	ldr	r2, [r4, #0]
 8006af4:	07d2      	lsls	r2, r2, #31
 8006af6:	d501      	bpl.n	8006afc <_printf_float+0x1a8>
 8006af8:	3302      	adds	r3, #2
 8006afa:	e7f4      	b.n	8006ae6 <_printf_float+0x192>
 8006afc:	2301      	movs	r3, #1
 8006afe:	e7f2      	b.n	8006ae6 <_printf_float+0x192>
 8006b00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b06:	4299      	cmp	r1, r3
 8006b08:	db05      	blt.n	8006b16 <_printf_float+0x1c2>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	6121      	str	r1, [r4, #16]
 8006b0e:	07d8      	lsls	r0, r3, #31
 8006b10:	d5ea      	bpl.n	8006ae8 <_printf_float+0x194>
 8006b12:	1c4b      	adds	r3, r1, #1
 8006b14:	e7e7      	b.n	8006ae6 <_printf_float+0x192>
 8006b16:	2900      	cmp	r1, #0
 8006b18:	bfd4      	ite	le
 8006b1a:	f1c1 0202 	rsble	r2, r1, #2
 8006b1e:	2201      	movgt	r2, #1
 8006b20:	4413      	add	r3, r2
 8006b22:	e7e0      	b.n	8006ae6 <_printf_float+0x192>
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	055a      	lsls	r2, r3, #21
 8006b28:	d407      	bmi.n	8006b3a <_printf_float+0x1e6>
 8006b2a:	6923      	ldr	r3, [r4, #16]
 8006b2c:	4642      	mov	r2, r8
 8006b2e:	4631      	mov	r1, r6
 8006b30:	4628      	mov	r0, r5
 8006b32:	47b8      	blx	r7
 8006b34:	3001      	adds	r0, #1
 8006b36:	d12b      	bne.n	8006b90 <_printf_float+0x23c>
 8006b38:	e767      	b.n	8006a0a <_printf_float+0xb6>
 8006b3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b3e:	f240 80dd 	bls.w	8006cfc <_printf_float+0x3a8>
 8006b42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b46:	2200      	movs	r2, #0
 8006b48:	2300      	movs	r3, #0
 8006b4a:	f7f9 ffdd 	bl	8000b08 <__aeabi_dcmpeq>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	d033      	beq.n	8006bba <_printf_float+0x266>
 8006b52:	4a37      	ldr	r2, [pc, #220]	@ (8006c30 <_printf_float+0x2dc>)
 8006b54:	2301      	movs	r3, #1
 8006b56:	4631      	mov	r1, r6
 8006b58:	4628      	mov	r0, r5
 8006b5a:	47b8      	blx	r7
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	f43f af54 	beq.w	8006a0a <_printf_float+0xb6>
 8006b62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006b66:	4543      	cmp	r3, r8
 8006b68:	db02      	blt.n	8006b70 <_printf_float+0x21c>
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	07d8      	lsls	r0, r3, #31
 8006b6e:	d50f      	bpl.n	8006b90 <_printf_float+0x23c>
 8006b70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b74:	4631      	mov	r1, r6
 8006b76:	4628      	mov	r0, r5
 8006b78:	47b8      	blx	r7
 8006b7a:	3001      	adds	r0, #1
 8006b7c:	f43f af45 	beq.w	8006a0a <_printf_float+0xb6>
 8006b80:	f04f 0900 	mov.w	r9, #0
 8006b84:	f108 38ff 	add.w	r8, r8, #4294967295
 8006b88:	f104 0a1a 	add.w	sl, r4, #26
 8006b8c:	45c8      	cmp	r8, r9
 8006b8e:	dc09      	bgt.n	8006ba4 <_printf_float+0x250>
 8006b90:	6823      	ldr	r3, [r4, #0]
 8006b92:	079b      	lsls	r3, r3, #30
 8006b94:	f100 8103 	bmi.w	8006d9e <_printf_float+0x44a>
 8006b98:	68e0      	ldr	r0, [r4, #12]
 8006b9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b9c:	4298      	cmp	r0, r3
 8006b9e:	bfb8      	it	lt
 8006ba0:	4618      	movlt	r0, r3
 8006ba2:	e734      	b.n	8006a0e <_printf_float+0xba>
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	4652      	mov	r2, sl
 8006ba8:	4631      	mov	r1, r6
 8006baa:	4628      	mov	r0, r5
 8006bac:	47b8      	blx	r7
 8006bae:	3001      	adds	r0, #1
 8006bb0:	f43f af2b 	beq.w	8006a0a <_printf_float+0xb6>
 8006bb4:	f109 0901 	add.w	r9, r9, #1
 8006bb8:	e7e8      	b.n	8006b8c <_printf_float+0x238>
 8006bba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	dc39      	bgt.n	8006c34 <_printf_float+0x2e0>
 8006bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8006c30 <_printf_float+0x2dc>)
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	4631      	mov	r1, r6
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	47b8      	blx	r7
 8006bca:	3001      	adds	r0, #1
 8006bcc:	f43f af1d 	beq.w	8006a0a <_printf_float+0xb6>
 8006bd0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006bd4:	ea59 0303 	orrs.w	r3, r9, r3
 8006bd8:	d102      	bne.n	8006be0 <_printf_float+0x28c>
 8006bda:	6823      	ldr	r3, [r4, #0]
 8006bdc:	07d9      	lsls	r1, r3, #31
 8006bde:	d5d7      	bpl.n	8006b90 <_printf_float+0x23c>
 8006be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	47b8      	blx	r7
 8006bea:	3001      	adds	r0, #1
 8006bec:	f43f af0d 	beq.w	8006a0a <_printf_float+0xb6>
 8006bf0:	f04f 0a00 	mov.w	sl, #0
 8006bf4:	f104 0b1a 	add.w	fp, r4, #26
 8006bf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bfa:	425b      	negs	r3, r3
 8006bfc:	4553      	cmp	r3, sl
 8006bfe:	dc01      	bgt.n	8006c04 <_printf_float+0x2b0>
 8006c00:	464b      	mov	r3, r9
 8006c02:	e793      	b.n	8006b2c <_printf_float+0x1d8>
 8006c04:	2301      	movs	r3, #1
 8006c06:	465a      	mov	r2, fp
 8006c08:	4631      	mov	r1, r6
 8006c0a:	4628      	mov	r0, r5
 8006c0c:	47b8      	blx	r7
 8006c0e:	3001      	adds	r0, #1
 8006c10:	f43f aefb 	beq.w	8006a0a <_printf_float+0xb6>
 8006c14:	f10a 0a01 	add.w	sl, sl, #1
 8006c18:	e7ee      	b.n	8006bf8 <_printf_float+0x2a4>
 8006c1a:	bf00      	nop
 8006c1c:	7fefffff 	.word	0x7fefffff
 8006c20:	0800a2c4 	.word	0x0800a2c4
 8006c24:	0800a2c0 	.word	0x0800a2c0
 8006c28:	0800a2cc 	.word	0x0800a2cc
 8006c2c:	0800a2c8 	.word	0x0800a2c8
 8006c30:	0800a2d0 	.word	0x0800a2d0
 8006c34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c3a:	4553      	cmp	r3, sl
 8006c3c:	bfa8      	it	ge
 8006c3e:	4653      	movge	r3, sl
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	4699      	mov	r9, r3
 8006c44:	dc36      	bgt.n	8006cb4 <_printf_float+0x360>
 8006c46:	f04f 0b00 	mov.w	fp, #0
 8006c4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c4e:	f104 021a 	add.w	r2, r4, #26
 8006c52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c54:	9306      	str	r3, [sp, #24]
 8006c56:	eba3 0309 	sub.w	r3, r3, r9
 8006c5a:	455b      	cmp	r3, fp
 8006c5c:	dc31      	bgt.n	8006cc2 <_printf_float+0x36e>
 8006c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c60:	459a      	cmp	sl, r3
 8006c62:	dc3a      	bgt.n	8006cda <_printf_float+0x386>
 8006c64:	6823      	ldr	r3, [r4, #0]
 8006c66:	07da      	lsls	r2, r3, #31
 8006c68:	d437      	bmi.n	8006cda <_printf_float+0x386>
 8006c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c6c:	ebaa 0903 	sub.w	r9, sl, r3
 8006c70:	9b06      	ldr	r3, [sp, #24]
 8006c72:	ebaa 0303 	sub.w	r3, sl, r3
 8006c76:	4599      	cmp	r9, r3
 8006c78:	bfa8      	it	ge
 8006c7a:	4699      	movge	r9, r3
 8006c7c:	f1b9 0f00 	cmp.w	r9, #0
 8006c80:	dc33      	bgt.n	8006cea <_printf_float+0x396>
 8006c82:	f04f 0800 	mov.w	r8, #0
 8006c86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c8a:	f104 0b1a 	add.w	fp, r4, #26
 8006c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c90:	ebaa 0303 	sub.w	r3, sl, r3
 8006c94:	eba3 0309 	sub.w	r3, r3, r9
 8006c98:	4543      	cmp	r3, r8
 8006c9a:	f77f af79 	ble.w	8006b90 <_printf_float+0x23c>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	465a      	mov	r2, fp
 8006ca2:	4631      	mov	r1, r6
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	47b8      	blx	r7
 8006ca8:	3001      	adds	r0, #1
 8006caa:	f43f aeae 	beq.w	8006a0a <_printf_float+0xb6>
 8006cae:	f108 0801 	add.w	r8, r8, #1
 8006cb2:	e7ec      	b.n	8006c8e <_printf_float+0x33a>
 8006cb4:	4642      	mov	r2, r8
 8006cb6:	4631      	mov	r1, r6
 8006cb8:	4628      	mov	r0, r5
 8006cba:	47b8      	blx	r7
 8006cbc:	3001      	adds	r0, #1
 8006cbe:	d1c2      	bne.n	8006c46 <_printf_float+0x2f2>
 8006cc0:	e6a3      	b.n	8006a0a <_printf_float+0xb6>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	4631      	mov	r1, r6
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	9206      	str	r2, [sp, #24]
 8006cca:	47b8      	blx	r7
 8006ccc:	3001      	adds	r0, #1
 8006cce:	f43f ae9c 	beq.w	8006a0a <_printf_float+0xb6>
 8006cd2:	9a06      	ldr	r2, [sp, #24]
 8006cd4:	f10b 0b01 	add.w	fp, fp, #1
 8006cd8:	e7bb      	b.n	8006c52 <_printf_float+0x2fe>
 8006cda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cde:	4631      	mov	r1, r6
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	47b8      	blx	r7
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d1c0      	bne.n	8006c6a <_printf_float+0x316>
 8006ce8:	e68f      	b.n	8006a0a <_printf_float+0xb6>
 8006cea:	9a06      	ldr	r2, [sp, #24]
 8006cec:	464b      	mov	r3, r9
 8006cee:	4442      	add	r2, r8
 8006cf0:	4631      	mov	r1, r6
 8006cf2:	4628      	mov	r0, r5
 8006cf4:	47b8      	blx	r7
 8006cf6:	3001      	adds	r0, #1
 8006cf8:	d1c3      	bne.n	8006c82 <_printf_float+0x32e>
 8006cfa:	e686      	b.n	8006a0a <_printf_float+0xb6>
 8006cfc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d00:	f1ba 0f01 	cmp.w	sl, #1
 8006d04:	dc01      	bgt.n	8006d0a <_printf_float+0x3b6>
 8006d06:	07db      	lsls	r3, r3, #31
 8006d08:	d536      	bpl.n	8006d78 <_printf_float+0x424>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	4642      	mov	r2, r8
 8006d0e:	4631      	mov	r1, r6
 8006d10:	4628      	mov	r0, r5
 8006d12:	47b8      	blx	r7
 8006d14:	3001      	adds	r0, #1
 8006d16:	f43f ae78 	beq.w	8006a0a <_printf_float+0xb6>
 8006d1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d1e:	4631      	mov	r1, r6
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b8      	blx	r7
 8006d24:	3001      	adds	r0, #1
 8006d26:	f43f ae70 	beq.w	8006a0a <_printf_float+0xb6>
 8006d2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d2e:	2200      	movs	r2, #0
 8006d30:	2300      	movs	r3, #0
 8006d32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d36:	f7f9 fee7 	bl	8000b08 <__aeabi_dcmpeq>
 8006d3a:	b9c0      	cbnz	r0, 8006d6e <_printf_float+0x41a>
 8006d3c:	4653      	mov	r3, sl
 8006d3e:	f108 0201 	add.w	r2, r8, #1
 8006d42:	4631      	mov	r1, r6
 8006d44:	4628      	mov	r0, r5
 8006d46:	47b8      	blx	r7
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d10c      	bne.n	8006d66 <_printf_float+0x412>
 8006d4c:	e65d      	b.n	8006a0a <_printf_float+0xb6>
 8006d4e:	2301      	movs	r3, #1
 8006d50:	465a      	mov	r2, fp
 8006d52:	4631      	mov	r1, r6
 8006d54:	4628      	mov	r0, r5
 8006d56:	47b8      	blx	r7
 8006d58:	3001      	adds	r0, #1
 8006d5a:	f43f ae56 	beq.w	8006a0a <_printf_float+0xb6>
 8006d5e:	f108 0801 	add.w	r8, r8, #1
 8006d62:	45d0      	cmp	r8, sl
 8006d64:	dbf3      	blt.n	8006d4e <_printf_float+0x3fa>
 8006d66:	464b      	mov	r3, r9
 8006d68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006d6c:	e6df      	b.n	8006b2e <_printf_float+0x1da>
 8006d6e:	f04f 0800 	mov.w	r8, #0
 8006d72:	f104 0b1a 	add.w	fp, r4, #26
 8006d76:	e7f4      	b.n	8006d62 <_printf_float+0x40e>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	4642      	mov	r2, r8
 8006d7c:	e7e1      	b.n	8006d42 <_printf_float+0x3ee>
 8006d7e:	2301      	movs	r3, #1
 8006d80:	464a      	mov	r2, r9
 8006d82:	4631      	mov	r1, r6
 8006d84:	4628      	mov	r0, r5
 8006d86:	47b8      	blx	r7
 8006d88:	3001      	adds	r0, #1
 8006d8a:	f43f ae3e 	beq.w	8006a0a <_printf_float+0xb6>
 8006d8e:	f108 0801 	add.w	r8, r8, #1
 8006d92:	68e3      	ldr	r3, [r4, #12]
 8006d94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d96:	1a5b      	subs	r3, r3, r1
 8006d98:	4543      	cmp	r3, r8
 8006d9a:	dcf0      	bgt.n	8006d7e <_printf_float+0x42a>
 8006d9c:	e6fc      	b.n	8006b98 <_printf_float+0x244>
 8006d9e:	f04f 0800 	mov.w	r8, #0
 8006da2:	f104 0919 	add.w	r9, r4, #25
 8006da6:	e7f4      	b.n	8006d92 <_printf_float+0x43e>

08006da8 <_printf_common>:
 8006da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dac:	4616      	mov	r6, r2
 8006dae:	4698      	mov	r8, r3
 8006db0:	688a      	ldr	r2, [r1, #8]
 8006db2:	690b      	ldr	r3, [r1, #16]
 8006db4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006db8:	4293      	cmp	r3, r2
 8006dba:	bfb8      	it	lt
 8006dbc:	4613      	movlt	r3, r2
 8006dbe:	6033      	str	r3, [r6, #0]
 8006dc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006dc4:	4607      	mov	r7, r0
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	b10a      	cbz	r2, 8006dce <_printf_common+0x26>
 8006dca:	3301      	adds	r3, #1
 8006dcc:	6033      	str	r3, [r6, #0]
 8006dce:	6823      	ldr	r3, [r4, #0]
 8006dd0:	0699      	lsls	r1, r3, #26
 8006dd2:	bf42      	ittt	mi
 8006dd4:	6833      	ldrmi	r3, [r6, #0]
 8006dd6:	3302      	addmi	r3, #2
 8006dd8:	6033      	strmi	r3, [r6, #0]
 8006dda:	6825      	ldr	r5, [r4, #0]
 8006ddc:	f015 0506 	ands.w	r5, r5, #6
 8006de0:	d106      	bne.n	8006df0 <_printf_common+0x48>
 8006de2:	f104 0a19 	add.w	sl, r4, #25
 8006de6:	68e3      	ldr	r3, [r4, #12]
 8006de8:	6832      	ldr	r2, [r6, #0]
 8006dea:	1a9b      	subs	r3, r3, r2
 8006dec:	42ab      	cmp	r3, r5
 8006dee:	dc26      	bgt.n	8006e3e <_printf_common+0x96>
 8006df0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006df4:	6822      	ldr	r2, [r4, #0]
 8006df6:	3b00      	subs	r3, #0
 8006df8:	bf18      	it	ne
 8006dfa:	2301      	movne	r3, #1
 8006dfc:	0692      	lsls	r2, r2, #26
 8006dfe:	d42b      	bmi.n	8006e58 <_printf_common+0xb0>
 8006e00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e04:	4641      	mov	r1, r8
 8006e06:	4638      	mov	r0, r7
 8006e08:	47c8      	blx	r9
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	d01e      	beq.n	8006e4c <_printf_common+0xa4>
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	6922      	ldr	r2, [r4, #16]
 8006e12:	f003 0306 	and.w	r3, r3, #6
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	bf02      	ittt	eq
 8006e1a:	68e5      	ldreq	r5, [r4, #12]
 8006e1c:	6833      	ldreq	r3, [r6, #0]
 8006e1e:	1aed      	subeq	r5, r5, r3
 8006e20:	68a3      	ldr	r3, [r4, #8]
 8006e22:	bf0c      	ite	eq
 8006e24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e28:	2500      	movne	r5, #0
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	bfc4      	itt	gt
 8006e2e:	1a9b      	subgt	r3, r3, r2
 8006e30:	18ed      	addgt	r5, r5, r3
 8006e32:	2600      	movs	r6, #0
 8006e34:	341a      	adds	r4, #26
 8006e36:	42b5      	cmp	r5, r6
 8006e38:	d11a      	bne.n	8006e70 <_printf_common+0xc8>
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	e008      	b.n	8006e50 <_printf_common+0xa8>
 8006e3e:	2301      	movs	r3, #1
 8006e40:	4652      	mov	r2, sl
 8006e42:	4641      	mov	r1, r8
 8006e44:	4638      	mov	r0, r7
 8006e46:	47c8      	blx	r9
 8006e48:	3001      	adds	r0, #1
 8006e4a:	d103      	bne.n	8006e54 <_printf_common+0xac>
 8006e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e54:	3501      	adds	r5, #1
 8006e56:	e7c6      	b.n	8006de6 <_printf_common+0x3e>
 8006e58:	18e1      	adds	r1, r4, r3
 8006e5a:	1c5a      	adds	r2, r3, #1
 8006e5c:	2030      	movs	r0, #48	@ 0x30
 8006e5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e62:	4422      	add	r2, r4
 8006e64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e6c:	3302      	adds	r3, #2
 8006e6e:	e7c7      	b.n	8006e00 <_printf_common+0x58>
 8006e70:	2301      	movs	r3, #1
 8006e72:	4622      	mov	r2, r4
 8006e74:	4641      	mov	r1, r8
 8006e76:	4638      	mov	r0, r7
 8006e78:	47c8      	blx	r9
 8006e7a:	3001      	adds	r0, #1
 8006e7c:	d0e6      	beq.n	8006e4c <_printf_common+0xa4>
 8006e7e:	3601      	adds	r6, #1
 8006e80:	e7d9      	b.n	8006e36 <_printf_common+0x8e>
	...

08006e84 <_printf_i>:
 8006e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e88:	7e0f      	ldrb	r7, [r1, #24]
 8006e8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e8c:	2f78      	cmp	r7, #120	@ 0x78
 8006e8e:	4691      	mov	r9, r2
 8006e90:	4680      	mov	r8, r0
 8006e92:	460c      	mov	r4, r1
 8006e94:	469a      	mov	sl, r3
 8006e96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e9a:	d807      	bhi.n	8006eac <_printf_i+0x28>
 8006e9c:	2f62      	cmp	r7, #98	@ 0x62
 8006e9e:	d80a      	bhi.n	8006eb6 <_printf_i+0x32>
 8006ea0:	2f00      	cmp	r7, #0
 8006ea2:	f000 80d1 	beq.w	8007048 <_printf_i+0x1c4>
 8006ea6:	2f58      	cmp	r7, #88	@ 0x58
 8006ea8:	f000 80b8 	beq.w	800701c <_printf_i+0x198>
 8006eac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006eb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006eb4:	e03a      	b.n	8006f2c <_printf_i+0xa8>
 8006eb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006eba:	2b15      	cmp	r3, #21
 8006ebc:	d8f6      	bhi.n	8006eac <_printf_i+0x28>
 8006ebe:	a101      	add	r1, pc, #4	@ (adr r1, 8006ec4 <_printf_i+0x40>)
 8006ec0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ec4:	08006f1d 	.word	0x08006f1d
 8006ec8:	08006f31 	.word	0x08006f31
 8006ecc:	08006ead 	.word	0x08006ead
 8006ed0:	08006ead 	.word	0x08006ead
 8006ed4:	08006ead 	.word	0x08006ead
 8006ed8:	08006ead 	.word	0x08006ead
 8006edc:	08006f31 	.word	0x08006f31
 8006ee0:	08006ead 	.word	0x08006ead
 8006ee4:	08006ead 	.word	0x08006ead
 8006ee8:	08006ead 	.word	0x08006ead
 8006eec:	08006ead 	.word	0x08006ead
 8006ef0:	0800702f 	.word	0x0800702f
 8006ef4:	08006f5b 	.word	0x08006f5b
 8006ef8:	08006fe9 	.word	0x08006fe9
 8006efc:	08006ead 	.word	0x08006ead
 8006f00:	08006ead 	.word	0x08006ead
 8006f04:	08007051 	.word	0x08007051
 8006f08:	08006ead 	.word	0x08006ead
 8006f0c:	08006f5b 	.word	0x08006f5b
 8006f10:	08006ead 	.word	0x08006ead
 8006f14:	08006ead 	.word	0x08006ead
 8006f18:	08006ff1 	.word	0x08006ff1
 8006f1c:	6833      	ldr	r3, [r6, #0]
 8006f1e:	1d1a      	adds	r2, r3, #4
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	6032      	str	r2, [r6, #0]
 8006f24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e09c      	b.n	800706a <_printf_i+0x1e6>
 8006f30:	6833      	ldr	r3, [r6, #0]
 8006f32:	6820      	ldr	r0, [r4, #0]
 8006f34:	1d19      	adds	r1, r3, #4
 8006f36:	6031      	str	r1, [r6, #0]
 8006f38:	0606      	lsls	r6, r0, #24
 8006f3a:	d501      	bpl.n	8006f40 <_printf_i+0xbc>
 8006f3c:	681d      	ldr	r5, [r3, #0]
 8006f3e:	e003      	b.n	8006f48 <_printf_i+0xc4>
 8006f40:	0645      	lsls	r5, r0, #25
 8006f42:	d5fb      	bpl.n	8006f3c <_printf_i+0xb8>
 8006f44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f48:	2d00      	cmp	r5, #0
 8006f4a:	da03      	bge.n	8006f54 <_printf_i+0xd0>
 8006f4c:	232d      	movs	r3, #45	@ 0x2d
 8006f4e:	426d      	negs	r5, r5
 8006f50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f54:	4858      	ldr	r0, [pc, #352]	@ (80070b8 <_printf_i+0x234>)
 8006f56:	230a      	movs	r3, #10
 8006f58:	e011      	b.n	8006f7e <_printf_i+0xfa>
 8006f5a:	6821      	ldr	r1, [r4, #0]
 8006f5c:	6833      	ldr	r3, [r6, #0]
 8006f5e:	0608      	lsls	r0, r1, #24
 8006f60:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f64:	d402      	bmi.n	8006f6c <_printf_i+0xe8>
 8006f66:	0649      	lsls	r1, r1, #25
 8006f68:	bf48      	it	mi
 8006f6a:	b2ad      	uxthmi	r5, r5
 8006f6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f6e:	4852      	ldr	r0, [pc, #328]	@ (80070b8 <_printf_i+0x234>)
 8006f70:	6033      	str	r3, [r6, #0]
 8006f72:	bf14      	ite	ne
 8006f74:	230a      	movne	r3, #10
 8006f76:	2308      	moveq	r3, #8
 8006f78:	2100      	movs	r1, #0
 8006f7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f7e:	6866      	ldr	r6, [r4, #4]
 8006f80:	60a6      	str	r6, [r4, #8]
 8006f82:	2e00      	cmp	r6, #0
 8006f84:	db05      	blt.n	8006f92 <_printf_i+0x10e>
 8006f86:	6821      	ldr	r1, [r4, #0]
 8006f88:	432e      	orrs	r6, r5
 8006f8a:	f021 0104 	bic.w	r1, r1, #4
 8006f8e:	6021      	str	r1, [r4, #0]
 8006f90:	d04b      	beq.n	800702a <_printf_i+0x1a6>
 8006f92:	4616      	mov	r6, r2
 8006f94:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f98:	fb03 5711 	mls	r7, r3, r1, r5
 8006f9c:	5dc7      	ldrb	r7, [r0, r7]
 8006f9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fa2:	462f      	mov	r7, r5
 8006fa4:	42bb      	cmp	r3, r7
 8006fa6:	460d      	mov	r5, r1
 8006fa8:	d9f4      	bls.n	8006f94 <_printf_i+0x110>
 8006faa:	2b08      	cmp	r3, #8
 8006fac:	d10b      	bne.n	8006fc6 <_printf_i+0x142>
 8006fae:	6823      	ldr	r3, [r4, #0]
 8006fb0:	07df      	lsls	r7, r3, #31
 8006fb2:	d508      	bpl.n	8006fc6 <_printf_i+0x142>
 8006fb4:	6923      	ldr	r3, [r4, #16]
 8006fb6:	6861      	ldr	r1, [r4, #4]
 8006fb8:	4299      	cmp	r1, r3
 8006fba:	bfde      	ittt	le
 8006fbc:	2330      	movle	r3, #48	@ 0x30
 8006fbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fc2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006fc6:	1b92      	subs	r2, r2, r6
 8006fc8:	6122      	str	r2, [r4, #16]
 8006fca:	f8cd a000 	str.w	sl, [sp]
 8006fce:	464b      	mov	r3, r9
 8006fd0:	aa03      	add	r2, sp, #12
 8006fd2:	4621      	mov	r1, r4
 8006fd4:	4640      	mov	r0, r8
 8006fd6:	f7ff fee7 	bl	8006da8 <_printf_common>
 8006fda:	3001      	adds	r0, #1
 8006fdc:	d14a      	bne.n	8007074 <_printf_i+0x1f0>
 8006fde:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe2:	b004      	add	sp, #16
 8006fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe8:	6823      	ldr	r3, [r4, #0]
 8006fea:	f043 0320 	orr.w	r3, r3, #32
 8006fee:	6023      	str	r3, [r4, #0]
 8006ff0:	4832      	ldr	r0, [pc, #200]	@ (80070bc <_printf_i+0x238>)
 8006ff2:	2778      	movs	r7, #120	@ 0x78
 8006ff4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	6831      	ldr	r1, [r6, #0]
 8006ffc:	061f      	lsls	r7, r3, #24
 8006ffe:	f851 5b04 	ldr.w	r5, [r1], #4
 8007002:	d402      	bmi.n	800700a <_printf_i+0x186>
 8007004:	065f      	lsls	r7, r3, #25
 8007006:	bf48      	it	mi
 8007008:	b2ad      	uxthmi	r5, r5
 800700a:	6031      	str	r1, [r6, #0]
 800700c:	07d9      	lsls	r1, r3, #31
 800700e:	bf44      	itt	mi
 8007010:	f043 0320 	orrmi.w	r3, r3, #32
 8007014:	6023      	strmi	r3, [r4, #0]
 8007016:	b11d      	cbz	r5, 8007020 <_printf_i+0x19c>
 8007018:	2310      	movs	r3, #16
 800701a:	e7ad      	b.n	8006f78 <_printf_i+0xf4>
 800701c:	4826      	ldr	r0, [pc, #152]	@ (80070b8 <_printf_i+0x234>)
 800701e:	e7e9      	b.n	8006ff4 <_printf_i+0x170>
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	f023 0320 	bic.w	r3, r3, #32
 8007026:	6023      	str	r3, [r4, #0]
 8007028:	e7f6      	b.n	8007018 <_printf_i+0x194>
 800702a:	4616      	mov	r6, r2
 800702c:	e7bd      	b.n	8006faa <_printf_i+0x126>
 800702e:	6833      	ldr	r3, [r6, #0]
 8007030:	6825      	ldr	r5, [r4, #0]
 8007032:	6961      	ldr	r1, [r4, #20]
 8007034:	1d18      	adds	r0, r3, #4
 8007036:	6030      	str	r0, [r6, #0]
 8007038:	062e      	lsls	r6, r5, #24
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	d501      	bpl.n	8007042 <_printf_i+0x1be>
 800703e:	6019      	str	r1, [r3, #0]
 8007040:	e002      	b.n	8007048 <_printf_i+0x1c4>
 8007042:	0668      	lsls	r0, r5, #25
 8007044:	d5fb      	bpl.n	800703e <_printf_i+0x1ba>
 8007046:	8019      	strh	r1, [r3, #0]
 8007048:	2300      	movs	r3, #0
 800704a:	6123      	str	r3, [r4, #16]
 800704c:	4616      	mov	r6, r2
 800704e:	e7bc      	b.n	8006fca <_printf_i+0x146>
 8007050:	6833      	ldr	r3, [r6, #0]
 8007052:	1d1a      	adds	r2, r3, #4
 8007054:	6032      	str	r2, [r6, #0]
 8007056:	681e      	ldr	r6, [r3, #0]
 8007058:	6862      	ldr	r2, [r4, #4]
 800705a:	2100      	movs	r1, #0
 800705c:	4630      	mov	r0, r6
 800705e:	f7f9 f8d7 	bl	8000210 <memchr>
 8007062:	b108      	cbz	r0, 8007068 <_printf_i+0x1e4>
 8007064:	1b80      	subs	r0, r0, r6
 8007066:	6060      	str	r0, [r4, #4]
 8007068:	6863      	ldr	r3, [r4, #4]
 800706a:	6123      	str	r3, [r4, #16]
 800706c:	2300      	movs	r3, #0
 800706e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007072:	e7aa      	b.n	8006fca <_printf_i+0x146>
 8007074:	6923      	ldr	r3, [r4, #16]
 8007076:	4632      	mov	r2, r6
 8007078:	4649      	mov	r1, r9
 800707a:	4640      	mov	r0, r8
 800707c:	47d0      	blx	sl
 800707e:	3001      	adds	r0, #1
 8007080:	d0ad      	beq.n	8006fde <_printf_i+0x15a>
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	079b      	lsls	r3, r3, #30
 8007086:	d413      	bmi.n	80070b0 <_printf_i+0x22c>
 8007088:	68e0      	ldr	r0, [r4, #12]
 800708a:	9b03      	ldr	r3, [sp, #12]
 800708c:	4298      	cmp	r0, r3
 800708e:	bfb8      	it	lt
 8007090:	4618      	movlt	r0, r3
 8007092:	e7a6      	b.n	8006fe2 <_printf_i+0x15e>
 8007094:	2301      	movs	r3, #1
 8007096:	4632      	mov	r2, r6
 8007098:	4649      	mov	r1, r9
 800709a:	4640      	mov	r0, r8
 800709c:	47d0      	blx	sl
 800709e:	3001      	adds	r0, #1
 80070a0:	d09d      	beq.n	8006fde <_printf_i+0x15a>
 80070a2:	3501      	adds	r5, #1
 80070a4:	68e3      	ldr	r3, [r4, #12]
 80070a6:	9903      	ldr	r1, [sp, #12]
 80070a8:	1a5b      	subs	r3, r3, r1
 80070aa:	42ab      	cmp	r3, r5
 80070ac:	dcf2      	bgt.n	8007094 <_printf_i+0x210>
 80070ae:	e7eb      	b.n	8007088 <_printf_i+0x204>
 80070b0:	2500      	movs	r5, #0
 80070b2:	f104 0619 	add.w	r6, r4, #25
 80070b6:	e7f5      	b.n	80070a4 <_printf_i+0x220>
 80070b8:	0800a2d2 	.word	0x0800a2d2
 80070bc:	0800a2e3 	.word	0x0800a2e3

080070c0 <std>:
 80070c0:	2300      	movs	r3, #0
 80070c2:	b510      	push	{r4, lr}
 80070c4:	4604      	mov	r4, r0
 80070c6:	e9c0 3300 	strd	r3, r3, [r0]
 80070ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070ce:	6083      	str	r3, [r0, #8]
 80070d0:	8181      	strh	r1, [r0, #12]
 80070d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80070d4:	81c2      	strh	r2, [r0, #14]
 80070d6:	6183      	str	r3, [r0, #24]
 80070d8:	4619      	mov	r1, r3
 80070da:	2208      	movs	r2, #8
 80070dc:	305c      	adds	r0, #92	@ 0x5c
 80070de:	f000 f906 	bl	80072ee <memset>
 80070e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007118 <std+0x58>)
 80070e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80070e6:	4b0d      	ldr	r3, [pc, #52]	@ (800711c <std+0x5c>)
 80070e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007120 <std+0x60>)
 80070ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007124 <std+0x64>)
 80070f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80070f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007128 <std+0x68>)
 80070f4:	6224      	str	r4, [r4, #32]
 80070f6:	429c      	cmp	r4, r3
 80070f8:	d006      	beq.n	8007108 <std+0x48>
 80070fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070fe:	4294      	cmp	r4, r2
 8007100:	d002      	beq.n	8007108 <std+0x48>
 8007102:	33d0      	adds	r3, #208	@ 0xd0
 8007104:	429c      	cmp	r4, r3
 8007106:	d105      	bne.n	8007114 <std+0x54>
 8007108:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800710c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007110:	f000 b96a 	b.w	80073e8 <__retarget_lock_init_recursive>
 8007114:	bd10      	pop	{r4, pc}
 8007116:	bf00      	nop
 8007118:	08007269 	.word	0x08007269
 800711c:	0800728b 	.word	0x0800728b
 8007120:	080072c3 	.word	0x080072c3
 8007124:	080072e7 	.word	0x080072e7
 8007128:	20000da4 	.word	0x20000da4

0800712c <stdio_exit_handler>:
 800712c:	4a02      	ldr	r2, [pc, #8]	@ (8007138 <stdio_exit_handler+0xc>)
 800712e:	4903      	ldr	r1, [pc, #12]	@ (800713c <stdio_exit_handler+0x10>)
 8007130:	4803      	ldr	r0, [pc, #12]	@ (8007140 <stdio_exit_handler+0x14>)
 8007132:	f000 b869 	b.w	8007208 <_fwalk_sglue>
 8007136:	bf00      	nop
 8007138:	20000010 	.word	0x20000010
 800713c:	08008d41 	.word	0x08008d41
 8007140:	20000020 	.word	0x20000020

08007144 <cleanup_stdio>:
 8007144:	6841      	ldr	r1, [r0, #4]
 8007146:	4b0c      	ldr	r3, [pc, #48]	@ (8007178 <cleanup_stdio+0x34>)
 8007148:	4299      	cmp	r1, r3
 800714a:	b510      	push	{r4, lr}
 800714c:	4604      	mov	r4, r0
 800714e:	d001      	beq.n	8007154 <cleanup_stdio+0x10>
 8007150:	f001 fdf6 	bl	8008d40 <_fflush_r>
 8007154:	68a1      	ldr	r1, [r4, #8]
 8007156:	4b09      	ldr	r3, [pc, #36]	@ (800717c <cleanup_stdio+0x38>)
 8007158:	4299      	cmp	r1, r3
 800715a:	d002      	beq.n	8007162 <cleanup_stdio+0x1e>
 800715c:	4620      	mov	r0, r4
 800715e:	f001 fdef 	bl	8008d40 <_fflush_r>
 8007162:	68e1      	ldr	r1, [r4, #12]
 8007164:	4b06      	ldr	r3, [pc, #24]	@ (8007180 <cleanup_stdio+0x3c>)
 8007166:	4299      	cmp	r1, r3
 8007168:	d004      	beq.n	8007174 <cleanup_stdio+0x30>
 800716a:	4620      	mov	r0, r4
 800716c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007170:	f001 bde6 	b.w	8008d40 <_fflush_r>
 8007174:	bd10      	pop	{r4, pc}
 8007176:	bf00      	nop
 8007178:	20000da4 	.word	0x20000da4
 800717c:	20000e0c 	.word	0x20000e0c
 8007180:	20000e74 	.word	0x20000e74

08007184 <global_stdio_init.part.0>:
 8007184:	b510      	push	{r4, lr}
 8007186:	4b0b      	ldr	r3, [pc, #44]	@ (80071b4 <global_stdio_init.part.0+0x30>)
 8007188:	4c0b      	ldr	r4, [pc, #44]	@ (80071b8 <global_stdio_init.part.0+0x34>)
 800718a:	4a0c      	ldr	r2, [pc, #48]	@ (80071bc <global_stdio_init.part.0+0x38>)
 800718c:	601a      	str	r2, [r3, #0]
 800718e:	4620      	mov	r0, r4
 8007190:	2200      	movs	r2, #0
 8007192:	2104      	movs	r1, #4
 8007194:	f7ff ff94 	bl	80070c0 <std>
 8007198:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800719c:	2201      	movs	r2, #1
 800719e:	2109      	movs	r1, #9
 80071a0:	f7ff ff8e 	bl	80070c0 <std>
 80071a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071a8:	2202      	movs	r2, #2
 80071aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071ae:	2112      	movs	r1, #18
 80071b0:	f7ff bf86 	b.w	80070c0 <std>
 80071b4:	20000edc 	.word	0x20000edc
 80071b8:	20000da4 	.word	0x20000da4
 80071bc:	0800712d 	.word	0x0800712d

080071c0 <__sfp_lock_acquire>:
 80071c0:	4801      	ldr	r0, [pc, #4]	@ (80071c8 <__sfp_lock_acquire+0x8>)
 80071c2:	f000 b912 	b.w	80073ea <__retarget_lock_acquire_recursive>
 80071c6:	bf00      	nop
 80071c8:	20000ee5 	.word	0x20000ee5

080071cc <__sfp_lock_release>:
 80071cc:	4801      	ldr	r0, [pc, #4]	@ (80071d4 <__sfp_lock_release+0x8>)
 80071ce:	f000 b90d 	b.w	80073ec <__retarget_lock_release_recursive>
 80071d2:	bf00      	nop
 80071d4:	20000ee5 	.word	0x20000ee5

080071d8 <__sinit>:
 80071d8:	b510      	push	{r4, lr}
 80071da:	4604      	mov	r4, r0
 80071dc:	f7ff fff0 	bl	80071c0 <__sfp_lock_acquire>
 80071e0:	6a23      	ldr	r3, [r4, #32]
 80071e2:	b11b      	cbz	r3, 80071ec <__sinit+0x14>
 80071e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e8:	f7ff bff0 	b.w	80071cc <__sfp_lock_release>
 80071ec:	4b04      	ldr	r3, [pc, #16]	@ (8007200 <__sinit+0x28>)
 80071ee:	6223      	str	r3, [r4, #32]
 80071f0:	4b04      	ldr	r3, [pc, #16]	@ (8007204 <__sinit+0x2c>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d1f5      	bne.n	80071e4 <__sinit+0xc>
 80071f8:	f7ff ffc4 	bl	8007184 <global_stdio_init.part.0>
 80071fc:	e7f2      	b.n	80071e4 <__sinit+0xc>
 80071fe:	bf00      	nop
 8007200:	08007145 	.word	0x08007145
 8007204:	20000edc 	.word	0x20000edc

08007208 <_fwalk_sglue>:
 8007208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800720c:	4607      	mov	r7, r0
 800720e:	4688      	mov	r8, r1
 8007210:	4614      	mov	r4, r2
 8007212:	2600      	movs	r6, #0
 8007214:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007218:	f1b9 0901 	subs.w	r9, r9, #1
 800721c:	d505      	bpl.n	800722a <_fwalk_sglue+0x22>
 800721e:	6824      	ldr	r4, [r4, #0]
 8007220:	2c00      	cmp	r4, #0
 8007222:	d1f7      	bne.n	8007214 <_fwalk_sglue+0xc>
 8007224:	4630      	mov	r0, r6
 8007226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800722a:	89ab      	ldrh	r3, [r5, #12]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d907      	bls.n	8007240 <_fwalk_sglue+0x38>
 8007230:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007234:	3301      	adds	r3, #1
 8007236:	d003      	beq.n	8007240 <_fwalk_sglue+0x38>
 8007238:	4629      	mov	r1, r5
 800723a:	4638      	mov	r0, r7
 800723c:	47c0      	blx	r8
 800723e:	4306      	orrs	r6, r0
 8007240:	3568      	adds	r5, #104	@ 0x68
 8007242:	e7e9      	b.n	8007218 <_fwalk_sglue+0x10>

08007244 <iprintf>:
 8007244:	b40f      	push	{r0, r1, r2, r3}
 8007246:	b507      	push	{r0, r1, r2, lr}
 8007248:	4906      	ldr	r1, [pc, #24]	@ (8007264 <iprintf+0x20>)
 800724a:	ab04      	add	r3, sp, #16
 800724c:	6808      	ldr	r0, [r1, #0]
 800724e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007252:	6881      	ldr	r1, [r0, #8]
 8007254:	9301      	str	r3, [sp, #4]
 8007256:	f001 fbd7 	bl	8008a08 <_vfiprintf_r>
 800725a:	b003      	add	sp, #12
 800725c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007260:	b004      	add	sp, #16
 8007262:	4770      	bx	lr
 8007264:	2000001c 	.word	0x2000001c

08007268 <__sread>:
 8007268:	b510      	push	{r4, lr}
 800726a:	460c      	mov	r4, r1
 800726c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007270:	f000 f86c 	bl	800734c <_read_r>
 8007274:	2800      	cmp	r0, #0
 8007276:	bfab      	itete	ge
 8007278:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800727a:	89a3      	ldrhlt	r3, [r4, #12]
 800727c:	181b      	addge	r3, r3, r0
 800727e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007282:	bfac      	ite	ge
 8007284:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007286:	81a3      	strhlt	r3, [r4, #12]
 8007288:	bd10      	pop	{r4, pc}

0800728a <__swrite>:
 800728a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800728e:	461f      	mov	r7, r3
 8007290:	898b      	ldrh	r3, [r1, #12]
 8007292:	05db      	lsls	r3, r3, #23
 8007294:	4605      	mov	r5, r0
 8007296:	460c      	mov	r4, r1
 8007298:	4616      	mov	r6, r2
 800729a:	d505      	bpl.n	80072a8 <__swrite+0x1e>
 800729c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072a0:	2302      	movs	r3, #2
 80072a2:	2200      	movs	r2, #0
 80072a4:	f000 f840 	bl	8007328 <_lseek_r>
 80072a8:	89a3      	ldrh	r3, [r4, #12]
 80072aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072b2:	81a3      	strh	r3, [r4, #12]
 80072b4:	4632      	mov	r2, r6
 80072b6:	463b      	mov	r3, r7
 80072b8:	4628      	mov	r0, r5
 80072ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072be:	f000 b857 	b.w	8007370 <_write_r>

080072c2 <__sseek>:
 80072c2:	b510      	push	{r4, lr}
 80072c4:	460c      	mov	r4, r1
 80072c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ca:	f000 f82d 	bl	8007328 <_lseek_r>
 80072ce:	1c43      	adds	r3, r0, #1
 80072d0:	89a3      	ldrh	r3, [r4, #12]
 80072d2:	bf15      	itete	ne
 80072d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80072d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80072da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80072de:	81a3      	strheq	r3, [r4, #12]
 80072e0:	bf18      	it	ne
 80072e2:	81a3      	strhne	r3, [r4, #12]
 80072e4:	bd10      	pop	{r4, pc}

080072e6 <__sclose>:
 80072e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ea:	f000 b80d 	b.w	8007308 <_close_r>

080072ee <memset>:
 80072ee:	4402      	add	r2, r0
 80072f0:	4603      	mov	r3, r0
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d100      	bne.n	80072f8 <memset+0xa>
 80072f6:	4770      	bx	lr
 80072f8:	f803 1b01 	strb.w	r1, [r3], #1
 80072fc:	e7f9      	b.n	80072f2 <memset+0x4>
	...

08007300 <_localeconv_r>:
 8007300:	4800      	ldr	r0, [pc, #0]	@ (8007304 <_localeconv_r+0x4>)
 8007302:	4770      	bx	lr
 8007304:	2000015c 	.word	0x2000015c

08007308 <_close_r>:
 8007308:	b538      	push	{r3, r4, r5, lr}
 800730a:	4d06      	ldr	r5, [pc, #24]	@ (8007324 <_close_r+0x1c>)
 800730c:	2300      	movs	r3, #0
 800730e:	4604      	mov	r4, r0
 8007310:	4608      	mov	r0, r1
 8007312:	602b      	str	r3, [r5, #0]
 8007314:	f7fa f9e5 	bl	80016e2 <_close>
 8007318:	1c43      	adds	r3, r0, #1
 800731a:	d102      	bne.n	8007322 <_close_r+0x1a>
 800731c:	682b      	ldr	r3, [r5, #0]
 800731e:	b103      	cbz	r3, 8007322 <_close_r+0x1a>
 8007320:	6023      	str	r3, [r4, #0]
 8007322:	bd38      	pop	{r3, r4, r5, pc}
 8007324:	20000ee0 	.word	0x20000ee0

08007328 <_lseek_r>:
 8007328:	b538      	push	{r3, r4, r5, lr}
 800732a:	4d07      	ldr	r5, [pc, #28]	@ (8007348 <_lseek_r+0x20>)
 800732c:	4604      	mov	r4, r0
 800732e:	4608      	mov	r0, r1
 8007330:	4611      	mov	r1, r2
 8007332:	2200      	movs	r2, #0
 8007334:	602a      	str	r2, [r5, #0]
 8007336:	461a      	mov	r2, r3
 8007338:	f7fa f9fa 	bl	8001730 <_lseek>
 800733c:	1c43      	adds	r3, r0, #1
 800733e:	d102      	bne.n	8007346 <_lseek_r+0x1e>
 8007340:	682b      	ldr	r3, [r5, #0]
 8007342:	b103      	cbz	r3, 8007346 <_lseek_r+0x1e>
 8007344:	6023      	str	r3, [r4, #0]
 8007346:	bd38      	pop	{r3, r4, r5, pc}
 8007348:	20000ee0 	.word	0x20000ee0

0800734c <_read_r>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4d07      	ldr	r5, [pc, #28]	@ (800736c <_read_r+0x20>)
 8007350:	4604      	mov	r4, r0
 8007352:	4608      	mov	r0, r1
 8007354:	4611      	mov	r1, r2
 8007356:	2200      	movs	r2, #0
 8007358:	602a      	str	r2, [r5, #0]
 800735a:	461a      	mov	r2, r3
 800735c:	f7fa f9a4 	bl	80016a8 <_read>
 8007360:	1c43      	adds	r3, r0, #1
 8007362:	d102      	bne.n	800736a <_read_r+0x1e>
 8007364:	682b      	ldr	r3, [r5, #0]
 8007366:	b103      	cbz	r3, 800736a <_read_r+0x1e>
 8007368:	6023      	str	r3, [r4, #0]
 800736a:	bd38      	pop	{r3, r4, r5, pc}
 800736c:	20000ee0 	.word	0x20000ee0

08007370 <_write_r>:
 8007370:	b538      	push	{r3, r4, r5, lr}
 8007372:	4d07      	ldr	r5, [pc, #28]	@ (8007390 <_write_r+0x20>)
 8007374:	4604      	mov	r4, r0
 8007376:	4608      	mov	r0, r1
 8007378:	4611      	mov	r1, r2
 800737a:	2200      	movs	r2, #0
 800737c:	602a      	str	r2, [r5, #0]
 800737e:	461a      	mov	r2, r3
 8007380:	f7f9 fe3f 	bl	8001002 <_write>
 8007384:	1c43      	adds	r3, r0, #1
 8007386:	d102      	bne.n	800738e <_write_r+0x1e>
 8007388:	682b      	ldr	r3, [r5, #0]
 800738a:	b103      	cbz	r3, 800738e <_write_r+0x1e>
 800738c:	6023      	str	r3, [r4, #0]
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	20000ee0 	.word	0x20000ee0

08007394 <__errno>:
 8007394:	4b01      	ldr	r3, [pc, #4]	@ (800739c <__errno+0x8>)
 8007396:	6818      	ldr	r0, [r3, #0]
 8007398:	4770      	bx	lr
 800739a:	bf00      	nop
 800739c:	2000001c 	.word	0x2000001c

080073a0 <__libc_init_array>:
 80073a0:	b570      	push	{r4, r5, r6, lr}
 80073a2:	4d0d      	ldr	r5, [pc, #52]	@ (80073d8 <__libc_init_array+0x38>)
 80073a4:	4c0d      	ldr	r4, [pc, #52]	@ (80073dc <__libc_init_array+0x3c>)
 80073a6:	1b64      	subs	r4, r4, r5
 80073a8:	10a4      	asrs	r4, r4, #2
 80073aa:	2600      	movs	r6, #0
 80073ac:	42a6      	cmp	r6, r4
 80073ae:	d109      	bne.n	80073c4 <__libc_init_array+0x24>
 80073b0:	4d0b      	ldr	r5, [pc, #44]	@ (80073e0 <__libc_init_array+0x40>)
 80073b2:	4c0c      	ldr	r4, [pc, #48]	@ (80073e4 <__libc_init_array+0x44>)
 80073b4:	f002 fe22 	bl	8009ffc <_init>
 80073b8:	1b64      	subs	r4, r4, r5
 80073ba:	10a4      	asrs	r4, r4, #2
 80073bc:	2600      	movs	r6, #0
 80073be:	42a6      	cmp	r6, r4
 80073c0:	d105      	bne.n	80073ce <__libc_init_array+0x2e>
 80073c2:	bd70      	pop	{r4, r5, r6, pc}
 80073c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80073c8:	4798      	blx	r3
 80073ca:	3601      	adds	r6, #1
 80073cc:	e7ee      	b.n	80073ac <__libc_init_array+0xc>
 80073ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80073d2:	4798      	blx	r3
 80073d4:	3601      	adds	r6, #1
 80073d6:	e7f2      	b.n	80073be <__libc_init_array+0x1e>
 80073d8:	0800a680 	.word	0x0800a680
 80073dc:	0800a680 	.word	0x0800a680
 80073e0:	0800a680 	.word	0x0800a680
 80073e4:	0800a684 	.word	0x0800a684

080073e8 <__retarget_lock_init_recursive>:
 80073e8:	4770      	bx	lr

080073ea <__retarget_lock_acquire_recursive>:
 80073ea:	4770      	bx	lr

080073ec <__retarget_lock_release_recursive>:
 80073ec:	4770      	bx	lr

080073ee <memcpy>:
 80073ee:	440a      	add	r2, r1
 80073f0:	4291      	cmp	r1, r2
 80073f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80073f6:	d100      	bne.n	80073fa <memcpy+0xc>
 80073f8:	4770      	bx	lr
 80073fa:	b510      	push	{r4, lr}
 80073fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007400:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007404:	4291      	cmp	r1, r2
 8007406:	d1f9      	bne.n	80073fc <memcpy+0xe>
 8007408:	bd10      	pop	{r4, pc}

0800740a <quorem>:
 800740a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800740e:	6903      	ldr	r3, [r0, #16]
 8007410:	690c      	ldr	r4, [r1, #16]
 8007412:	42a3      	cmp	r3, r4
 8007414:	4607      	mov	r7, r0
 8007416:	db7e      	blt.n	8007516 <quorem+0x10c>
 8007418:	3c01      	subs	r4, #1
 800741a:	f101 0814 	add.w	r8, r1, #20
 800741e:	00a3      	lsls	r3, r4, #2
 8007420:	f100 0514 	add.w	r5, r0, #20
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800742a:	9301      	str	r3, [sp, #4]
 800742c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007430:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007434:	3301      	adds	r3, #1
 8007436:	429a      	cmp	r2, r3
 8007438:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800743c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007440:	d32e      	bcc.n	80074a0 <quorem+0x96>
 8007442:	f04f 0a00 	mov.w	sl, #0
 8007446:	46c4      	mov	ip, r8
 8007448:	46ae      	mov	lr, r5
 800744a:	46d3      	mov	fp, sl
 800744c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007450:	b298      	uxth	r0, r3
 8007452:	fb06 a000 	mla	r0, r6, r0, sl
 8007456:	0c02      	lsrs	r2, r0, #16
 8007458:	0c1b      	lsrs	r3, r3, #16
 800745a:	fb06 2303 	mla	r3, r6, r3, r2
 800745e:	f8de 2000 	ldr.w	r2, [lr]
 8007462:	b280      	uxth	r0, r0
 8007464:	b292      	uxth	r2, r2
 8007466:	1a12      	subs	r2, r2, r0
 8007468:	445a      	add	r2, fp
 800746a:	f8de 0000 	ldr.w	r0, [lr]
 800746e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007472:	b29b      	uxth	r3, r3
 8007474:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007478:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800747c:	b292      	uxth	r2, r2
 800747e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007482:	45e1      	cmp	r9, ip
 8007484:	f84e 2b04 	str.w	r2, [lr], #4
 8007488:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800748c:	d2de      	bcs.n	800744c <quorem+0x42>
 800748e:	9b00      	ldr	r3, [sp, #0]
 8007490:	58eb      	ldr	r3, [r5, r3]
 8007492:	b92b      	cbnz	r3, 80074a0 <quorem+0x96>
 8007494:	9b01      	ldr	r3, [sp, #4]
 8007496:	3b04      	subs	r3, #4
 8007498:	429d      	cmp	r5, r3
 800749a:	461a      	mov	r2, r3
 800749c:	d32f      	bcc.n	80074fe <quorem+0xf4>
 800749e:	613c      	str	r4, [r7, #16]
 80074a0:	4638      	mov	r0, r7
 80074a2:	f001 f97f 	bl	80087a4 <__mcmp>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	db25      	blt.n	80074f6 <quorem+0xec>
 80074aa:	4629      	mov	r1, r5
 80074ac:	2000      	movs	r0, #0
 80074ae:	f858 2b04 	ldr.w	r2, [r8], #4
 80074b2:	f8d1 c000 	ldr.w	ip, [r1]
 80074b6:	fa1f fe82 	uxth.w	lr, r2
 80074ba:	fa1f f38c 	uxth.w	r3, ip
 80074be:	eba3 030e 	sub.w	r3, r3, lr
 80074c2:	4403      	add	r3, r0
 80074c4:	0c12      	lsrs	r2, r2, #16
 80074c6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80074ca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074d4:	45c1      	cmp	r9, r8
 80074d6:	f841 3b04 	str.w	r3, [r1], #4
 80074da:	ea4f 4022 	mov.w	r0, r2, asr #16
 80074de:	d2e6      	bcs.n	80074ae <quorem+0xa4>
 80074e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074e8:	b922      	cbnz	r2, 80074f4 <quorem+0xea>
 80074ea:	3b04      	subs	r3, #4
 80074ec:	429d      	cmp	r5, r3
 80074ee:	461a      	mov	r2, r3
 80074f0:	d30b      	bcc.n	800750a <quorem+0x100>
 80074f2:	613c      	str	r4, [r7, #16]
 80074f4:	3601      	adds	r6, #1
 80074f6:	4630      	mov	r0, r6
 80074f8:	b003      	add	sp, #12
 80074fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074fe:	6812      	ldr	r2, [r2, #0]
 8007500:	3b04      	subs	r3, #4
 8007502:	2a00      	cmp	r2, #0
 8007504:	d1cb      	bne.n	800749e <quorem+0x94>
 8007506:	3c01      	subs	r4, #1
 8007508:	e7c6      	b.n	8007498 <quorem+0x8e>
 800750a:	6812      	ldr	r2, [r2, #0]
 800750c:	3b04      	subs	r3, #4
 800750e:	2a00      	cmp	r2, #0
 8007510:	d1ef      	bne.n	80074f2 <quorem+0xe8>
 8007512:	3c01      	subs	r4, #1
 8007514:	e7ea      	b.n	80074ec <quorem+0xe2>
 8007516:	2000      	movs	r0, #0
 8007518:	e7ee      	b.n	80074f8 <quorem+0xee>
 800751a:	0000      	movs	r0, r0
 800751c:	0000      	movs	r0, r0
	...

08007520 <_dtoa_r>:
 8007520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007524:	69c7      	ldr	r7, [r0, #28]
 8007526:	b097      	sub	sp, #92	@ 0x5c
 8007528:	ed8d 0b04 	vstr	d0, [sp, #16]
 800752c:	ec55 4b10 	vmov	r4, r5, d0
 8007530:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007532:	9107      	str	r1, [sp, #28]
 8007534:	4681      	mov	r9, r0
 8007536:	920c      	str	r2, [sp, #48]	@ 0x30
 8007538:	9311      	str	r3, [sp, #68]	@ 0x44
 800753a:	b97f      	cbnz	r7, 800755c <_dtoa_r+0x3c>
 800753c:	2010      	movs	r0, #16
 800753e:	f000 fe09 	bl	8008154 <malloc>
 8007542:	4602      	mov	r2, r0
 8007544:	f8c9 001c 	str.w	r0, [r9, #28]
 8007548:	b920      	cbnz	r0, 8007554 <_dtoa_r+0x34>
 800754a:	4ba9      	ldr	r3, [pc, #676]	@ (80077f0 <_dtoa_r+0x2d0>)
 800754c:	21ef      	movs	r1, #239	@ 0xef
 800754e:	48a9      	ldr	r0, [pc, #676]	@ (80077f4 <_dtoa_r+0x2d4>)
 8007550:	f001 fcc2 	bl	8008ed8 <__assert_func>
 8007554:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007558:	6007      	str	r7, [r0, #0]
 800755a:	60c7      	str	r7, [r0, #12]
 800755c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007560:	6819      	ldr	r1, [r3, #0]
 8007562:	b159      	cbz	r1, 800757c <_dtoa_r+0x5c>
 8007564:	685a      	ldr	r2, [r3, #4]
 8007566:	604a      	str	r2, [r1, #4]
 8007568:	2301      	movs	r3, #1
 800756a:	4093      	lsls	r3, r2
 800756c:	608b      	str	r3, [r1, #8]
 800756e:	4648      	mov	r0, r9
 8007570:	f000 fee6 	bl	8008340 <_Bfree>
 8007574:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007578:	2200      	movs	r2, #0
 800757a:	601a      	str	r2, [r3, #0]
 800757c:	1e2b      	subs	r3, r5, #0
 800757e:	bfb9      	ittee	lt
 8007580:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007584:	9305      	strlt	r3, [sp, #20]
 8007586:	2300      	movge	r3, #0
 8007588:	6033      	strge	r3, [r6, #0]
 800758a:	9f05      	ldr	r7, [sp, #20]
 800758c:	4b9a      	ldr	r3, [pc, #616]	@ (80077f8 <_dtoa_r+0x2d8>)
 800758e:	bfbc      	itt	lt
 8007590:	2201      	movlt	r2, #1
 8007592:	6032      	strlt	r2, [r6, #0]
 8007594:	43bb      	bics	r3, r7
 8007596:	d112      	bne.n	80075be <_dtoa_r+0x9e>
 8007598:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800759a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800759e:	6013      	str	r3, [r2, #0]
 80075a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075a4:	4323      	orrs	r3, r4
 80075a6:	f000 855a 	beq.w	800805e <_dtoa_r+0xb3e>
 80075aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800780c <_dtoa_r+0x2ec>
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f000 855c 	beq.w	800806e <_dtoa_r+0xb4e>
 80075b6:	f10a 0303 	add.w	r3, sl, #3
 80075ba:	f000 bd56 	b.w	800806a <_dtoa_r+0xb4a>
 80075be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80075c2:	2200      	movs	r2, #0
 80075c4:	ec51 0b17 	vmov	r0, r1, d7
 80075c8:	2300      	movs	r3, #0
 80075ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80075ce:	f7f9 fa9b 	bl	8000b08 <__aeabi_dcmpeq>
 80075d2:	4680      	mov	r8, r0
 80075d4:	b158      	cbz	r0, 80075ee <_dtoa_r+0xce>
 80075d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80075d8:	2301      	movs	r3, #1
 80075da:	6013      	str	r3, [r2, #0]
 80075dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075de:	b113      	cbz	r3, 80075e6 <_dtoa_r+0xc6>
 80075e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80075e2:	4b86      	ldr	r3, [pc, #536]	@ (80077fc <_dtoa_r+0x2dc>)
 80075e4:	6013      	str	r3, [r2, #0]
 80075e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007810 <_dtoa_r+0x2f0>
 80075ea:	f000 bd40 	b.w	800806e <_dtoa_r+0xb4e>
 80075ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80075f2:	aa14      	add	r2, sp, #80	@ 0x50
 80075f4:	a915      	add	r1, sp, #84	@ 0x54
 80075f6:	4648      	mov	r0, r9
 80075f8:	f001 f984 	bl	8008904 <__d2b>
 80075fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007600:	9002      	str	r0, [sp, #8]
 8007602:	2e00      	cmp	r6, #0
 8007604:	d078      	beq.n	80076f8 <_dtoa_r+0x1d8>
 8007606:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007608:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800760c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007610:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007614:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007618:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800761c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007620:	4619      	mov	r1, r3
 8007622:	2200      	movs	r2, #0
 8007624:	4b76      	ldr	r3, [pc, #472]	@ (8007800 <_dtoa_r+0x2e0>)
 8007626:	f7f8 fe4f 	bl	80002c8 <__aeabi_dsub>
 800762a:	a36b      	add	r3, pc, #428	@ (adr r3, 80077d8 <_dtoa_r+0x2b8>)
 800762c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007630:	f7f9 f802 	bl	8000638 <__aeabi_dmul>
 8007634:	a36a      	add	r3, pc, #424	@ (adr r3, 80077e0 <_dtoa_r+0x2c0>)
 8007636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763a:	f7f8 fe47 	bl	80002cc <__adddf3>
 800763e:	4604      	mov	r4, r0
 8007640:	4630      	mov	r0, r6
 8007642:	460d      	mov	r5, r1
 8007644:	f7f8 ff8e 	bl	8000564 <__aeabi_i2d>
 8007648:	a367      	add	r3, pc, #412	@ (adr r3, 80077e8 <_dtoa_r+0x2c8>)
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	f7f8 fff3 	bl	8000638 <__aeabi_dmul>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	4620      	mov	r0, r4
 8007658:	4629      	mov	r1, r5
 800765a:	f7f8 fe37 	bl	80002cc <__adddf3>
 800765e:	4604      	mov	r4, r0
 8007660:	460d      	mov	r5, r1
 8007662:	f7f9 fa99 	bl	8000b98 <__aeabi_d2iz>
 8007666:	2200      	movs	r2, #0
 8007668:	4607      	mov	r7, r0
 800766a:	2300      	movs	r3, #0
 800766c:	4620      	mov	r0, r4
 800766e:	4629      	mov	r1, r5
 8007670:	f7f9 fa54 	bl	8000b1c <__aeabi_dcmplt>
 8007674:	b140      	cbz	r0, 8007688 <_dtoa_r+0x168>
 8007676:	4638      	mov	r0, r7
 8007678:	f7f8 ff74 	bl	8000564 <__aeabi_i2d>
 800767c:	4622      	mov	r2, r4
 800767e:	462b      	mov	r3, r5
 8007680:	f7f9 fa42 	bl	8000b08 <__aeabi_dcmpeq>
 8007684:	b900      	cbnz	r0, 8007688 <_dtoa_r+0x168>
 8007686:	3f01      	subs	r7, #1
 8007688:	2f16      	cmp	r7, #22
 800768a:	d852      	bhi.n	8007732 <_dtoa_r+0x212>
 800768c:	4b5d      	ldr	r3, [pc, #372]	@ (8007804 <_dtoa_r+0x2e4>)
 800768e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007696:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800769a:	f7f9 fa3f 	bl	8000b1c <__aeabi_dcmplt>
 800769e:	2800      	cmp	r0, #0
 80076a0:	d049      	beq.n	8007736 <_dtoa_r+0x216>
 80076a2:	3f01      	subs	r7, #1
 80076a4:	2300      	movs	r3, #0
 80076a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80076a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80076aa:	1b9b      	subs	r3, r3, r6
 80076ac:	1e5a      	subs	r2, r3, #1
 80076ae:	bf45      	ittet	mi
 80076b0:	f1c3 0301 	rsbmi	r3, r3, #1
 80076b4:	9300      	strmi	r3, [sp, #0]
 80076b6:	2300      	movpl	r3, #0
 80076b8:	2300      	movmi	r3, #0
 80076ba:	9206      	str	r2, [sp, #24]
 80076bc:	bf54      	ite	pl
 80076be:	9300      	strpl	r3, [sp, #0]
 80076c0:	9306      	strmi	r3, [sp, #24]
 80076c2:	2f00      	cmp	r7, #0
 80076c4:	db39      	blt.n	800773a <_dtoa_r+0x21a>
 80076c6:	9b06      	ldr	r3, [sp, #24]
 80076c8:	970d      	str	r7, [sp, #52]	@ 0x34
 80076ca:	443b      	add	r3, r7
 80076cc:	9306      	str	r3, [sp, #24]
 80076ce:	2300      	movs	r3, #0
 80076d0:	9308      	str	r3, [sp, #32]
 80076d2:	9b07      	ldr	r3, [sp, #28]
 80076d4:	2b09      	cmp	r3, #9
 80076d6:	d863      	bhi.n	80077a0 <_dtoa_r+0x280>
 80076d8:	2b05      	cmp	r3, #5
 80076da:	bfc4      	itt	gt
 80076dc:	3b04      	subgt	r3, #4
 80076de:	9307      	strgt	r3, [sp, #28]
 80076e0:	9b07      	ldr	r3, [sp, #28]
 80076e2:	f1a3 0302 	sub.w	r3, r3, #2
 80076e6:	bfcc      	ite	gt
 80076e8:	2400      	movgt	r4, #0
 80076ea:	2401      	movle	r4, #1
 80076ec:	2b03      	cmp	r3, #3
 80076ee:	d863      	bhi.n	80077b8 <_dtoa_r+0x298>
 80076f0:	e8df f003 	tbb	[pc, r3]
 80076f4:	2b375452 	.word	0x2b375452
 80076f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80076fc:	441e      	add	r6, r3
 80076fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007702:	2b20      	cmp	r3, #32
 8007704:	bfc1      	itttt	gt
 8007706:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800770a:	409f      	lslgt	r7, r3
 800770c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007710:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007714:	bfd6      	itet	le
 8007716:	f1c3 0320 	rsble	r3, r3, #32
 800771a:	ea47 0003 	orrgt.w	r0, r7, r3
 800771e:	fa04 f003 	lslle.w	r0, r4, r3
 8007722:	f7f8 ff0f 	bl	8000544 <__aeabi_ui2d>
 8007726:	2201      	movs	r2, #1
 8007728:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800772c:	3e01      	subs	r6, #1
 800772e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007730:	e776      	b.n	8007620 <_dtoa_r+0x100>
 8007732:	2301      	movs	r3, #1
 8007734:	e7b7      	b.n	80076a6 <_dtoa_r+0x186>
 8007736:	9010      	str	r0, [sp, #64]	@ 0x40
 8007738:	e7b6      	b.n	80076a8 <_dtoa_r+0x188>
 800773a:	9b00      	ldr	r3, [sp, #0]
 800773c:	1bdb      	subs	r3, r3, r7
 800773e:	9300      	str	r3, [sp, #0]
 8007740:	427b      	negs	r3, r7
 8007742:	9308      	str	r3, [sp, #32]
 8007744:	2300      	movs	r3, #0
 8007746:	930d      	str	r3, [sp, #52]	@ 0x34
 8007748:	e7c3      	b.n	80076d2 <_dtoa_r+0x1b2>
 800774a:	2301      	movs	r3, #1
 800774c:	9309      	str	r3, [sp, #36]	@ 0x24
 800774e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007750:	eb07 0b03 	add.w	fp, r7, r3
 8007754:	f10b 0301 	add.w	r3, fp, #1
 8007758:	2b01      	cmp	r3, #1
 800775a:	9303      	str	r3, [sp, #12]
 800775c:	bfb8      	it	lt
 800775e:	2301      	movlt	r3, #1
 8007760:	e006      	b.n	8007770 <_dtoa_r+0x250>
 8007762:	2301      	movs	r3, #1
 8007764:	9309      	str	r3, [sp, #36]	@ 0x24
 8007766:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007768:	2b00      	cmp	r3, #0
 800776a:	dd28      	ble.n	80077be <_dtoa_r+0x29e>
 800776c:	469b      	mov	fp, r3
 800776e:	9303      	str	r3, [sp, #12]
 8007770:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007774:	2100      	movs	r1, #0
 8007776:	2204      	movs	r2, #4
 8007778:	f102 0514 	add.w	r5, r2, #20
 800777c:	429d      	cmp	r5, r3
 800777e:	d926      	bls.n	80077ce <_dtoa_r+0x2ae>
 8007780:	6041      	str	r1, [r0, #4]
 8007782:	4648      	mov	r0, r9
 8007784:	f000 fd9c 	bl	80082c0 <_Balloc>
 8007788:	4682      	mov	sl, r0
 800778a:	2800      	cmp	r0, #0
 800778c:	d142      	bne.n	8007814 <_dtoa_r+0x2f4>
 800778e:	4b1e      	ldr	r3, [pc, #120]	@ (8007808 <_dtoa_r+0x2e8>)
 8007790:	4602      	mov	r2, r0
 8007792:	f240 11af 	movw	r1, #431	@ 0x1af
 8007796:	e6da      	b.n	800754e <_dtoa_r+0x2e>
 8007798:	2300      	movs	r3, #0
 800779a:	e7e3      	b.n	8007764 <_dtoa_r+0x244>
 800779c:	2300      	movs	r3, #0
 800779e:	e7d5      	b.n	800774c <_dtoa_r+0x22c>
 80077a0:	2401      	movs	r4, #1
 80077a2:	2300      	movs	r3, #0
 80077a4:	9307      	str	r3, [sp, #28]
 80077a6:	9409      	str	r4, [sp, #36]	@ 0x24
 80077a8:	f04f 3bff 	mov.w	fp, #4294967295
 80077ac:	2200      	movs	r2, #0
 80077ae:	f8cd b00c 	str.w	fp, [sp, #12]
 80077b2:	2312      	movs	r3, #18
 80077b4:	920c      	str	r2, [sp, #48]	@ 0x30
 80077b6:	e7db      	b.n	8007770 <_dtoa_r+0x250>
 80077b8:	2301      	movs	r3, #1
 80077ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80077bc:	e7f4      	b.n	80077a8 <_dtoa_r+0x288>
 80077be:	f04f 0b01 	mov.w	fp, #1
 80077c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80077c6:	465b      	mov	r3, fp
 80077c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80077cc:	e7d0      	b.n	8007770 <_dtoa_r+0x250>
 80077ce:	3101      	adds	r1, #1
 80077d0:	0052      	lsls	r2, r2, #1
 80077d2:	e7d1      	b.n	8007778 <_dtoa_r+0x258>
 80077d4:	f3af 8000 	nop.w
 80077d8:	636f4361 	.word	0x636f4361
 80077dc:	3fd287a7 	.word	0x3fd287a7
 80077e0:	8b60c8b3 	.word	0x8b60c8b3
 80077e4:	3fc68a28 	.word	0x3fc68a28
 80077e8:	509f79fb 	.word	0x509f79fb
 80077ec:	3fd34413 	.word	0x3fd34413
 80077f0:	0800a301 	.word	0x0800a301
 80077f4:	0800a318 	.word	0x0800a318
 80077f8:	7ff00000 	.word	0x7ff00000
 80077fc:	0800a2d1 	.word	0x0800a2d1
 8007800:	3ff80000 	.word	0x3ff80000
 8007804:	0800a468 	.word	0x0800a468
 8007808:	0800a370 	.word	0x0800a370
 800780c:	0800a2fd 	.word	0x0800a2fd
 8007810:	0800a2d0 	.word	0x0800a2d0
 8007814:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007818:	6018      	str	r0, [r3, #0]
 800781a:	9b03      	ldr	r3, [sp, #12]
 800781c:	2b0e      	cmp	r3, #14
 800781e:	f200 80a1 	bhi.w	8007964 <_dtoa_r+0x444>
 8007822:	2c00      	cmp	r4, #0
 8007824:	f000 809e 	beq.w	8007964 <_dtoa_r+0x444>
 8007828:	2f00      	cmp	r7, #0
 800782a:	dd33      	ble.n	8007894 <_dtoa_r+0x374>
 800782c:	4b9c      	ldr	r3, [pc, #624]	@ (8007aa0 <_dtoa_r+0x580>)
 800782e:	f007 020f 	and.w	r2, r7, #15
 8007832:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007836:	ed93 7b00 	vldr	d7, [r3]
 800783a:	05f8      	lsls	r0, r7, #23
 800783c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007840:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007844:	d516      	bpl.n	8007874 <_dtoa_r+0x354>
 8007846:	4b97      	ldr	r3, [pc, #604]	@ (8007aa4 <_dtoa_r+0x584>)
 8007848:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800784c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007850:	f7f9 f81c 	bl	800088c <__aeabi_ddiv>
 8007854:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007858:	f004 040f 	and.w	r4, r4, #15
 800785c:	2603      	movs	r6, #3
 800785e:	4d91      	ldr	r5, [pc, #580]	@ (8007aa4 <_dtoa_r+0x584>)
 8007860:	b954      	cbnz	r4, 8007878 <_dtoa_r+0x358>
 8007862:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007866:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800786a:	f7f9 f80f 	bl	800088c <__aeabi_ddiv>
 800786e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007872:	e028      	b.n	80078c6 <_dtoa_r+0x3a6>
 8007874:	2602      	movs	r6, #2
 8007876:	e7f2      	b.n	800785e <_dtoa_r+0x33e>
 8007878:	07e1      	lsls	r1, r4, #31
 800787a:	d508      	bpl.n	800788e <_dtoa_r+0x36e>
 800787c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007880:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007884:	f7f8 fed8 	bl	8000638 <__aeabi_dmul>
 8007888:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800788c:	3601      	adds	r6, #1
 800788e:	1064      	asrs	r4, r4, #1
 8007890:	3508      	adds	r5, #8
 8007892:	e7e5      	b.n	8007860 <_dtoa_r+0x340>
 8007894:	f000 80af 	beq.w	80079f6 <_dtoa_r+0x4d6>
 8007898:	427c      	negs	r4, r7
 800789a:	4b81      	ldr	r3, [pc, #516]	@ (8007aa0 <_dtoa_r+0x580>)
 800789c:	4d81      	ldr	r5, [pc, #516]	@ (8007aa4 <_dtoa_r+0x584>)
 800789e:	f004 020f 	and.w	r2, r4, #15
 80078a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80078ae:	f7f8 fec3 	bl	8000638 <__aeabi_dmul>
 80078b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078b6:	1124      	asrs	r4, r4, #4
 80078b8:	2300      	movs	r3, #0
 80078ba:	2602      	movs	r6, #2
 80078bc:	2c00      	cmp	r4, #0
 80078be:	f040 808f 	bne.w	80079e0 <_dtoa_r+0x4c0>
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d1d3      	bne.n	800786e <_dtoa_r+0x34e>
 80078c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80078c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f000 8094 	beq.w	80079fa <_dtoa_r+0x4da>
 80078d2:	4b75      	ldr	r3, [pc, #468]	@ (8007aa8 <_dtoa_r+0x588>)
 80078d4:	2200      	movs	r2, #0
 80078d6:	4620      	mov	r0, r4
 80078d8:	4629      	mov	r1, r5
 80078da:	f7f9 f91f 	bl	8000b1c <__aeabi_dcmplt>
 80078de:	2800      	cmp	r0, #0
 80078e0:	f000 808b 	beq.w	80079fa <_dtoa_r+0x4da>
 80078e4:	9b03      	ldr	r3, [sp, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f000 8087 	beq.w	80079fa <_dtoa_r+0x4da>
 80078ec:	f1bb 0f00 	cmp.w	fp, #0
 80078f0:	dd34      	ble.n	800795c <_dtoa_r+0x43c>
 80078f2:	4620      	mov	r0, r4
 80078f4:	4b6d      	ldr	r3, [pc, #436]	@ (8007aac <_dtoa_r+0x58c>)
 80078f6:	2200      	movs	r2, #0
 80078f8:	4629      	mov	r1, r5
 80078fa:	f7f8 fe9d 	bl	8000638 <__aeabi_dmul>
 80078fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007902:	f107 38ff 	add.w	r8, r7, #4294967295
 8007906:	3601      	adds	r6, #1
 8007908:	465c      	mov	r4, fp
 800790a:	4630      	mov	r0, r6
 800790c:	f7f8 fe2a 	bl	8000564 <__aeabi_i2d>
 8007910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007914:	f7f8 fe90 	bl	8000638 <__aeabi_dmul>
 8007918:	4b65      	ldr	r3, [pc, #404]	@ (8007ab0 <_dtoa_r+0x590>)
 800791a:	2200      	movs	r2, #0
 800791c:	f7f8 fcd6 	bl	80002cc <__adddf3>
 8007920:	4605      	mov	r5, r0
 8007922:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007926:	2c00      	cmp	r4, #0
 8007928:	d16a      	bne.n	8007a00 <_dtoa_r+0x4e0>
 800792a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800792e:	4b61      	ldr	r3, [pc, #388]	@ (8007ab4 <_dtoa_r+0x594>)
 8007930:	2200      	movs	r2, #0
 8007932:	f7f8 fcc9 	bl	80002c8 <__aeabi_dsub>
 8007936:	4602      	mov	r2, r0
 8007938:	460b      	mov	r3, r1
 800793a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800793e:	462a      	mov	r2, r5
 8007940:	4633      	mov	r3, r6
 8007942:	f7f9 f909 	bl	8000b58 <__aeabi_dcmpgt>
 8007946:	2800      	cmp	r0, #0
 8007948:	f040 8298 	bne.w	8007e7c <_dtoa_r+0x95c>
 800794c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007950:	462a      	mov	r2, r5
 8007952:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007956:	f7f9 f8e1 	bl	8000b1c <__aeabi_dcmplt>
 800795a:	bb38      	cbnz	r0, 80079ac <_dtoa_r+0x48c>
 800795c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007960:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007964:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007966:	2b00      	cmp	r3, #0
 8007968:	f2c0 8157 	blt.w	8007c1a <_dtoa_r+0x6fa>
 800796c:	2f0e      	cmp	r7, #14
 800796e:	f300 8154 	bgt.w	8007c1a <_dtoa_r+0x6fa>
 8007972:	4b4b      	ldr	r3, [pc, #300]	@ (8007aa0 <_dtoa_r+0x580>)
 8007974:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007978:	ed93 7b00 	vldr	d7, [r3]
 800797c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800797e:	2b00      	cmp	r3, #0
 8007980:	ed8d 7b00 	vstr	d7, [sp]
 8007984:	f280 80e5 	bge.w	8007b52 <_dtoa_r+0x632>
 8007988:	9b03      	ldr	r3, [sp, #12]
 800798a:	2b00      	cmp	r3, #0
 800798c:	f300 80e1 	bgt.w	8007b52 <_dtoa_r+0x632>
 8007990:	d10c      	bne.n	80079ac <_dtoa_r+0x48c>
 8007992:	4b48      	ldr	r3, [pc, #288]	@ (8007ab4 <_dtoa_r+0x594>)
 8007994:	2200      	movs	r2, #0
 8007996:	ec51 0b17 	vmov	r0, r1, d7
 800799a:	f7f8 fe4d 	bl	8000638 <__aeabi_dmul>
 800799e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079a2:	f7f9 f8cf 	bl	8000b44 <__aeabi_dcmpge>
 80079a6:	2800      	cmp	r0, #0
 80079a8:	f000 8266 	beq.w	8007e78 <_dtoa_r+0x958>
 80079ac:	2400      	movs	r4, #0
 80079ae:	4625      	mov	r5, r4
 80079b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079b2:	4656      	mov	r6, sl
 80079b4:	ea6f 0803 	mvn.w	r8, r3
 80079b8:	2700      	movs	r7, #0
 80079ba:	4621      	mov	r1, r4
 80079bc:	4648      	mov	r0, r9
 80079be:	f000 fcbf 	bl	8008340 <_Bfree>
 80079c2:	2d00      	cmp	r5, #0
 80079c4:	f000 80bd 	beq.w	8007b42 <_dtoa_r+0x622>
 80079c8:	b12f      	cbz	r7, 80079d6 <_dtoa_r+0x4b6>
 80079ca:	42af      	cmp	r7, r5
 80079cc:	d003      	beq.n	80079d6 <_dtoa_r+0x4b6>
 80079ce:	4639      	mov	r1, r7
 80079d0:	4648      	mov	r0, r9
 80079d2:	f000 fcb5 	bl	8008340 <_Bfree>
 80079d6:	4629      	mov	r1, r5
 80079d8:	4648      	mov	r0, r9
 80079da:	f000 fcb1 	bl	8008340 <_Bfree>
 80079de:	e0b0      	b.n	8007b42 <_dtoa_r+0x622>
 80079e0:	07e2      	lsls	r2, r4, #31
 80079e2:	d505      	bpl.n	80079f0 <_dtoa_r+0x4d0>
 80079e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079e8:	f7f8 fe26 	bl	8000638 <__aeabi_dmul>
 80079ec:	3601      	adds	r6, #1
 80079ee:	2301      	movs	r3, #1
 80079f0:	1064      	asrs	r4, r4, #1
 80079f2:	3508      	adds	r5, #8
 80079f4:	e762      	b.n	80078bc <_dtoa_r+0x39c>
 80079f6:	2602      	movs	r6, #2
 80079f8:	e765      	b.n	80078c6 <_dtoa_r+0x3a6>
 80079fa:	9c03      	ldr	r4, [sp, #12]
 80079fc:	46b8      	mov	r8, r7
 80079fe:	e784      	b.n	800790a <_dtoa_r+0x3ea>
 8007a00:	4b27      	ldr	r3, [pc, #156]	@ (8007aa0 <_dtoa_r+0x580>)
 8007a02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a0c:	4454      	add	r4, sl
 8007a0e:	2900      	cmp	r1, #0
 8007a10:	d054      	beq.n	8007abc <_dtoa_r+0x59c>
 8007a12:	4929      	ldr	r1, [pc, #164]	@ (8007ab8 <_dtoa_r+0x598>)
 8007a14:	2000      	movs	r0, #0
 8007a16:	f7f8 ff39 	bl	800088c <__aeabi_ddiv>
 8007a1a:	4633      	mov	r3, r6
 8007a1c:	462a      	mov	r2, r5
 8007a1e:	f7f8 fc53 	bl	80002c8 <__aeabi_dsub>
 8007a22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a26:	4656      	mov	r6, sl
 8007a28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a2c:	f7f9 f8b4 	bl	8000b98 <__aeabi_d2iz>
 8007a30:	4605      	mov	r5, r0
 8007a32:	f7f8 fd97 	bl	8000564 <__aeabi_i2d>
 8007a36:	4602      	mov	r2, r0
 8007a38:	460b      	mov	r3, r1
 8007a3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a3e:	f7f8 fc43 	bl	80002c8 <__aeabi_dsub>
 8007a42:	3530      	adds	r5, #48	@ 0x30
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a4c:	f806 5b01 	strb.w	r5, [r6], #1
 8007a50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a54:	f7f9 f862 	bl	8000b1c <__aeabi_dcmplt>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	d172      	bne.n	8007b42 <_dtoa_r+0x622>
 8007a5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a60:	4911      	ldr	r1, [pc, #68]	@ (8007aa8 <_dtoa_r+0x588>)
 8007a62:	2000      	movs	r0, #0
 8007a64:	f7f8 fc30 	bl	80002c8 <__aeabi_dsub>
 8007a68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a6c:	f7f9 f856 	bl	8000b1c <__aeabi_dcmplt>
 8007a70:	2800      	cmp	r0, #0
 8007a72:	f040 80b4 	bne.w	8007bde <_dtoa_r+0x6be>
 8007a76:	42a6      	cmp	r6, r4
 8007a78:	f43f af70 	beq.w	800795c <_dtoa_r+0x43c>
 8007a7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a80:	4b0a      	ldr	r3, [pc, #40]	@ (8007aac <_dtoa_r+0x58c>)
 8007a82:	2200      	movs	r2, #0
 8007a84:	f7f8 fdd8 	bl	8000638 <__aeabi_dmul>
 8007a88:	4b08      	ldr	r3, [pc, #32]	@ (8007aac <_dtoa_r+0x58c>)
 8007a8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a8e:	2200      	movs	r2, #0
 8007a90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a94:	f7f8 fdd0 	bl	8000638 <__aeabi_dmul>
 8007a98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a9c:	e7c4      	b.n	8007a28 <_dtoa_r+0x508>
 8007a9e:	bf00      	nop
 8007aa0:	0800a468 	.word	0x0800a468
 8007aa4:	0800a440 	.word	0x0800a440
 8007aa8:	3ff00000 	.word	0x3ff00000
 8007aac:	40240000 	.word	0x40240000
 8007ab0:	401c0000 	.word	0x401c0000
 8007ab4:	40140000 	.word	0x40140000
 8007ab8:	3fe00000 	.word	0x3fe00000
 8007abc:	4631      	mov	r1, r6
 8007abe:	4628      	mov	r0, r5
 8007ac0:	f7f8 fdba 	bl	8000638 <__aeabi_dmul>
 8007ac4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ac8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007aca:	4656      	mov	r6, sl
 8007acc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ad0:	f7f9 f862 	bl	8000b98 <__aeabi_d2iz>
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	f7f8 fd45 	bl	8000564 <__aeabi_i2d>
 8007ada:	4602      	mov	r2, r0
 8007adc:	460b      	mov	r3, r1
 8007ade:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ae2:	f7f8 fbf1 	bl	80002c8 <__aeabi_dsub>
 8007ae6:	3530      	adds	r5, #48	@ 0x30
 8007ae8:	f806 5b01 	strb.w	r5, [r6], #1
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	42a6      	cmp	r6, r4
 8007af2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007af6:	f04f 0200 	mov.w	r2, #0
 8007afa:	d124      	bne.n	8007b46 <_dtoa_r+0x626>
 8007afc:	4baf      	ldr	r3, [pc, #700]	@ (8007dbc <_dtoa_r+0x89c>)
 8007afe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007b02:	f7f8 fbe3 	bl	80002cc <__adddf3>
 8007b06:	4602      	mov	r2, r0
 8007b08:	460b      	mov	r3, r1
 8007b0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b0e:	f7f9 f823 	bl	8000b58 <__aeabi_dcmpgt>
 8007b12:	2800      	cmp	r0, #0
 8007b14:	d163      	bne.n	8007bde <_dtoa_r+0x6be>
 8007b16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b1a:	49a8      	ldr	r1, [pc, #672]	@ (8007dbc <_dtoa_r+0x89c>)
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	f7f8 fbd3 	bl	80002c8 <__aeabi_dsub>
 8007b22:	4602      	mov	r2, r0
 8007b24:	460b      	mov	r3, r1
 8007b26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b2a:	f7f8 fff7 	bl	8000b1c <__aeabi_dcmplt>
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	f43f af14 	beq.w	800795c <_dtoa_r+0x43c>
 8007b34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007b36:	1e73      	subs	r3, r6, #1
 8007b38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b3e:	2b30      	cmp	r3, #48	@ 0x30
 8007b40:	d0f8      	beq.n	8007b34 <_dtoa_r+0x614>
 8007b42:	4647      	mov	r7, r8
 8007b44:	e03b      	b.n	8007bbe <_dtoa_r+0x69e>
 8007b46:	4b9e      	ldr	r3, [pc, #632]	@ (8007dc0 <_dtoa_r+0x8a0>)
 8007b48:	f7f8 fd76 	bl	8000638 <__aeabi_dmul>
 8007b4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b50:	e7bc      	b.n	8007acc <_dtoa_r+0x5ac>
 8007b52:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007b56:	4656      	mov	r6, sl
 8007b58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	4629      	mov	r1, r5
 8007b60:	f7f8 fe94 	bl	800088c <__aeabi_ddiv>
 8007b64:	f7f9 f818 	bl	8000b98 <__aeabi_d2iz>
 8007b68:	4680      	mov	r8, r0
 8007b6a:	f7f8 fcfb 	bl	8000564 <__aeabi_i2d>
 8007b6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b72:	f7f8 fd61 	bl	8000638 <__aeabi_dmul>
 8007b76:	4602      	mov	r2, r0
 8007b78:	460b      	mov	r3, r1
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	4629      	mov	r1, r5
 8007b7e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b82:	f7f8 fba1 	bl	80002c8 <__aeabi_dsub>
 8007b86:	f806 4b01 	strb.w	r4, [r6], #1
 8007b8a:	9d03      	ldr	r5, [sp, #12]
 8007b8c:	eba6 040a 	sub.w	r4, r6, sl
 8007b90:	42a5      	cmp	r5, r4
 8007b92:	4602      	mov	r2, r0
 8007b94:	460b      	mov	r3, r1
 8007b96:	d133      	bne.n	8007c00 <_dtoa_r+0x6e0>
 8007b98:	f7f8 fb98 	bl	80002cc <__adddf3>
 8007b9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ba0:	4604      	mov	r4, r0
 8007ba2:	460d      	mov	r5, r1
 8007ba4:	f7f8 ffd8 	bl	8000b58 <__aeabi_dcmpgt>
 8007ba8:	b9c0      	cbnz	r0, 8007bdc <_dtoa_r+0x6bc>
 8007baa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bae:	4620      	mov	r0, r4
 8007bb0:	4629      	mov	r1, r5
 8007bb2:	f7f8 ffa9 	bl	8000b08 <__aeabi_dcmpeq>
 8007bb6:	b110      	cbz	r0, 8007bbe <_dtoa_r+0x69e>
 8007bb8:	f018 0f01 	tst.w	r8, #1
 8007bbc:	d10e      	bne.n	8007bdc <_dtoa_r+0x6bc>
 8007bbe:	9902      	ldr	r1, [sp, #8]
 8007bc0:	4648      	mov	r0, r9
 8007bc2:	f000 fbbd 	bl	8008340 <_Bfree>
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	7033      	strb	r3, [r6, #0]
 8007bca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007bcc:	3701      	adds	r7, #1
 8007bce:	601f      	str	r7, [r3, #0]
 8007bd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f000 824b 	beq.w	800806e <_dtoa_r+0xb4e>
 8007bd8:	601e      	str	r6, [r3, #0]
 8007bda:	e248      	b.n	800806e <_dtoa_r+0xb4e>
 8007bdc:	46b8      	mov	r8, r7
 8007bde:	4633      	mov	r3, r6
 8007be0:	461e      	mov	r6, r3
 8007be2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007be6:	2a39      	cmp	r2, #57	@ 0x39
 8007be8:	d106      	bne.n	8007bf8 <_dtoa_r+0x6d8>
 8007bea:	459a      	cmp	sl, r3
 8007bec:	d1f8      	bne.n	8007be0 <_dtoa_r+0x6c0>
 8007bee:	2230      	movs	r2, #48	@ 0x30
 8007bf0:	f108 0801 	add.w	r8, r8, #1
 8007bf4:	f88a 2000 	strb.w	r2, [sl]
 8007bf8:	781a      	ldrb	r2, [r3, #0]
 8007bfa:	3201      	adds	r2, #1
 8007bfc:	701a      	strb	r2, [r3, #0]
 8007bfe:	e7a0      	b.n	8007b42 <_dtoa_r+0x622>
 8007c00:	4b6f      	ldr	r3, [pc, #444]	@ (8007dc0 <_dtoa_r+0x8a0>)
 8007c02:	2200      	movs	r2, #0
 8007c04:	f7f8 fd18 	bl	8000638 <__aeabi_dmul>
 8007c08:	2200      	movs	r2, #0
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	4604      	mov	r4, r0
 8007c0e:	460d      	mov	r5, r1
 8007c10:	f7f8 ff7a 	bl	8000b08 <__aeabi_dcmpeq>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	d09f      	beq.n	8007b58 <_dtoa_r+0x638>
 8007c18:	e7d1      	b.n	8007bbe <_dtoa_r+0x69e>
 8007c1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c1c:	2a00      	cmp	r2, #0
 8007c1e:	f000 80ea 	beq.w	8007df6 <_dtoa_r+0x8d6>
 8007c22:	9a07      	ldr	r2, [sp, #28]
 8007c24:	2a01      	cmp	r2, #1
 8007c26:	f300 80cd 	bgt.w	8007dc4 <_dtoa_r+0x8a4>
 8007c2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007c2c:	2a00      	cmp	r2, #0
 8007c2e:	f000 80c1 	beq.w	8007db4 <_dtoa_r+0x894>
 8007c32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007c36:	9c08      	ldr	r4, [sp, #32]
 8007c38:	9e00      	ldr	r6, [sp, #0]
 8007c3a:	9a00      	ldr	r2, [sp, #0]
 8007c3c:	441a      	add	r2, r3
 8007c3e:	9200      	str	r2, [sp, #0]
 8007c40:	9a06      	ldr	r2, [sp, #24]
 8007c42:	2101      	movs	r1, #1
 8007c44:	441a      	add	r2, r3
 8007c46:	4648      	mov	r0, r9
 8007c48:	9206      	str	r2, [sp, #24]
 8007c4a:	f000 fc2d 	bl	80084a8 <__i2b>
 8007c4e:	4605      	mov	r5, r0
 8007c50:	b166      	cbz	r6, 8007c6c <_dtoa_r+0x74c>
 8007c52:	9b06      	ldr	r3, [sp, #24]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	dd09      	ble.n	8007c6c <_dtoa_r+0x74c>
 8007c58:	42b3      	cmp	r3, r6
 8007c5a:	9a00      	ldr	r2, [sp, #0]
 8007c5c:	bfa8      	it	ge
 8007c5e:	4633      	movge	r3, r6
 8007c60:	1ad2      	subs	r2, r2, r3
 8007c62:	9200      	str	r2, [sp, #0]
 8007c64:	9a06      	ldr	r2, [sp, #24]
 8007c66:	1af6      	subs	r6, r6, r3
 8007c68:	1ad3      	subs	r3, r2, r3
 8007c6a:	9306      	str	r3, [sp, #24]
 8007c6c:	9b08      	ldr	r3, [sp, #32]
 8007c6e:	b30b      	cbz	r3, 8007cb4 <_dtoa_r+0x794>
 8007c70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f000 80c6 	beq.w	8007e04 <_dtoa_r+0x8e4>
 8007c78:	2c00      	cmp	r4, #0
 8007c7a:	f000 80c0 	beq.w	8007dfe <_dtoa_r+0x8de>
 8007c7e:	4629      	mov	r1, r5
 8007c80:	4622      	mov	r2, r4
 8007c82:	4648      	mov	r0, r9
 8007c84:	f000 fcc8 	bl	8008618 <__pow5mult>
 8007c88:	9a02      	ldr	r2, [sp, #8]
 8007c8a:	4601      	mov	r1, r0
 8007c8c:	4605      	mov	r5, r0
 8007c8e:	4648      	mov	r0, r9
 8007c90:	f000 fc20 	bl	80084d4 <__multiply>
 8007c94:	9902      	ldr	r1, [sp, #8]
 8007c96:	4680      	mov	r8, r0
 8007c98:	4648      	mov	r0, r9
 8007c9a:	f000 fb51 	bl	8008340 <_Bfree>
 8007c9e:	9b08      	ldr	r3, [sp, #32]
 8007ca0:	1b1b      	subs	r3, r3, r4
 8007ca2:	9308      	str	r3, [sp, #32]
 8007ca4:	f000 80b1 	beq.w	8007e0a <_dtoa_r+0x8ea>
 8007ca8:	9a08      	ldr	r2, [sp, #32]
 8007caa:	4641      	mov	r1, r8
 8007cac:	4648      	mov	r0, r9
 8007cae:	f000 fcb3 	bl	8008618 <__pow5mult>
 8007cb2:	9002      	str	r0, [sp, #8]
 8007cb4:	2101      	movs	r1, #1
 8007cb6:	4648      	mov	r0, r9
 8007cb8:	f000 fbf6 	bl	80084a8 <__i2b>
 8007cbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cbe:	4604      	mov	r4, r0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f000 81d8 	beq.w	8008076 <_dtoa_r+0xb56>
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	4601      	mov	r1, r0
 8007cca:	4648      	mov	r0, r9
 8007ccc:	f000 fca4 	bl	8008618 <__pow5mult>
 8007cd0:	9b07      	ldr	r3, [sp, #28]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	4604      	mov	r4, r0
 8007cd6:	f300 809f 	bgt.w	8007e18 <_dtoa_r+0x8f8>
 8007cda:	9b04      	ldr	r3, [sp, #16]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	f040 8097 	bne.w	8007e10 <_dtoa_r+0x8f0>
 8007ce2:	9b05      	ldr	r3, [sp, #20]
 8007ce4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f040 8093 	bne.w	8007e14 <_dtoa_r+0x8f4>
 8007cee:	9b05      	ldr	r3, [sp, #20]
 8007cf0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007cf4:	0d1b      	lsrs	r3, r3, #20
 8007cf6:	051b      	lsls	r3, r3, #20
 8007cf8:	b133      	cbz	r3, 8007d08 <_dtoa_r+0x7e8>
 8007cfa:	9b00      	ldr	r3, [sp, #0]
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	9b06      	ldr	r3, [sp, #24]
 8007d02:	3301      	adds	r3, #1
 8007d04:	9306      	str	r3, [sp, #24]
 8007d06:	2301      	movs	r3, #1
 8007d08:	9308      	str	r3, [sp, #32]
 8007d0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 81b8 	beq.w	8008082 <_dtoa_r+0xb62>
 8007d12:	6923      	ldr	r3, [r4, #16]
 8007d14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d18:	6918      	ldr	r0, [r3, #16]
 8007d1a:	f000 fb79 	bl	8008410 <__hi0bits>
 8007d1e:	f1c0 0020 	rsb	r0, r0, #32
 8007d22:	9b06      	ldr	r3, [sp, #24]
 8007d24:	4418      	add	r0, r3
 8007d26:	f010 001f 	ands.w	r0, r0, #31
 8007d2a:	f000 8082 	beq.w	8007e32 <_dtoa_r+0x912>
 8007d2e:	f1c0 0320 	rsb	r3, r0, #32
 8007d32:	2b04      	cmp	r3, #4
 8007d34:	dd73      	ble.n	8007e1e <_dtoa_r+0x8fe>
 8007d36:	9b00      	ldr	r3, [sp, #0]
 8007d38:	f1c0 001c 	rsb	r0, r0, #28
 8007d3c:	4403      	add	r3, r0
 8007d3e:	9300      	str	r3, [sp, #0]
 8007d40:	9b06      	ldr	r3, [sp, #24]
 8007d42:	4403      	add	r3, r0
 8007d44:	4406      	add	r6, r0
 8007d46:	9306      	str	r3, [sp, #24]
 8007d48:	9b00      	ldr	r3, [sp, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	dd05      	ble.n	8007d5a <_dtoa_r+0x83a>
 8007d4e:	9902      	ldr	r1, [sp, #8]
 8007d50:	461a      	mov	r2, r3
 8007d52:	4648      	mov	r0, r9
 8007d54:	f000 fcba 	bl	80086cc <__lshift>
 8007d58:	9002      	str	r0, [sp, #8]
 8007d5a:	9b06      	ldr	r3, [sp, #24]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	dd05      	ble.n	8007d6c <_dtoa_r+0x84c>
 8007d60:	4621      	mov	r1, r4
 8007d62:	461a      	mov	r2, r3
 8007d64:	4648      	mov	r0, r9
 8007d66:	f000 fcb1 	bl	80086cc <__lshift>
 8007d6a:	4604      	mov	r4, r0
 8007d6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d061      	beq.n	8007e36 <_dtoa_r+0x916>
 8007d72:	9802      	ldr	r0, [sp, #8]
 8007d74:	4621      	mov	r1, r4
 8007d76:	f000 fd15 	bl	80087a4 <__mcmp>
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	da5b      	bge.n	8007e36 <_dtoa_r+0x916>
 8007d7e:	2300      	movs	r3, #0
 8007d80:	9902      	ldr	r1, [sp, #8]
 8007d82:	220a      	movs	r2, #10
 8007d84:	4648      	mov	r0, r9
 8007d86:	f000 fafd 	bl	8008384 <__multadd>
 8007d8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d8c:	9002      	str	r0, [sp, #8]
 8007d8e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	f000 8177 	beq.w	8008086 <_dtoa_r+0xb66>
 8007d98:	4629      	mov	r1, r5
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	220a      	movs	r2, #10
 8007d9e:	4648      	mov	r0, r9
 8007da0:	f000 faf0 	bl	8008384 <__multadd>
 8007da4:	f1bb 0f00 	cmp.w	fp, #0
 8007da8:	4605      	mov	r5, r0
 8007daa:	dc6f      	bgt.n	8007e8c <_dtoa_r+0x96c>
 8007dac:	9b07      	ldr	r3, [sp, #28]
 8007dae:	2b02      	cmp	r3, #2
 8007db0:	dc49      	bgt.n	8007e46 <_dtoa_r+0x926>
 8007db2:	e06b      	b.n	8007e8c <_dtoa_r+0x96c>
 8007db4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007db6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007dba:	e73c      	b.n	8007c36 <_dtoa_r+0x716>
 8007dbc:	3fe00000 	.word	0x3fe00000
 8007dc0:	40240000 	.word	0x40240000
 8007dc4:	9b03      	ldr	r3, [sp, #12]
 8007dc6:	1e5c      	subs	r4, r3, #1
 8007dc8:	9b08      	ldr	r3, [sp, #32]
 8007dca:	42a3      	cmp	r3, r4
 8007dcc:	db09      	blt.n	8007de2 <_dtoa_r+0x8c2>
 8007dce:	1b1c      	subs	r4, r3, r4
 8007dd0:	9b03      	ldr	r3, [sp, #12]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f6bf af30 	bge.w	8007c38 <_dtoa_r+0x718>
 8007dd8:	9b00      	ldr	r3, [sp, #0]
 8007dda:	9a03      	ldr	r2, [sp, #12]
 8007ddc:	1a9e      	subs	r6, r3, r2
 8007dde:	2300      	movs	r3, #0
 8007de0:	e72b      	b.n	8007c3a <_dtoa_r+0x71a>
 8007de2:	9b08      	ldr	r3, [sp, #32]
 8007de4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007de6:	9408      	str	r4, [sp, #32]
 8007de8:	1ae3      	subs	r3, r4, r3
 8007dea:	441a      	add	r2, r3
 8007dec:	9e00      	ldr	r6, [sp, #0]
 8007dee:	9b03      	ldr	r3, [sp, #12]
 8007df0:	920d      	str	r2, [sp, #52]	@ 0x34
 8007df2:	2400      	movs	r4, #0
 8007df4:	e721      	b.n	8007c3a <_dtoa_r+0x71a>
 8007df6:	9c08      	ldr	r4, [sp, #32]
 8007df8:	9e00      	ldr	r6, [sp, #0]
 8007dfa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007dfc:	e728      	b.n	8007c50 <_dtoa_r+0x730>
 8007dfe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007e02:	e751      	b.n	8007ca8 <_dtoa_r+0x788>
 8007e04:	9a08      	ldr	r2, [sp, #32]
 8007e06:	9902      	ldr	r1, [sp, #8]
 8007e08:	e750      	b.n	8007cac <_dtoa_r+0x78c>
 8007e0a:	f8cd 8008 	str.w	r8, [sp, #8]
 8007e0e:	e751      	b.n	8007cb4 <_dtoa_r+0x794>
 8007e10:	2300      	movs	r3, #0
 8007e12:	e779      	b.n	8007d08 <_dtoa_r+0x7e8>
 8007e14:	9b04      	ldr	r3, [sp, #16]
 8007e16:	e777      	b.n	8007d08 <_dtoa_r+0x7e8>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	9308      	str	r3, [sp, #32]
 8007e1c:	e779      	b.n	8007d12 <_dtoa_r+0x7f2>
 8007e1e:	d093      	beq.n	8007d48 <_dtoa_r+0x828>
 8007e20:	9a00      	ldr	r2, [sp, #0]
 8007e22:	331c      	adds	r3, #28
 8007e24:	441a      	add	r2, r3
 8007e26:	9200      	str	r2, [sp, #0]
 8007e28:	9a06      	ldr	r2, [sp, #24]
 8007e2a:	441a      	add	r2, r3
 8007e2c:	441e      	add	r6, r3
 8007e2e:	9206      	str	r2, [sp, #24]
 8007e30:	e78a      	b.n	8007d48 <_dtoa_r+0x828>
 8007e32:	4603      	mov	r3, r0
 8007e34:	e7f4      	b.n	8007e20 <_dtoa_r+0x900>
 8007e36:	9b03      	ldr	r3, [sp, #12]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	46b8      	mov	r8, r7
 8007e3c:	dc20      	bgt.n	8007e80 <_dtoa_r+0x960>
 8007e3e:	469b      	mov	fp, r3
 8007e40:	9b07      	ldr	r3, [sp, #28]
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	dd1e      	ble.n	8007e84 <_dtoa_r+0x964>
 8007e46:	f1bb 0f00 	cmp.w	fp, #0
 8007e4a:	f47f adb1 	bne.w	80079b0 <_dtoa_r+0x490>
 8007e4e:	4621      	mov	r1, r4
 8007e50:	465b      	mov	r3, fp
 8007e52:	2205      	movs	r2, #5
 8007e54:	4648      	mov	r0, r9
 8007e56:	f000 fa95 	bl	8008384 <__multadd>
 8007e5a:	4601      	mov	r1, r0
 8007e5c:	4604      	mov	r4, r0
 8007e5e:	9802      	ldr	r0, [sp, #8]
 8007e60:	f000 fca0 	bl	80087a4 <__mcmp>
 8007e64:	2800      	cmp	r0, #0
 8007e66:	f77f ada3 	ble.w	80079b0 <_dtoa_r+0x490>
 8007e6a:	4656      	mov	r6, sl
 8007e6c:	2331      	movs	r3, #49	@ 0x31
 8007e6e:	f806 3b01 	strb.w	r3, [r6], #1
 8007e72:	f108 0801 	add.w	r8, r8, #1
 8007e76:	e59f      	b.n	80079b8 <_dtoa_r+0x498>
 8007e78:	9c03      	ldr	r4, [sp, #12]
 8007e7a:	46b8      	mov	r8, r7
 8007e7c:	4625      	mov	r5, r4
 8007e7e:	e7f4      	b.n	8007e6a <_dtoa_r+0x94a>
 8007e80:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007e84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	f000 8101 	beq.w	800808e <_dtoa_r+0xb6e>
 8007e8c:	2e00      	cmp	r6, #0
 8007e8e:	dd05      	ble.n	8007e9c <_dtoa_r+0x97c>
 8007e90:	4629      	mov	r1, r5
 8007e92:	4632      	mov	r2, r6
 8007e94:	4648      	mov	r0, r9
 8007e96:	f000 fc19 	bl	80086cc <__lshift>
 8007e9a:	4605      	mov	r5, r0
 8007e9c:	9b08      	ldr	r3, [sp, #32]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d05c      	beq.n	8007f5c <_dtoa_r+0xa3c>
 8007ea2:	6869      	ldr	r1, [r5, #4]
 8007ea4:	4648      	mov	r0, r9
 8007ea6:	f000 fa0b 	bl	80082c0 <_Balloc>
 8007eaa:	4606      	mov	r6, r0
 8007eac:	b928      	cbnz	r0, 8007eba <_dtoa_r+0x99a>
 8007eae:	4b82      	ldr	r3, [pc, #520]	@ (80080b8 <_dtoa_r+0xb98>)
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007eb6:	f7ff bb4a 	b.w	800754e <_dtoa_r+0x2e>
 8007eba:	692a      	ldr	r2, [r5, #16]
 8007ebc:	3202      	adds	r2, #2
 8007ebe:	0092      	lsls	r2, r2, #2
 8007ec0:	f105 010c 	add.w	r1, r5, #12
 8007ec4:	300c      	adds	r0, #12
 8007ec6:	f7ff fa92 	bl	80073ee <memcpy>
 8007eca:	2201      	movs	r2, #1
 8007ecc:	4631      	mov	r1, r6
 8007ece:	4648      	mov	r0, r9
 8007ed0:	f000 fbfc 	bl	80086cc <__lshift>
 8007ed4:	f10a 0301 	add.w	r3, sl, #1
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	eb0a 030b 	add.w	r3, sl, fp
 8007ede:	9308      	str	r3, [sp, #32]
 8007ee0:	9b04      	ldr	r3, [sp, #16]
 8007ee2:	f003 0301 	and.w	r3, r3, #1
 8007ee6:	462f      	mov	r7, r5
 8007ee8:	9306      	str	r3, [sp, #24]
 8007eea:	4605      	mov	r5, r0
 8007eec:	9b00      	ldr	r3, [sp, #0]
 8007eee:	9802      	ldr	r0, [sp, #8]
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	f103 3bff 	add.w	fp, r3, #4294967295
 8007ef6:	f7ff fa88 	bl	800740a <quorem>
 8007efa:	4603      	mov	r3, r0
 8007efc:	3330      	adds	r3, #48	@ 0x30
 8007efe:	9003      	str	r0, [sp, #12]
 8007f00:	4639      	mov	r1, r7
 8007f02:	9802      	ldr	r0, [sp, #8]
 8007f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f06:	f000 fc4d 	bl	80087a4 <__mcmp>
 8007f0a:	462a      	mov	r2, r5
 8007f0c:	9004      	str	r0, [sp, #16]
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4648      	mov	r0, r9
 8007f12:	f000 fc63 	bl	80087dc <__mdiff>
 8007f16:	68c2      	ldr	r2, [r0, #12]
 8007f18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f1a:	4606      	mov	r6, r0
 8007f1c:	bb02      	cbnz	r2, 8007f60 <_dtoa_r+0xa40>
 8007f1e:	4601      	mov	r1, r0
 8007f20:	9802      	ldr	r0, [sp, #8]
 8007f22:	f000 fc3f 	bl	80087a4 <__mcmp>
 8007f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f28:	4602      	mov	r2, r0
 8007f2a:	4631      	mov	r1, r6
 8007f2c:	4648      	mov	r0, r9
 8007f2e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f32:	f000 fa05 	bl	8008340 <_Bfree>
 8007f36:	9b07      	ldr	r3, [sp, #28]
 8007f38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007f3a:	9e00      	ldr	r6, [sp, #0]
 8007f3c:	ea42 0103 	orr.w	r1, r2, r3
 8007f40:	9b06      	ldr	r3, [sp, #24]
 8007f42:	4319      	orrs	r1, r3
 8007f44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f46:	d10d      	bne.n	8007f64 <_dtoa_r+0xa44>
 8007f48:	2b39      	cmp	r3, #57	@ 0x39
 8007f4a:	d027      	beq.n	8007f9c <_dtoa_r+0xa7c>
 8007f4c:	9a04      	ldr	r2, [sp, #16]
 8007f4e:	2a00      	cmp	r2, #0
 8007f50:	dd01      	ble.n	8007f56 <_dtoa_r+0xa36>
 8007f52:	9b03      	ldr	r3, [sp, #12]
 8007f54:	3331      	adds	r3, #49	@ 0x31
 8007f56:	f88b 3000 	strb.w	r3, [fp]
 8007f5a:	e52e      	b.n	80079ba <_dtoa_r+0x49a>
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	e7b9      	b.n	8007ed4 <_dtoa_r+0x9b4>
 8007f60:	2201      	movs	r2, #1
 8007f62:	e7e2      	b.n	8007f2a <_dtoa_r+0xa0a>
 8007f64:	9904      	ldr	r1, [sp, #16]
 8007f66:	2900      	cmp	r1, #0
 8007f68:	db04      	blt.n	8007f74 <_dtoa_r+0xa54>
 8007f6a:	9807      	ldr	r0, [sp, #28]
 8007f6c:	4301      	orrs	r1, r0
 8007f6e:	9806      	ldr	r0, [sp, #24]
 8007f70:	4301      	orrs	r1, r0
 8007f72:	d120      	bne.n	8007fb6 <_dtoa_r+0xa96>
 8007f74:	2a00      	cmp	r2, #0
 8007f76:	ddee      	ble.n	8007f56 <_dtoa_r+0xa36>
 8007f78:	9902      	ldr	r1, [sp, #8]
 8007f7a:	9300      	str	r3, [sp, #0]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	4648      	mov	r0, r9
 8007f80:	f000 fba4 	bl	80086cc <__lshift>
 8007f84:	4621      	mov	r1, r4
 8007f86:	9002      	str	r0, [sp, #8]
 8007f88:	f000 fc0c 	bl	80087a4 <__mcmp>
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	9b00      	ldr	r3, [sp, #0]
 8007f90:	dc02      	bgt.n	8007f98 <_dtoa_r+0xa78>
 8007f92:	d1e0      	bne.n	8007f56 <_dtoa_r+0xa36>
 8007f94:	07da      	lsls	r2, r3, #31
 8007f96:	d5de      	bpl.n	8007f56 <_dtoa_r+0xa36>
 8007f98:	2b39      	cmp	r3, #57	@ 0x39
 8007f9a:	d1da      	bne.n	8007f52 <_dtoa_r+0xa32>
 8007f9c:	2339      	movs	r3, #57	@ 0x39
 8007f9e:	f88b 3000 	strb.w	r3, [fp]
 8007fa2:	4633      	mov	r3, r6
 8007fa4:	461e      	mov	r6, r3
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007fac:	2a39      	cmp	r2, #57	@ 0x39
 8007fae:	d04e      	beq.n	800804e <_dtoa_r+0xb2e>
 8007fb0:	3201      	adds	r2, #1
 8007fb2:	701a      	strb	r2, [r3, #0]
 8007fb4:	e501      	b.n	80079ba <_dtoa_r+0x49a>
 8007fb6:	2a00      	cmp	r2, #0
 8007fb8:	dd03      	ble.n	8007fc2 <_dtoa_r+0xaa2>
 8007fba:	2b39      	cmp	r3, #57	@ 0x39
 8007fbc:	d0ee      	beq.n	8007f9c <_dtoa_r+0xa7c>
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	e7c9      	b.n	8007f56 <_dtoa_r+0xa36>
 8007fc2:	9a00      	ldr	r2, [sp, #0]
 8007fc4:	9908      	ldr	r1, [sp, #32]
 8007fc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007fca:	428a      	cmp	r2, r1
 8007fcc:	d028      	beq.n	8008020 <_dtoa_r+0xb00>
 8007fce:	9902      	ldr	r1, [sp, #8]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	220a      	movs	r2, #10
 8007fd4:	4648      	mov	r0, r9
 8007fd6:	f000 f9d5 	bl	8008384 <__multadd>
 8007fda:	42af      	cmp	r7, r5
 8007fdc:	9002      	str	r0, [sp, #8]
 8007fde:	f04f 0300 	mov.w	r3, #0
 8007fe2:	f04f 020a 	mov.w	r2, #10
 8007fe6:	4639      	mov	r1, r7
 8007fe8:	4648      	mov	r0, r9
 8007fea:	d107      	bne.n	8007ffc <_dtoa_r+0xadc>
 8007fec:	f000 f9ca 	bl	8008384 <__multadd>
 8007ff0:	4607      	mov	r7, r0
 8007ff2:	4605      	mov	r5, r0
 8007ff4:	9b00      	ldr	r3, [sp, #0]
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	9300      	str	r3, [sp, #0]
 8007ffa:	e777      	b.n	8007eec <_dtoa_r+0x9cc>
 8007ffc:	f000 f9c2 	bl	8008384 <__multadd>
 8008000:	4629      	mov	r1, r5
 8008002:	4607      	mov	r7, r0
 8008004:	2300      	movs	r3, #0
 8008006:	220a      	movs	r2, #10
 8008008:	4648      	mov	r0, r9
 800800a:	f000 f9bb 	bl	8008384 <__multadd>
 800800e:	4605      	mov	r5, r0
 8008010:	e7f0      	b.n	8007ff4 <_dtoa_r+0xad4>
 8008012:	f1bb 0f00 	cmp.w	fp, #0
 8008016:	bfcc      	ite	gt
 8008018:	465e      	movgt	r6, fp
 800801a:	2601      	movle	r6, #1
 800801c:	4456      	add	r6, sl
 800801e:	2700      	movs	r7, #0
 8008020:	9902      	ldr	r1, [sp, #8]
 8008022:	9300      	str	r3, [sp, #0]
 8008024:	2201      	movs	r2, #1
 8008026:	4648      	mov	r0, r9
 8008028:	f000 fb50 	bl	80086cc <__lshift>
 800802c:	4621      	mov	r1, r4
 800802e:	9002      	str	r0, [sp, #8]
 8008030:	f000 fbb8 	bl	80087a4 <__mcmp>
 8008034:	2800      	cmp	r0, #0
 8008036:	dcb4      	bgt.n	8007fa2 <_dtoa_r+0xa82>
 8008038:	d102      	bne.n	8008040 <_dtoa_r+0xb20>
 800803a:	9b00      	ldr	r3, [sp, #0]
 800803c:	07db      	lsls	r3, r3, #31
 800803e:	d4b0      	bmi.n	8007fa2 <_dtoa_r+0xa82>
 8008040:	4633      	mov	r3, r6
 8008042:	461e      	mov	r6, r3
 8008044:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008048:	2a30      	cmp	r2, #48	@ 0x30
 800804a:	d0fa      	beq.n	8008042 <_dtoa_r+0xb22>
 800804c:	e4b5      	b.n	80079ba <_dtoa_r+0x49a>
 800804e:	459a      	cmp	sl, r3
 8008050:	d1a8      	bne.n	8007fa4 <_dtoa_r+0xa84>
 8008052:	2331      	movs	r3, #49	@ 0x31
 8008054:	f108 0801 	add.w	r8, r8, #1
 8008058:	f88a 3000 	strb.w	r3, [sl]
 800805c:	e4ad      	b.n	80079ba <_dtoa_r+0x49a>
 800805e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008060:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80080bc <_dtoa_r+0xb9c>
 8008064:	b11b      	cbz	r3, 800806e <_dtoa_r+0xb4e>
 8008066:	f10a 0308 	add.w	r3, sl, #8
 800806a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800806c:	6013      	str	r3, [r2, #0]
 800806e:	4650      	mov	r0, sl
 8008070:	b017      	add	sp, #92	@ 0x5c
 8008072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008076:	9b07      	ldr	r3, [sp, #28]
 8008078:	2b01      	cmp	r3, #1
 800807a:	f77f ae2e 	ble.w	8007cda <_dtoa_r+0x7ba>
 800807e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008080:	9308      	str	r3, [sp, #32]
 8008082:	2001      	movs	r0, #1
 8008084:	e64d      	b.n	8007d22 <_dtoa_r+0x802>
 8008086:	f1bb 0f00 	cmp.w	fp, #0
 800808a:	f77f aed9 	ble.w	8007e40 <_dtoa_r+0x920>
 800808e:	4656      	mov	r6, sl
 8008090:	9802      	ldr	r0, [sp, #8]
 8008092:	4621      	mov	r1, r4
 8008094:	f7ff f9b9 	bl	800740a <quorem>
 8008098:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800809c:	f806 3b01 	strb.w	r3, [r6], #1
 80080a0:	eba6 020a 	sub.w	r2, r6, sl
 80080a4:	4593      	cmp	fp, r2
 80080a6:	ddb4      	ble.n	8008012 <_dtoa_r+0xaf2>
 80080a8:	9902      	ldr	r1, [sp, #8]
 80080aa:	2300      	movs	r3, #0
 80080ac:	220a      	movs	r2, #10
 80080ae:	4648      	mov	r0, r9
 80080b0:	f000 f968 	bl	8008384 <__multadd>
 80080b4:	9002      	str	r0, [sp, #8]
 80080b6:	e7eb      	b.n	8008090 <_dtoa_r+0xb70>
 80080b8:	0800a370 	.word	0x0800a370
 80080bc:	0800a2f4 	.word	0x0800a2f4

080080c0 <_free_r>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	4605      	mov	r5, r0
 80080c4:	2900      	cmp	r1, #0
 80080c6:	d041      	beq.n	800814c <_free_r+0x8c>
 80080c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080cc:	1f0c      	subs	r4, r1, #4
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	bfb8      	it	lt
 80080d2:	18e4      	addlt	r4, r4, r3
 80080d4:	f000 f8e8 	bl	80082a8 <__malloc_lock>
 80080d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008150 <_free_r+0x90>)
 80080da:	6813      	ldr	r3, [r2, #0]
 80080dc:	b933      	cbnz	r3, 80080ec <_free_r+0x2c>
 80080de:	6063      	str	r3, [r4, #4]
 80080e0:	6014      	str	r4, [r2, #0]
 80080e2:	4628      	mov	r0, r5
 80080e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080e8:	f000 b8e4 	b.w	80082b4 <__malloc_unlock>
 80080ec:	42a3      	cmp	r3, r4
 80080ee:	d908      	bls.n	8008102 <_free_r+0x42>
 80080f0:	6820      	ldr	r0, [r4, #0]
 80080f2:	1821      	adds	r1, r4, r0
 80080f4:	428b      	cmp	r3, r1
 80080f6:	bf01      	itttt	eq
 80080f8:	6819      	ldreq	r1, [r3, #0]
 80080fa:	685b      	ldreq	r3, [r3, #4]
 80080fc:	1809      	addeq	r1, r1, r0
 80080fe:	6021      	streq	r1, [r4, #0]
 8008100:	e7ed      	b.n	80080de <_free_r+0x1e>
 8008102:	461a      	mov	r2, r3
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	b10b      	cbz	r3, 800810c <_free_r+0x4c>
 8008108:	42a3      	cmp	r3, r4
 800810a:	d9fa      	bls.n	8008102 <_free_r+0x42>
 800810c:	6811      	ldr	r1, [r2, #0]
 800810e:	1850      	adds	r0, r2, r1
 8008110:	42a0      	cmp	r0, r4
 8008112:	d10b      	bne.n	800812c <_free_r+0x6c>
 8008114:	6820      	ldr	r0, [r4, #0]
 8008116:	4401      	add	r1, r0
 8008118:	1850      	adds	r0, r2, r1
 800811a:	4283      	cmp	r3, r0
 800811c:	6011      	str	r1, [r2, #0]
 800811e:	d1e0      	bne.n	80080e2 <_free_r+0x22>
 8008120:	6818      	ldr	r0, [r3, #0]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	6053      	str	r3, [r2, #4]
 8008126:	4408      	add	r0, r1
 8008128:	6010      	str	r0, [r2, #0]
 800812a:	e7da      	b.n	80080e2 <_free_r+0x22>
 800812c:	d902      	bls.n	8008134 <_free_r+0x74>
 800812e:	230c      	movs	r3, #12
 8008130:	602b      	str	r3, [r5, #0]
 8008132:	e7d6      	b.n	80080e2 <_free_r+0x22>
 8008134:	6820      	ldr	r0, [r4, #0]
 8008136:	1821      	adds	r1, r4, r0
 8008138:	428b      	cmp	r3, r1
 800813a:	bf04      	itt	eq
 800813c:	6819      	ldreq	r1, [r3, #0]
 800813e:	685b      	ldreq	r3, [r3, #4]
 8008140:	6063      	str	r3, [r4, #4]
 8008142:	bf04      	itt	eq
 8008144:	1809      	addeq	r1, r1, r0
 8008146:	6021      	streq	r1, [r4, #0]
 8008148:	6054      	str	r4, [r2, #4]
 800814a:	e7ca      	b.n	80080e2 <_free_r+0x22>
 800814c:	bd38      	pop	{r3, r4, r5, pc}
 800814e:	bf00      	nop
 8008150:	20000eec 	.word	0x20000eec

08008154 <malloc>:
 8008154:	4b02      	ldr	r3, [pc, #8]	@ (8008160 <malloc+0xc>)
 8008156:	4601      	mov	r1, r0
 8008158:	6818      	ldr	r0, [r3, #0]
 800815a:	f000 b825 	b.w	80081a8 <_malloc_r>
 800815e:	bf00      	nop
 8008160:	2000001c 	.word	0x2000001c

08008164 <sbrk_aligned>:
 8008164:	b570      	push	{r4, r5, r6, lr}
 8008166:	4e0f      	ldr	r6, [pc, #60]	@ (80081a4 <sbrk_aligned+0x40>)
 8008168:	460c      	mov	r4, r1
 800816a:	6831      	ldr	r1, [r6, #0]
 800816c:	4605      	mov	r5, r0
 800816e:	b911      	cbnz	r1, 8008176 <sbrk_aligned+0x12>
 8008170:	f000 fea2 	bl	8008eb8 <_sbrk_r>
 8008174:	6030      	str	r0, [r6, #0]
 8008176:	4621      	mov	r1, r4
 8008178:	4628      	mov	r0, r5
 800817a:	f000 fe9d 	bl	8008eb8 <_sbrk_r>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	d103      	bne.n	800818a <sbrk_aligned+0x26>
 8008182:	f04f 34ff 	mov.w	r4, #4294967295
 8008186:	4620      	mov	r0, r4
 8008188:	bd70      	pop	{r4, r5, r6, pc}
 800818a:	1cc4      	adds	r4, r0, #3
 800818c:	f024 0403 	bic.w	r4, r4, #3
 8008190:	42a0      	cmp	r0, r4
 8008192:	d0f8      	beq.n	8008186 <sbrk_aligned+0x22>
 8008194:	1a21      	subs	r1, r4, r0
 8008196:	4628      	mov	r0, r5
 8008198:	f000 fe8e 	bl	8008eb8 <_sbrk_r>
 800819c:	3001      	adds	r0, #1
 800819e:	d1f2      	bne.n	8008186 <sbrk_aligned+0x22>
 80081a0:	e7ef      	b.n	8008182 <sbrk_aligned+0x1e>
 80081a2:	bf00      	nop
 80081a4:	20000ee8 	.word	0x20000ee8

080081a8 <_malloc_r>:
 80081a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081ac:	1ccd      	adds	r5, r1, #3
 80081ae:	f025 0503 	bic.w	r5, r5, #3
 80081b2:	3508      	adds	r5, #8
 80081b4:	2d0c      	cmp	r5, #12
 80081b6:	bf38      	it	cc
 80081b8:	250c      	movcc	r5, #12
 80081ba:	2d00      	cmp	r5, #0
 80081bc:	4606      	mov	r6, r0
 80081be:	db01      	blt.n	80081c4 <_malloc_r+0x1c>
 80081c0:	42a9      	cmp	r1, r5
 80081c2:	d904      	bls.n	80081ce <_malloc_r+0x26>
 80081c4:	230c      	movs	r3, #12
 80081c6:	6033      	str	r3, [r6, #0]
 80081c8:	2000      	movs	r0, #0
 80081ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082a4 <_malloc_r+0xfc>
 80081d2:	f000 f869 	bl	80082a8 <__malloc_lock>
 80081d6:	f8d8 3000 	ldr.w	r3, [r8]
 80081da:	461c      	mov	r4, r3
 80081dc:	bb44      	cbnz	r4, 8008230 <_malloc_r+0x88>
 80081de:	4629      	mov	r1, r5
 80081e0:	4630      	mov	r0, r6
 80081e2:	f7ff ffbf 	bl	8008164 <sbrk_aligned>
 80081e6:	1c43      	adds	r3, r0, #1
 80081e8:	4604      	mov	r4, r0
 80081ea:	d158      	bne.n	800829e <_malloc_r+0xf6>
 80081ec:	f8d8 4000 	ldr.w	r4, [r8]
 80081f0:	4627      	mov	r7, r4
 80081f2:	2f00      	cmp	r7, #0
 80081f4:	d143      	bne.n	800827e <_malloc_r+0xd6>
 80081f6:	2c00      	cmp	r4, #0
 80081f8:	d04b      	beq.n	8008292 <_malloc_r+0xea>
 80081fa:	6823      	ldr	r3, [r4, #0]
 80081fc:	4639      	mov	r1, r7
 80081fe:	4630      	mov	r0, r6
 8008200:	eb04 0903 	add.w	r9, r4, r3
 8008204:	f000 fe58 	bl	8008eb8 <_sbrk_r>
 8008208:	4581      	cmp	r9, r0
 800820a:	d142      	bne.n	8008292 <_malloc_r+0xea>
 800820c:	6821      	ldr	r1, [r4, #0]
 800820e:	1a6d      	subs	r5, r5, r1
 8008210:	4629      	mov	r1, r5
 8008212:	4630      	mov	r0, r6
 8008214:	f7ff ffa6 	bl	8008164 <sbrk_aligned>
 8008218:	3001      	adds	r0, #1
 800821a:	d03a      	beq.n	8008292 <_malloc_r+0xea>
 800821c:	6823      	ldr	r3, [r4, #0]
 800821e:	442b      	add	r3, r5
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	f8d8 3000 	ldr.w	r3, [r8]
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	bb62      	cbnz	r2, 8008284 <_malloc_r+0xdc>
 800822a:	f8c8 7000 	str.w	r7, [r8]
 800822e:	e00f      	b.n	8008250 <_malloc_r+0xa8>
 8008230:	6822      	ldr	r2, [r4, #0]
 8008232:	1b52      	subs	r2, r2, r5
 8008234:	d420      	bmi.n	8008278 <_malloc_r+0xd0>
 8008236:	2a0b      	cmp	r2, #11
 8008238:	d917      	bls.n	800826a <_malloc_r+0xc2>
 800823a:	1961      	adds	r1, r4, r5
 800823c:	42a3      	cmp	r3, r4
 800823e:	6025      	str	r5, [r4, #0]
 8008240:	bf18      	it	ne
 8008242:	6059      	strne	r1, [r3, #4]
 8008244:	6863      	ldr	r3, [r4, #4]
 8008246:	bf08      	it	eq
 8008248:	f8c8 1000 	streq.w	r1, [r8]
 800824c:	5162      	str	r2, [r4, r5]
 800824e:	604b      	str	r3, [r1, #4]
 8008250:	4630      	mov	r0, r6
 8008252:	f000 f82f 	bl	80082b4 <__malloc_unlock>
 8008256:	f104 000b 	add.w	r0, r4, #11
 800825a:	1d23      	adds	r3, r4, #4
 800825c:	f020 0007 	bic.w	r0, r0, #7
 8008260:	1ac2      	subs	r2, r0, r3
 8008262:	bf1c      	itt	ne
 8008264:	1a1b      	subne	r3, r3, r0
 8008266:	50a3      	strne	r3, [r4, r2]
 8008268:	e7af      	b.n	80081ca <_malloc_r+0x22>
 800826a:	6862      	ldr	r2, [r4, #4]
 800826c:	42a3      	cmp	r3, r4
 800826e:	bf0c      	ite	eq
 8008270:	f8c8 2000 	streq.w	r2, [r8]
 8008274:	605a      	strne	r2, [r3, #4]
 8008276:	e7eb      	b.n	8008250 <_malloc_r+0xa8>
 8008278:	4623      	mov	r3, r4
 800827a:	6864      	ldr	r4, [r4, #4]
 800827c:	e7ae      	b.n	80081dc <_malloc_r+0x34>
 800827e:	463c      	mov	r4, r7
 8008280:	687f      	ldr	r7, [r7, #4]
 8008282:	e7b6      	b.n	80081f2 <_malloc_r+0x4a>
 8008284:	461a      	mov	r2, r3
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	42a3      	cmp	r3, r4
 800828a:	d1fb      	bne.n	8008284 <_malloc_r+0xdc>
 800828c:	2300      	movs	r3, #0
 800828e:	6053      	str	r3, [r2, #4]
 8008290:	e7de      	b.n	8008250 <_malloc_r+0xa8>
 8008292:	230c      	movs	r3, #12
 8008294:	6033      	str	r3, [r6, #0]
 8008296:	4630      	mov	r0, r6
 8008298:	f000 f80c 	bl	80082b4 <__malloc_unlock>
 800829c:	e794      	b.n	80081c8 <_malloc_r+0x20>
 800829e:	6005      	str	r5, [r0, #0]
 80082a0:	e7d6      	b.n	8008250 <_malloc_r+0xa8>
 80082a2:	bf00      	nop
 80082a4:	20000eec 	.word	0x20000eec

080082a8 <__malloc_lock>:
 80082a8:	4801      	ldr	r0, [pc, #4]	@ (80082b0 <__malloc_lock+0x8>)
 80082aa:	f7ff b89e 	b.w	80073ea <__retarget_lock_acquire_recursive>
 80082ae:	bf00      	nop
 80082b0:	20000ee4 	.word	0x20000ee4

080082b4 <__malloc_unlock>:
 80082b4:	4801      	ldr	r0, [pc, #4]	@ (80082bc <__malloc_unlock+0x8>)
 80082b6:	f7ff b899 	b.w	80073ec <__retarget_lock_release_recursive>
 80082ba:	bf00      	nop
 80082bc:	20000ee4 	.word	0x20000ee4

080082c0 <_Balloc>:
 80082c0:	b570      	push	{r4, r5, r6, lr}
 80082c2:	69c6      	ldr	r6, [r0, #28]
 80082c4:	4604      	mov	r4, r0
 80082c6:	460d      	mov	r5, r1
 80082c8:	b976      	cbnz	r6, 80082e8 <_Balloc+0x28>
 80082ca:	2010      	movs	r0, #16
 80082cc:	f7ff ff42 	bl	8008154 <malloc>
 80082d0:	4602      	mov	r2, r0
 80082d2:	61e0      	str	r0, [r4, #28]
 80082d4:	b920      	cbnz	r0, 80082e0 <_Balloc+0x20>
 80082d6:	4b18      	ldr	r3, [pc, #96]	@ (8008338 <_Balloc+0x78>)
 80082d8:	4818      	ldr	r0, [pc, #96]	@ (800833c <_Balloc+0x7c>)
 80082da:	216b      	movs	r1, #107	@ 0x6b
 80082dc:	f000 fdfc 	bl	8008ed8 <__assert_func>
 80082e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082e4:	6006      	str	r6, [r0, #0]
 80082e6:	60c6      	str	r6, [r0, #12]
 80082e8:	69e6      	ldr	r6, [r4, #28]
 80082ea:	68f3      	ldr	r3, [r6, #12]
 80082ec:	b183      	cbz	r3, 8008310 <_Balloc+0x50>
 80082ee:	69e3      	ldr	r3, [r4, #28]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80082f6:	b9b8      	cbnz	r0, 8008328 <_Balloc+0x68>
 80082f8:	2101      	movs	r1, #1
 80082fa:	fa01 f605 	lsl.w	r6, r1, r5
 80082fe:	1d72      	adds	r2, r6, #5
 8008300:	0092      	lsls	r2, r2, #2
 8008302:	4620      	mov	r0, r4
 8008304:	f000 fe06 	bl	8008f14 <_calloc_r>
 8008308:	b160      	cbz	r0, 8008324 <_Balloc+0x64>
 800830a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800830e:	e00e      	b.n	800832e <_Balloc+0x6e>
 8008310:	2221      	movs	r2, #33	@ 0x21
 8008312:	2104      	movs	r1, #4
 8008314:	4620      	mov	r0, r4
 8008316:	f000 fdfd 	bl	8008f14 <_calloc_r>
 800831a:	69e3      	ldr	r3, [r4, #28]
 800831c:	60f0      	str	r0, [r6, #12]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1e4      	bne.n	80082ee <_Balloc+0x2e>
 8008324:	2000      	movs	r0, #0
 8008326:	bd70      	pop	{r4, r5, r6, pc}
 8008328:	6802      	ldr	r2, [r0, #0]
 800832a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800832e:	2300      	movs	r3, #0
 8008330:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008334:	e7f7      	b.n	8008326 <_Balloc+0x66>
 8008336:	bf00      	nop
 8008338:	0800a301 	.word	0x0800a301
 800833c:	0800a381 	.word	0x0800a381

08008340 <_Bfree>:
 8008340:	b570      	push	{r4, r5, r6, lr}
 8008342:	69c6      	ldr	r6, [r0, #28]
 8008344:	4605      	mov	r5, r0
 8008346:	460c      	mov	r4, r1
 8008348:	b976      	cbnz	r6, 8008368 <_Bfree+0x28>
 800834a:	2010      	movs	r0, #16
 800834c:	f7ff ff02 	bl	8008154 <malloc>
 8008350:	4602      	mov	r2, r0
 8008352:	61e8      	str	r0, [r5, #28]
 8008354:	b920      	cbnz	r0, 8008360 <_Bfree+0x20>
 8008356:	4b09      	ldr	r3, [pc, #36]	@ (800837c <_Bfree+0x3c>)
 8008358:	4809      	ldr	r0, [pc, #36]	@ (8008380 <_Bfree+0x40>)
 800835a:	218f      	movs	r1, #143	@ 0x8f
 800835c:	f000 fdbc 	bl	8008ed8 <__assert_func>
 8008360:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008364:	6006      	str	r6, [r0, #0]
 8008366:	60c6      	str	r6, [r0, #12]
 8008368:	b13c      	cbz	r4, 800837a <_Bfree+0x3a>
 800836a:	69eb      	ldr	r3, [r5, #28]
 800836c:	6862      	ldr	r2, [r4, #4]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008374:	6021      	str	r1, [r4, #0]
 8008376:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800837a:	bd70      	pop	{r4, r5, r6, pc}
 800837c:	0800a301 	.word	0x0800a301
 8008380:	0800a381 	.word	0x0800a381

08008384 <__multadd>:
 8008384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008388:	690d      	ldr	r5, [r1, #16]
 800838a:	4607      	mov	r7, r0
 800838c:	460c      	mov	r4, r1
 800838e:	461e      	mov	r6, r3
 8008390:	f101 0c14 	add.w	ip, r1, #20
 8008394:	2000      	movs	r0, #0
 8008396:	f8dc 3000 	ldr.w	r3, [ip]
 800839a:	b299      	uxth	r1, r3
 800839c:	fb02 6101 	mla	r1, r2, r1, r6
 80083a0:	0c1e      	lsrs	r6, r3, #16
 80083a2:	0c0b      	lsrs	r3, r1, #16
 80083a4:	fb02 3306 	mla	r3, r2, r6, r3
 80083a8:	b289      	uxth	r1, r1
 80083aa:	3001      	adds	r0, #1
 80083ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083b0:	4285      	cmp	r5, r0
 80083b2:	f84c 1b04 	str.w	r1, [ip], #4
 80083b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80083ba:	dcec      	bgt.n	8008396 <__multadd+0x12>
 80083bc:	b30e      	cbz	r6, 8008402 <__multadd+0x7e>
 80083be:	68a3      	ldr	r3, [r4, #8]
 80083c0:	42ab      	cmp	r3, r5
 80083c2:	dc19      	bgt.n	80083f8 <__multadd+0x74>
 80083c4:	6861      	ldr	r1, [r4, #4]
 80083c6:	4638      	mov	r0, r7
 80083c8:	3101      	adds	r1, #1
 80083ca:	f7ff ff79 	bl	80082c0 <_Balloc>
 80083ce:	4680      	mov	r8, r0
 80083d0:	b928      	cbnz	r0, 80083de <__multadd+0x5a>
 80083d2:	4602      	mov	r2, r0
 80083d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008408 <__multadd+0x84>)
 80083d6:	480d      	ldr	r0, [pc, #52]	@ (800840c <__multadd+0x88>)
 80083d8:	21ba      	movs	r1, #186	@ 0xba
 80083da:	f000 fd7d 	bl	8008ed8 <__assert_func>
 80083de:	6922      	ldr	r2, [r4, #16]
 80083e0:	3202      	adds	r2, #2
 80083e2:	f104 010c 	add.w	r1, r4, #12
 80083e6:	0092      	lsls	r2, r2, #2
 80083e8:	300c      	adds	r0, #12
 80083ea:	f7ff f800 	bl	80073ee <memcpy>
 80083ee:	4621      	mov	r1, r4
 80083f0:	4638      	mov	r0, r7
 80083f2:	f7ff ffa5 	bl	8008340 <_Bfree>
 80083f6:	4644      	mov	r4, r8
 80083f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80083fc:	3501      	adds	r5, #1
 80083fe:	615e      	str	r6, [r3, #20]
 8008400:	6125      	str	r5, [r4, #16]
 8008402:	4620      	mov	r0, r4
 8008404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008408:	0800a370 	.word	0x0800a370
 800840c:	0800a381 	.word	0x0800a381

08008410 <__hi0bits>:
 8008410:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008414:	4603      	mov	r3, r0
 8008416:	bf36      	itet	cc
 8008418:	0403      	lslcc	r3, r0, #16
 800841a:	2000      	movcs	r0, #0
 800841c:	2010      	movcc	r0, #16
 800841e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008422:	bf3c      	itt	cc
 8008424:	021b      	lslcc	r3, r3, #8
 8008426:	3008      	addcc	r0, #8
 8008428:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800842c:	bf3c      	itt	cc
 800842e:	011b      	lslcc	r3, r3, #4
 8008430:	3004      	addcc	r0, #4
 8008432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008436:	bf3c      	itt	cc
 8008438:	009b      	lslcc	r3, r3, #2
 800843a:	3002      	addcc	r0, #2
 800843c:	2b00      	cmp	r3, #0
 800843e:	db05      	blt.n	800844c <__hi0bits+0x3c>
 8008440:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008444:	f100 0001 	add.w	r0, r0, #1
 8008448:	bf08      	it	eq
 800844a:	2020      	moveq	r0, #32
 800844c:	4770      	bx	lr

0800844e <__lo0bits>:
 800844e:	6803      	ldr	r3, [r0, #0]
 8008450:	4602      	mov	r2, r0
 8008452:	f013 0007 	ands.w	r0, r3, #7
 8008456:	d00b      	beq.n	8008470 <__lo0bits+0x22>
 8008458:	07d9      	lsls	r1, r3, #31
 800845a:	d421      	bmi.n	80084a0 <__lo0bits+0x52>
 800845c:	0798      	lsls	r0, r3, #30
 800845e:	bf49      	itett	mi
 8008460:	085b      	lsrmi	r3, r3, #1
 8008462:	089b      	lsrpl	r3, r3, #2
 8008464:	2001      	movmi	r0, #1
 8008466:	6013      	strmi	r3, [r2, #0]
 8008468:	bf5c      	itt	pl
 800846a:	6013      	strpl	r3, [r2, #0]
 800846c:	2002      	movpl	r0, #2
 800846e:	4770      	bx	lr
 8008470:	b299      	uxth	r1, r3
 8008472:	b909      	cbnz	r1, 8008478 <__lo0bits+0x2a>
 8008474:	0c1b      	lsrs	r3, r3, #16
 8008476:	2010      	movs	r0, #16
 8008478:	b2d9      	uxtb	r1, r3
 800847a:	b909      	cbnz	r1, 8008480 <__lo0bits+0x32>
 800847c:	3008      	adds	r0, #8
 800847e:	0a1b      	lsrs	r3, r3, #8
 8008480:	0719      	lsls	r1, r3, #28
 8008482:	bf04      	itt	eq
 8008484:	091b      	lsreq	r3, r3, #4
 8008486:	3004      	addeq	r0, #4
 8008488:	0799      	lsls	r1, r3, #30
 800848a:	bf04      	itt	eq
 800848c:	089b      	lsreq	r3, r3, #2
 800848e:	3002      	addeq	r0, #2
 8008490:	07d9      	lsls	r1, r3, #31
 8008492:	d403      	bmi.n	800849c <__lo0bits+0x4e>
 8008494:	085b      	lsrs	r3, r3, #1
 8008496:	f100 0001 	add.w	r0, r0, #1
 800849a:	d003      	beq.n	80084a4 <__lo0bits+0x56>
 800849c:	6013      	str	r3, [r2, #0]
 800849e:	4770      	bx	lr
 80084a0:	2000      	movs	r0, #0
 80084a2:	4770      	bx	lr
 80084a4:	2020      	movs	r0, #32
 80084a6:	4770      	bx	lr

080084a8 <__i2b>:
 80084a8:	b510      	push	{r4, lr}
 80084aa:	460c      	mov	r4, r1
 80084ac:	2101      	movs	r1, #1
 80084ae:	f7ff ff07 	bl	80082c0 <_Balloc>
 80084b2:	4602      	mov	r2, r0
 80084b4:	b928      	cbnz	r0, 80084c2 <__i2b+0x1a>
 80084b6:	4b05      	ldr	r3, [pc, #20]	@ (80084cc <__i2b+0x24>)
 80084b8:	4805      	ldr	r0, [pc, #20]	@ (80084d0 <__i2b+0x28>)
 80084ba:	f240 1145 	movw	r1, #325	@ 0x145
 80084be:	f000 fd0b 	bl	8008ed8 <__assert_func>
 80084c2:	2301      	movs	r3, #1
 80084c4:	6144      	str	r4, [r0, #20]
 80084c6:	6103      	str	r3, [r0, #16]
 80084c8:	bd10      	pop	{r4, pc}
 80084ca:	bf00      	nop
 80084cc:	0800a370 	.word	0x0800a370
 80084d0:	0800a381 	.word	0x0800a381

080084d4 <__multiply>:
 80084d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d8:	4617      	mov	r7, r2
 80084da:	690a      	ldr	r2, [r1, #16]
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	429a      	cmp	r2, r3
 80084e0:	bfa8      	it	ge
 80084e2:	463b      	movge	r3, r7
 80084e4:	4689      	mov	r9, r1
 80084e6:	bfa4      	itt	ge
 80084e8:	460f      	movge	r7, r1
 80084ea:	4699      	movge	r9, r3
 80084ec:	693d      	ldr	r5, [r7, #16]
 80084ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	6879      	ldr	r1, [r7, #4]
 80084f6:	eb05 060a 	add.w	r6, r5, sl
 80084fa:	42b3      	cmp	r3, r6
 80084fc:	b085      	sub	sp, #20
 80084fe:	bfb8      	it	lt
 8008500:	3101      	addlt	r1, #1
 8008502:	f7ff fedd 	bl	80082c0 <_Balloc>
 8008506:	b930      	cbnz	r0, 8008516 <__multiply+0x42>
 8008508:	4602      	mov	r2, r0
 800850a:	4b41      	ldr	r3, [pc, #260]	@ (8008610 <__multiply+0x13c>)
 800850c:	4841      	ldr	r0, [pc, #260]	@ (8008614 <__multiply+0x140>)
 800850e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008512:	f000 fce1 	bl	8008ed8 <__assert_func>
 8008516:	f100 0414 	add.w	r4, r0, #20
 800851a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800851e:	4623      	mov	r3, r4
 8008520:	2200      	movs	r2, #0
 8008522:	4573      	cmp	r3, lr
 8008524:	d320      	bcc.n	8008568 <__multiply+0x94>
 8008526:	f107 0814 	add.w	r8, r7, #20
 800852a:	f109 0114 	add.w	r1, r9, #20
 800852e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008532:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008536:	9302      	str	r3, [sp, #8]
 8008538:	1beb      	subs	r3, r5, r7
 800853a:	3b15      	subs	r3, #21
 800853c:	f023 0303 	bic.w	r3, r3, #3
 8008540:	3304      	adds	r3, #4
 8008542:	3715      	adds	r7, #21
 8008544:	42bd      	cmp	r5, r7
 8008546:	bf38      	it	cc
 8008548:	2304      	movcc	r3, #4
 800854a:	9301      	str	r3, [sp, #4]
 800854c:	9b02      	ldr	r3, [sp, #8]
 800854e:	9103      	str	r1, [sp, #12]
 8008550:	428b      	cmp	r3, r1
 8008552:	d80c      	bhi.n	800856e <__multiply+0x9a>
 8008554:	2e00      	cmp	r6, #0
 8008556:	dd03      	ble.n	8008560 <__multiply+0x8c>
 8008558:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800855c:	2b00      	cmp	r3, #0
 800855e:	d055      	beq.n	800860c <__multiply+0x138>
 8008560:	6106      	str	r6, [r0, #16]
 8008562:	b005      	add	sp, #20
 8008564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008568:	f843 2b04 	str.w	r2, [r3], #4
 800856c:	e7d9      	b.n	8008522 <__multiply+0x4e>
 800856e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008572:	f1ba 0f00 	cmp.w	sl, #0
 8008576:	d01f      	beq.n	80085b8 <__multiply+0xe4>
 8008578:	46c4      	mov	ip, r8
 800857a:	46a1      	mov	r9, r4
 800857c:	2700      	movs	r7, #0
 800857e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008582:	f8d9 3000 	ldr.w	r3, [r9]
 8008586:	fa1f fb82 	uxth.w	fp, r2
 800858a:	b29b      	uxth	r3, r3
 800858c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008590:	443b      	add	r3, r7
 8008592:	f8d9 7000 	ldr.w	r7, [r9]
 8008596:	0c12      	lsrs	r2, r2, #16
 8008598:	0c3f      	lsrs	r7, r7, #16
 800859a:	fb0a 7202 	mla	r2, sl, r2, r7
 800859e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085a8:	4565      	cmp	r5, ip
 80085aa:	f849 3b04 	str.w	r3, [r9], #4
 80085ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80085b2:	d8e4      	bhi.n	800857e <__multiply+0xaa>
 80085b4:	9b01      	ldr	r3, [sp, #4]
 80085b6:	50e7      	str	r7, [r4, r3]
 80085b8:	9b03      	ldr	r3, [sp, #12]
 80085ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80085be:	3104      	adds	r1, #4
 80085c0:	f1b9 0f00 	cmp.w	r9, #0
 80085c4:	d020      	beq.n	8008608 <__multiply+0x134>
 80085c6:	6823      	ldr	r3, [r4, #0]
 80085c8:	4647      	mov	r7, r8
 80085ca:	46a4      	mov	ip, r4
 80085cc:	f04f 0a00 	mov.w	sl, #0
 80085d0:	f8b7 b000 	ldrh.w	fp, [r7]
 80085d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80085d8:	fb09 220b 	mla	r2, r9, fp, r2
 80085dc:	4452      	add	r2, sl
 80085de:	b29b      	uxth	r3, r3
 80085e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085e4:	f84c 3b04 	str.w	r3, [ip], #4
 80085e8:	f857 3b04 	ldr.w	r3, [r7], #4
 80085ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085f0:	f8bc 3000 	ldrh.w	r3, [ip]
 80085f4:	fb09 330a 	mla	r3, r9, sl, r3
 80085f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80085fc:	42bd      	cmp	r5, r7
 80085fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008602:	d8e5      	bhi.n	80085d0 <__multiply+0xfc>
 8008604:	9a01      	ldr	r2, [sp, #4]
 8008606:	50a3      	str	r3, [r4, r2]
 8008608:	3404      	adds	r4, #4
 800860a:	e79f      	b.n	800854c <__multiply+0x78>
 800860c:	3e01      	subs	r6, #1
 800860e:	e7a1      	b.n	8008554 <__multiply+0x80>
 8008610:	0800a370 	.word	0x0800a370
 8008614:	0800a381 	.word	0x0800a381

08008618 <__pow5mult>:
 8008618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800861c:	4615      	mov	r5, r2
 800861e:	f012 0203 	ands.w	r2, r2, #3
 8008622:	4607      	mov	r7, r0
 8008624:	460e      	mov	r6, r1
 8008626:	d007      	beq.n	8008638 <__pow5mult+0x20>
 8008628:	4c25      	ldr	r4, [pc, #148]	@ (80086c0 <__pow5mult+0xa8>)
 800862a:	3a01      	subs	r2, #1
 800862c:	2300      	movs	r3, #0
 800862e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008632:	f7ff fea7 	bl	8008384 <__multadd>
 8008636:	4606      	mov	r6, r0
 8008638:	10ad      	asrs	r5, r5, #2
 800863a:	d03d      	beq.n	80086b8 <__pow5mult+0xa0>
 800863c:	69fc      	ldr	r4, [r7, #28]
 800863e:	b97c      	cbnz	r4, 8008660 <__pow5mult+0x48>
 8008640:	2010      	movs	r0, #16
 8008642:	f7ff fd87 	bl	8008154 <malloc>
 8008646:	4602      	mov	r2, r0
 8008648:	61f8      	str	r0, [r7, #28]
 800864a:	b928      	cbnz	r0, 8008658 <__pow5mult+0x40>
 800864c:	4b1d      	ldr	r3, [pc, #116]	@ (80086c4 <__pow5mult+0xac>)
 800864e:	481e      	ldr	r0, [pc, #120]	@ (80086c8 <__pow5mult+0xb0>)
 8008650:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008654:	f000 fc40 	bl	8008ed8 <__assert_func>
 8008658:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800865c:	6004      	str	r4, [r0, #0]
 800865e:	60c4      	str	r4, [r0, #12]
 8008660:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008664:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008668:	b94c      	cbnz	r4, 800867e <__pow5mult+0x66>
 800866a:	f240 2171 	movw	r1, #625	@ 0x271
 800866e:	4638      	mov	r0, r7
 8008670:	f7ff ff1a 	bl	80084a8 <__i2b>
 8008674:	2300      	movs	r3, #0
 8008676:	f8c8 0008 	str.w	r0, [r8, #8]
 800867a:	4604      	mov	r4, r0
 800867c:	6003      	str	r3, [r0, #0]
 800867e:	f04f 0900 	mov.w	r9, #0
 8008682:	07eb      	lsls	r3, r5, #31
 8008684:	d50a      	bpl.n	800869c <__pow5mult+0x84>
 8008686:	4631      	mov	r1, r6
 8008688:	4622      	mov	r2, r4
 800868a:	4638      	mov	r0, r7
 800868c:	f7ff ff22 	bl	80084d4 <__multiply>
 8008690:	4631      	mov	r1, r6
 8008692:	4680      	mov	r8, r0
 8008694:	4638      	mov	r0, r7
 8008696:	f7ff fe53 	bl	8008340 <_Bfree>
 800869a:	4646      	mov	r6, r8
 800869c:	106d      	asrs	r5, r5, #1
 800869e:	d00b      	beq.n	80086b8 <__pow5mult+0xa0>
 80086a0:	6820      	ldr	r0, [r4, #0]
 80086a2:	b938      	cbnz	r0, 80086b4 <__pow5mult+0x9c>
 80086a4:	4622      	mov	r2, r4
 80086a6:	4621      	mov	r1, r4
 80086a8:	4638      	mov	r0, r7
 80086aa:	f7ff ff13 	bl	80084d4 <__multiply>
 80086ae:	6020      	str	r0, [r4, #0]
 80086b0:	f8c0 9000 	str.w	r9, [r0]
 80086b4:	4604      	mov	r4, r0
 80086b6:	e7e4      	b.n	8008682 <__pow5mult+0x6a>
 80086b8:	4630      	mov	r0, r6
 80086ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086be:	bf00      	nop
 80086c0:	0800a434 	.word	0x0800a434
 80086c4:	0800a301 	.word	0x0800a301
 80086c8:	0800a381 	.word	0x0800a381

080086cc <__lshift>:
 80086cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086d0:	460c      	mov	r4, r1
 80086d2:	6849      	ldr	r1, [r1, #4]
 80086d4:	6923      	ldr	r3, [r4, #16]
 80086d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80086da:	68a3      	ldr	r3, [r4, #8]
 80086dc:	4607      	mov	r7, r0
 80086de:	4691      	mov	r9, r2
 80086e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80086e4:	f108 0601 	add.w	r6, r8, #1
 80086e8:	42b3      	cmp	r3, r6
 80086ea:	db0b      	blt.n	8008704 <__lshift+0x38>
 80086ec:	4638      	mov	r0, r7
 80086ee:	f7ff fde7 	bl	80082c0 <_Balloc>
 80086f2:	4605      	mov	r5, r0
 80086f4:	b948      	cbnz	r0, 800870a <__lshift+0x3e>
 80086f6:	4602      	mov	r2, r0
 80086f8:	4b28      	ldr	r3, [pc, #160]	@ (800879c <__lshift+0xd0>)
 80086fa:	4829      	ldr	r0, [pc, #164]	@ (80087a0 <__lshift+0xd4>)
 80086fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008700:	f000 fbea 	bl	8008ed8 <__assert_func>
 8008704:	3101      	adds	r1, #1
 8008706:	005b      	lsls	r3, r3, #1
 8008708:	e7ee      	b.n	80086e8 <__lshift+0x1c>
 800870a:	2300      	movs	r3, #0
 800870c:	f100 0114 	add.w	r1, r0, #20
 8008710:	f100 0210 	add.w	r2, r0, #16
 8008714:	4618      	mov	r0, r3
 8008716:	4553      	cmp	r3, sl
 8008718:	db33      	blt.n	8008782 <__lshift+0xb6>
 800871a:	6920      	ldr	r0, [r4, #16]
 800871c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008720:	f104 0314 	add.w	r3, r4, #20
 8008724:	f019 091f 	ands.w	r9, r9, #31
 8008728:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800872c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008730:	d02b      	beq.n	800878a <__lshift+0xbe>
 8008732:	f1c9 0e20 	rsb	lr, r9, #32
 8008736:	468a      	mov	sl, r1
 8008738:	2200      	movs	r2, #0
 800873a:	6818      	ldr	r0, [r3, #0]
 800873c:	fa00 f009 	lsl.w	r0, r0, r9
 8008740:	4310      	orrs	r0, r2
 8008742:	f84a 0b04 	str.w	r0, [sl], #4
 8008746:	f853 2b04 	ldr.w	r2, [r3], #4
 800874a:	459c      	cmp	ip, r3
 800874c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008750:	d8f3      	bhi.n	800873a <__lshift+0x6e>
 8008752:	ebac 0304 	sub.w	r3, ip, r4
 8008756:	3b15      	subs	r3, #21
 8008758:	f023 0303 	bic.w	r3, r3, #3
 800875c:	3304      	adds	r3, #4
 800875e:	f104 0015 	add.w	r0, r4, #21
 8008762:	4560      	cmp	r0, ip
 8008764:	bf88      	it	hi
 8008766:	2304      	movhi	r3, #4
 8008768:	50ca      	str	r2, [r1, r3]
 800876a:	b10a      	cbz	r2, 8008770 <__lshift+0xa4>
 800876c:	f108 0602 	add.w	r6, r8, #2
 8008770:	3e01      	subs	r6, #1
 8008772:	4638      	mov	r0, r7
 8008774:	612e      	str	r6, [r5, #16]
 8008776:	4621      	mov	r1, r4
 8008778:	f7ff fde2 	bl	8008340 <_Bfree>
 800877c:	4628      	mov	r0, r5
 800877e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008782:	f842 0f04 	str.w	r0, [r2, #4]!
 8008786:	3301      	adds	r3, #1
 8008788:	e7c5      	b.n	8008716 <__lshift+0x4a>
 800878a:	3904      	subs	r1, #4
 800878c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008790:	f841 2f04 	str.w	r2, [r1, #4]!
 8008794:	459c      	cmp	ip, r3
 8008796:	d8f9      	bhi.n	800878c <__lshift+0xc0>
 8008798:	e7ea      	b.n	8008770 <__lshift+0xa4>
 800879a:	bf00      	nop
 800879c:	0800a370 	.word	0x0800a370
 80087a0:	0800a381 	.word	0x0800a381

080087a4 <__mcmp>:
 80087a4:	690a      	ldr	r2, [r1, #16]
 80087a6:	4603      	mov	r3, r0
 80087a8:	6900      	ldr	r0, [r0, #16]
 80087aa:	1a80      	subs	r0, r0, r2
 80087ac:	b530      	push	{r4, r5, lr}
 80087ae:	d10e      	bne.n	80087ce <__mcmp+0x2a>
 80087b0:	3314      	adds	r3, #20
 80087b2:	3114      	adds	r1, #20
 80087b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80087b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80087bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80087c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80087c4:	4295      	cmp	r5, r2
 80087c6:	d003      	beq.n	80087d0 <__mcmp+0x2c>
 80087c8:	d205      	bcs.n	80087d6 <__mcmp+0x32>
 80087ca:	f04f 30ff 	mov.w	r0, #4294967295
 80087ce:	bd30      	pop	{r4, r5, pc}
 80087d0:	42a3      	cmp	r3, r4
 80087d2:	d3f3      	bcc.n	80087bc <__mcmp+0x18>
 80087d4:	e7fb      	b.n	80087ce <__mcmp+0x2a>
 80087d6:	2001      	movs	r0, #1
 80087d8:	e7f9      	b.n	80087ce <__mcmp+0x2a>
	...

080087dc <__mdiff>:
 80087dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e0:	4689      	mov	r9, r1
 80087e2:	4606      	mov	r6, r0
 80087e4:	4611      	mov	r1, r2
 80087e6:	4648      	mov	r0, r9
 80087e8:	4614      	mov	r4, r2
 80087ea:	f7ff ffdb 	bl	80087a4 <__mcmp>
 80087ee:	1e05      	subs	r5, r0, #0
 80087f0:	d112      	bne.n	8008818 <__mdiff+0x3c>
 80087f2:	4629      	mov	r1, r5
 80087f4:	4630      	mov	r0, r6
 80087f6:	f7ff fd63 	bl	80082c0 <_Balloc>
 80087fa:	4602      	mov	r2, r0
 80087fc:	b928      	cbnz	r0, 800880a <__mdiff+0x2e>
 80087fe:	4b3f      	ldr	r3, [pc, #252]	@ (80088fc <__mdiff+0x120>)
 8008800:	f240 2137 	movw	r1, #567	@ 0x237
 8008804:	483e      	ldr	r0, [pc, #248]	@ (8008900 <__mdiff+0x124>)
 8008806:	f000 fb67 	bl	8008ed8 <__assert_func>
 800880a:	2301      	movs	r3, #1
 800880c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008810:	4610      	mov	r0, r2
 8008812:	b003      	add	sp, #12
 8008814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008818:	bfbc      	itt	lt
 800881a:	464b      	movlt	r3, r9
 800881c:	46a1      	movlt	r9, r4
 800881e:	4630      	mov	r0, r6
 8008820:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008824:	bfba      	itte	lt
 8008826:	461c      	movlt	r4, r3
 8008828:	2501      	movlt	r5, #1
 800882a:	2500      	movge	r5, #0
 800882c:	f7ff fd48 	bl	80082c0 <_Balloc>
 8008830:	4602      	mov	r2, r0
 8008832:	b918      	cbnz	r0, 800883c <__mdiff+0x60>
 8008834:	4b31      	ldr	r3, [pc, #196]	@ (80088fc <__mdiff+0x120>)
 8008836:	f240 2145 	movw	r1, #581	@ 0x245
 800883a:	e7e3      	b.n	8008804 <__mdiff+0x28>
 800883c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008840:	6926      	ldr	r6, [r4, #16]
 8008842:	60c5      	str	r5, [r0, #12]
 8008844:	f109 0310 	add.w	r3, r9, #16
 8008848:	f109 0514 	add.w	r5, r9, #20
 800884c:	f104 0e14 	add.w	lr, r4, #20
 8008850:	f100 0b14 	add.w	fp, r0, #20
 8008854:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008858:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800885c:	9301      	str	r3, [sp, #4]
 800885e:	46d9      	mov	r9, fp
 8008860:	f04f 0c00 	mov.w	ip, #0
 8008864:	9b01      	ldr	r3, [sp, #4]
 8008866:	f85e 0b04 	ldr.w	r0, [lr], #4
 800886a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800886e:	9301      	str	r3, [sp, #4]
 8008870:	fa1f f38a 	uxth.w	r3, sl
 8008874:	4619      	mov	r1, r3
 8008876:	b283      	uxth	r3, r0
 8008878:	1acb      	subs	r3, r1, r3
 800887a:	0c00      	lsrs	r0, r0, #16
 800887c:	4463      	add	r3, ip
 800887e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008882:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008886:	b29b      	uxth	r3, r3
 8008888:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800888c:	4576      	cmp	r6, lr
 800888e:	f849 3b04 	str.w	r3, [r9], #4
 8008892:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008896:	d8e5      	bhi.n	8008864 <__mdiff+0x88>
 8008898:	1b33      	subs	r3, r6, r4
 800889a:	3b15      	subs	r3, #21
 800889c:	f023 0303 	bic.w	r3, r3, #3
 80088a0:	3415      	adds	r4, #21
 80088a2:	3304      	adds	r3, #4
 80088a4:	42a6      	cmp	r6, r4
 80088a6:	bf38      	it	cc
 80088a8:	2304      	movcc	r3, #4
 80088aa:	441d      	add	r5, r3
 80088ac:	445b      	add	r3, fp
 80088ae:	461e      	mov	r6, r3
 80088b0:	462c      	mov	r4, r5
 80088b2:	4544      	cmp	r4, r8
 80088b4:	d30e      	bcc.n	80088d4 <__mdiff+0xf8>
 80088b6:	f108 0103 	add.w	r1, r8, #3
 80088ba:	1b49      	subs	r1, r1, r5
 80088bc:	f021 0103 	bic.w	r1, r1, #3
 80088c0:	3d03      	subs	r5, #3
 80088c2:	45a8      	cmp	r8, r5
 80088c4:	bf38      	it	cc
 80088c6:	2100      	movcc	r1, #0
 80088c8:	440b      	add	r3, r1
 80088ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80088ce:	b191      	cbz	r1, 80088f6 <__mdiff+0x11a>
 80088d0:	6117      	str	r7, [r2, #16]
 80088d2:	e79d      	b.n	8008810 <__mdiff+0x34>
 80088d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80088d8:	46e6      	mov	lr, ip
 80088da:	0c08      	lsrs	r0, r1, #16
 80088dc:	fa1c fc81 	uxtah	ip, ip, r1
 80088e0:	4471      	add	r1, lr
 80088e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80088e6:	b289      	uxth	r1, r1
 80088e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80088ec:	f846 1b04 	str.w	r1, [r6], #4
 80088f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80088f4:	e7dd      	b.n	80088b2 <__mdiff+0xd6>
 80088f6:	3f01      	subs	r7, #1
 80088f8:	e7e7      	b.n	80088ca <__mdiff+0xee>
 80088fa:	bf00      	nop
 80088fc:	0800a370 	.word	0x0800a370
 8008900:	0800a381 	.word	0x0800a381

08008904 <__d2b>:
 8008904:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008908:	460f      	mov	r7, r1
 800890a:	2101      	movs	r1, #1
 800890c:	ec59 8b10 	vmov	r8, r9, d0
 8008910:	4616      	mov	r6, r2
 8008912:	f7ff fcd5 	bl	80082c0 <_Balloc>
 8008916:	4604      	mov	r4, r0
 8008918:	b930      	cbnz	r0, 8008928 <__d2b+0x24>
 800891a:	4602      	mov	r2, r0
 800891c:	4b23      	ldr	r3, [pc, #140]	@ (80089ac <__d2b+0xa8>)
 800891e:	4824      	ldr	r0, [pc, #144]	@ (80089b0 <__d2b+0xac>)
 8008920:	f240 310f 	movw	r1, #783	@ 0x30f
 8008924:	f000 fad8 	bl	8008ed8 <__assert_func>
 8008928:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800892c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008930:	b10d      	cbz	r5, 8008936 <__d2b+0x32>
 8008932:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008936:	9301      	str	r3, [sp, #4]
 8008938:	f1b8 0300 	subs.w	r3, r8, #0
 800893c:	d023      	beq.n	8008986 <__d2b+0x82>
 800893e:	4668      	mov	r0, sp
 8008940:	9300      	str	r3, [sp, #0]
 8008942:	f7ff fd84 	bl	800844e <__lo0bits>
 8008946:	e9dd 1200 	ldrd	r1, r2, [sp]
 800894a:	b1d0      	cbz	r0, 8008982 <__d2b+0x7e>
 800894c:	f1c0 0320 	rsb	r3, r0, #32
 8008950:	fa02 f303 	lsl.w	r3, r2, r3
 8008954:	430b      	orrs	r3, r1
 8008956:	40c2      	lsrs	r2, r0
 8008958:	6163      	str	r3, [r4, #20]
 800895a:	9201      	str	r2, [sp, #4]
 800895c:	9b01      	ldr	r3, [sp, #4]
 800895e:	61a3      	str	r3, [r4, #24]
 8008960:	2b00      	cmp	r3, #0
 8008962:	bf0c      	ite	eq
 8008964:	2201      	moveq	r2, #1
 8008966:	2202      	movne	r2, #2
 8008968:	6122      	str	r2, [r4, #16]
 800896a:	b1a5      	cbz	r5, 8008996 <__d2b+0x92>
 800896c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008970:	4405      	add	r5, r0
 8008972:	603d      	str	r5, [r7, #0]
 8008974:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008978:	6030      	str	r0, [r6, #0]
 800897a:	4620      	mov	r0, r4
 800897c:	b003      	add	sp, #12
 800897e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008982:	6161      	str	r1, [r4, #20]
 8008984:	e7ea      	b.n	800895c <__d2b+0x58>
 8008986:	a801      	add	r0, sp, #4
 8008988:	f7ff fd61 	bl	800844e <__lo0bits>
 800898c:	9b01      	ldr	r3, [sp, #4]
 800898e:	6163      	str	r3, [r4, #20]
 8008990:	3020      	adds	r0, #32
 8008992:	2201      	movs	r2, #1
 8008994:	e7e8      	b.n	8008968 <__d2b+0x64>
 8008996:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800899a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800899e:	6038      	str	r0, [r7, #0]
 80089a0:	6918      	ldr	r0, [r3, #16]
 80089a2:	f7ff fd35 	bl	8008410 <__hi0bits>
 80089a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80089aa:	e7e5      	b.n	8008978 <__d2b+0x74>
 80089ac:	0800a370 	.word	0x0800a370
 80089b0:	0800a381 	.word	0x0800a381

080089b4 <__sfputc_r>:
 80089b4:	6893      	ldr	r3, [r2, #8]
 80089b6:	3b01      	subs	r3, #1
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	b410      	push	{r4}
 80089bc:	6093      	str	r3, [r2, #8]
 80089be:	da08      	bge.n	80089d2 <__sfputc_r+0x1e>
 80089c0:	6994      	ldr	r4, [r2, #24]
 80089c2:	42a3      	cmp	r3, r4
 80089c4:	db01      	blt.n	80089ca <__sfputc_r+0x16>
 80089c6:	290a      	cmp	r1, #10
 80089c8:	d103      	bne.n	80089d2 <__sfputc_r+0x1e>
 80089ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089ce:	f000 b9df 	b.w	8008d90 <__swbuf_r>
 80089d2:	6813      	ldr	r3, [r2, #0]
 80089d4:	1c58      	adds	r0, r3, #1
 80089d6:	6010      	str	r0, [r2, #0]
 80089d8:	7019      	strb	r1, [r3, #0]
 80089da:	4608      	mov	r0, r1
 80089dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <__sfputs_r>:
 80089e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089e4:	4606      	mov	r6, r0
 80089e6:	460f      	mov	r7, r1
 80089e8:	4614      	mov	r4, r2
 80089ea:	18d5      	adds	r5, r2, r3
 80089ec:	42ac      	cmp	r4, r5
 80089ee:	d101      	bne.n	80089f4 <__sfputs_r+0x12>
 80089f0:	2000      	movs	r0, #0
 80089f2:	e007      	b.n	8008a04 <__sfputs_r+0x22>
 80089f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089f8:	463a      	mov	r2, r7
 80089fa:	4630      	mov	r0, r6
 80089fc:	f7ff ffda 	bl	80089b4 <__sfputc_r>
 8008a00:	1c43      	adds	r3, r0, #1
 8008a02:	d1f3      	bne.n	80089ec <__sfputs_r+0xa>
 8008a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008a08 <_vfiprintf_r>:
 8008a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a0c:	460d      	mov	r5, r1
 8008a0e:	b09d      	sub	sp, #116	@ 0x74
 8008a10:	4614      	mov	r4, r2
 8008a12:	4698      	mov	r8, r3
 8008a14:	4606      	mov	r6, r0
 8008a16:	b118      	cbz	r0, 8008a20 <_vfiprintf_r+0x18>
 8008a18:	6a03      	ldr	r3, [r0, #32]
 8008a1a:	b90b      	cbnz	r3, 8008a20 <_vfiprintf_r+0x18>
 8008a1c:	f7fe fbdc 	bl	80071d8 <__sinit>
 8008a20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a22:	07d9      	lsls	r1, r3, #31
 8008a24:	d405      	bmi.n	8008a32 <_vfiprintf_r+0x2a>
 8008a26:	89ab      	ldrh	r3, [r5, #12]
 8008a28:	059a      	lsls	r2, r3, #22
 8008a2a:	d402      	bmi.n	8008a32 <_vfiprintf_r+0x2a>
 8008a2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a2e:	f7fe fcdc 	bl	80073ea <__retarget_lock_acquire_recursive>
 8008a32:	89ab      	ldrh	r3, [r5, #12]
 8008a34:	071b      	lsls	r3, r3, #28
 8008a36:	d501      	bpl.n	8008a3c <_vfiprintf_r+0x34>
 8008a38:	692b      	ldr	r3, [r5, #16]
 8008a3a:	b99b      	cbnz	r3, 8008a64 <_vfiprintf_r+0x5c>
 8008a3c:	4629      	mov	r1, r5
 8008a3e:	4630      	mov	r0, r6
 8008a40:	f000 f9e4 	bl	8008e0c <__swsetup_r>
 8008a44:	b170      	cbz	r0, 8008a64 <_vfiprintf_r+0x5c>
 8008a46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a48:	07dc      	lsls	r4, r3, #31
 8008a4a:	d504      	bpl.n	8008a56 <_vfiprintf_r+0x4e>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	b01d      	add	sp, #116	@ 0x74
 8008a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a56:	89ab      	ldrh	r3, [r5, #12]
 8008a58:	0598      	lsls	r0, r3, #22
 8008a5a:	d4f7      	bmi.n	8008a4c <_vfiprintf_r+0x44>
 8008a5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a5e:	f7fe fcc5 	bl	80073ec <__retarget_lock_release_recursive>
 8008a62:	e7f3      	b.n	8008a4c <_vfiprintf_r+0x44>
 8008a64:	2300      	movs	r3, #0
 8008a66:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a68:	2320      	movs	r3, #32
 8008a6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a72:	2330      	movs	r3, #48	@ 0x30
 8008a74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008c24 <_vfiprintf_r+0x21c>
 8008a78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a7c:	f04f 0901 	mov.w	r9, #1
 8008a80:	4623      	mov	r3, r4
 8008a82:	469a      	mov	sl, r3
 8008a84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a88:	b10a      	cbz	r2, 8008a8e <_vfiprintf_r+0x86>
 8008a8a:	2a25      	cmp	r2, #37	@ 0x25
 8008a8c:	d1f9      	bne.n	8008a82 <_vfiprintf_r+0x7a>
 8008a8e:	ebba 0b04 	subs.w	fp, sl, r4
 8008a92:	d00b      	beq.n	8008aac <_vfiprintf_r+0xa4>
 8008a94:	465b      	mov	r3, fp
 8008a96:	4622      	mov	r2, r4
 8008a98:	4629      	mov	r1, r5
 8008a9a:	4630      	mov	r0, r6
 8008a9c:	f7ff ffa1 	bl	80089e2 <__sfputs_r>
 8008aa0:	3001      	adds	r0, #1
 8008aa2:	f000 80a7 	beq.w	8008bf4 <_vfiprintf_r+0x1ec>
 8008aa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008aa8:	445a      	add	r2, fp
 8008aaa:	9209      	str	r2, [sp, #36]	@ 0x24
 8008aac:	f89a 3000 	ldrb.w	r3, [sl]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f000 809f 	beq.w	8008bf4 <_vfiprintf_r+0x1ec>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8008abc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ac0:	f10a 0a01 	add.w	sl, sl, #1
 8008ac4:	9304      	str	r3, [sp, #16]
 8008ac6:	9307      	str	r3, [sp, #28]
 8008ac8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008acc:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ace:	4654      	mov	r4, sl
 8008ad0:	2205      	movs	r2, #5
 8008ad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ad6:	4853      	ldr	r0, [pc, #332]	@ (8008c24 <_vfiprintf_r+0x21c>)
 8008ad8:	f7f7 fb9a 	bl	8000210 <memchr>
 8008adc:	9a04      	ldr	r2, [sp, #16]
 8008ade:	b9d8      	cbnz	r0, 8008b18 <_vfiprintf_r+0x110>
 8008ae0:	06d1      	lsls	r1, r2, #27
 8008ae2:	bf44      	itt	mi
 8008ae4:	2320      	movmi	r3, #32
 8008ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aea:	0713      	lsls	r3, r2, #28
 8008aec:	bf44      	itt	mi
 8008aee:	232b      	movmi	r3, #43	@ 0x2b
 8008af0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008af4:	f89a 3000 	ldrb.w	r3, [sl]
 8008af8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008afa:	d015      	beq.n	8008b28 <_vfiprintf_r+0x120>
 8008afc:	9a07      	ldr	r2, [sp, #28]
 8008afe:	4654      	mov	r4, sl
 8008b00:	2000      	movs	r0, #0
 8008b02:	f04f 0c0a 	mov.w	ip, #10
 8008b06:	4621      	mov	r1, r4
 8008b08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b0c:	3b30      	subs	r3, #48	@ 0x30
 8008b0e:	2b09      	cmp	r3, #9
 8008b10:	d94b      	bls.n	8008baa <_vfiprintf_r+0x1a2>
 8008b12:	b1b0      	cbz	r0, 8008b42 <_vfiprintf_r+0x13a>
 8008b14:	9207      	str	r2, [sp, #28]
 8008b16:	e014      	b.n	8008b42 <_vfiprintf_r+0x13a>
 8008b18:	eba0 0308 	sub.w	r3, r0, r8
 8008b1c:	fa09 f303 	lsl.w	r3, r9, r3
 8008b20:	4313      	orrs	r3, r2
 8008b22:	9304      	str	r3, [sp, #16]
 8008b24:	46a2      	mov	sl, r4
 8008b26:	e7d2      	b.n	8008ace <_vfiprintf_r+0xc6>
 8008b28:	9b03      	ldr	r3, [sp, #12]
 8008b2a:	1d19      	adds	r1, r3, #4
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	9103      	str	r1, [sp, #12]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	bfbb      	ittet	lt
 8008b34:	425b      	neglt	r3, r3
 8008b36:	f042 0202 	orrlt.w	r2, r2, #2
 8008b3a:	9307      	strge	r3, [sp, #28]
 8008b3c:	9307      	strlt	r3, [sp, #28]
 8008b3e:	bfb8      	it	lt
 8008b40:	9204      	strlt	r2, [sp, #16]
 8008b42:	7823      	ldrb	r3, [r4, #0]
 8008b44:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b46:	d10a      	bne.n	8008b5e <_vfiprintf_r+0x156>
 8008b48:	7863      	ldrb	r3, [r4, #1]
 8008b4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b4c:	d132      	bne.n	8008bb4 <_vfiprintf_r+0x1ac>
 8008b4e:	9b03      	ldr	r3, [sp, #12]
 8008b50:	1d1a      	adds	r2, r3, #4
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	9203      	str	r2, [sp, #12]
 8008b56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b5a:	3402      	adds	r4, #2
 8008b5c:	9305      	str	r3, [sp, #20]
 8008b5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008c34 <_vfiprintf_r+0x22c>
 8008b62:	7821      	ldrb	r1, [r4, #0]
 8008b64:	2203      	movs	r2, #3
 8008b66:	4650      	mov	r0, sl
 8008b68:	f7f7 fb52 	bl	8000210 <memchr>
 8008b6c:	b138      	cbz	r0, 8008b7e <_vfiprintf_r+0x176>
 8008b6e:	9b04      	ldr	r3, [sp, #16]
 8008b70:	eba0 000a 	sub.w	r0, r0, sl
 8008b74:	2240      	movs	r2, #64	@ 0x40
 8008b76:	4082      	lsls	r2, r0
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	3401      	adds	r4, #1
 8008b7c:	9304      	str	r3, [sp, #16]
 8008b7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b82:	4829      	ldr	r0, [pc, #164]	@ (8008c28 <_vfiprintf_r+0x220>)
 8008b84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b88:	2206      	movs	r2, #6
 8008b8a:	f7f7 fb41 	bl	8000210 <memchr>
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	d03f      	beq.n	8008c12 <_vfiprintf_r+0x20a>
 8008b92:	4b26      	ldr	r3, [pc, #152]	@ (8008c2c <_vfiprintf_r+0x224>)
 8008b94:	bb1b      	cbnz	r3, 8008bde <_vfiprintf_r+0x1d6>
 8008b96:	9b03      	ldr	r3, [sp, #12]
 8008b98:	3307      	adds	r3, #7
 8008b9a:	f023 0307 	bic.w	r3, r3, #7
 8008b9e:	3308      	adds	r3, #8
 8008ba0:	9303      	str	r3, [sp, #12]
 8008ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ba4:	443b      	add	r3, r7
 8008ba6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ba8:	e76a      	b.n	8008a80 <_vfiprintf_r+0x78>
 8008baa:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bae:	460c      	mov	r4, r1
 8008bb0:	2001      	movs	r0, #1
 8008bb2:	e7a8      	b.n	8008b06 <_vfiprintf_r+0xfe>
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	3401      	adds	r4, #1
 8008bb8:	9305      	str	r3, [sp, #20]
 8008bba:	4619      	mov	r1, r3
 8008bbc:	f04f 0c0a 	mov.w	ip, #10
 8008bc0:	4620      	mov	r0, r4
 8008bc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bc6:	3a30      	subs	r2, #48	@ 0x30
 8008bc8:	2a09      	cmp	r2, #9
 8008bca:	d903      	bls.n	8008bd4 <_vfiprintf_r+0x1cc>
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d0c6      	beq.n	8008b5e <_vfiprintf_r+0x156>
 8008bd0:	9105      	str	r1, [sp, #20]
 8008bd2:	e7c4      	b.n	8008b5e <_vfiprintf_r+0x156>
 8008bd4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bd8:	4604      	mov	r4, r0
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e7f0      	b.n	8008bc0 <_vfiprintf_r+0x1b8>
 8008bde:	ab03      	add	r3, sp, #12
 8008be0:	9300      	str	r3, [sp, #0]
 8008be2:	462a      	mov	r2, r5
 8008be4:	4b12      	ldr	r3, [pc, #72]	@ (8008c30 <_vfiprintf_r+0x228>)
 8008be6:	a904      	add	r1, sp, #16
 8008be8:	4630      	mov	r0, r6
 8008bea:	f7fd feb3 	bl	8006954 <_printf_float>
 8008bee:	4607      	mov	r7, r0
 8008bf0:	1c78      	adds	r0, r7, #1
 8008bf2:	d1d6      	bne.n	8008ba2 <_vfiprintf_r+0x19a>
 8008bf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bf6:	07d9      	lsls	r1, r3, #31
 8008bf8:	d405      	bmi.n	8008c06 <_vfiprintf_r+0x1fe>
 8008bfa:	89ab      	ldrh	r3, [r5, #12]
 8008bfc:	059a      	lsls	r2, r3, #22
 8008bfe:	d402      	bmi.n	8008c06 <_vfiprintf_r+0x1fe>
 8008c00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c02:	f7fe fbf3 	bl	80073ec <__retarget_lock_release_recursive>
 8008c06:	89ab      	ldrh	r3, [r5, #12]
 8008c08:	065b      	lsls	r3, r3, #25
 8008c0a:	f53f af1f 	bmi.w	8008a4c <_vfiprintf_r+0x44>
 8008c0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c10:	e71e      	b.n	8008a50 <_vfiprintf_r+0x48>
 8008c12:	ab03      	add	r3, sp, #12
 8008c14:	9300      	str	r3, [sp, #0]
 8008c16:	462a      	mov	r2, r5
 8008c18:	4b05      	ldr	r3, [pc, #20]	@ (8008c30 <_vfiprintf_r+0x228>)
 8008c1a:	a904      	add	r1, sp, #16
 8008c1c:	4630      	mov	r0, r6
 8008c1e:	f7fe f931 	bl	8006e84 <_printf_i>
 8008c22:	e7e4      	b.n	8008bee <_vfiprintf_r+0x1e6>
 8008c24:	0800a3da 	.word	0x0800a3da
 8008c28:	0800a3e4 	.word	0x0800a3e4
 8008c2c:	08006955 	.word	0x08006955
 8008c30:	080089e3 	.word	0x080089e3
 8008c34:	0800a3e0 	.word	0x0800a3e0

08008c38 <__sflush_r>:
 8008c38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c40:	0716      	lsls	r6, r2, #28
 8008c42:	4605      	mov	r5, r0
 8008c44:	460c      	mov	r4, r1
 8008c46:	d454      	bmi.n	8008cf2 <__sflush_r+0xba>
 8008c48:	684b      	ldr	r3, [r1, #4]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	dc02      	bgt.n	8008c54 <__sflush_r+0x1c>
 8008c4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	dd48      	ble.n	8008ce6 <__sflush_r+0xae>
 8008c54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c56:	2e00      	cmp	r6, #0
 8008c58:	d045      	beq.n	8008ce6 <__sflush_r+0xae>
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c60:	682f      	ldr	r7, [r5, #0]
 8008c62:	6a21      	ldr	r1, [r4, #32]
 8008c64:	602b      	str	r3, [r5, #0]
 8008c66:	d030      	beq.n	8008cca <__sflush_r+0x92>
 8008c68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c6a:	89a3      	ldrh	r3, [r4, #12]
 8008c6c:	0759      	lsls	r1, r3, #29
 8008c6e:	d505      	bpl.n	8008c7c <__sflush_r+0x44>
 8008c70:	6863      	ldr	r3, [r4, #4]
 8008c72:	1ad2      	subs	r2, r2, r3
 8008c74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c76:	b10b      	cbz	r3, 8008c7c <__sflush_r+0x44>
 8008c78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c7a:	1ad2      	subs	r2, r2, r3
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c80:	6a21      	ldr	r1, [r4, #32]
 8008c82:	4628      	mov	r0, r5
 8008c84:	47b0      	blx	r6
 8008c86:	1c43      	adds	r3, r0, #1
 8008c88:	89a3      	ldrh	r3, [r4, #12]
 8008c8a:	d106      	bne.n	8008c9a <__sflush_r+0x62>
 8008c8c:	6829      	ldr	r1, [r5, #0]
 8008c8e:	291d      	cmp	r1, #29
 8008c90:	d82b      	bhi.n	8008cea <__sflush_r+0xb2>
 8008c92:	4a2a      	ldr	r2, [pc, #168]	@ (8008d3c <__sflush_r+0x104>)
 8008c94:	40ca      	lsrs	r2, r1
 8008c96:	07d6      	lsls	r6, r2, #31
 8008c98:	d527      	bpl.n	8008cea <__sflush_r+0xb2>
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	6062      	str	r2, [r4, #4]
 8008c9e:	04d9      	lsls	r1, r3, #19
 8008ca0:	6922      	ldr	r2, [r4, #16]
 8008ca2:	6022      	str	r2, [r4, #0]
 8008ca4:	d504      	bpl.n	8008cb0 <__sflush_r+0x78>
 8008ca6:	1c42      	adds	r2, r0, #1
 8008ca8:	d101      	bne.n	8008cae <__sflush_r+0x76>
 8008caa:	682b      	ldr	r3, [r5, #0]
 8008cac:	b903      	cbnz	r3, 8008cb0 <__sflush_r+0x78>
 8008cae:	6560      	str	r0, [r4, #84]	@ 0x54
 8008cb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cb2:	602f      	str	r7, [r5, #0]
 8008cb4:	b1b9      	cbz	r1, 8008ce6 <__sflush_r+0xae>
 8008cb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cba:	4299      	cmp	r1, r3
 8008cbc:	d002      	beq.n	8008cc4 <__sflush_r+0x8c>
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	f7ff f9fe 	bl	80080c0 <_free_r>
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cc8:	e00d      	b.n	8008ce6 <__sflush_r+0xae>
 8008cca:	2301      	movs	r3, #1
 8008ccc:	4628      	mov	r0, r5
 8008cce:	47b0      	blx	r6
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	1c50      	adds	r0, r2, #1
 8008cd4:	d1c9      	bne.n	8008c6a <__sflush_r+0x32>
 8008cd6:	682b      	ldr	r3, [r5, #0]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d0c6      	beq.n	8008c6a <__sflush_r+0x32>
 8008cdc:	2b1d      	cmp	r3, #29
 8008cde:	d001      	beq.n	8008ce4 <__sflush_r+0xac>
 8008ce0:	2b16      	cmp	r3, #22
 8008ce2:	d11e      	bne.n	8008d22 <__sflush_r+0xea>
 8008ce4:	602f      	str	r7, [r5, #0]
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	e022      	b.n	8008d30 <__sflush_r+0xf8>
 8008cea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cee:	b21b      	sxth	r3, r3
 8008cf0:	e01b      	b.n	8008d2a <__sflush_r+0xf2>
 8008cf2:	690f      	ldr	r7, [r1, #16]
 8008cf4:	2f00      	cmp	r7, #0
 8008cf6:	d0f6      	beq.n	8008ce6 <__sflush_r+0xae>
 8008cf8:	0793      	lsls	r3, r2, #30
 8008cfa:	680e      	ldr	r6, [r1, #0]
 8008cfc:	bf08      	it	eq
 8008cfe:	694b      	ldreq	r3, [r1, #20]
 8008d00:	600f      	str	r7, [r1, #0]
 8008d02:	bf18      	it	ne
 8008d04:	2300      	movne	r3, #0
 8008d06:	eba6 0807 	sub.w	r8, r6, r7
 8008d0a:	608b      	str	r3, [r1, #8]
 8008d0c:	f1b8 0f00 	cmp.w	r8, #0
 8008d10:	dde9      	ble.n	8008ce6 <__sflush_r+0xae>
 8008d12:	6a21      	ldr	r1, [r4, #32]
 8008d14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d16:	4643      	mov	r3, r8
 8008d18:	463a      	mov	r2, r7
 8008d1a:	4628      	mov	r0, r5
 8008d1c:	47b0      	blx	r6
 8008d1e:	2800      	cmp	r0, #0
 8008d20:	dc08      	bgt.n	8008d34 <__sflush_r+0xfc>
 8008d22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d2a:	81a3      	strh	r3, [r4, #12]
 8008d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d34:	4407      	add	r7, r0
 8008d36:	eba8 0800 	sub.w	r8, r8, r0
 8008d3a:	e7e7      	b.n	8008d0c <__sflush_r+0xd4>
 8008d3c:	20400001 	.word	0x20400001

08008d40 <_fflush_r>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	690b      	ldr	r3, [r1, #16]
 8008d44:	4605      	mov	r5, r0
 8008d46:	460c      	mov	r4, r1
 8008d48:	b913      	cbnz	r3, 8008d50 <_fflush_r+0x10>
 8008d4a:	2500      	movs	r5, #0
 8008d4c:	4628      	mov	r0, r5
 8008d4e:	bd38      	pop	{r3, r4, r5, pc}
 8008d50:	b118      	cbz	r0, 8008d5a <_fflush_r+0x1a>
 8008d52:	6a03      	ldr	r3, [r0, #32]
 8008d54:	b90b      	cbnz	r3, 8008d5a <_fflush_r+0x1a>
 8008d56:	f7fe fa3f 	bl	80071d8 <__sinit>
 8008d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d0f3      	beq.n	8008d4a <_fflush_r+0xa>
 8008d62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d64:	07d0      	lsls	r0, r2, #31
 8008d66:	d404      	bmi.n	8008d72 <_fflush_r+0x32>
 8008d68:	0599      	lsls	r1, r3, #22
 8008d6a:	d402      	bmi.n	8008d72 <_fflush_r+0x32>
 8008d6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d6e:	f7fe fb3c 	bl	80073ea <__retarget_lock_acquire_recursive>
 8008d72:	4628      	mov	r0, r5
 8008d74:	4621      	mov	r1, r4
 8008d76:	f7ff ff5f 	bl	8008c38 <__sflush_r>
 8008d7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d7c:	07da      	lsls	r2, r3, #31
 8008d7e:	4605      	mov	r5, r0
 8008d80:	d4e4      	bmi.n	8008d4c <_fflush_r+0xc>
 8008d82:	89a3      	ldrh	r3, [r4, #12]
 8008d84:	059b      	lsls	r3, r3, #22
 8008d86:	d4e1      	bmi.n	8008d4c <_fflush_r+0xc>
 8008d88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d8a:	f7fe fb2f 	bl	80073ec <__retarget_lock_release_recursive>
 8008d8e:	e7dd      	b.n	8008d4c <_fflush_r+0xc>

08008d90 <__swbuf_r>:
 8008d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d92:	460e      	mov	r6, r1
 8008d94:	4614      	mov	r4, r2
 8008d96:	4605      	mov	r5, r0
 8008d98:	b118      	cbz	r0, 8008da2 <__swbuf_r+0x12>
 8008d9a:	6a03      	ldr	r3, [r0, #32]
 8008d9c:	b90b      	cbnz	r3, 8008da2 <__swbuf_r+0x12>
 8008d9e:	f7fe fa1b 	bl	80071d8 <__sinit>
 8008da2:	69a3      	ldr	r3, [r4, #24]
 8008da4:	60a3      	str	r3, [r4, #8]
 8008da6:	89a3      	ldrh	r3, [r4, #12]
 8008da8:	071a      	lsls	r2, r3, #28
 8008daa:	d501      	bpl.n	8008db0 <__swbuf_r+0x20>
 8008dac:	6923      	ldr	r3, [r4, #16]
 8008dae:	b943      	cbnz	r3, 8008dc2 <__swbuf_r+0x32>
 8008db0:	4621      	mov	r1, r4
 8008db2:	4628      	mov	r0, r5
 8008db4:	f000 f82a 	bl	8008e0c <__swsetup_r>
 8008db8:	b118      	cbz	r0, 8008dc2 <__swbuf_r+0x32>
 8008dba:	f04f 37ff 	mov.w	r7, #4294967295
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dc2:	6823      	ldr	r3, [r4, #0]
 8008dc4:	6922      	ldr	r2, [r4, #16]
 8008dc6:	1a98      	subs	r0, r3, r2
 8008dc8:	6963      	ldr	r3, [r4, #20]
 8008dca:	b2f6      	uxtb	r6, r6
 8008dcc:	4283      	cmp	r3, r0
 8008dce:	4637      	mov	r7, r6
 8008dd0:	dc05      	bgt.n	8008dde <__swbuf_r+0x4e>
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	f7ff ffb3 	bl	8008d40 <_fflush_r>
 8008dda:	2800      	cmp	r0, #0
 8008ddc:	d1ed      	bne.n	8008dba <__swbuf_r+0x2a>
 8008dde:	68a3      	ldr	r3, [r4, #8]
 8008de0:	3b01      	subs	r3, #1
 8008de2:	60a3      	str	r3, [r4, #8]
 8008de4:	6823      	ldr	r3, [r4, #0]
 8008de6:	1c5a      	adds	r2, r3, #1
 8008de8:	6022      	str	r2, [r4, #0]
 8008dea:	701e      	strb	r6, [r3, #0]
 8008dec:	6962      	ldr	r2, [r4, #20]
 8008dee:	1c43      	adds	r3, r0, #1
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d004      	beq.n	8008dfe <__swbuf_r+0x6e>
 8008df4:	89a3      	ldrh	r3, [r4, #12]
 8008df6:	07db      	lsls	r3, r3, #31
 8008df8:	d5e1      	bpl.n	8008dbe <__swbuf_r+0x2e>
 8008dfa:	2e0a      	cmp	r6, #10
 8008dfc:	d1df      	bne.n	8008dbe <__swbuf_r+0x2e>
 8008dfe:	4621      	mov	r1, r4
 8008e00:	4628      	mov	r0, r5
 8008e02:	f7ff ff9d 	bl	8008d40 <_fflush_r>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	d0d9      	beq.n	8008dbe <__swbuf_r+0x2e>
 8008e0a:	e7d6      	b.n	8008dba <__swbuf_r+0x2a>

08008e0c <__swsetup_r>:
 8008e0c:	b538      	push	{r3, r4, r5, lr}
 8008e0e:	4b29      	ldr	r3, [pc, #164]	@ (8008eb4 <__swsetup_r+0xa8>)
 8008e10:	4605      	mov	r5, r0
 8008e12:	6818      	ldr	r0, [r3, #0]
 8008e14:	460c      	mov	r4, r1
 8008e16:	b118      	cbz	r0, 8008e20 <__swsetup_r+0x14>
 8008e18:	6a03      	ldr	r3, [r0, #32]
 8008e1a:	b90b      	cbnz	r3, 8008e20 <__swsetup_r+0x14>
 8008e1c:	f7fe f9dc 	bl	80071d8 <__sinit>
 8008e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e24:	0719      	lsls	r1, r3, #28
 8008e26:	d422      	bmi.n	8008e6e <__swsetup_r+0x62>
 8008e28:	06da      	lsls	r2, r3, #27
 8008e2a:	d407      	bmi.n	8008e3c <__swsetup_r+0x30>
 8008e2c:	2209      	movs	r2, #9
 8008e2e:	602a      	str	r2, [r5, #0]
 8008e30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e34:	81a3      	strh	r3, [r4, #12]
 8008e36:	f04f 30ff 	mov.w	r0, #4294967295
 8008e3a:	e033      	b.n	8008ea4 <__swsetup_r+0x98>
 8008e3c:	0758      	lsls	r0, r3, #29
 8008e3e:	d512      	bpl.n	8008e66 <__swsetup_r+0x5a>
 8008e40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e42:	b141      	cbz	r1, 8008e56 <__swsetup_r+0x4a>
 8008e44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e48:	4299      	cmp	r1, r3
 8008e4a:	d002      	beq.n	8008e52 <__swsetup_r+0x46>
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	f7ff f937 	bl	80080c0 <_free_r>
 8008e52:	2300      	movs	r3, #0
 8008e54:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e5c:	81a3      	strh	r3, [r4, #12]
 8008e5e:	2300      	movs	r3, #0
 8008e60:	6063      	str	r3, [r4, #4]
 8008e62:	6923      	ldr	r3, [r4, #16]
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	89a3      	ldrh	r3, [r4, #12]
 8008e68:	f043 0308 	orr.w	r3, r3, #8
 8008e6c:	81a3      	strh	r3, [r4, #12]
 8008e6e:	6923      	ldr	r3, [r4, #16]
 8008e70:	b94b      	cbnz	r3, 8008e86 <__swsetup_r+0x7a>
 8008e72:	89a3      	ldrh	r3, [r4, #12]
 8008e74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e7c:	d003      	beq.n	8008e86 <__swsetup_r+0x7a>
 8008e7e:	4621      	mov	r1, r4
 8008e80:	4628      	mov	r0, r5
 8008e82:	f000 f8b3 	bl	8008fec <__smakebuf_r>
 8008e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e8a:	f013 0201 	ands.w	r2, r3, #1
 8008e8e:	d00a      	beq.n	8008ea6 <__swsetup_r+0x9a>
 8008e90:	2200      	movs	r2, #0
 8008e92:	60a2      	str	r2, [r4, #8]
 8008e94:	6962      	ldr	r2, [r4, #20]
 8008e96:	4252      	negs	r2, r2
 8008e98:	61a2      	str	r2, [r4, #24]
 8008e9a:	6922      	ldr	r2, [r4, #16]
 8008e9c:	b942      	cbnz	r2, 8008eb0 <__swsetup_r+0xa4>
 8008e9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008ea2:	d1c5      	bne.n	8008e30 <__swsetup_r+0x24>
 8008ea4:	bd38      	pop	{r3, r4, r5, pc}
 8008ea6:	0799      	lsls	r1, r3, #30
 8008ea8:	bf58      	it	pl
 8008eaa:	6962      	ldrpl	r2, [r4, #20]
 8008eac:	60a2      	str	r2, [r4, #8]
 8008eae:	e7f4      	b.n	8008e9a <__swsetup_r+0x8e>
 8008eb0:	2000      	movs	r0, #0
 8008eb2:	e7f7      	b.n	8008ea4 <__swsetup_r+0x98>
 8008eb4:	2000001c 	.word	0x2000001c

08008eb8 <_sbrk_r>:
 8008eb8:	b538      	push	{r3, r4, r5, lr}
 8008eba:	4d06      	ldr	r5, [pc, #24]	@ (8008ed4 <_sbrk_r+0x1c>)
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	4608      	mov	r0, r1
 8008ec2:	602b      	str	r3, [r5, #0]
 8008ec4:	f7f8 fc42 	bl	800174c <_sbrk>
 8008ec8:	1c43      	adds	r3, r0, #1
 8008eca:	d102      	bne.n	8008ed2 <_sbrk_r+0x1a>
 8008ecc:	682b      	ldr	r3, [r5, #0]
 8008ece:	b103      	cbz	r3, 8008ed2 <_sbrk_r+0x1a>
 8008ed0:	6023      	str	r3, [r4, #0]
 8008ed2:	bd38      	pop	{r3, r4, r5, pc}
 8008ed4:	20000ee0 	.word	0x20000ee0

08008ed8 <__assert_func>:
 8008ed8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008eda:	4614      	mov	r4, r2
 8008edc:	461a      	mov	r2, r3
 8008ede:	4b09      	ldr	r3, [pc, #36]	@ (8008f04 <__assert_func+0x2c>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4605      	mov	r5, r0
 8008ee4:	68d8      	ldr	r0, [r3, #12]
 8008ee6:	b14c      	cbz	r4, 8008efc <__assert_func+0x24>
 8008ee8:	4b07      	ldr	r3, [pc, #28]	@ (8008f08 <__assert_func+0x30>)
 8008eea:	9100      	str	r1, [sp, #0]
 8008eec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ef0:	4906      	ldr	r1, [pc, #24]	@ (8008f0c <__assert_func+0x34>)
 8008ef2:	462b      	mov	r3, r5
 8008ef4:	f000 f842 	bl	8008f7c <fiprintf>
 8008ef8:	f000 f8d6 	bl	80090a8 <abort>
 8008efc:	4b04      	ldr	r3, [pc, #16]	@ (8008f10 <__assert_func+0x38>)
 8008efe:	461c      	mov	r4, r3
 8008f00:	e7f3      	b.n	8008eea <__assert_func+0x12>
 8008f02:	bf00      	nop
 8008f04:	2000001c 	.word	0x2000001c
 8008f08:	0800a3f5 	.word	0x0800a3f5
 8008f0c:	0800a402 	.word	0x0800a402
 8008f10:	0800a430 	.word	0x0800a430

08008f14 <_calloc_r>:
 8008f14:	b570      	push	{r4, r5, r6, lr}
 8008f16:	fba1 5402 	umull	r5, r4, r1, r2
 8008f1a:	b934      	cbnz	r4, 8008f2a <_calloc_r+0x16>
 8008f1c:	4629      	mov	r1, r5
 8008f1e:	f7ff f943 	bl	80081a8 <_malloc_r>
 8008f22:	4606      	mov	r6, r0
 8008f24:	b928      	cbnz	r0, 8008f32 <_calloc_r+0x1e>
 8008f26:	4630      	mov	r0, r6
 8008f28:	bd70      	pop	{r4, r5, r6, pc}
 8008f2a:	220c      	movs	r2, #12
 8008f2c:	6002      	str	r2, [r0, #0]
 8008f2e:	2600      	movs	r6, #0
 8008f30:	e7f9      	b.n	8008f26 <_calloc_r+0x12>
 8008f32:	462a      	mov	r2, r5
 8008f34:	4621      	mov	r1, r4
 8008f36:	f7fe f9da 	bl	80072ee <memset>
 8008f3a:	e7f4      	b.n	8008f26 <_calloc_r+0x12>

08008f3c <__ascii_mbtowc>:
 8008f3c:	b082      	sub	sp, #8
 8008f3e:	b901      	cbnz	r1, 8008f42 <__ascii_mbtowc+0x6>
 8008f40:	a901      	add	r1, sp, #4
 8008f42:	b142      	cbz	r2, 8008f56 <__ascii_mbtowc+0x1a>
 8008f44:	b14b      	cbz	r3, 8008f5a <__ascii_mbtowc+0x1e>
 8008f46:	7813      	ldrb	r3, [r2, #0]
 8008f48:	600b      	str	r3, [r1, #0]
 8008f4a:	7812      	ldrb	r2, [r2, #0]
 8008f4c:	1e10      	subs	r0, r2, #0
 8008f4e:	bf18      	it	ne
 8008f50:	2001      	movne	r0, #1
 8008f52:	b002      	add	sp, #8
 8008f54:	4770      	bx	lr
 8008f56:	4610      	mov	r0, r2
 8008f58:	e7fb      	b.n	8008f52 <__ascii_mbtowc+0x16>
 8008f5a:	f06f 0001 	mvn.w	r0, #1
 8008f5e:	e7f8      	b.n	8008f52 <__ascii_mbtowc+0x16>

08008f60 <__ascii_wctomb>:
 8008f60:	4603      	mov	r3, r0
 8008f62:	4608      	mov	r0, r1
 8008f64:	b141      	cbz	r1, 8008f78 <__ascii_wctomb+0x18>
 8008f66:	2aff      	cmp	r2, #255	@ 0xff
 8008f68:	d904      	bls.n	8008f74 <__ascii_wctomb+0x14>
 8008f6a:	228a      	movs	r2, #138	@ 0x8a
 8008f6c:	601a      	str	r2, [r3, #0]
 8008f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f72:	4770      	bx	lr
 8008f74:	700a      	strb	r2, [r1, #0]
 8008f76:	2001      	movs	r0, #1
 8008f78:	4770      	bx	lr
	...

08008f7c <fiprintf>:
 8008f7c:	b40e      	push	{r1, r2, r3}
 8008f7e:	b503      	push	{r0, r1, lr}
 8008f80:	4601      	mov	r1, r0
 8008f82:	ab03      	add	r3, sp, #12
 8008f84:	4805      	ldr	r0, [pc, #20]	@ (8008f9c <fiprintf+0x20>)
 8008f86:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f8a:	6800      	ldr	r0, [r0, #0]
 8008f8c:	9301      	str	r3, [sp, #4]
 8008f8e:	f7ff fd3b 	bl	8008a08 <_vfiprintf_r>
 8008f92:	b002      	add	sp, #8
 8008f94:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f98:	b003      	add	sp, #12
 8008f9a:	4770      	bx	lr
 8008f9c:	2000001c 	.word	0x2000001c

08008fa0 <__swhatbuf_r>:
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fa8:	2900      	cmp	r1, #0
 8008faa:	b096      	sub	sp, #88	@ 0x58
 8008fac:	4615      	mov	r5, r2
 8008fae:	461e      	mov	r6, r3
 8008fb0:	da0d      	bge.n	8008fce <__swhatbuf_r+0x2e>
 8008fb2:	89a3      	ldrh	r3, [r4, #12]
 8008fb4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008fb8:	f04f 0100 	mov.w	r1, #0
 8008fbc:	bf14      	ite	ne
 8008fbe:	2340      	movne	r3, #64	@ 0x40
 8008fc0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	6031      	str	r1, [r6, #0]
 8008fc8:	602b      	str	r3, [r5, #0]
 8008fca:	b016      	add	sp, #88	@ 0x58
 8008fcc:	bd70      	pop	{r4, r5, r6, pc}
 8008fce:	466a      	mov	r2, sp
 8008fd0:	f000 f848 	bl	8009064 <_fstat_r>
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	dbec      	blt.n	8008fb2 <__swhatbuf_r+0x12>
 8008fd8:	9901      	ldr	r1, [sp, #4]
 8008fda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008fde:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008fe2:	4259      	negs	r1, r3
 8008fe4:	4159      	adcs	r1, r3
 8008fe6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008fea:	e7eb      	b.n	8008fc4 <__swhatbuf_r+0x24>

08008fec <__smakebuf_r>:
 8008fec:	898b      	ldrh	r3, [r1, #12]
 8008fee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ff0:	079d      	lsls	r5, r3, #30
 8008ff2:	4606      	mov	r6, r0
 8008ff4:	460c      	mov	r4, r1
 8008ff6:	d507      	bpl.n	8009008 <__smakebuf_r+0x1c>
 8008ff8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008ffc:	6023      	str	r3, [r4, #0]
 8008ffe:	6123      	str	r3, [r4, #16]
 8009000:	2301      	movs	r3, #1
 8009002:	6163      	str	r3, [r4, #20]
 8009004:	b003      	add	sp, #12
 8009006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009008:	ab01      	add	r3, sp, #4
 800900a:	466a      	mov	r2, sp
 800900c:	f7ff ffc8 	bl	8008fa0 <__swhatbuf_r>
 8009010:	9f00      	ldr	r7, [sp, #0]
 8009012:	4605      	mov	r5, r0
 8009014:	4639      	mov	r1, r7
 8009016:	4630      	mov	r0, r6
 8009018:	f7ff f8c6 	bl	80081a8 <_malloc_r>
 800901c:	b948      	cbnz	r0, 8009032 <__smakebuf_r+0x46>
 800901e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009022:	059a      	lsls	r2, r3, #22
 8009024:	d4ee      	bmi.n	8009004 <__smakebuf_r+0x18>
 8009026:	f023 0303 	bic.w	r3, r3, #3
 800902a:	f043 0302 	orr.w	r3, r3, #2
 800902e:	81a3      	strh	r3, [r4, #12]
 8009030:	e7e2      	b.n	8008ff8 <__smakebuf_r+0xc>
 8009032:	89a3      	ldrh	r3, [r4, #12]
 8009034:	6020      	str	r0, [r4, #0]
 8009036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800903a:	81a3      	strh	r3, [r4, #12]
 800903c:	9b01      	ldr	r3, [sp, #4]
 800903e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009042:	b15b      	cbz	r3, 800905c <__smakebuf_r+0x70>
 8009044:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009048:	4630      	mov	r0, r6
 800904a:	f000 f81d 	bl	8009088 <_isatty_r>
 800904e:	b128      	cbz	r0, 800905c <__smakebuf_r+0x70>
 8009050:	89a3      	ldrh	r3, [r4, #12]
 8009052:	f023 0303 	bic.w	r3, r3, #3
 8009056:	f043 0301 	orr.w	r3, r3, #1
 800905a:	81a3      	strh	r3, [r4, #12]
 800905c:	89a3      	ldrh	r3, [r4, #12]
 800905e:	431d      	orrs	r5, r3
 8009060:	81a5      	strh	r5, [r4, #12]
 8009062:	e7cf      	b.n	8009004 <__smakebuf_r+0x18>

08009064 <_fstat_r>:
 8009064:	b538      	push	{r3, r4, r5, lr}
 8009066:	4d07      	ldr	r5, [pc, #28]	@ (8009084 <_fstat_r+0x20>)
 8009068:	2300      	movs	r3, #0
 800906a:	4604      	mov	r4, r0
 800906c:	4608      	mov	r0, r1
 800906e:	4611      	mov	r1, r2
 8009070:	602b      	str	r3, [r5, #0]
 8009072:	f7f8 fb42 	bl	80016fa <_fstat>
 8009076:	1c43      	adds	r3, r0, #1
 8009078:	d102      	bne.n	8009080 <_fstat_r+0x1c>
 800907a:	682b      	ldr	r3, [r5, #0]
 800907c:	b103      	cbz	r3, 8009080 <_fstat_r+0x1c>
 800907e:	6023      	str	r3, [r4, #0]
 8009080:	bd38      	pop	{r3, r4, r5, pc}
 8009082:	bf00      	nop
 8009084:	20000ee0 	.word	0x20000ee0

08009088 <_isatty_r>:
 8009088:	b538      	push	{r3, r4, r5, lr}
 800908a:	4d06      	ldr	r5, [pc, #24]	@ (80090a4 <_isatty_r+0x1c>)
 800908c:	2300      	movs	r3, #0
 800908e:	4604      	mov	r4, r0
 8009090:	4608      	mov	r0, r1
 8009092:	602b      	str	r3, [r5, #0]
 8009094:	f7f8 fb41 	bl	800171a <_isatty>
 8009098:	1c43      	adds	r3, r0, #1
 800909a:	d102      	bne.n	80090a2 <_isatty_r+0x1a>
 800909c:	682b      	ldr	r3, [r5, #0]
 800909e:	b103      	cbz	r3, 80090a2 <_isatty_r+0x1a>
 80090a0:	6023      	str	r3, [r4, #0]
 80090a2:	bd38      	pop	{r3, r4, r5, pc}
 80090a4:	20000ee0 	.word	0x20000ee0

080090a8 <abort>:
 80090a8:	b508      	push	{r3, lr}
 80090aa:	2006      	movs	r0, #6
 80090ac:	f000 f82c 	bl	8009108 <raise>
 80090b0:	2001      	movs	r0, #1
 80090b2:	f7f8 faee 	bl	8001692 <_exit>

080090b6 <_raise_r>:
 80090b6:	291f      	cmp	r1, #31
 80090b8:	b538      	push	{r3, r4, r5, lr}
 80090ba:	4605      	mov	r5, r0
 80090bc:	460c      	mov	r4, r1
 80090be:	d904      	bls.n	80090ca <_raise_r+0x14>
 80090c0:	2316      	movs	r3, #22
 80090c2:	6003      	str	r3, [r0, #0]
 80090c4:	f04f 30ff 	mov.w	r0, #4294967295
 80090c8:	bd38      	pop	{r3, r4, r5, pc}
 80090ca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80090cc:	b112      	cbz	r2, 80090d4 <_raise_r+0x1e>
 80090ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80090d2:	b94b      	cbnz	r3, 80090e8 <_raise_r+0x32>
 80090d4:	4628      	mov	r0, r5
 80090d6:	f000 f831 	bl	800913c <_getpid_r>
 80090da:	4622      	mov	r2, r4
 80090dc:	4601      	mov	r1, r0
 80090de:	4628      	mov	r0, r5
 80090e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090e4:	f000 b818 	b.w	8009118 <_kill_r>
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d00a      	beq.n	8009102 <_raise_r+0x4c>
 80090ec:	1c59      	adds	r1, r3, #1
 80090ee:	d103      	bne.n	80090f8 <_raise_r+0x42>
 80090f0:	2316      	movs	r3, #22
 80090f2:	6003      	str	r3, [r0, #0]
 80090f4:	2001      	movs	r0, #1
 80090f6:	e7e7      	b.n	80090c8 <_raise_r+0x12>
 80090f8:	2100      	movs	r1, #0
 80090fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80090fe:	4620      	mov	r0, r4
 8009100:	4798      	blx	r3
 8009102:	2000      	movs	r0, #0
 8009104:	e7e0      	b.n	80090c8 <_raise_r+0x12>
	...

08009108 <raise>:
 8009108:	4b02      	ldr	r3, [pc, #8]	@ (8009114 <raise+0xc>)
 800910a:	4601      	mov	r1, r0
 800910c:	6818      	ldr	r0, [r3, #0]
 800910e:	f7ff bfd2 	b.w	80090b6 <_raise_r>
 8009112:	bf00      	nop
 8009114:	2000001c 	.word	0x2000001c

08009118 <_kill_r>:
 8009118:	b538      	push	{r3, r4, r5, lr}
 800911a:	4d07      	ldr	r5, [pc, #28]	@ (8009138 <_kill_r+0x20>)
 800911c:	2300      	movs	r3, #0
 800911e:	4604      	mov	r4, r0
 8009120:	4608      	mov	r0, r1
 8009122:	4611      	mov	r1, r2
 8009124:	602b      	str	r3, [r5, #0]
 8009126:	f7f8 faa4 	bl	8001672 <_kill>
 800912a:	1c43      	adds	r3, r0, #1
 800912c:	d102      	bne.n	8009134 <_kill_r+0x1c>
 800912e:	682b      	ldr	r3, [r5, #0]
 8009130:	b103      	cbz	r3, 8009134 <_kill_r+0x1c>
 8009132:	6023      	str	r3, [r4, #0]
 8009134:	bd38      	pop	{r3, r4, r5, pc}
 8009136:	bf00      	nop
 8009138:	20000ee0 	.word	0x20000ee0

0800913c <_getpid_r>:
 800913c:	f7f8 ba91 	b.w	8001662 <_getpid>

08009140 <pow>:
 8009140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009142:	ed2d 8b02 	vpush	{d8}
 8009146:	eeb0 8a40 	vmov.f32	s16, s0
 800914a:	eef0 8a60 	vmov.f32	s17, s1
 800914e:	ec55 4b11 	vmov	r4, r5, d1
 8009152:	f000 f871 	bl	8009238 <__ieee754_pow>
 8009156:	4622      	mov	r2, r4
 8009158:	462b      	mov	r3, r5
 800915a:	4620      	mov	r0, r4
 800915c:	4629      	mov	r1, r5
 800915e:	ec57 6b10 	vmov	r6, r7, d0
 8009162:	f7f7 fd03 	bl	8000b6c <__aeabi_dcmpun>
 8009166:	2800      	cmp	r0, #0
 8009168:	d13b      	bne.n	80091e2 <pow+0xa2>
 800916a:	ec51 0b18 	vmov	r0, r1, d8
 800916e:	2200      	movs	r2, #0
 8009170:	2300      	movs	r3, #0
 8009172:	f7f7 fcc9 	bl	8000b08 <__aeabi_dcmpeq>
 8009176:	b1b8      	cbz	r0, 80091a8 <pow+0x68>
 8009178:	2200      	movs	r2, #0
 800917a:	2300      	movs	r3, #0
 800917c:	4620      	mov	r0, r4
 800917e:	4629      	mov	r1, r5
 8009180:	f7f7 fcc2 	bl	8000b08 <__aeabi_dcmpeq>
 8009184:	2800      	cmp	r0, #0
 8009186:	d146      	bne.n	8009216 <pow+0xd6>
 8009188:	ec45 4b10 	vmov	d0, r4, r5
 800918c:	f000 f848 	bl	8009220 <finite>
 8009190:	b338      	cbz	r0, 80091e2 <pow+0xa2>
 8009192:	2200      	movs	r2, #0
 8009194:	2300      	movs	r3, #0
 8009196:	4620      	mov	r0, r4
 8009198:	4629      	mov	r1, r5
 800919a:	f7f7 fcbf 	bl	8000b1c <__aeabi_dcmplt>
 800919e:	b300      	cbz	r0, 80091e2 <pow+0xa2>
 80091a0:	f7fe f8f8 	bl	8007394 <__errno>
 80091a4:	2322      	movs	r3, #34	@ 0x22
 80091a6:	e01b      	b.n	80091e0 <pow+0xa0>
 80091a8:	ec47 6b10 	vmov	d0, r6, r7
 80091ac:	f000 f838 	bl	8009220 <finite>
 80091b0:	b9e0      	cbnz	r0, 80091ec <pow+0xac>
 80091b2:	eeb0 0a48 	vmov.f32	s0, s16
 80091b6:	eef0 0a68 	vmov.f32	s1, s17
 80091ba:	f000 f831 	bl	8009220 <finite>
 80091be:	b1a8      	cbz	r0, 80091ec <pow+0xac>
 80091c0:	ec45 4b10 	vmov	d0, r4, r5
 80091c4:	f000 f82c 	bl	8009220 <finite>
 80091c8:	b180      	cbz	r0, 80091ec <pow+0xac>
 80091ca:	4632      	mov	r2, r6
 80091cc:	463b      	mov	r3, r7
 80091ce:	4630      	mov	r0, r6
 80091d0:	4639      	mov	r1, r7
 80091d2:	f7f7 fccb 	bl	8000b6c <__aeabi_dcmpun>
 80091d6:	2800      	cmp	r0, #0
 80091d8:	d0e2      	beq.n	80091a0 <pow+0x60>
 80091da:	f7fe f8db 	bl	8007394 <__errno>
 80091de:	2321      	movs	r3, #33	@ 0x21
 80091e0:	6003      	str	r3, [r0, #0]
 80091e2:	ecbd 8b02 	vpop	{d8}
 80091e6:	ec47 6b10 	vmov	d0, r6, r7
 80091ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091ec:	2200      	movs	r2, #0
 80091ee:	2300      	movs	r3, #0
 80091f0:	4630      	mov	r0, r6
 80091f2:	4639      	mov	r1, r7
 80091f4:	f7f7 fc88 	bl	8000b08 <__aeabi_dcmpeq>
 80091f8:	2800      	cmp	r0, #0
 80091fa:	d0f2      	beq.n	80091e2 <pow+0xa2>
 80091fc:	eeb0 0a48 	vmov.f32	s0, s16
 8009200:	eef0 0a68 	vmov.f32	s1, s17
 8009204:	f000 f80c 	bl	8009220 <finite>
 8009208:	2800      	cmp	r0, #0
 800920a:	d0ea      	beq.n	80091e2 <pow+0xa2>
 800920c:	ec45 4b10 	vmov	d0, r4, r5
 8009210:	f000 f806 	bl	8009220 <finite>
 8009214:	e7c3      	b.n	800919e <pow+0x5e>
 8009216:	4f01      	ldr	r7, [pc, #4]	@ (800921c <pow+0xdc>)
 8009218:	2600      	movs	r6, #0
 800921a:	e7e2      	b.n	80091e2 <pow+0xa2>
 800921c:	3ff00000 	.word	0x3ff00000

08009220 <finite>:
 8009220:	b082      	sub	sp, #8
 8009222:	ed8d 0b00 	vstr	d0, [sp]
 8009226:	9801      	ldr	r0, [sp, #4]
 8009228:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800922c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009230:	0fc0      	lsrs	r0, r0, #31
 8009232:	b002      	add	sp, #8
 8009234:	4770      	bx	lr
	...

08009238 <__ieee754_pow>:
 8009238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800923c:	b091      	sub	sp, #68	@ 0x44
 800923e:	ed8d 1b00 	vstr	d1, [sp]
 8009242:	e9dd 1900 	ldrd	r1, r9, [sp]
 8009246:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800924a:	ea5a 0001 	orrs.w	r0, sl, r1
 800924e:	ec57 6b10 	vmov	r6, r7, d0
 8009252:	d113      	bne.n	800927c <__ieee754_pow+0x44>
 8009254:	19b3      	adds	r3, r6, r6
 8009256:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800925a:	4152      	adcs	r2, r2
 800925c:	4298      	cmp	r0, r3
 800925e:	4b9a      	ldr	r3, [pc, #616]	@ (80094c8 <__ieee754_pow+0x290>)
 8009260:	4193      	sbcs	r3, r2
 8009262:	f080 84ee 	bcs.w	8009c42 <__ieee754_pow+0xa0a>
 8009266:	e9dd 2300 	ldrd	r2, r3, [sp]
 800926a:	4630      	mov	r0, r6
 800926c:	4639      	mov	r1, r7
 800926e:	f7f7 f82d 	bl	80002cc <__adddf3>
 8009272:	ec41 0b10 	vmov	d0, r0, r1
 8009276:	b011      	add	sp, #68	@ 0x44
 8009278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800927c:	4a93      	ldr	r2, [pc, #588]	@ (80094cc <__ieee754_pow+0x294>)
 800927e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8009282:	4295      	cmp	r5, r2
 8009284:	46b8      	mov	r8, r7
 8009286:	4633      	mov	r3, r6
 8009288:	d80a      	bhi.n	80092a0 <__ieee754_pow+0x68>
 800928a:	d104      	bne.n	8009296 <__ieee754_pow+0x5e>
 800928c:	2e00      	cmp	r6, #0
 800928e:	d1ea      	bne.n	8009266 <__ieee754_pow+0x2e>
 8009290:	45aa      	cmp	sl, r5
 8009292:	d8e8      	bhi.n	8009266 <__ieee754_pow+0x2e>
 8009294:	e001      	b.n	800929a <__ieee754_pow+0x62>
 8009296:	4592      	cmp	sl, r2
 8009298:	d802      	bhi.n	80092a0 <__ieee754_pow+0x68>
 800929a:	4592      	cmp	sl, r2
 800929c:	d10f      	bne.n	80092be <__ieee754_pow+0x86>
 800929e:	b171      	cbz	r1, 80092be <__ieee754_pow+0x86>
 80092a0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80092a4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80092a8:	ea58 0803 	orrs.w	r8, r8, r3
 80092ac:	d1db      	bne.n	8009266 <__ieee754_pow+0x2e>
 80092ae:	e9dd 3200 	ldrd	r3, r2, [sp]
 80092b2:	18db      	adds	r3, r3, r3
 80092b4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80092b8:	4152      	adcs	r2, r2
 80092ba:	4598      	cmp	r8, r3
 80092bc:	e7cf      	b.n	800925e <__ieee754_pow+0x26>
 80092be:	f1b8 0f00 	cmp.w	r8, #0
 80092c2:	46ab      	mov	fp, r5
 80092c4:	da43      	bge.n	800934e <__ieee754_pow+0x116>
 80092c6:	4a82      	ldr	r2, [pc, #520]	@ (80094d0 <__ieee754_pow+0x298>)
 80092c8:	4592      	cmp	sl, r2
 80092ca:	d856      	bhi.n	800937a <__ieee754_pow+0x142>
 80092cc:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80092d0:	4592      	cmp	sl, r2
 80092d2:	f240 84c5 	bls.w	8009c60 <__ieee754_pow+0xa28>
 80092d6:	ea4f 522a 	mov.w	r2, sl, asr #20
 80092da:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80092de:	2a14      	cmp	r2, #20
 80092e0:	dd18      	ble.n	8009314 <__ieee754_pow+0xdc>
 80092e2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80092e6:	fa21 f402 	lsr.w	r4, r1, r2
 80092ea:	fa04 f202 	lsl.w	r2, r4, r2
 80092ee:	428a      	cmp	r2, r1
 80092f0:	f040 84b6 	bne.w	8009c60 <__ieee754_pow+0xa28>
 80092f4:	f004 0401 	and.w	r4, r4, #1
 80092f8:	f1c4 0402 	rsb	r4, r4, #2
 80092fc:	2900      	cmp	r1, #0
 80092fe:	d159      	bne.n	80093b4 <__ieee754_pow+0x17c>
 8009300:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009304:	d148      	bne.n	8009398 <__ieee754_pow+0x160>
 8009306:	4632      	mov	r2, r6
 8009308:	463b      	mov	r3, r7
 800930a:	4630      	mov	r0, r6
 800930c:	4639      	mov	r1, r7
 800930e:	f7f7 f993 	bl	8000638 <__aeabi_dmul>
 8009312:	e7ae      	b.n	8009272 <__ieee754_pow+0x3a>
 8009314:	2900      	cmp	r1, #0
 8009316:	d14c      	bne.n	80093b2 <__ieee754_pow+0x17a>
 8009318:	f1c2 0214 	rsb	r2, r2, #20
 800931c:	fa4a f402 	asr.w	r4, sl, r2
 8009320:	fa04 f202 	lsl.w	r2, r4, r2
 8009324:	4552      	cmp	r2, sl
 8009326:	f040 8498 	bne.w	8009c5a <__ieee754_pow+0xa22>
 800932a:	f004 0401 	and.w	r4, r4, #1
 800932e:	f1c4 0402 	rsb	r4, r4, #2
 8009332:	4a68      	ldr	r2, [pc, #416]	@ (80094d4 <__ieee754_pow+0x29c>)
 8009334:	4592      	cmp	sl, r2
 8009336:	d1e3      	bne.n	8009300 <__ieee754_pow+0xc8>
 8009338:	f1b9 0f00 	cmp.w	r9, #0
 800933c:	f280 8489 	bge.w	8009c52 <__ieee754_pow+0xa1a>
 8009340:	4964      	ldr	r1, [pc, #400]	@ (80094d4 <__ieee754_pow+0x29c>)
 8009342:	4632      	mov	r2, r6
 8009344:	463b      	mov	r3, r7
 8009346:	2000      	movs	r0, #0
 8009348:	f7f7 faa0 	bl	800088c <__aeabi_ddiv>
 800934c:	e791      	b.n	8009272 <__ieee754_pow+0x3a>
 800934e:	2400      	movs	r4, #0
 8009350:	bb81      	cbnz	r1, 80093b4 <__ieee754_pow+0x17c>
 8009352:	4a5e      	ldr	r2, [pc, #376]	@ (80094cc <__ieee754_pow+0x294>)
 8009354:	4592      	cmp	sl, r2
 8009356:	d1ec      	bne.n	8009332 <__ieee754_pow+0xfa>
 8009358:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800935c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009360:	431a      	orrs	r2, r3
 8009362:	f000 846e 	beq.w	8009c42 <__ieee754_pow+0xa0a>
 8009366:	4b5c      	ldr	r3, [pc, #368]	@ (80094d8 <__ieee754_pow+0x2a0>)
 8009368:	429d      	cmp	r5, r3
 800936a:	d908      	bls.n	800937e <__ieee754_pow+0x146>
 800936c:	f1b9 0f00 	cmp.w	r9, #0
 8009370:	f280 846b 	bge.w	8009c4a <__ieee754_pow+0xa12>
 8009374:	2000      	movs	r0, #0
 8009376:	2100      	movs	r1, #0
 8009378:	e77b      	b.n	8009272 <__ieee754_pow+0x3a>
 800937a:	2402      	movs	r4, #2
 800937c:	e7e8      	b.n	8009350 <__ieee754_pow+0x118>
 800937e:	f1b9 0f00 	cmp.w	r9, #0
 8009382:	f04f 0000 	mov.w	r0, #0
 8009386:	f04f 0100 	mov.w	r1, #0
 800938a:	f6bf af72 	bge.w	8009272 <__ieee754_pow+0x3a>
 800938e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009392:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009396:	e76c      	b.n	8009272 <__ieee754_pow+0x3a>
 8009398:	4a50      	ldr	r2, [pc, #320]	@ (80094dc <__ieee754_pow+0x2a4>)
 800939a:	4591      	cmp	r9, r2
 800939c:	d10a      	bne.n	80093b4 <__ieee754_pow+0x17c>
 800939e:	f1b8 0f00 	cmp.w	r8, #0
 80093a2:	db07      	blt.n	80093b4 <__ieee754_pow+0x17c>
 80093a4:	ec47 6b10 	vmov	d0, r6, r7
 80093a8:	b011      	add	sp, #68	@ 0x44
 80093aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ae:	f000 bd4f 	b.w	8009e50 <__ieee754_sqrt>
 80093b2:	2400      	movs	r4, #0
 80093b4:	ec47 6b10 	vmov	d0, r6, r7
 80093b8:	9302      	str	r3, [sp, #8]
 80093ba:	f000 fc87 	bl	8009ccc <fabs>
 80093be:	9b02      	ldr	r3, [sp, #8]
 80093c0:	ec51 0b10 	vmov	r0, r1, d0
 80093c4:	bb43      	cbnz	r3, 8009418 <__ieee754_pow+0x1e0>
 80093c6:	4b43      	ldr	r3, [pc, #268]	@ (80094d4 <__ieee754_pow+0x29c>)
 80093c8:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d000      	beq.n	80093d2 <__ieee754_pow+0x19a>
 80093d0:	bb15      	cbnz	r5, 8009418 <__ieee754_pow+0x1e0>
 80093d2:	f1b9 0f00 	cmp.w	r9, #0
 80093d6:	da05      	bge.n	80093e4 <__ieee754_pow+0x1ac>
 80093d8:	4602      	mov	r2, r0
 80093da:	460b      	mov	r3, r1
 80093dc:	2000      	movs	r0, #0
 80093de:	493d      	ldr	r1, [pc, #244]	@ (80094d4 <__ieee754_pow+0x29c>)
 80093e0:	f7f7 fa54 	bl	800088c <__aeabi_ddiv>
 80093e4:	f1b8 0f00 	cmp.w	r8, #0
 80093e8:	f6bf af43 	bge.w	8009272 <__ieee754_pow+0x3a>
 80093ec:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80093f0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80093f4:	4325      	orrs	r5, r4
 80093f6:	d108      	bne.n	800940a <__ieee754_pow+0x1d2>
 80093f8:	4602      	mov	r2, r0
 80093fa:	460b      	mov	r3, r1
 80093fc:	4610      	mov	r0, r2
 80093fe:	4619      	mov	r1, r3
 8009400:	f7f6 ff62 	bl	80002c8 <__aeabi_dsub>
 8009404:	4602      	mov	r2, r0
 8009406:	460b      	mov	r3, r1
 8009408:	e79e      	b.n	8009348 <__ieee754_pow+0x110>
 800940a:	2c01      	cmp	r4, #1
 800940c:	f47f af31 	bne.w	8009272 <__ieee754_pow+0x3a>
 8009410:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009414:	4619      	mov	r1, r3
 8009416:	e72c      	b.n	8009272 <__ieee754_pow+0x3a>
 8009418:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800941c:	3b01      	subs	r3, #1
 800941e:	ea53 0204 	orrs.w	r2, r3, r4
 8009422:	d102      	bne.n	800942a <__ieee754_pow+0x1f2>
 8009424:	4632      	mov	r2, r6
 8009426:	463b      	mov	r3, r7
 8009428:	e7e8      	b.n	80093fc <__ieee754_pow+0x1c4>
 800942a:	3c01      	subs	r4, #1
 800942c:	431c      	orrs	r4, r3
 800942e:	d016      	beq.n	800945e <__ieee754_pow+0x226>
 8009430:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80094b8 <__ieee754_pow+0x280>
 8009434:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009438:	ed8d 7b02 	vstr	d7, [sp, #8]
 800943c:	f240 8110 	bls.w	8009660 <__ieee754_pow+0x428>
 8009440:	4b27      	ldr	r3, [pc, #156]	@ (80094e0 <__ieee754_pow+0x2a8>)
 8009442:	459a      	cmp	sl, r3
 8009444:	4b24      	ldr	r3, [pc, #144]	@ (80094d8 <__ieee754_pow+0x2a0>)
 8009446:	d916      	bls.n	8009476 <__ieee754_pow+0x23e>
 8009448:	429d      	cmp	r5, r3
 800944a:	d80b      	bhi.n	8009464 <__ieee754_pow+0x22c>
 800944c:	f1b9 0f00 	cmp.w	r9, #0
 8009450:	da0b      	bge.n	800946a <__ieee754_pow+0x232>
 8009452:	2000      	movs	r0, #0
 8009454:	b011      	add	sp, #68	@ 0x44
 8009456:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800945a:	f000 bcf1 	b.w	8009e40 <__math_oflow>
 800945e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80094c0 <__ieee754_pow+0x288>
 8009462:	e7e7      	b.n	8009434 <__ieee754_pow+0x1fc>
 8009464:	f1b9 0f00 	cmp.w	r9, #0
 8009468:	dcf3      	bgt.n	8009452 <__ieee754_pow+0x21a>
 800946a:	2000      	movs	r0, #0
 800946c:	b011      	add	sp, #68	@ 0x44
 800946e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009472:	f000 bcdd 	b.w	8009e30 <__math_uflow>
 8009476:	429d      	cmp	r5, r3
 8009478:	d20c      	bcs.n	8009494 <__ieee754_pow+0x25c>
 800947a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800947e:	2200      	movs	r2, #0
 8009480:	2300      	movs	r3, #0
 8009482:	f7f7 fb4b 	bl	8000b1c <__aeabi_dcmplt>
 8009486:	3800      	subs	r0, #0
 8009488:	bf18      	it	ne
 800948a:	2001      	movne	r0, #1
 800948c:	f1b9 0f00 	cmp.w	r9, #0
 8009490:	daec      	bge.n	800946c <__ieee754_pow+0x234>
 8009492:	e7df      	b.n	8009454 <__ieee754_pow+0x21c>
 8009494:	4b0f      	ldr	r3, [pc, #60]	@ (80094d4 <__ieee754_pow+0x29c>)
 8009496:	429d      	cmp	r5, r3
 8009498:	f04f 0200 	mov.w	r2, #0
 800949c:	d922      	bls.n	80094e4 <__ieee754_pow+0x2ac>
 800949e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094a2:	2300      	movs	r3, #0
 80094a4:	f7f7 fb3a 	bl	8000b1c <__aeabi_dcmplt>
 80094a8:	3800      	subs	r0, #0
 80094aa:	bf18      	it	ne
 80094ac:	2001      	movne	r0, #1
 80094ae:	f1b9 0f00 	cmp.w	r9, #0
 80094b2:	dccf      	bgt.n	8009454 <__ieee754_pow+0x21c>
 80094b4:	e7da      	b.n	800946c <__ieee754_pow+0x234>
 80094b6:	bf00      	nop
 80094b8:	00000000 	.word	0x00000000
 80094bc:	3ff00000 	.word	0x3ff00000
 80094c0:	00000000 	.word	0x00000000
 80094c4:	bff00000 	.word	0xbff00000
 80094c8:	fff00000 	.word	0xfff00000
 80094cc:	7ff00000 	.word	0x7ff00000
 80094d0:	433fffff 	.word	0x433fffff
 80094d4:	3ff00000 	.word	0x3ff00000
 80094d8:	3fefffff 	.word	0x3fefffff
 80094dc:	3fe00000 	.word	0x3fe00000
 80094e0:	43f00000 	.word	0x43f00000
 80094e4:	4b5a      	ldr	r3, [pc, #360]	@ (8009650 <__ieee754_pow+0x418>)
 80094e6:	f7f6 feef 	bl	80002c8 <__aeabi_dsub>
 80094ea:	a351      	add	r3, pc, #324	@ (adr r3, 8009630 <__ieee754_pow+0x3f8>)
 80094ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f0:	4604      	mov	r4, r0
 80094f2:	460d      	mov	r5, r1
 80094f4:	f7f7 f8a0 	bl	8000638 <__aeabi_dmul>
 80094f8:	a34f      	add	r3, pc, #316	@ (adr r3, 8009638 <__ieee754_pow+0x400>)
 80094fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fe:	4606      	mov	r6, r0
 8009500:	460f      	mov	r7, r1
 8009502:	4620      	mov	r0, r4
 8009504:	4629      	mov	r1, r5
 8009506:	f7f7 f897 	bl	8000638 <__aeabi_dmul>
 800950a:	4b52      	ldr	r3, [pc, #328]	@ (8009654 <__ieee754_pow+0x41c>)
 800950c:	4682      	mov	sl, r0
 800950e:	468b      	mov	fp, r1
 8009510:	2200      	movs	r2, #0
 8009512:	4620      	mov	r0, r4
 8009514:	4629      	mov	r1, r5
 8009516:	f7f7 f88f 	bl	8000638 <__aeabi_dmul>
 800951a:	4602      	mov	r2, r0
 800951c:	460b      	mov	r3, r1
 800951e:	a148      	add	r1, pc, #288	@ (adr r1, 8009640 <__ieee754_pow+0x408>)
 8009520:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009524:	f7f6 fed0 	bl	80002c8 <__aeabi_dsub>
 8009528:	4622      	mov	r2, r4
 800952a:	462b      	mov	r3, r5
 800952c:	f7f7 f884 	bl	8000638 <__aeabi_dmul>
 8009530:	4602      	mov	r2, r0
 8009532:	460b      	mov	r3, r1
 8009534:	2000      	movs	r0, #0
 8009536:	4948      	ldr	r1, [pc, #288]	@ (8009658 <__ieee754_pow+0x420>)
 8009538:	f7f6 fec6 	bl	80002c8 <__aeabi_dsub>
 800953c:	4622      	mov	r2, r4
 800953e:	4680      	mov	r8, r0
 8009540:	4689      	mov	r9, r1
 8009542:	462b      	mov	r3, r5
 8009544:	4620      	mov	r0, r4
 8009546:	4629      	mov	r1, r5
 8009548:	f7f7 f876 	bl	8000638 <__aeabi_dmul>
 800954c:	4602      	mov	r2, r0
 800954e:	460b      	mov	r3, r1
 8009550:	4640      	mov	r0, r8
 8009552:	4649      	mov	r1, r9
 8009554:	f7f7 f870 	bl	8000638 <__aeabi_dmul>
 8009558:	a33b      	add	r3, pc, #236	@ (adr r3, 8009648 <__ieee754_pow+0x410>)
 800955a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955e:	f7f7 f86b 	bl	8000638 <__aeabi_dmul>
 8009562:	4602      	mov	r2, r0
 8009564:	460b      	mov	r3, r1
 8009566:	4650      	mov	r0, sl
 8009568:	4659      	mov	r1, fp
 800956a:	f7f6 fead 	bl	80002c8 <__aeabi_dsub>
 800956e:	4602      	mov	r2, r0
 8009570:	460b      	mov	r3, r1
 8009572:	4680      	mov	r8, r0
 8009574:	4689      	mov	r9, r1
 8009576:	4630      	mov	r0, r6
 8009578:	4639      	mov	r1, r7
 800957a:	f7f6 fea7 	bl	80002cc <__adddf3>
 800957e:	2400      	movs	r4, #0
 8009580:	4632      	mov	r2, r6
 8009582:	463b      	mov	r3, r7
 8009584:	4620      	mov	r0, r4
 8009586:	460d      	mov	r5, r1
 8009588:	f7f6 fe9e 	bl	80002c8 <__aeabi_dsub>
 800958c:	4602      	mov	r2, r0
 800958e:	460b      	mov	r3, r1
 8009590:	4640      	mov	r0, r8
 8009592:	4649      	mov	r1, r9
 8009594:	f7f6 fe98 	bl	80002c8 <__aeabi_dsub>
 8009598:	e9dd 2300 	ldrd	r2, r3, [sp]
 800959c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80095a0:	2300      	movs	r3, #0
 80095a2:	9304      	str	r3, [sp, #16]
 80095a4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80095a8:	4606      	mov	r6, r0
 80095aa:	460f      	mov	r7, r1
 80095ac:	465b      	mov	r3, fp
 80095ae:	4652      	mov	r2, sl
 80095b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095b4:	f7f6 fe88 	bl	80002c8 <__aeabi_dsub>
 80095b8:	4622      	mov	r2, r4
 80095ba:	462b      	mov	r3, r5
 80095bc:	f7f7 f83c 	bl	8000638 <__aeabi_dmul>
 80095c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095c4:	4680      	mov	r8, r0
 80095c6:	4689      	mov	r9, r1
 80095c8:	4630      	mov	r0, r6
 80095ca:	4639      	mov	r1, r7
 80095cc:	f7f7 f834 	bl	8000638 <__aeabi_dmul>
 80095d0:	4602      	mov	r2, r0
 80095d2:	460b      	mov	r3, r1
 80095d4:	4640      	mov	r0, r8
 80095d6:	4649      	mov	r1, r9
 80095d8:	f7f6 fe78 	bl	80002cc <__adddf3>
 80095dc:	465b      	mov	r3, fp
 80095de:	4606      	mov	r6, r0
 80095e0:	460f      	mov	r7, r1
 80095e2:	4652      	mov	r2, sl
 80095e4:	4620      	mov	r0, r4
 80095e6:	4629      	mov	r1, r5
 80095e8:	f7f7 f826 	bl	8000638 <__aeabi_dmul>
 80095ec:	460b      	mov	r3, r1
 80095ee:	4602      	mov	r2, r0
 80095f0:	4680      	mov	r8, r0
 80095f2:	4689      	mov	r9, r1
 80095f4:	4630      	mov	r0, r6
 80095f6:	4639      	mov	r1, r7
 80095f8:	f7f6 fe68 	bl	80002cc <__adddf3>
 80095fc:	4b17      	ldr	r3, [pc, #92]	@ (800965c <__ieee754_pow+0x424>)
 80095fe:	4299      	cmp	r1, r3
 8009600:	4604      	mov	r4, r0
 8009602:	460d      	mov	r5, r1
 8009604:	468b      	mov	fp, r1
 8009606:	f340 820b 	ble.w	8009a20 <__ieee754_pow+0x7e8>
 800960a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800960e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009612:	4303      	orrs	r3, r0
 8009614:	f000 81ea 	beq.w	80099ec <__ieee754_pow+0x7b4>
 8009618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800961c:	2200      	movs	r2, #0
 800961e:	2300      	movs	r3, #0
 8009620:	f7f7 fa7c 	bl	8000b1c <__aeabi_dcmplt>
 8009624:	3800      	subs	r0, #0
 8009626:	bf18      	it	ne
 8009628:	2001      	movne	r0, #1
 800962a:	e713      	b.n	8009454 <__ieee754_pow+0x21c>
 800962c:	f3af 8000 	nop.w
 8009630:	60000000 	.word	0x60000000
 8009634:	3ff71547 	.word	0x3ff71547
 8009638:	f85ddf44 	.word	0xf85ddf44
 800963c:	3e54ae0b 	.word	0x3e54ae0b
 8009640:	55555555 	.word	0x55555555
 8009644:	3fd55555 	.word	0x3fd55555
 8009648:	652b82fe 	.word	0x652b82fe
 800964c:	3ff71547 	.word	0x3ff71547
 8009650:	3ff00000 	.word	0x3ff00000
 8009654:	3fd00000 	.word	0x3fd00000
 8009658:	3fe00000 	.word	0x3fe00000
 800965c:	408fffff 	.word	0x408fffff
 8009660:	4bd5      	ldr	r3, [pc, #852]	@ (80099b8 <__ieee754_pow+0x780>)
 8009662:	ea08 0303 	and.w	r3, r8, r3
 8009666:	2200      	movs	r2, #0
 8009668:	b92b      	cbnz	r3, 8009676 <__ieee754_pow+0x43e>
 800966a:	4bd4      	ldr	r3, [pc, #848]	@ (80099bc <__ieee754_pow+0x784>)
 800966c:	f7f6 ffe4 	bl	8000638 <__aeabi_dmul>
 8009670:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8009674:	468b      	mov	fp, r1
 8009676:	ea4f 532b 	mov.w	r3, fp, asr #20
 800967a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800967e:	4413      	add	r3, r2
 8009680:	930a      	str	r3, [sp, #40]	@ 0x28
 8009682:	4bcf      	ldr	r3, [pc, #828]	@ (80099c0 <__ieee754_pow+0x788>)
 8009684:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009688:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800968c:	459b      	cmp	fp, r3
 800968e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009692:	dd08      	ble.n	80096a6 <__ieee754_pow+0x46e>
 8009694:	4bcb      	ldr	r3, [pc, #812]	@ (80099c4 <__ieee754_pow+0x78c>)
 8009696:	459b      	cmp	fp, r3
 8009698:	f340 81a5 	ble.w	80099e6 <__ieee754_pow+0x7ae>
 800969c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800969e:	3301      	adds	r3, #1
 80096a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80096a2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80096a6:	f04f 0a00 	mov.w	sl, #0
 80096aa:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80096ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80096b0:	4bc5      	ldr	r3, [pc, #788]	@ (80099c8 <__ieee754_pow+0x790>)
 80096b2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80096b6:	ed93 7b00 	vldr	d7, [r3]
 80096ba:	4629      	mov	r1, r5
 80096bc:	ec53 2b17 	vmov	r2, r3, d7
 80096c0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80096c4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80096c8:	f7f6 fdfe 	bl	80002c8 <__aeabi_dsub>
 80096cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80096d0:	4606      	mov	r6, r0
 80096d2:	460f      	mov	r7, r1
 80096d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096d8:	f7f6 fdf8 	bl	80002cc <__adddf3>
 80096dc:	4602      	mov	r2, r0
 80096de:	460b      	mov	r3, r1
 80096e0:	2000      	movs	r0, #0
 80096e2:	49ba      	ldr	r1, [pc, #744]	@ (80099cc <__ieee754_pow+0x794>)
 80096e4:	f7f7 f8d2 	bl	800088c <__aeabi_ddiv>
 80096e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80096ec:	4602      	mov	r2, r0
 80096ee:	460b      	mov	r3, r1
 80096f0:	4630      	mov	r0, r6
 80096f2:	4639      	mov	r1, r7
 80096f4:	f7f6 ffa0 	bl	8000638 <__aeabi_dmul>
 80096f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096fc:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8009700:	106d      	asrs	r5, r5, #1
 8009702:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009706:	f04f 0b00 	mov.w	fp, #0
 800970a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800970e:	4661      	mov	r1, ip
 8009710:	2200      	movs	r2, #0
 8009712:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009716:	4658      	mov	r0, fp
 8009718:	46e1      	mov	r9, ip
 800971a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800971e:	4614      	mov	r4, r2
 8009720:	461d      	mov	r5, r3
 8009722:	f7f6 ff89 	bl	8000638 <__aeabi_dmul>
 8009726:	4602      	mov	r2, r0
 8009728:	460b      	mov	r3, r1
 800972a:	4630      	mov	r0, r6
 800972c:	4639      	mov	r1, r7
 800972e:	f7f6 fdcb 	bl	80002c8 <__aeabi_dsub>
 8009732:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009736:	4606      	mov	r6, r0
 8009738:	460f      	mov	r7, r1
 800973a:	4620      	mov	r0, r4
 800973c:	4629      	mov	r1, r5
 800973e:	f7f6 fdc3 	bl	80002c8 <__aeabi_dsub>
 8009742:	4602      	mov	r2, r0
 8009744:	460b      	mov	r3, r1
 8009746:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800974a:	f7f6 fdbd 	bl	80002c8 <__aeabi_dsub>
 800974e:	465a      	mov	r2, fp
 8009750:	464b      	mov	r3, r9
 8009752:	f7f6 ff71 	bl	8000638 <__aeabi_dmul>
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	4630      	mov	r0, r6
 800975c:	4639      	mov	r1, r7
 800975e:	f7f6 fdb3 	bl	80002c8 <__aeabi_dsub>
 8009762:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009766:	f7f6 ff67 	bl	8000638 <__aeabi_dmul>
 800976a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800976e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009772:	4610      	mov	r0, r2
 8009774:	4619      	mov	r1, r3
 8009776:	f7f6 ff5f 	bl	8000638 <__aeabi_dmul>
 800977a:	a37d      	add	r3, pc, #500	@ (adr r3, 8009970 <__ieee754_pow+0x738>)
 800977c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009780:	4604      	mov	r4, r0
 8009782:	460d      	mov	r5, r1
 8009784:	f7f6 ff58 	bl	8000638 <__aeabi_dmul>
 8009788:	a37b      	add	r3, pc, #492	@ (adr r3, 8009978 <__ieee754_pow+0x740>)
 800978a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978e:	f7f6 fd9d 	bl	80002cc <__adddf3>
 8009792:	4622      	mov	r2, r4
 8009794:	462b      	mov	r3, r5
 8009796:	f7f6 ff4f 	bl	8000638 <__aeabi_dmul>
 800979a:	a379      	add	r3, pc, #484	@ (adr r3, 8009980 <__ieee754_pow+0x748>)
 800979c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a0:	f7f6 fd94 	bl	80002cc <__adddf3>
 80097a4:	4622      	mov	r2, r4
 80097a6:	462b      	mov	r3, r5
 80097a8:	f7f6 ff46 	bl	8000638 <__aeabi_dmul>
 80097ac:	a376      	add	r3, pc, #472	@ (adr r3, 8009988 <__ieee754_pow+0x750>)
 80097ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b2:	f7f6 fd8b 	bl	80002cc <__adddf3>
 80097b6:	4622      	mov	r2, r4
 80097b8:	462b      	mov	r3, r5
 80097ba:	f7f6 ff3d 	bl	8000638 <__aeabi_dmul>
 80097be:	a374      	add	r3, pc, #464	@ (adr r3, 8009990 <__ieee754_pow+0x758>)
 80097c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c4:	f7f6 fd82 	bl	80002cc <__adddf3>
 80097c8:	4622      	mov	r2, r4
 80097ca:	462b      	mov	r3, r5
 80097cc:	f7f6 ff34 	bl	8000638 <__aeabi_dmul>
 80097d0:	a371      	add	r3, pc, #452	@ (adr r3, 8009998 <__ieee754_pow+0x760>)
 80097d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d6:	f7f6 fd79 	bl	80002cc <__adddf3>
 80097da:	4622      	mov	r2, r4
 80097dc:	4606      	mov	r6, r0
 80097de:	460f      	mov	r7, r1
 80097e0:	462b      	mov	r3, r5
 80097e2:	4620      	mov	r0, r4
 80097e4:	4629      	mov	r1, r5
 80097e6:	f7f6 ff27 	bl	8000638 <__aeabi_dmul>
 80097ea:	4602      	mov	r2, r0
 80097ec:	460b      	mov	r3, r1
 80097ee:	4630      	mov	r0, r6
 80097f0:	4639      	mov	r1, r7
 80097f2:	f7f6 ff21 	bl	8000638 <__aeabi_dmul>
 80097f6:	465a      	mov	r2, fp
 80097f8:	4604      	mov	r4, r0
 80097fa:	460d      	mov	r5, r1
 80097fc:	464b      	mov	r3, r9
 80097fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009802:	f7f6 fd63 	bl	80002cc <__adddf3>
 8009806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800980a:	f7f6 ff15 	bl	8000638 <__aeabi_dmul>
 800980e:	4622      	mov	r2, r4
 8009810:	462b      	mov	r3, r5
 8009812:	f7f6 fd5b 	bl	80002cc <__adddf3>
 8009816:	465a      	mov	r2, fp
 8009818:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800981c:	464b      	mov	r3, r9
 800981e:	4658      	mov	r0, fp
 8009820:	4649      	mov	r1, r9
 8009822:	f7f6 ff09 	bl	8000638 <__aeabi_dmul>
 8009826:	4b6a      	ldr	r3, [pc, #424]	@ (80099d0 <__ieee754_pow+0x798>)
 8009828:	2200      	movs	r2, #0
 800982a:	4606      	mov	r6, r0
 800982c:	460f      	mov	r7, r1
 800982e:	f7f6 fd4d 	bl	80002cc <__adddf3>
 8009832:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009836:	f7f6 fd49 	bl	80002cc <__adddf3>
 800983a:	46d8      	mov	r8, fp
 800983c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009840:	460d      	mov	r5, r1
 8009842:	465a      	mov	r2, fp
 8009844:	460b      	mov	r3, r1
 8009846:	4640      	mov	r0, r8
 8009848:	4649      	mov	r1, r9
 800984a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800984e:	f7f6 fef3 	bl	8000638 <__aeabi_dmul>
 8009852:	465c      	mov	r4, fp
 8009854:	4680      	mov	r8, r0
 8009856:	4689      	mov	r9, r1
 8009858:	4b5d      	ldr	r3, [pc, #372]	@ (80099d0 <__ieee754_pow+0x798>)
 800985a:	2200      	movs	r2, #0
 800985c:	4620      	mov	r0, r4
 800985e:	4629      	mov	r1, r5
 8009860:	f7f6 fd32 	bl	80002c8 <__aeabi_dsub>
 8009864:	4632      	mov	r2, r6
 8009866:	463b      	mov	r3, r7
 8009868:	f7f6 fd2e 	bl	80002c8 <__aeabi_dsub>
 800986c:	4602      	mov	r2, r0
 800986e:	460b      	mov	r3, r1
 8009870:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009874:	f7f6 fd28 	bl	80002c8 <__aeabi_dsub>
 8009878:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800987c:	f7f6 fedc 	bl	8000638 <__aeabi_dmul>
 8009880:	4622      	mov	r2, r4
 8009882:	4606      	mov	r6, r0
 8009884:	460f      	mov	r7, r1
 8009886:	462b      	mov	r3, r5
 8009888:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800988c:	f7f6 fed4 	bl	8000638 <__aeabi_dmul>
 8009890:	4602      	mov	r2, r0
 8009892:	460b      	mov	r3, r1
 8009894:	4630      	mov	r0, r6
 8009896:	4639      	mov	r1, r7
 8009898:	f7f6 fd18 	bl	80002cc <__adddf3>
 800989c:	4606      	mov	r6, r0
 800989e:	460f      	mov	r7, r1
 80098a0:	4602      	mov	r2, r0
 80098a2:	460b      	mov	r3, r1
 80098a4:	4640      	mov	r0, r8
 80098a6:	4649      	mov	r1, r9
 80098a8:	f7f6 fd10 	bl	80002cc <__adddf3>
 80098ac:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80098b0:	a33b      	add	r3, pc, #236	@ (adr r3, 80099a0 <__ieee754_pow+0x768>)
 80098b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b6:	4658      	mov	r0, fp
 80098b8:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80098bc:	460d      	mov	r5, r1
 80098be:	f7f6 febb 	bl	8000638 <__aeabi_dmul>
 80098c2:	465c      	mov	r4, fp
 80098c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098c8:	4642      	mov	r2, r8
 80098ca:	464b      	mov	r3, r9
 80098cc:	4620      	mov	r0, r4
 80098ce:	4629      	mov	r1, r5
 80098d0:	f7f6 fcfa 	bl	80002c8 <__aeabi_dsub>
 80098d4:	4602      	mov	r2, r0
 80098d6:	460b      	mov	r3, r1
 80098d8:	4630      	mov	r0, r6
 80098da:	4639      	mov	r1, r7
 80098dc:	f7f6 fcf4 	bl	80002c8 <__aeabi_dsub>
 80098e0:	a331      	add	r3, pc, #196	@ (adr r3, 80099a8 <__ieee754_pow+0x770>)
 80098e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e6:	f7f6 fea7 	bl	8000638 <__aeabi_dmul>
 80098ea:	a331      	add	r3, pc, #196	@ (adr r3, 80099b0 <__ieee754_pow+0x778>)
 80098ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f0:	4606      	mov	r6, r0
 80098f2:	460f      	mov	r7, r1
 80098f4:	4620      	mov	r0, r4
 80098f6:	4629      	mov	r1, r5
 80098f8:	f7f6 fe9e 	bl	8000638 <__aeabi_dmul>
 80098fc:	4602      	mov	r2, r0
 80098fe:	460b      	mov	r3, r1
 8009900:	4630      	mov	r0, r6
 8009902:	4639      	mov	r1, r7
 8009904:	f7f6 fce2 	bl	80002cc <__adddf3>
 8009908:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800990a:	4b32      	ldr	r3, [pc, #200]	@ (80099d4 <__ieee754_pow+0x79c>)
 800990c:	4413      	add	r3, r2
 800990e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009912:	f7f6 fcdb 	bl	80002cc <__adddf3>
 8009916:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800991a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800991c:	f7f6 fe22 	bl	8000564 <__aeabi_i2d>
 8009920:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009922:	4b2d      	ldr	r3, [pc, #180]	@ (80099d8 <__ieee754_pow+0x7a0>)
 8009924:	4413      	add	r3, r2
 8009926:	e9d3 8900 	ldrd	r8, r9, [r3]
 800992a:	4606      	mov	r6, r0
 800992c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009930:	460f      	mov	r7, r1
 8009932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009936:	f7f6 fcc9 	bl	80002cc <__adddf3>
 800993a:	4642      	mov	r2, r8
 800993c:	464b      	mov	r3, r9
 800993e:	f7f6 fcc5 	bl	80002cc <__adddf3>
 8009942:	4632      	mov	r2, r6
 8009944:	463b      	mov	r3, r7
 8009946:	f7f6 fcc1 	bl	80002cc <__adddf3>
 800994a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800994e:	4632      	mov	r2, r6
 8009950:	463b      	mov	r3, r7
 8009952:	4658      	mov	r0, fp
 8009954:	460d      	mov	r5, r1
 8009956:	f7f6 fcb7 	bl	80002c8 <__aeabi_dsub>
 800995a:	4642      	mov	r2, r8
 800995c:	464b      	mov	r3, r9
 800995e:	f7f6 fcb3 	bl	80002c8 <__aeabi_dsub>
 8009962:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009966:	f7f6 fcaf 	bl	80002c8 <__aeabi_dsub>
 800996a:	465c      	mov	r4, fp
 800996c:	e036      	b.n	80099dc <__ieee754_pow+0x7a4>
 800996e:	bf00      	nop
 8009970:	4a454eef 	.word	0x4a454eef
 8009974:	3fca7e28 	.word	0x3fca7e28
 8009978:	93c9db65 	.word	0x93c9db65
 800997c:	3fcd864a 	.word	0x3fcd864a
 8009980:	a91d4101 	.word	0xa91d4101
 8009984:	3fd17460 	.word	0x3fd17460
 8009988:	518f264d 	.word	0x518f264d
 800998c:	3fd55555 	.word	0x3fd55555
 8009990:	db6fabff 	.word	0xdb6fabff
 8009994:	3fdb6db6 	.word	0x3fdb6db6
 8009998:	33333303 	.word	0x33333303
 800999c:	3fe33333 	.word	0x3fe33333
 80099a0:	e0000000 	.word	0xe0000000
 80099a4:	3feec709 	.word	0x3feec709
 80099a8:	dc3a03fd 	.word	0xdc3a03fd
 80099ac:	3feec709 	.word	0x3feec709
 80099b0:	145b01f5 	.word	0x145b01f5
 80099b4:	be3e2fe0 	.word	0xbe3e2fe0
 80099b8:	7ff00000 	.word	0x7ff00000
 80099bc:	43400000 	.word	0x43400000
 80099c0:	0003988e 	.word	0x0003988e
 80099c4:	000bb679 	.word	0x000bb679
 80099c8:	0800a658 	.word	0x0800a658
 80099cc:	3ff00000 	.word	0x3ff00000
 80099d0:	40080000 	.word	0x40080000
 80099d4:	0800a638 	.word	0x0800a638
 80099d8:	0800a648 	.word	0x0800a648
 80099dc:	4602      	mov	r2, r0
 80099de:	460b      	mov	r3, r1
 80099e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099e4:	e5d6      	b.n	8009594 <__ieee754_pow+0x35c>
 80099e6:	f04f 0a01 	mov.w	sl, #1
 80099ea:	e65e      	b.n	80096aa <__ieee754_pow+0x472>
 80099ec:	a3b5      	add	r3, pc, #724	@ (adr r3, 8009cc4 <__ieee754_pow+0xa8c>)
 80099ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f2:	4630      	mov	r0, r6
 80099f4:	4639      	mov	r1, r7
 80099f6:	f7f6 fc69 	bl	80002cc <__adddf3>
 80099fa:	4642      	mov	r2, r8
 80099fc:	e9cd 0100 	strd	r0, r1, [sp]
 8009a00:	464b      	mov	r3, r9
 8009a02:	4620      	mov	r0, r4
 8009a04:	4629      	mov	r1, r5
 8009a06:	f7f6 fc5f 	bl	80002c8 <__aeabi_dsub>
 8009a0a:	4602      	mov	r2, r0
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a12:	f7f7 f8a1 	bl	8000b58 <__aeabi_dcmpgt>
 8009a16:	2800      	cmp	r0, #0
 8009a18:	f47f adfe 	bne.w	8009618 <__ieee754_pow+0x3e0>
 8009a1c:	4ba2      	ldr	r3, [pc, #648]	@ (8009ca8 <__ieee754_pow+0xa70>)
 8009a1e:	e022      	b.n	8009a66 <__ieee754_pow+0x82e>
 8009a20:	4ca2      	ldr	r4, [pc, #648]	@ (8009cac <__ieee754_pow+0xa74>)
 8009a22:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009a26:	42a3      	cmp	r3, r4
 8009a28:	d919      	bls.n	8009a5e <__ieee754_pow+0x826>
 8009a2a:	4ba1      	ldr	r3, [pc, #644]	@ (8009cb0 <__ieee754_pow+0xa78>)
 8009a2c:	440b      	add	r3, r1
 8009a2e:	4303      	orrs	r3, r0
 8009a30:	d009      	beq.n	8009a46 <__ieee754_pow+0x80e>
 8009a32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a36:	2200      	movs	r2, #0
 8009a38:	2300      	movs	r3, #0
 8009a3a:	f7f7 f86f 	bl	8000b1c <__aeabi_dcmplt>
 8009a3e:	3800      	subs	r0, #0
 8009a40:	bf18      	it	ne
 8009a42:	2001      	movne	r0, #1
 8009a44:	e512      	b.n	800946c <__ieee754_pow+0x234>
 8009a46:	4642      	mov	r2, r8
 8009a48:	464b      	mov	r3, r9
 8009a4a:	f7f6 fc3d 	bl	80002c8 <__aeabi_dsub>
 8009a4e:	4632      	mov	r2, r6
 8009a50:	463b      	mov	r3, r7
 8009a52:	f7f7 f877 	bl	8000b44 <__aeabi_dcmpge>
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d1eb      	bne.n	8009a32 <__ieee754_pow+0x7fa>
 8009a5a:	4b96      	ldr	r3, [pc, #600]	@ (8009cb4 <__ieee754_pow+0xa7c>)
 8009a5c:	e003      	b.n	8009a66 <__ieee754_pow+0x82e>
 8009a5e:	4a96      	ldr	r2, [pc, #600]	@ (8009cb8 <__ieee754_pow+0xa80>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	f240 80e7 	bls.w	8009c34 <__ieee754_pow+0x9fc>
 8009a66:	151b      	asrs	r3, r3, #20
 8009a68:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8009a6c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8009a70:	fa4a fa03 	asr.w	sl, sl, r3
 8009a74:	44da      	add	sl, fp
 8009a76:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009a7a:	4890      	ldr	r0, [pc, #576]	@ (8009cbc <__ieee754_pow+0xa84>)
 8009a7c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009a80:	4108      	asrs	r0, r1
 8009a82:	ea00 030a 	and.w	r3, r0, sl
 8009a86:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009a8a:	f1c1 0114 	rsb	r1, r1, #20
 8009a8e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009a92:	fa4a fa01 	asr.w	sl, sl, r1
 8009a96:	f1bb 0f00 	cmp.w	fp, #0
 8009a9a:	4640      	mov	r0, r8
 8009a9c:	4649      	mov	r1, r9
 8009a9e:	f04f 0200 	mov.w	r2, #0
 8009aa2:	bfb8      	it	lt
 8009aa4:	f1ca 0a00 	rsblt	sl, sl, #0
 8009aa8:	f7f6 fc0e 	bl	80002c8 <__aeabi_dsub>
 8009aac:	4680      	mov	r8, r0
 8009aae:	4689      	mov	r9, r1
 8009ab0:	4632      	mov	r2, r6
 8009ab2:	463b      	mov	r3, r7
 8009ab4:	4640      	mov	r0, r8
 8009ab6:	4649      	mov	r1, r9
 8009ab8:	f7f6 fc08 	bl	80002cc <__adddf3>
 8009abc:	2400      	movs	r4, #0
 8009abe:	a36a      	add	r3, pc, #424	@ (adr r3, 8009c68 <__ieee754_pow+0xa30>)
 8009ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac4:	4620      	mov	r0, r4
 8009ac6:	460d      	mov	r5, r1
 8009ac8:	f7f6 fdb6 	bl	8000638 <__aeabi_dmul>
 8009acc:	4642      	mov	r2, r8
 8009ace:	e9cd 0100 	strd	r0, r1, [sp]
 8009ad2:	464b      	mov	r3, r9
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	4629      	mov	r1, r5
 8009ad8:	f7f6 fbf6 	bl	80002c8 <__aeabi_dsub>
 8009adc:	4602      	mov	r2, r0
 8009ade:	460b      	mov	r3, r1
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	4639      	mov	r1, r7
 8009ae4:	f7f6 fbf0 	bl	80002c8 <__aeabi_dsub>
 8009ae8:	a361      	add	r3, pc, #388	@ (adr r3, 8009c70 <__ieee754_pow+0xa38>)
 8009aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aee:	f7f6 fda3 	bl	8000638 <__aeabi_dmul>
 8009af2:	a361      	add	r3, pc, #388	@ (adr r3, 8009c78 <__ieee754_pow+0xa40>)
 8009af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af8:	4680      	mov	r8, r0
 8009afa:	4689      	mov	r9, r1
 8009afc:	4620      	mov	r0, r4
 8009afe:	4629      	mov	r1, r5
 8009b00:	f7f6 fd9a 	bl	8000638 <__aeabi_dmul>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4640      	mov	r0, r8
 8009b0a:	4649      	mov	r1, r9
 8009b0c:	f7f6 fbde 	bl	80002cc <__adddf3>
 8009b10:	4604      	mov	r4, r0
 8009b12:	460d      	mov	r5, r1
 8009b14:	4602      	mov	r2, r0
 8009b16:	460b      	mov	r3, r1
 8009b18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b1c:	f7f6 fbd6 	bl	80002cc <__adddf3>
 8009b20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b24:	4680      	mov	r8, r0
 8009b26:	4689      	mov	r9, r1
 8009b28:	f7f6 fbce 	bl	80002c8 <__aeabi_dsub>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	460b      	mov	r3, r1
 8009b30:	4620      	mov	r0, r4
 8009b32:	4629      	mov	r1, r5
 8009b34:	f7f6 fbc8 	bl	80002c8 <__aeabi_dsub>
 8009b38:	4642      	mov	r2, r8
 8009b3a:	4606      	mov	r6, r0
 8009b3c:	460f      	mov	r7, r1
 8009b3e:	464b      	mov	r3, r9
 8009b40:	4640      	mov	r0, r8
 8009b42:	4649      	mov	r1, r9
 8009b44:	f7f6 fd78 	bl	8000638 <__aeabi_dmul>
 8009b48:	a34d      	add	r3, pc, #308	@ (adr r3, 8009c80 <__ieee754_pow+0xa48>)
 8009b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4e:	4604      	mov	r4, r0
 8009b50:	460d      	mov	r5, r1
 8009b52:	f7f6 fd71 	bl	8000638 <__aeabi_dmul>
 8009b56:	a34c      	add	r3, pc, #304	@ (adr r3, 8009c88 <__ieee754_pow+0xa50>)
 8009b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5c:	f7f6 fbb4 	bl	80002c8 <__aeabi_dsub>
 8009b60:	4622      	mov	r2, r4
 8009b62:	462b      	mov	r3, r5
 8009b64:	f7f6 fd68 	bl	8000638 <__aeabi_dmul>
 8009b68:	a349      	add	r3, pc, #292	@ (adr r3, 8009c90 <__ieee754_pow+0xa58>)
 8009b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6e:	f7f6 fbad 	bl	80002cc <__adddf3>
 8009b72:	4622      	mov	r2, r4
 8009b74:	462b      	mov	r3, r5
 8009b76:	f7f6 fd5f 	bl	8000638 <__aeabi_dmul>
 8009b7a:	a347      	add	r3, pc, #284	@ (adr r3, 8009c98 <__ieee754_pow+0xa60>)
 8009b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b80:	f7f6 fba2 	bl	80002c8 <__aeabi_dsub>
 8009b84:	4622      	mov	r2, r4
 8009b86:	462b      	mov	r3, r5
 8009b88:	f7f6 fd56 	bl	8000638 <__aeabi_dmul>
 8009b8c:	a344      	add	r3, pc, #272	@ (adr r3, 8009ca0 <__ieee754_pow+0xa68>)
 8009b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b92:	f7f6 fb9b 	bl	80002cc <__adddf3>
 8009b96:	4622      	mov	r2, r4
 8009b98:	462b      	mov	r3, r5
 8009b9a:	f7f6 fd4d 	bl	8000638 <__aeabi_dmul>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	4640      	mov	r0, r8
 8009ba4:	4649      	mov	r1, r9
 8009ba6:	f7f6 fb8f 	bl	80002c8 <__aeabi_dsub>
 8009baa:	4604      	mov	r4, r0
 8009bac:	460d      	mov	r5, r1
 8009bae:	4602      	mov	r2, r0
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	4640      	mov	r0, r8
 8009bb4:	4649      	mov	r1, r9
 8009bb6:	f7f6 fd3f 	bl	8000638 <__aeabi_dmul>
 8009bba:	2200      	movs	r2, #0
 8009bbc:	e9cd 0100 	strd	r0, r1, [sp]
 8009bc0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	4629      	mov	r1, r5
 8009bc8:	f7f6 fb7e 	bl	80002c8 <__aeabi_dsub>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	460b      	mov	r3, r1
 8009bd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bd4:	f7f6 fe5a 	bl	800088c <__aeabi_ddiv>
 8009bd8:	4632      	mov	r2, r6
 8009bda:	4604      	mov	r4, r0
 8009bdc:	460d      	mov	r5, r1
 8009bde:	463b      	mov	r3, r7
 8009be0:	4640      	mov	r0, r8
 8009be2:	4649      	mov	r1, r9
 8009be4:	f7f6 fd28 	bl	8000638 <__aeabi_dmul>
 8009be8:	4632      	mov	r2, r6
 8009bea:	463b      	mov	r3, r7
 8009bec:	f7f6 fb6e 	bl	80002cc <__adddf3>
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	4629      	mov	r1, r5
 8009bf8:	f7f6 fb66 	bl	80002c8 <__aeabi_dsub>
 8009bfc:	4642      	mov	r2, r8
 8009bfe:	464b      	mov	r3, r9
 8009c00:	f7f6 fb62 	bl	80002c8 <__aeabi_dsub>
 8009c04:	460b      	mov	r3, r1
 8009c06:	4602      	mov	r2, r0
 8009c08:	492d      	ldr	r1, [pc, #180]	@ (8009cc0 <__ieee754_pow+0xa88>)
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	f7f6 fb5c 	bl	80002c8 <__aeabi_dsub>
 8009c10:	ec41 0b10 	vmov	d0, r0, r1
 8009c14:	ee10 3a90 	vmov	r3, s1
 8009c18:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009c1c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c20:	da0b      	bge.n	8009c3a <__ieee754_pow+0xa02>
 8009c22:	4650      	mov	r0, sl
 8009c24:	f000 f85c 	bl	8009ce0 <scalbn>
 8009c28:	ec51 0b10 	vmov	r0, r1, d0
 8009c2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c30:	f7ff bb6d 	b.w	800930e <__ieee754_pow+0xd6>
 8009c34:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009c38:	e73a      	b.n	8009ab0 <__ieee754_pow+0x878>
 8009c3a:	ec51 0b10 	vmov	r0, r1, d0
 8009c3e:	4619      	mov	r1, r3
 8009c40:	e7f4      	b.n	8009c2c <__ieee754_pow+0x9f4>
 8009c42:	491f      	ldr	r1, [pc, #124]	@ (8009cc0 <__ieee754_pow+0xa88>)
 8009c44:	2000      	movs	r0, #0
 8009c46:	f7ff bb14 	b.w	8009272 <__ieee754_pow+0x3a>
 8009c4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c4e:	f7ff bb10 	b.w	8009272 <__ieee754_pow+0x3a>
 8009c52:	4630      	mov	r0, r6
 8009c54:	4639      	mov	r1, r7
 8009c56:	f7ff bb0c 	b.w	8009272 <__ieee754_pow+0x3a>
 8009c5a:	460c      	mov	r4, r1
 8009c5c:	f7ff bb69 	b.w	8009332 <__ieee754_pow+0xfa>
 8009c60:	2400      	movs	r4, #0
 8009c62:	f7ff bb4b 	b.w	80092fc <__ieee754_pow+0xc4>
 8009c66:	bf00      	nop
 8009c68:	00000000 	.word	0x00000000
 8009c6c:	3fe62e43 	.word	0x3fe62e43
 8009c70:	fefa39ef 	.word	0xfefa39ef
 8009c74:	3fe62e42 	.word	0x3fe62e42
 8009c78:	0ca86c39 	.word	0x0ca86c39
 8009c7c:	be205c61 	.word	0xbe205c61
 8009c80:	72bea4d0 	.word	0x72bea4d0
 8009c84:	3e663769 	.word	0x3e663769
 8009c88:	c5d26bf1 	.word	0xc5d26bf1
 8009c8c:	3ebbbd41 	.word	0x3ebbbd41
 8009c90:	af25de2c 	.word	0xaf25de2c
 8009c94:	3f11566a 	.word	0x3f11566a
 8009c98:	16bebd93 	.word	0x16bebd93
 8009c9c:	3f66c16c 	.word	0x3f66c16c
 8009ca0:	5555553e 	.word	0x5555553e
 8009ca4:	3fc55555 	.word	0x3fc55555
 8009ca8:	40900000 	.word	0x40900000
 8009cac:	4090cbff 	.word	0x4090cbff
 8009cb0:	3f6f3400 	.word	0x3f6f3400
 8009cb4:	4090cc00 	.word	0x4090cc00
 8009cb8:	3fe00000 	.word	0x3fe00000
 8009cbc:	fff00000 	.word	0xfff00000
 8009cc0:	3ff00000 	.word	0x3ff00000
 8009cc4:	652b82fe 	.word	0x652b82fe
 8009cc8:	3c971547 	.word	0x3c971547

08009ccc <fabs>:
 8009ccc:	ec51 0b10 	vmov	r0, r1, d0
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009cd6:	ec43 2b10 	vmov	d0, r2, r3
 8009cda:	4770      	bx	lr
 8009cdc:	0000      	movs	r0, r0
	...

08009ce0 <scalbn>:
 8009ce0:	b570      	push	{r4, r5, r6, lr}
 8009ce2:	ec55 4b10 	vmov	r4, r5, d0
 8009ce6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009cea:	4606      	mov	r6, r0
 8009cec:	462b      	mov	r3, r5
 8009cee:	b991      	cbnz	r1, 8009d16 <scalbn+0x36>
 8009cf0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009cf4:	4323      	orrs	r3, r4
 8009cf6:	d03b      	beq.n	8009d70 <scalbn+0x90>
 8009cf8:	4b33      	ldr	r3, [pc, #204]	@ (8009dc8 <scalbn+0xe8>)
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	2200      	movs	r2, #0
 8009d00:	f7f6 fc9a 	bl	8000638 <__aeabi_dmul>
 8009d04:	4b31      	ldr	r3, [pc, #196]	@ (8009dcc <scalbn+0xec>)
 8009d06:	429e      	cmp	r6, r3
 8009d08:	4604      	mov	r4, r0
 8009d0a:	460d      	mov	r5, r1
 8009d0c:	da0f      	bge.n	8009d2e <scalbn+0x4e>
 8009d0e:	a326      	add	r3, pc, #152	@ (adr r3, 8009da8 <scalbn+0xc8>)
 8009d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d14:	e01e      	b.n	8009d54 <scalbn+0x74>
 8009d16:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009d1a:	4291      	cmp	r1, r2
 8009d1c:	d10b      	bne.n	8009d36 <scalbn+0x56>
 8009d1e:	4622      	mov	r2, r4
 8009d20:	4620      	mov	r0, r4
 8009d22:	4629      	mov	r1, r5
 8009d24:	f7f6 fad2 	bl	80002cc <__adddf3>
 8009d28:	4604      	mov	r4, r0
 8009d2a:	460d      	mov	r5, r1
 8009d2c:	e020      	b.n	8009d70 <scalbn+0x90>
 8009d2e:	460b      	mov	r3, r1
 8009d30:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009d34:	3936      	subs	r1, #54	@ 0x36
 8009d36:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009d3a:	4296      	cmp	r6, r2
 8009d3c:	dd0d      	ble.n	8009d5a <scalbn+0x7a>
 8009d3e:	2d00      	cmp	r5, #0
 8009d40:	a11b      	add	r1, pc, #108	@ (adr r1, 8009db0 <scalbn+0xd0>)
 8009d42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d46:	da02      	bge.n	8009d4e <scalbn+0x6e>
 8009d48:	a11b      	add	r1, pc, #108	@ (adr r1, 8009db8 <scalbn+0xd8>)
 8009d4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d4e:	a318      	add	r3, pc, #96	@ (adr r3, 8009db0 <scalbn+0xd0>)
 8009d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d54:	f7f6 fc70 	bl	8000638 <__aeabi_dmul>
 8009d58:	e7e6      	b.n	8009d28 <scalbn+0x48>
 8009d5a:	1872      	adds	r2, r6, r1
 8009d5c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009d60:	428a      	cmp	r2, r1
 8009d62:	dcec      	bgt.n	8009d3e <scalbn+0x5e>
 8009d64:	2a00      	cmp	r2, #0
 8009d66:	dd06      	ble.n	8009d76 <scalbn+0x96>
 8009d68:	f36f 531e 	bfc	r3, #20, #11
 8009d6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009d70:	ec45 4b10 	vmov	d0, r4, r5
 8009d74:	bd70      	pop	{r4, r5, r6, pc}
 8009d76:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009d7a:	da08      	bge.n	8009d8e <scalbn+0xae>
 8009d7c:	2d00      	cmp	r5, #0
 8009d7e:	a10a      	add	r1, pc, #40	@ (adr r1, 8009da8 <scalbn+0xc8>)
 8009d80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d84:	dac3      	bge.n	8009d0e <scalbn+0x2e>
 8009d86:	a10e      	add	r1, pc, #56	@ (adr r1, 8009dc0 <scalbn+0xe0>)
 8009d88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d8c:	e7bf      	b.n	8009d0e <scalbn+0x2e>
 8009d8e:	3236      	adds	r2, #54	@ 0x36
 8009d90:	f36f 531e 	bfc	r3, #20, #11
 8009d94:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009d98:	4620      	mov	r0, r4
 8009d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009dd0 <scalbn+0xf0>)
 8009d9c:	4629      	mov	r1, r5
 8009d9e:	2200      	movs	r2, #0
 8009da0:	e7d8      	b.n	8009d54 <scalbn+0x74>
 8009da2:	bf00      	nop
 8009da4:	f3af 8000 	nop.w
 8009da8:	c2f8f359 	.word	0xc2f8f359
 8009dac:	01a56e1f 	.word	0x01a56e1f
 8009db0:	8800759c 	.word	0x8800759c
 8009db4:	7e37e43c 	.word	0x7e37e43c
 8009db8:	8800759c 	.word	0x8800759c
 8009dbc:	fe37e43c 	.word	0xfe37e43c
 8009dc0:	c2f8f359 	.word	0xc2f8f359
 8009dc4:	81a56e1f 	.word	0x81a56e1f
 8009dc8:	43500000 	.word	0x43500000
 8009dcc:	ffff3cb0 	.word	0xffff3cb0
 8009dd0:	3c900000 	.word	0x3c900000

08009dd4 <with_errno>:
 8009dd4:	b510      	push	{r4, lr}
 8009dd6:	ed2d 8b02 	vpush	{d8}
 8009dda:	eeb0 8a40 	vmov.f32	s16, s0
 8009dde:	eef0 8a60 	vmov.f32	s17, s1
 8009de2:	4604      	mov	r4, r0
 8009de4:	f7fd fad6 	bl	8007394 <__errno>
 8009de8:	eeb0 0a48 	vmov.f32	s0, s16
 8009dec:	eef0 0a68 	vmov.f32	s1, s17
 8009df0:	ecbd 8b02 	vpop	{d8}
 8009df4:	6004      	str	r4, [r0, #0]
 8009df6:	bd10      	pop	{r4, pc}

08009df8 <xflow>:
 8009df8:	4603      	mov	r3, r0
 8009dfa:	b507      	push	{r0, r1, r2, lr}
 8009dfc:	ec51 0b10 	vmov	r0, r1, d0
 8009e00:	b183      	cbz	r3, 8009e24 <xflow+0x2c>
 8009e02:	4602      	mov	r2, r0
 8009e04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e08:	e9cd 2300 	strd	r2, r3, [sp]
 8009e0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e10:	f7f6 fc12 	bl	8000638 <__aeabi_dmul>
 8009e14:	ec41 0b10 	vmov	d0, r0, r1
 8009e18:	2022      	movs	r0, #34	@ 0x22
 8009e1a:	b003      	add	sp, #12
 8009e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e20:	f7ff bfd8 	b.w	8009dd4 <with_errno>
 8009e24:	4602      	mov	r2, r0
 8009e26:	460b      	mov	r3, r1
 8009e28:	e7ee      	b.n	8009e08 <xflow+0x10>
 8009e2a:	0000      	movs	r0, r0
 8009e2c:	0000      	movs	r0, r0
	...

08009e30 <__math_uflow>:
 8009e30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009e38 <__math_uflow+0x8>
 8009e34:	f7ff bfe0 	b.w	8009df8 <xflow>
 8009e38:	00000000 	.word	0x00000000
 8009e3c:	10000000 	.word	0x10000000

08009e40 <__math_oflow>:
 8009e40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009e48 <__math_oflow+0x8>
 8009e44:	f7ff bfd8 	b.w	8009df8 <xflow>
 8009e48:	00000000 	.word	0x00000000
 8009e4c:	70000000 	.word	0x70000000

08009e50 <__ieee754_sqrt>:
 8009e50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e54:	4a66      	ldr	r2, [pc, #408]	@ (8009ff0 <__ieee754_sqrt+0x1a0>)
 8009e56:	ec55 4b10 	vmov	r4, r5, d0
 8009e5a:	43aa      	bics	r2, r5
 8009e5c:	462b      	mov	r3, r5
 8009e5e:	4621      	mov	r1, r4
 8009e60:	d110      	bne.n	8009e84 <__ieee754_sqrt+0x34>
 8009e62:	4622      	mov	r2, r4
 8009e64:	4620      	mov	r0, r4
 8009e66:	4629      	mov	r1, r5
 8009e68:	f7f6 fbe6 	bl	8000638 <__aeabi_dmul>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	460b      	mov	r3, r1
 8009e70:	4620      	mov	r0, r4
 8009e72:	4629      	mov	r1, r5
 8009e74:	f7f6 fa2a 	bl	80002cc <__adddf3>
 8009e78:	4604      	mov	r4, r0
 8009e7a:	460d      	mov	r5, r1
 8009e7c:	ec45 4b10 	vmov	d0, r4, r5
 8009e80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e84:	2d00      	cmp	r5, #0
 8009e86:	dc0e      	bgt.n	8009ea6 <__ieee754_sqrt+0x56>
 8009e88:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009e8c:	4322      	orrs	r2, r4
 8009e8e:	d0f5      	beq.n	8009e7c <__ieee754_sqrt+0x2c>
 8009e90:	b19d      	cbz	r5, 8009eba <__ieee754_sqrt+0x6a>
 8009e92:	4622      	mov	r2, r4
 8009e94:	4620      	mov	r0, r4
 8009e96:	4629      	mov	r1, r5
 8009e98:	f7f6 fa16 	bl	80002c8 <__aeabi_dsub>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	f7f6 fcf4 	bl	800088c <__aeabi_ddiv>
 8009ea4:	e7e8      	b.n	8009e78 <__ieee754_sqrt+0x28>
 8009ea6:	152a      	asrs	r2, r5, #20
 8009ea8:	d115      	bne.n	8009ed6 <__ieee754_sqrt+0x86>
 8009eaa:	2000      	movs	r0, #0
 8009eac:	e009      	b.n	8009ec2 <__ieee754_sqrt+0x72>
 8009eae:	0acb      	lsrs	r3, r1, #11
 8009eb0:	3a15      	subs	r2, #21
 8009eb2:	0549      	lsls	r1, r1, #21
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d0fa      	beq.n	8009eae <__ieee754_sqrt+0x5e>
 8009eb8:	e7f7      	b.n	8009eaa <__ieee754_sqrt+0x5a>
 8009eba:	462a      	mov	r2, r5
 8009ebc:	e7fa      	b.n	8009eb4 <__ieee754_sqrt+0x64>
 8009ebe:	005b      	lsls	r3, r3, #1
 8009ec0:	3001      	adds	r0, #1
 8009ec2:	02dc      	lsls	r4, r3, #11
 8009ec4:	d5fb      	bpl.n	8009ebe <__ieee754_sqrt+0x6e>
 8009ec6:	1e44      	subs	r4, r0, #1
 8009ec8:	1b12      	subs	r2, r2, r4
 8009eca:	f1c0 0420 	rsb	r4, r0, #32
 8009ece:	fa21 f404 	lsr.w	r4, r1, r4
 8009ed2:	4323      	orrs	r3, r4
 8009ed4:	4081      	lsls	r1, r0
 8009ed6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009eda:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009ede:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ee2:	07d2      	lsls	r2, r2, #31
 8009ee4:	bf5c      	itt	pl
 8009ee6:	005b      	lslpl	r3, r3, #1
 8009ee8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009eec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009ef0:	bf58      	it	pl
 8009ef2:	0049      	lslpl	r1, r1, #1
 8009ef4:	2600      	movs	r6, #0
 8009ef6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009efa:	107f      	asrs	r7, r7, #1
 8009efc:	0049      	lsls	r1, r1, #1
 8009efe:	2016      	movs	r0, #22
 8009f00:	4632      	mov	r2, r6
 8009f02:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009f06:	1915      	adds	r5, r2, r4
 8009f08:	429d      	cmp	r5, r3
 8009f0a:	bfde      	ittt	le
 8009f0c:	192a      	addle	r2, r5, r4
 8009f0e:	1b5b      	suble	r3, r3, r5
 8009f10:	1936      	addle	r6, r6, r4
 8009f12:	0fcd      	lsrs	r5, r1, #31
 8009f14:	3801      	subs	r0, #1
 8009f16:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009f1a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009f1e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009f22:	d1f0      	bne.n	8009f06 <__ieee754_sqrt+0xb6>
 8009f24:	4605      	mov	r5, r0
 8009f26:	2420      	movs	r4, #32
 8009f28:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	eb0c 0e00 	add.w	lr, ip, r0
 8009f32:	dc02      	bgt.n	8009f3a <__ieee754_sqrt+0xea>
 8009f34:	d113      	bne.n	8009f5e <__ieee754_sqrt+0x10e>
 8009f36:	458e      	cmp	lr, r1
 8009f38:	d811      	bhi.n	8009f5e <__ieee754_sqrt+0x10e>
 8009f3a:	f1be 0f00 	cmp.w	lr, #0
 8009f3e:	eb0e 000c 	add.w	r0, lr, ip
 8009f42:	da3f      	bge.n	8009fc4 <__ieee754_sqrt+0x174>
 8009f44:	2800      	cmp	r0, #0
 8009f46:	db3d      	blt.n	8009fc4 <__ieee754_sqrt+0x174>
 8009f48:	f102 0801 	add.w	r8, r2, #1
 8009f4c:	1a9b      	subs	r3, r3, r2
 8009f4e:	458e      	cmp	lr, r1
 8009f50:	bf88      	it	hi
 8009f52:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009f56:	eba1 010e 	sub.w	r1, r1, lr
 8009f5a:	4465      	add	r5, ip
 8009f5c:	4642      	mov	r2, r8
 8009f5e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009f62:	3c01      	subs	r4, #1
 8009f64:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009f68:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009f6c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009f70:	d1dc      	bne.n	8009f2c <__ieee754_sqrt+0xdc>
 8009f72:	4319      	orrs	r1, r3
 8009f74:	d01b      	beq.n	8009fae <__ieee754_sqrt+0x15e>
 8009f76:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009ff4 <__ieee754_sqrt+0x1a4>
 8009f7a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8009ff8 <__ieee754_sqrt+0x1a8>
 8009f7e:	e9da 0100 	ldrd	r0, r1, [sl]
 8009f82:	e9db 2300 	ldrd	r2, r3, [fp]
 8009f86:	f7f6 f99f 	bl	80002c8 <__aeabi_dsub>
 8009f8a:	e9da 8900 	ldrd	r8, r9, [sl]
 8009f8e:	4602      	mov	r2, r0
 8009f90:	460b      	mov	r3, r1
 8009f92:	4640      	mov	r0, r8
 8009f94:	4649      	mov	r1, r9
 8009f96:	f7f6 fdcb 	bl	8000b30 <__aeabi_dcmple>
 8009f9a:	b140      	cbz	r0, 8009fae <__ieee754_sqrt+0x15e>
 8009f9c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009fa0:	e9da 0100 	ldrd	r0, r1, [sl]
 8009fa4:	e9db 2300 	ldrd	r2, r3, [fp]
 8009fa8:	d10e      	bne.n	8009fc8 <__ieee754_sqrt+0x178>
 8009faa:	3601      	adds	r6, #1
 8009fac:	4625      	mov	r5, r4
 8009fae:	1073      	asrs	r3, r6, #1
 8009fb0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8009fb4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009fb8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009fbc:	086b      	lsrs	r3, r5, #1
 8009fbe:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8009fc2:	e759      	b.n	8009e78 <__ieee754_sqrt+0x28>
 8009fc4:	4690      	mov	r8, r2
 8009fc6:	e7c1      	b.n	8009f4c <__ieee754_sqrt+0xfc>
 8009fc8:	f7f6 f980 	bl	80002cc <__adddf3>
 8009fcc:	e9da 8900 	ldrd	r8, r9, [sl]
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	460b      	mov	r3, r1
 8009fd4:	4640      	mov	r0, r8
 8009fd6:	4649      	mov	r1, r9
 8009fd8:	f7f6 fda0 	bl	8000b1c <__aeabi_dcmplt>
 8009fdc:	b120      	cbz	r0, 8009fe8 <__ieee754_sqrt+0x198>
 8009fde:	1cab      	adds	r3, r5, #2
 8009fe0:	bf08      	it	eq
 8009fe2:	3601      	addeq	r6, #1
 8009fe4:	3502      	adds	r5, #2
 8009fe6:	e7e2      	b.n	8009fae <__ieee754_sqrt+0x15e>
 8009fe8:	1c6b      	adds	r3, r5, #1
 8009fea:	f023 0501 	bic.w	r5, r3, #1
 8009fee:	e7de      	b.n	8009fae <__ieee754_sqrt+0x15e>
 8009ff0:	7ff00000 	.word	0x7ff00000
 8009ff4:	0800a670 	.word	0x0800a670
 8009ff8:	0800a668 	.word	0x0800a668

08009ffc <_init>:
 8009ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ffe:	bf00      	nop
 800a000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a002:	bc08      	pop	{r3}
 800a004:	469e      	mov	lr, r3
 800a006:	4770      	bx	lr

0800a008 <_fini>:
 800a008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a00a:	bf00      	nop
 800a00c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a00e:	bc08      	pop	{r3}
 800a010:	469e      	mov	lr, r3
 800a012:	4770      	bx	lr
