
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -408.31

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.73

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.73

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.87   35.97   35.97 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.87    0.01   35.98 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.66    8.94    7.36   43.34 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.94    0.01   43.35 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.38    8.38   library hold time
                                  8.38   data required time
-----------------------------------------------------------------------------
                                  8.38   data required time
                                -43.35   data arrival time
-----------------------------------------------------------------------------
                                 34.97   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.68   29.25   42.44   42.44 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 29.25    0.13   42.57 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.80   77.73   69.05  111.63 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.73    0.11  111.73 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.50    9.97   35.32  147.05 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.97    0.01  147.06 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.63   14.23   29.48  176.54 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.23    0.07  176.62 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.90   11.89   21.38  198.00 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.91    0.24  198.24 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.15   20.43  218.67 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.15    0.02  218.69 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.18   11.44   24.36  243.05 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.44    0.03  243.08 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.99    9.66   28.63  271.70 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.66    0.02  271.73 ^ resp_msg[13] (out)
                                271.73   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.73   data arrival time
-----------------------------------------------------------------------------
                                -23.73   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.68   29.25   42.44   42.44 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 29.25    0.13   42.57 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.80   77.73   69.05  111.63 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.73    0.11  111.73 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.50    9.97   35.32  147.05 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.97    0.01  147.06 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.63   14.23   29.48  176.54 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.23    0.07  176.62 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.90   11.89   21.38  198.00 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.91    0.24  198.24 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.15   20.43  218.67 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.15    0.02  218.69 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.18   11.44   24.36  243.05 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.44    0.03  243.08 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.99    9.66   28.63  271.70 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.66    0.02  271.73 ^ resp_msg[13] (out)
                                271.73   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.73   data arrival time
-----------------------------------------------------------------------------
                                -23.73   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
230.6317138671875

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7207

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.631641387939453

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8087

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.22   42.22 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.36  109.58 v _569_/SN (HAxp5_ASAP7_75t_R)
  38.00  147.58 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.85  165.43 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.45  185.87 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.69  206.56 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.53  224.09 v _370_/Y (AND3x1_ASAP7_75t_R)
  28.24  252.33 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.92  279.26 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.52  289.78 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.54  315.31 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  315.32 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         315.32   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.89  299.11   library setup time
         299.11   data required time
---------------------------------------------------------
         299.11   data required time
        -315.32   data arrival time
---------------------------------------------------------
         -16.22   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  35.97   35.97 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.37   43.34 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.35 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.35   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.38    8.38   library hold time
           8.38   data required time
---------------------------------------------------------
           8.38   data required time
         -43.35   data arrival time
---------------------------------------------------------
          34.97   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.7274

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.7274

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.732060

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.81e-04   2.70e-08   5.62e-04 100.0%
                          67.8%      32.1%       0.0%
