Loading db file '/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct 13 18:52:59 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                   0.118    0.237 5.02e+06    0.360 100.0
  SYS_CTRL1 (SYS_CTRL)                 4.25e-03 3.68e-02 5.32e+05 4.16e-02  11.5
    RX_Control (Controller_FSM_RX)     1.02e-03 9.82e-03 2.33e+05 1.11e-02   3.1
    TX_Control (Controller_FSM_TX)     2.85e-03 2.69e-02 2.93e+05 3.01e-02   8.3
  REG_FILE1 (Reg_File)                 1.51e-02    0.133 1.56e+06    0.150  41.5
  ALU1 (ALU)                           5.66e-03 4.42e-02 1.82e+06 5.17e-02  14.4
    U6 (OR_Gate)                          0.000    0.000 7.48e+03 7.48e-06   0.0
    U5 (Shift_Unit_Width16)            1.12e-03 9.17e-03 9.74e+04 1.04e-02   2.9
    U4 (CMP_Unit_Width16)              3.05e-04 2.77e-03 9.29e+04 3.17e-03   0.9
    U3 (Logic_Unit_Width16)            1.73e-03 1.57e-02 1.59e+05 1.75e-02   4.9
    U2 (Arithmatic_Unit_Width16)       1.83e-03 1.66e-02 1.39e+06 1.98e-02   5.5
      mult_30 (Arithmatic_Unit_Width16_DW02_mult_0)
                                          0.000    0.000 6.22e+05 6.22e-04   0.2
      add_20 (Arithmatic_Unit_Width16_DW01_add_0)
                                          0.000    0.000 7.23e+04 7.23e-05   0.0
      sub_25 (Arithmatic_Unit_Width16_DW01_sub_0)
                                          0.000    0.000 8.56e+04 8.56e-05   0.0
      div_35 (Arithmatic_Unit_Width16_DW_div_uns_0)
                                          0.000    0.000 4.41e+05 4.41e-04   0.1
    U7 (Decoder2X4_ALU_OUT_Width16)       0.000    0.000 6.56e+04 6.56e-05   0.0
    U1 (Decoder2X4)                       0.000    0.000 6.26e+03 6.26e-06   0.0
  CLK_Gate1 (CLK_Gate)                 8.85e-02 5.38e-03 9.01e+03 9.39e-02  26.1
  TX_DIV1 (CLK_Divider)                5.99e-04 4.84e-04 2.80e+05 1.36e-03   0.4
    sub_25 (CLK_Divider_DW01_sub_0)    3.73e-06 2.74e-06 5.58e+04 6.23e-05   0.0
  RST_SYNC2 (RST_SYNC_0)               3.04e-05 9.86e-05 1.11e+04 1.40e-04   0.0
  RST_SYNC1 (RST_SYNC_1)               1.88e-04 2.83e-03 1.23e+04 3.03e-03   0.8
  SYNC_TX1 (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_0)
                                       2.18e-04 2.32e-04 7.43e+04 5.24e-04   0.1
  Data_Valid_TX_SYNC1 (BIT_SYNC_NUM_STAGES2_BUS_WIDTH1_0)
                                          0.000 3.64e-05 7.81e+03 4.42e-05   0.0
  BUSY_SYNC1 (BIT_SYNC_NUM_STAGES2_BUS_WIDTH1_1)
                                       2.03e-04 1.86e-03 1.14e+04 2.07e-03   0.6
  SYNC_RX1 (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_1)
                                       1.35e-03 1.10e-02 8.87e+04 1.25e-02   3.5
  U1 (UART)                            1.40e-03 8.08e-04 6.06e+05 2.81e-03   0.8
    UARTRX (UART_RX)                   1.12e-03 7.34e-04 4.16e+05 2.27e-03   0.6
      Deserializer1 (Deserializer)     1.47e-04 1.66e-04 6.86e+04 3.81e-04   0.1
      Check3 (Stop_Check)              5.72e-07 2.14e-07 4.10e+03 4.88e-06   0.0
      Check1 (Start_Check)                0.000    0.000 1.16e+03 1.16e-06   0.0
      Check2 (Parity_Check)               0.000 1.82e-05 5.91e+04 7.73e-05   0.0
      Sample1 (Data_Sampling)          3.54e-04 1.05e-04 1.48e+05 6.07e-04   0.2
      Counter1 (Edge_Bit_Counter)      2.27e-04 2.43e-04 7.15e+04 5.41e-04   0.2
      FSM1 (FSM_RX)                    2.94e-04 1.95e-04 6.17e+04 5.51e-04   0.2
    UARTTX (UART_TX)                   2.31e-04 6.79e-05 1.89e+05 4.88e-04   0.1
      U4 (Serializer)                  8.20e-05 2.97e-05 8.06e+04 1.92e-04   0.1
      U3 (Parity_Calc)                    0.000 3.65e-06 4.78e+04 5.14e-05   0.0
      U2 (MUX4x1)                      5.04e-06 6.35e-06 1.42e+04 2.56e-05   0.0
      U1 (FSM_TX)                      4.82e-05 2.06e-05 4.48e+04 1.14e-04   0.0
1
