SIM:= iverilog
EG_NAME:= sequence_detector
TB_BSV:= simple_detector_testbench
TB_BSV_TOP:= mk_simple_detector_testbench
