
---------- Begin Simulation Statistics ----------
host_inst_rate                                 198740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 304620                       # Number of bytes of host memory used
host_seconds                                   100.63                       # Real time elapsed on the host
host_tick_rate                             1453160305                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.146237                       # Number of seconds simulated
sim_ticks                                146237417000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4703276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 107890.390249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 108029.427018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1765385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   316970206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.624648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2937891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            357863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 278718838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.548560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580027                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 111435.827833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 110487.409429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   65111842767                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  60135534767                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 25552.789869                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 71554.566446                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.258694                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            178079                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16457                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4550415267                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1177573500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6270591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 108478.545810                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 108457.624540                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2748401                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    382082049267                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.561700                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3522190                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             397887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 338854373267                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.498247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999725                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000199                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.718556                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.203602                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6270591                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 108478.545810                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 108457.624540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2748401                       # number of overall hits
system.cpu.dcache.overall_miss_latency   382082049267                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.561700                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3522190                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            397887                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 338854373267                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.498247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124302                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599026                       # number of replacements
system.cpu.dcache.sampled_refs                2600050                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.616755                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3272668                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501004542500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13576040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 62722.656250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13575912                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8028500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7581000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               106896.944882                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13576040                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 62722.656250                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60166.666667                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13575912                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8028500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7581000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.169822                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             86.949117                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13576040                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 62722.656250                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13575912                       # number of overall hits
system.cpu.icache.overall_miss_latency        8028500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7581000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 86.949117                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13575912                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 46729.963200                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      5282448500                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                113042                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69081.127647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54067.369157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1383280500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      20024                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1082645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 20024                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       111129.638005                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  95629.390166                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         114844                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           273969119000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.955489                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      2465311                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      4952                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      235282439500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.953569                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 2460357                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    110101.609722                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 94701.072398                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         57720989100                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    49647226607                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.290039                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600179                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        110790.858979                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   95293.861911                       # average overall mshr miss latency
system.l2.demand_hits                          114844                       # number of demand (read+write) hits
system.l2.demand_miss_latency            275352399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.955832                       # miss rate for demand accesses
system.l2.demand_misses                       2485335                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       4952                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       236365084500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.953927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  2480381                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.681221                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.136446                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11161.117114                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2235.536504                       # Average occupied blocks per context
system.l2.overall_accesses                    2600179                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       110790.858979                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  93177.060973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         114844                       # number of overall hits
system.l2.overall_miss_latency           275352399500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.955832                       # miss rate for overall accesses
system.l2.overall_misses                      2485335                       # number of overall misses
system.l2.overall_mshr_hits                      4952                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      241647533000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.997402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2593423                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.949620                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        107347                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         2228                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       161446                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           113042                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        46176                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2479251                       # number of replacements
system.l2.sampled_refs                        2490172                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13396.653617                       # Cycle average of tags in use
system.l2.total_refs                           722248                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   502126502000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508395                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                209364487                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1447605                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1580221                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       148990                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1621354                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1692508                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          26406                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       591378                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     64676043                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.157485                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.907388                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     61450012     95.01%     95.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1351035      2.09%     97.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       578368      0.89%     98.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       241990      0.37%     98.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       277357      0.43%     98.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        43927      0.07%     98.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       102161      0.16%     99.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        39815      0.06%     99.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       591378      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     64676043                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       148981                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7064079                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.311030                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.311030                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     52978770                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44142                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25521163                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7405179                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4189642                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1213801                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       102451                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4707150                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4593510                       # DTB hits
system.switch_cpus_1.dtb.data_misses           113640                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3748301                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3636815                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           111486                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        958849                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            956695                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2154                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1692508                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3558090                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7956926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       110418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26192513                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        708903                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.020365                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3558090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1474011                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.315153                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     65889844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.397520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.607843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       61491020     93.32%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          78105      0.12%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         649533      0.99%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          71442      0.11%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         713787      1.08%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         128704      0.20%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         330651      0.50%     96.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         294374      0.45%     96.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2132228      3.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     65889844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              17220502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1210509                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              259190                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.159565                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6109293                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           958849                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8263460                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11901681                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.803679                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6641167                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.143203                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12016682                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       149392                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      43039379                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5922799                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2320361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1671028                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17275744                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5150444                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       956717                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13261467                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        54373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       198912                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1213801                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       693284                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1193360                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52401                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4123                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2916249                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       877219                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4123                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        19656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       129736                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.120322                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.120322                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4910811     34.54%     34.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1416552      9.96%     44.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       151514      1.07%     45.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37529      0.26%     45.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1296450      9.12%     54.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5340460     37.56%     92.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1064849      7.49%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14218188                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       317107                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022303                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           19      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          307      0.10%      0.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          484      0.15%      0.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       112324     35.42%     35.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     35.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     35.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       148290     46.76%     82.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        55683     17.56%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     65889844                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.215787                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.637456                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     56246102     85.36%     85.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7044256     10.69%     96.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1536672      2.33%     98.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       412357      0.63%     99.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       465701      0.71%     99.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       118809      0.18%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        55912      0.08%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         9084      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          951      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     65889844                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.171076                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17016554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14218188                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7014296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       441635                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      6777928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3558102                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3558090                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       808764                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       247894                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5922799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1671028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               83110346                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     49950000                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       144737                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8000875                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2754201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        93649                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35518555                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23566712                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16037852                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3755103                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1213801                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2970064                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8697820                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5271662                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                407740                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
