// Seed: 4073555182
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input wand id_3,
    input tri id_4
);
endmodule
module module_1 #(
    parameter id_0 = 32'd60,
    parameter id_8 = 32'd63
) (
    input tri _id_0
    , id_15,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wire id_4,
    output uwire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 _id_8,
    output logic id_9,
    output logic id_10,
    output tri0 id_11,
    output tri0 id_12,
    input tri0 id_13
);
  always begin : LABEL_0
    if (1) id_9 <= id_7;
    else id_10 = -1;
  end
  wire id_16[1 : -1];
  wand [id_8 : "" &  id_0  -  -1 'h0] id_17;
  wire [id_8 : -1] id_18;
  logic id_19;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_3,
      id_13,
      id_3
  );
  assign id_17 = -1;
endmodule
