$date
	Sun Oct 18 15:44:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb32reg $end
$var wire 32 ! q [31:0] $end
$var reg 1 " clk $end
$var reg 32 # d [31:0] $end
$var reg 1 $ reset $end
$scope module R $end
$var wire 1 " clk $end
$var wire 32 % d [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
bx #
1"
b0 !
$end
#5
0"
#10
1"
#15
0"
#20
bx !
bx &
1"
1$
#25
0"
#30
1"
#35
0"
#40
b10101111101011111010111110101111 !
b10101111101011111010111110101111 &
1"
b10101111101011111010111110101111 #
b10101111101011111010111110101111 %
#45
0"
#50
1"
#55
0"
#60
b0 !
b0 &
1"
0$
#65
0"
#70
1"
#75
0"
#80
b10101111101011111010111110101111 !
b10101111101011111010111110101111 &
1"
1$
#85
0"
#90
1"
#95
0"
#100
1"
#105
0"
#110
1"
#115
0"
#120
1"
#125
0"
#130
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
#165
0"
#170
1"
#175
0"
#180
1"
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
#220
1"
#225
0"
#230
1"
#235
0"
#240
1"
#245
0"
#250
1"
#255
0"
#260
1"
#265
0"
#270
1"
#275
0"
#280
1"
