Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fd2d56e79a75431c845b338cff63a164 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 0 into mainReg is out of bounds [D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/REGFile.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.IncrPC
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.REGFile
Compiling module xil_defaultlib.CntrlUnit
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
