// Seed: 3091157081
module module_0;
  reg id_1 = id_1;
  type_9(
      id_2, 1, id_3
  );
  reg id_4;
  always @(posedge id_1 or posedge id_2) begin
    id_4 <= id_3;
    id_3 = 1;
  end
  generate
    assign id_2 = 1 || id_1;
    if (id_2)
      assign id_1[1'b0] = (id_1#(
          .id_2(1),
          .id_4(1)
      ) || !id_2 == 1);
    else begin : id_5
      logic id_6, id_7;
    end
  endgenerate
endmodule
