<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIInsertWaitcnts.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIInsertWaitcnts.cpp.html'>SIInsertWaitcnts.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIInsertWaitcnts.cpp - Insert Wait Instructions --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Insert wait instructions for memory reads and writes.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// Memory reads and writes are issued asynchronously, so we need to insert</i></td></tr>
<tr><th id="13">13</th><td><i>/// S_WAITCNT instructions when we want to access any of their results or</i></td></tr>
<tr><th id="14">14</th><td><i>/// overwrite any register that's used asynchronously.</i></td></tr>
<tr><th id="15">15</th><td><i>///</i></td></tr>
<tr><th id="16">16</th><td><i>/// TODO: This pass currently keeps one timeline per hardware counter. A more</i></td></tr>
<tr><th id="17">17</th><td><i>/// finely-grained approach that keeps one timeline per event type could</i></td></tr>
<tr><th id="18">18</th><td><i>/// sometimes get away with generating weaker s_waitcnt instructions. For</i></td></tr>
<tr><th id="19">19</th><td><i>/// example, when both SMEM and LDS are in flight and we need to wait for</i></td></tr>
<tr><th id="20">20</th><td><i>/// the i-th-last LDS instruction, then an lgkmcnt(i) is actually sufficient,</i></td></tr>
<tr><th id="21">21</th><td><i>/// but the pass will currently generate a conservative lgkmcnt(0) because</i></td></tr>
<tr><th id="22">22</th><td><i>/// multiple event types are in flight.</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/MapVector.h.html">"llvm/ADT/MapVector.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachinePostDominators.h.html">"llvm/CodeGen/MachinePostDominators.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/DebugCounter.h.html">"llvm/Support/DebugCounter.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/TargetParser.h.html">"llvm/Support/TargetParser.h"</a></u></td></tr>
<tr><th id="36">36</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-insert-waitcnts"</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="macro" href="../../../include/llvm/Support/DebugCounter.h.html#184" title="static const unsigned ForceExpCounter = DebugCounter::registerCounter(&quot;si-insert-waitcnts&quot;&quot;-forceexp&quot;, &quot;Force emit s_waitcnt expcnt(0) instrs&quot;)" data-ref="_M/DEBUG_COUNTER">DEBUG_COUNTER</a>(<dfn class="decl def" id="ForceExpCounter" title='ForceExpCounter' data-ref="ForceExpCounter" data-ref-filename="ForceExpCounter">ForceExpCounter</dfn>, <a class="macro" href="#38" title="&quot;si-insert-waitcnts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a><q>"-forceexp"</q>,</td></tr>
<tr><th id="41">41</th><td>              <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Force emit s_waitcnt expcnt(0) instrs"</q>);</td></tr>
<tr><th id="42">42</th><td><a class="macro" href="../../../include/llvm/Support/DebugCounter.h.html#184" title="static const unsigned ForceLgkmCounter = DebugCounter::registerCounter(&quot;si-insert-waitcnts&quot;&quot;-forcelgkm&quot;, &quot;Force emit s_waitcnt lgkmcnt(0) instrs&quot;)" data-ref="_M/DEBUG_COUNTER">DEBUG_COUNTER</a>(<dfn class="decl def" id="ForceLgkmCounter" title='ForceLgkmCounter' data-ref="ForceLgkmCounter" data-ref-filename="ForceLgkmCounter">ForceLgkmCounter</dfn>, <a class="macro" href="#38" title="&quot;si-insert-waitcnts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a><q>"-forcelgkm"</q>,</td></tr>
<tr><th id="43">43</th><td>              <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Force emit s_waitcnt lgkmcnt(0) instrs"</q>);</td></tr>
<tr><th id="44">44</th><td><a class="macro" href="../../../include/llvm/Support/DebugCounter.h.html#184" title="static const unsigned ForceVMCounter = DebugCounter::registerCounter(&quot;si-insert-waitcnts&quot;&quot;-forcevm&quot;, &quot;Force emit s_waitcnt vmcnt(0) instrs&quot;)" data-ref="_M/DEBUG_COUNTER">DEBUG_COUNTER</a>(<dfn class="decl def" id="ForceVMCounter" title='ForceVMCounter' data-ref="ForceVMCounter" data-ref-filename="ForceVMCounter">ForceVMCounter</dfn>, <a class="macro" href="#38" title="&quot;si-insert-waitcnts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a><q>"-forcevm"</q>,</td></tr>
<tr><th id="45">45</th><td>              <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Force emit s_waitcnt vmcnt(0) instrs"</q>);</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="ForceEmitZeroFlag" title='ForceEmitZeroFlag' data-type='cl::opt&lt;bool&gt;' data-ref="ForceEmitZeroFlag" data-ref-filename="ForceEmitZeroFlag">ForceEmitZeroFlag</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="48">48</th><td>  <q>"amdgpu-waitcnt-forcezero"</q>,</td></tr>
<tr><th id="49">49</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Force all waitcnt instrs to be emitted as s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)"</q>),</td></tr>
<tr><th id="50">50</th><td>  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>namespace</b> {</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>template</b> &lt;<b>typename</b> EnumT&gt;</td></tr>
<tr><th id="55">55</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator" data-ref-filename="(anonymousnamespace)..enum_iterator">enum_iterator</dfn></td></tr>
<tr><th id="56">56</th><td>    : <b>public</b> <a class="type" href="../../../include/llvm/ADT/iterator.h.html#llvm::iterator_facade_base" title='llvm::iterator_facade_base' data-ref="llvm::iterator_facade_base" data-ref-filename="llvm..iterator_facade_base">iterator_facade_base</a>&lt;<a class="tu type" href="#(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator" data-ref-filename="(anonymousnamespace)..enum_iterator">enum_iterator</a>&lt;EnumT&gt;,</td></tr>
<tr><th id="57">57</th><td>                                  <span class="namespace">std::</span><span class='type' title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag" data-ref-filename="std..forward_iterator_tag">forward_iterator_tag</span>, <em>const</em> EnumT&gt; {</td></tr>
<tr><th id="58">58</th><td>  EnumT <dfn class="tu decl field" id="(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-type='EnumT' data-ref="(anonymousnamespace)::enum_iterator::Value" data-ref-filename="(anonymousnamespace)..enum_iterator..Value">Value</dfn>;</td></tr>
<tr><th id="59">59</th><td><b>public</b>:</td></tr>
<tr><th id="60">60</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113enum_iteratorC1Ev" title='(anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;' data-type='void (anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;()' data-ref="_ZN12_GLOBAL__N_113enum_iteratorC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113enum_iteratorC1Ev">enum_iterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="61">61</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113enum_iteratorC1ET_" title='(anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;' data-type='void (anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;(EnumT Value)' data-ref="_ZN12_GLOBAL__N_113enum_iteratorC1ET_" data-ref-filename="_ZN12_GLOBAL__N_113enum_iteratorC1ET_">enum_iterator</dfn>(EnumT <dfn class="local col1 decl" id="1Value" title='Value' data-type='EnumT' data-ref="1Value" data-ref-filename="1Value">Value</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-use='w' data-ref="(anonymousnamespace)::enum_iterator::Value" data-ref-filename="(anonymousnamespace)..enum_iterator..Value">Value</a>(<a class="local col1 ref" href="#1Value" title='Value' data-ref="1Value" data-ref-filename="1Value">Value</a>) {}</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  enum_iterator &amp;<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113enum_iteratorppEv" title='(anonymous namespace)::enum_iterator::operator++' data-type='enum_iterator&lt;EnumT&gt; &amp; (anonymous namespace)::enum_iterator::operator++()' data-ref="_ZN12_GLOBAL__N_113enum_iteratorppEv" data-ref-filename="_ZN12_GLOBAL__N_113enum_iteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="64">64</th><td>    <a class="tu member field" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-use='w' data-ref="(anonymousnamespace)::enum_iterator::Value" data-ref-filename="(anonymousnamespace)..enum_iterator..Value">Value</a> = <b>static_cast</b>&lt;EnumT&gt;(<a class="tu member field" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-ref="(anonymousnamespace)::enum_iterator::Value" data-ref-filename="(anonymousnamespace)..enum_iterator..Value">Value</a> + <var>1</var>);</td></tr>
<tr><th id="65">65</th><td>    <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113enum_iteratoreqERKNS_13enum_iteratorIT_EE" title='(anonymous namespace)::enum_iterator::operator==' data-type='bool (anonymous namespace)::enum_iterator::operator==(const enum_iterator&lt;EnumT&gt; &amp; RHS) const' data-ref="_ZNK12_GLOBAL__N_113enum_iteratoreqERKNS_13enum_iteratorIT_EE" data-ref-filename="_ZNK12_GLOBAL__N_113enum_iteratoreqERKNS_13enum_iteratorIT_EE"><b>operator</b>==</dfn>(<em>const</em> enum_iterator &amp;<dfn class="local col2 decl" id="2RHS" title='RHS' data-type='const enum_iterator&lt;EnumT&gt; &amp;' data-ref="2RHS" data-ref-filename="2RHS">RHS</dfn>) <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-ref="(anonymousnamespace)::enum_iterator::Value" data-ref-filename="(anonymousnamespace)..enum_iterator..Value">Value</a> == <a class="local col2 ref" href="#2RHS" title='RHS' data-ref="2RHS" data-ref-filename="2RHS">RHS</a>.Value; }</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  EnumT <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113enum_iteratordeEv" title='(anonymous namespace)::enum_iterator::operator*' data-type='EnumT (anonymous namespace)::enum_iterator::operator*() const' data-ref="_ZNK12_GLOBAL__N_113enum_iteratordeEv" data-ref-filename="_ZNK12_GLOBAL__N_113enum_iteratordeEv"><b>operator</b>*</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-use='r' data-ref="(anonymousnamespace)::enum_iterator::Value" data-ref-filename="(anonymousnamespace)..enum_iterator..Value">Value</a>; }</td></tr>
<tr><th id="71">71</th><td>};</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>// Class of object that encapsulates latest instruction counter score</i></td></tr>
<tr><th id="74">74</th><td><i>// associated with the operand.  Used for determining whether</i></td></tr>
<tr><th id="75">75</th><td><i>// s_waitcnt instruction needs to be emited.</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CNT_MASK" data-ref="_M/CNT_MASK">CNT_MASK</dfn>(t) (1u &lt;&lt; (t))</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</dfn> { <dfn class="tu enum" id="(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-type='0' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</dfn> = <var>0</var>, <dfn class="tu enum" id="(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-type='1' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-type='2' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-type='3' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::NUM_INST_CNTS" title='(anonymous namespace)::NUM_INST_CNTS' data-type='4' data-ref="(anonymousnamespace)::NUM_INST_CNTS" data-ref-filename="(anonymousnamespace)..NUM_INST_CNTS">NUM_INST_CNTS</dfn> };</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range" data-ref-filename="llvm..iterator_range">iterator_range</a>&lt;<a class="tu type" href="#(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator" data-ref-filename="(anonymousnamespace)..enum_iterator">enum_iterator</a>&lt;<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a>&gt;&gt; <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-type='iterator_range&lt;enum_iterator&lt;(anonymous namespace)::InstCounterType&gt; &gt; (anonymous namespace)::inst_counter_types()' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv" data-ref-filename="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</dfn>() {</td></tr>
<tr><th id="82">82</th><td>  <b>return</b> <a class="tu ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-use='c' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="tu type" href="#(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator" data-ref-filename="(anonymousnamespace)..enum_iterator">enum_iterator</a>&lt;<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a>&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113enum_iteratorC1ET_" title='(anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;' data-use='c' data-ref="_ZN12_GLOBAL__N_113enum_iteratorC1ET_" data-ref-filename="_ZN12_GLOBAL__N_113enum_iteratorC1ET_">(</a><a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>),</td></tr>
<tr><th id="83">83</th><td>                    <a class="tu type" href="#(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator" data-ref-filename="(anonymousnamespace)..enum_iterator">enum_iterator</a>&lt;<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a>&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113enum_iteratorC1ET_" title='(anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;' data-use='c' data-ref="_ZN12_GLOBAL__N_113enum_iteratorC1ET_" data-ref-filename="_ZN12_GLOBAL__N_113enum_iteratorC1ET_">(</a><a class="tu enum" href="#(anonymousnamespace)::NUM_INST_CNTS" title='(anonymous namespace)::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::NUM_INST_CNTS" data-ref-filename="(anonymousnamespace)..NUM_INST_CNTS">NUM_INST_CNTS</a>));</td></tr>
<tr><th id="84">84</th><td>}</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</dfn> = <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>int</em>&gt;;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>struct</b> {</td></tr>
<tr><th id="89">89</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::(anonymous)::VmcntMax" title='(anonymous namespace)::(anonymous struct)::VmcntMax' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::VmcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..VmcntMax">VmcntMax</dfn>;</td></tr>
<tr><th id="90">90</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::(anonymous)::ExpcntMax" title='(anonymous namespace)::(anonymous struct)::ExpcntMax' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::ExpcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..ExpcntMax">ExpcntMax</dfn>;</td></tr>
<tr><th id="91">91</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::(anonymous)::LgkmcntMax" title='(anonymous namespace)::(anonymous struct)::LgkmcntMax' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::LgkmcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..LgkmcntMax">LgkmcntMax</dfn>;</td></tr>
<tr><th id="92">92</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::(anonymous)::VscntMax" title='(anonymous namespace)::(anonymous struct)::VscntMax' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::VscntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..VscntMax">VscntMax</dfn>;</td></tr>
<tr><th id="93">93</th><td>} <a class="tu ref fn fake" href="#88" title='(anonymous namespace)::(anonymous struct)::' data-use='c' data-ref="_ZN12_GLOBAL__N_13$_0C1Ev" data-ref-filename="_ZN12_GLOBAL__N_13$_0C1Ev"></a><dfn class="tu decl def" id="(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-type='struct (anonymous struct at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp:88:1)' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</dfn>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>struct</b> {</td></tr>
<tr><th id="96">96</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::(anonymous)::VGPR0" title='(anonymous namespace)::(anonymous struct)::VGPR0' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::VGPR0" data-ref-filename="(anonymousnamespace)..(anonymous)..VGPR0">VGPR0</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::(anonymous)::VGPRL" title='(anonymous namespace)::(anonymous struct)::VGPRL' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::VGPRL" data-ref-filename="(anonymousnamespace)..(anonymous)..VGPRL">VGPRL</dfn>;</td></tr>
<tr><th id="98">98</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::(anonymous)::SGPR0" title='(anonymous namespace)::(anonymous struct)::SGPR0' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::SGPR0" data-ref-filename="(anonymousnamespace)..(anonymous)..SGPR0">SGPR0</dfn>;</td></tr>
<tr><th id="99">99</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::(anonymous)::SGPRL" title='(anonymous namespace)::(anonymous struct)::SGPRL' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::SGPRL" data-ref-filename="(anonymousnamespace)..(anonymous)..SGPRL">SGPRL</dfn>;</td></tr>
<tr><th id="100">100</th><td>} <a class="tu ref fn fake" href="#95" title='(anonymous namespace)::(anonymous struct)::' data-use='c' data-ref="_ZN12_GLOBAL__N_13$_1C1Ev" data-ref-filename="_ZN12_GLOBAL__N_13$_1C1Ev"></a><dfn class="tu decl def" id="(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-type='struct (anonymous struct at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp:95:1)' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</dfn>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType" data-ref-filename="(anonymousnamespace)..WaitEventType">WaitEventType</dfn> {</td></tr>
<tr><th id="103">103</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::VMEM_ACCESS" title='(anonymous namespace)::VMEM_ACCESS' data-type='0' data-ref="(anonymousnamespace)::VMEM_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_ACCESS">VMEM_ACCESS</dfn>,      <i  data-doc="(anonymousnamespace)::VMEM_ACCESS">// vector-memory read &amp; write</i></td></tr>
<tr><th id="104">104</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::VMEM_READ_ACCESS" title='(anonymous namespace)::VMEM_READ_ACCESS' data-type='1' data-ref="(anonymousnamespace)::VMEM_READ_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_READ_ACCESS">VMEM_READ_ACCESS</dfn>, <i  data-doc="(anonymousnamespace)::VMEM_READ_ACCESS">// vector-memory read</i></td></tr>
<tr><th id="105">105</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::VMEM_WRITE_ACCESS" title='(anonymous namespace)::VMEM_WRITE_ACCESS' data-type='2' data-ref="(anonymousnamespace)::VMEM_WRITE_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_WRITE_ACCESS">VMEM_WRITE_ACCESS</dfn>,<i  data-doc="(anonymousnamespace)::VMEM_WRITE_ACCESS">// vector-memory write</i></td></tr>
<tr><th id="106">106</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::LDS_ACCESS" title='(anonymous namespace)::LDS_ACCESS' data-type='3' data-ref="(anonymousnamespace)::LDS_ACCESS" data-ref-filename="(anonymousnamespace)..LDS_ACCESS">LDS_ACCESS</dfn>,       <i  data-doc="(anonymousnamespace)::LDS_ACCESS">// lds read &amp; write</i></td></tr>
<tr><th id="107">107</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::GDS_ACCESS" title='(anonymous namespace)::GDS_ACCESS' data-type='4' data-ref="(anonymousnamespace)::GDS_ACCESS" data-ref-filename="(anonymousnamespace)..GDS_ACCESS">GDS_ACCESS</dfn>,       <i  data-doc="(anonymousnamespace)::GDS_ACCESS">// gds read &amp; write</i></td></tr>
<tr><th id="108">108</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SQ_MESSAGE" title='(anonymous namespace)::SQ_MESSAGE' data-type='5' data-ref="(anonymousnamespace)::SQ_MESSAGE" data-ref-filename="(anonymousnamespace)..SQ_MESSAGE">SQ_MESSAGE</dfn>,       <i  data-doc="(anonymousnamespace)::SQ_MESSAGE">// send message</i></td></tr>
<tr><th id="109">109</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SMEM_ACCESS" title='(anonymous namespace)::SMEM_ACCESS' data-type='6' data-ref="(anonymousnamespace)::SMEM_ACCESS" data-ref-filename="(anonymousnamespace)..SMEM_ACCESS">SMEM_ACCESS</dfn>,      <i  data-doc="(anonymousnamespace)::SMEM_ACCESS">// scalar-memory read &amp; write</i></td></tr>
<tr><th id="110">110</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::EXP_GPR_LOCK" title='(anonymous namespace)::EXP_GPR_LOCK' data-type='7' data-ref="(anonymousnamespace)::EXP_GPR_LOCK" data-ref-filename="(anonymousnamespace)..EXP_GPR_LOCK">EXP_GPR_LOCK</dfn>,     <i  data-doc="(anonymousnamespace)::EXP_GPR_LOCK">// export holding on its data src</i></td></tr>
<tr><th id="111">111</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::GDS_GPR_LOCK" title='(anonymous namespace)::GDS_GPR_LOCK' data-type='8' data-ref="(anonymousnamespace)::GDS_GPR_LOCK" data-ref-filename="(anonymousnamespace)..GDS_GPR_LOCK">GDS_GPR_LOCK</dfn>,     <i  data-doc="(anonymousnamespace)::GDS_GPR_LOCK">// GDS holding on its data and addr src</i></td></tr>
<tr><th id="112">112</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::EXP_POS_ACCESS" title='(anonymous namespace)::EXP_POS_ACCESS' data-type='9' data-ref="(anonymousnamespace)::EXP_POS_ACCESS" data-ref-filename="(anonymousnamespace)..EXP_POS_ACCESS">EXP_POS_ACCESS</dfn>,   <i  data-doc="(anonymousnamespace)::EXP_POS_ACCESS">// write to export position</i></td></tr>
<tr><th id="113">113</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::EXP_PARAM_ACCESS" title='(anonymous namespace)::EXP_PARAM_ACCESS' data-type='10' data-ref="(anonymousnamespace)::EXP_PARAM_ACCESS" data-ref-filename="(anonymousnamespace)..EXP_PARAM_ACCESS">EXP_PARAM_ACCESS</dfn>, <i  data-doc="(anonymousnamespace)::EXP_PARAM_ACCESS">// write to export parameter</i></td></tr>
<tr><th id="114">114</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::VMW_GPR_LOCK" title='(anonymous namespace)::VMW_GPR_LOCK' data-type='11' data-ref="(anonymousnamespace)::VMW_GPR_LOCK" data-ref-filename="(anonymousnamespace)..VMW_GPR_LOCK">VMW_GPR_LOCK</dfn>,     <i  data-doc="(anonymousnamespace)::VMW_GPR_LOCK">// vector-memory write holding on its data src</i></td></tr>
<tr><th id="115">115</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::NUM_WAIT_EVENTS" title='(anonymous namespace)::NUM_WAIT_EVENTS' data-type='12' data-ref="(anonymousnamespace)::NUM_WAIT_EVENTS" data-ref-filename="(anonymousnamespace)..NUM_WAIT_EVENTS">NUM_WAIT_EVENTS</dfn>,</td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-type='const unsigned int [4]' data-ref="(anonymousnamespace)::WaitEventMaskForInst" data-ref-filename="(anonymousnamespace)..WaitEventMaskForInst">WaitEventMaskForInst</dfn>[<a class="tu enum" href="#(anonymousnamespace)::NUM_INST_CNTS" title='(anonymous namespace)::NUM_INST_CNTS' data-ref="(anonymousnamespace)::NUM_INST_CNTS" data-ref-filename="(anonymousnamespace)..NUM_INST_CNTS">NUM_INST_CNTS</a>] = {</td></tr>
<tr><th id="119">119</th><td>  (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::VMEM_ACCESS" title='(anonymous namespace)::VMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_ACCESS">VMEM_ACCESS</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::VMEM_READ_ACCESS" title='(anonymous namespace)::VMEM_READ_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_READ_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_READ_ACCESS">VMEM_READ_ACCESS</a>),</td></tr>
<tr><th id="120">120</th><td>  (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::SMEM_ACCESS" title='(anonymous namespace)::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::SMEM_ACCESS" data-ref-filename="(anonymousnamespace)..SMEM_ACCESS">SMEM_ACCESS</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::LDS_ACCESS" title='(anonymous namespace)::LDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::LDS_ACCESS" data-ref-filename="(anonymousnamespace)..LDS_ACCESS">LDS_ACCESS</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::GDS_ACCESS" title='(anonymous namespace)::GDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::GDS_ACCESS" data-ref-filename="(anonymousnamespace)..GDS_ACCESS">GDS_ACCESS</a>) |</td></tr>
<tr><th id="121">121</th><td>      (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::SQ_MESSAGE" title='(anonymous namespace)::SQ_MESSAGE' data-use='r' data-ref="(anonymousnamespace)::SQ_MESSAGE" data-ref-filename="(anonymousnamespace)..SQ_MESSAGE">SQ_MESSAGE</a>),</td></tr>
<tr><th id="122">122</th><td>  (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::EXP_GPR_LOCK" title='(anonymous namespace)::EXP_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::EXP_GPR_LOCK" data-ref-filename="(anonymousnamespace)..EXP_GPR_LOCK">EXP_GPR_LOCK</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::GDS_GPR_LOCK" title='(anonymous namespace)::GDS_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::GDS_GPR_LOCK" data-ref-filename="(anonymousnamespace)..GDS_GPR_LOCK">GDS_GPR_LOCK</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::VMW_GPR_LOCK" title='(anonymous namespace)::VMW_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::VMW_GPR_LOCK" data-ref-filename="(anonymousnamespace)..VMW_GPR_LOCK">VMW_GPR_LOCK</a>) |</td></tr>
<tr><th id="123">123</th><td>      (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::EXP_PARAM_ACCESS" title='(anonymous namespace)::EXP_PARAM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::EXP_PARAM_ACCESS" data-ref-filename="(anonymousnamespace)..EXP_PARAM_ACCESS">EXP_PARAM_ACCESS</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::EXP_POS_ACCESS" title='(anonymous namespace)::EXP_POS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::EXP_POS_ACCESS" data-ref-filename="(anonymousnamespace)..EXP_POS_ACCESS">EXP_POS_ACCESS</a>),</td></tr>
<tr><th id="124">124</th><td>  (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::VMEM_WRITE_ACCESS" title='(anonymous namespace)::VMEM_WRITE_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_WRITE_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_WRITE_ACCESS">VMEM_WRITE_ACCESS</a>)</td></tr>
<tr><th id="125">125</th><td>};</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">// The mapping is:</i></td></tr>
<tr><th id="128">128</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">//  0                .. SQ_MAX_PGM_VGPRS-1               real VGPRs</i></td></tr>
<tr><th id="129">129</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">//  SQ_MAX_PGM_VGPRS .. NUM_ALL_VGPRS-1                  extra VGPR-like slots</i></td></tr>
<tr><th id="130">130</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">//  NUM_ALL_VGPRS    .. NUM_ALL_VGPRS+SQ_MAX_PGM_SGPRS-1 real SGPRs</i></td></tr>
<tr><th id="131">131</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">// We reserve a fixed number of VGPR slots in the scoring tables for</i></td></tr>
<tr><th id="132">132</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">// special tokens like SCMEM_LDS (needed for buffer load to LDS).</i></td></tr>
<tr><th id="133">133</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterMapping" title='(anonymous namespace)::RegisterMapping' data-ref="(anonymousnamespace)::RegisterMapping" data-ref-filename="(anonymousnamespace)..RegisterMapping">RegisterMapping</dfn> {</td></tr>
<tr><th id="134">134</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::SQ_MAX_PGM_VGPRS' data-type='256' data-ref="(anonymousnamespace)::SQ_MAX_PGM_VGPRS" data-ref-filename="(anonymousnamespace)..SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</dfn> = <var>256</var>, <i  data-doc="(anonymousnamespace)::SQ_MAX_PGM_VGPRS">// Maximum programmable VGPRs across all targets.</i></td></tr>
<tr><th id="135">135</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SQ_MAX_PGM_SGPRS" title='(anonymous namespace)::SQ_MAX_PGM_SGPRS' data-type='256' data-ref="(anonymousnamespace)::SQ_MAX_PGM_SGPRS" data-ref-filename="(anonymousnamespace)..SQ_MAX_PGM_SGPRS">SQ_MAX_PGM_SGPRS</dfn> = <var>256</var>, <i  data-doc="(anonymousnamespace)::SQ_MAX_PGM_SGPRS">// Maximum programmable SGPRs across all targets.</i></td></tr>
<tr><th id="136">136</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::NUM_EXTRA_VGPRS" title='(anonymous namespace)::NUM_EXTRA_VGPRS' data-type='1' data-ref="(anonymousnamespace)::NUM_EXTRA_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_EXTRA_VGPRS">NUM_EXTRA_VGPRS</dfn> = <var>1</var>,    <i  data-doc="(anonymousnamespace)::NUM_EXTRA_VGPRS">// A reserved slot for DS.</i></td></tr>
<tr><th id="137">137</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::EXTRA_VGPR_LDS" title='(anonymous namespace)::EXTRA_VGPR_LDS' data-type='0' data-ref="(anonymousnamespace)::EXTRA_VGPR_LDS" data-ref-filename="(anonymousnamespace)..EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</dfn> = <var>0</var>,     <i  data-doc="(anonymousnamespace)::EXTRA_VGPR_LDS">// This is a placeholder the Shader algorithm uses.</i></td></tr>
<tr><th id="138">138</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-type='257' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</dfn> = <a class="tu enum" href="#(anonymousnamespace)::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::SQ_MAX_PGM_VGPRS" data-ref-filename="(anonymousnamespace)..SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::NUM_EXTRA_VGPRS" title='(anonymous namespace)::NUM_EXTRA_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_EXTRA_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_EXTRA_VGPRS">NUM_EXTRA_VGPRS</a>, <i  data-doc="(anonymousnamespace)::NUM_ALL_VGPRS">// Where SGPR starts.</i></td></tr>
<tr><th id="139">139</th><td>};</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i  data-doc="(anonymousnamespace)::VmemType">// Enumerate different types of result-returning VMEM operations. Although</i></td></tr>
<tr><th id="142">142</th><td><i  data-doc="(anonymousnamespace)::VmemType">// s_waitcnt orders them all with a single vmcnt counter, in the absence of</i></td></tr>
<tr><th id="143">143</th><td><i  data-doc="(anonymousnamespace)::VmemType">// s_waitcnt only instructions of the same VmemType are guaranteed to write</i></td></tr>
<tr><th id="144">144</th><td><i  data-doc="(anonymousnamespace)::VmemType">// their results in order -- so there is no need to insert an s_waitcnt between</i></td></tr>
<tr><th id="145">145</th><td><i  data-doc="(anonymousnamespace)::VmemType">// two instructions of the same type that write the same vgpr.</i></td></tr>
<tr><th id="146">146</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::VmemType" title='(anonymous namespace)::VmemType' data-ref="(anonymousnamespace)::VmemType" data-ref-filename="(anonymousnamespace)..VmemType">VmemType</dfn> {</td></tr>
<tr><th id="147">147</th><td>  <i  data-doc="(anonymousnamespace)::VMEM_NOSAMPLER">// BUF instructions and MIMG instructions without a sampler.</i></td></tr>
<tr><th id="148">148</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::VMEM_NOSAMPLER" title='(anonymous namespace)::VMEM_NOSAMPLER' data-type='0' data-ref="(anonymousnamespace)::VMEM_NOSAMPLER" data-ref-filename="(anonymousnamespace)..VMEM_NOSAMPLER">VMEM_NOSAMPLER</dfn>,</td></tr>
<tr><th id="149">149</th><td>  <i  data-doc="(anonymousnamespace)::VMEM_SAMPLER">// MIMG instructions with a sampler.</i></td></tr>
<tr><th id="150">150</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::VMEM_SAMPLER" title='(anonymous namespace)::VMEM_SAMPLER' data-type='1' data-ref="(anonymousnamespace)::VMEM_SAMPLER" data-ref-filename="(anonymousnamespace)..VMEM_SAMPLER">VMEM_SAMPLER</dfn>,</td></tr>
<tr><th id="151">151</th><td>};</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><a class="tu type" href="#(anonymousnamespace)::VmemType" title='(anonymous namespace)::VmemType' data-ref="(anonymousnamespace)::VmemType" data-ref-filename="(anonymousnamespace)..VmemType">VmemType</a> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE" title='(anonymous namespace)::getVmemType' data-type='(anonymous namespace)::VmemType (anonymous namespace)::getVmemType(const llvm::MachineInstr &amp; Inst)' data-ref="_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE">getVmemType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="3Inst" data-ref-filename="3Inst">Inst</dfn>) {</td></tr>
<tr><th id="154">154</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SIInstrInfo::isVMEM(Inst));</td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col3 ref" href="#3Inst" title='Inst' data-ref="3Inst" data-ref-filename="3Inst">Inst</a>))</td></tr>
<tr><th id="156">156</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::VMEM_NOSAMPLER" title='(anonymous namespace)::VMEM_NOSAMPLER' data-use='r' data-ref="(anonymousnamespace)::VMEM_NOSAMPLER" data-ref-filename="(anonymousnamespace)..VMEM_NOSAMPLER">VMEM_NOSAMPLER</a>;</td></tr>
<tr><th id="157">157</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</a> *<dfn class="local col4 decl" id="4Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="4Info" data-ref-filename="4Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj" data-ref-filename="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col3 ref" href="#3Inst" title='Inst' data-ref="3Inst" data-ref-filename="3Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="158">158</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col4 ref" href="#4Info" title='Info' data-ref="4Info" data-ref-filename="4Info">Info</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..BaseOpcode">BaseOpcode</a>)-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Sampler">Sampler</a></td></tr>
<tr><th id="159">159</th><td>             ? <a class="tu enum" href="#(anonymousnamespace)::VMEM_SAMPLER" title='(anonymous namespace)::VMEM_SAMPLER' data-use='r' data-ref="(anonymousnamespace)::VMEM_SAMPLER" data-ref-filename="(anonymousnamespace)..VMEM_SAMPLER">VMEM_SAMPLER</a></td></tr>
<tr><th id="160">160</th><td>             : <a class="tu enum" href="#(anonymousnamespace)::VMEM_NOSAMPLER" title='(anonymous namespace)::VMEM_NOSAMPLER' data-use='r' data-ref="(anonymousnamespace)::VMEM_NOSAMPLER" data-ref-filename="(anonymousnamespace)..VMEM_NOSAMPLER">VMEM_NOSAMPLER</a>;</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-type='void (anonymous namespace)::addWait(AMDGPU::Waitcnt &amp; Wait, (anonymous namespace)::InstCounterType T, unsigned int Count)' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</dfn>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col5 decl" id="5Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="5Wait" data-ref-filename="5Wait">Wait</dfn>, <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col6 decl" id="6T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="6T" data-ref-filename="6T">T</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7Count" title='Count' data-type='unsigned int' data-ref="7Count" data-ref-filename="7Count">Count</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <b>switch</b> (<a class="local col6 ref" href="#6T" title='T' data-ref="6T" data-ref-filename="6T">T</a>) {</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>:</td></tr>
<tr><th id="166">166</th><td>    <a class="local col5 ref" href="#5Wait" title='Wait' data-ref="5Wait" data-ref-filename="5Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col5 ref" href="#5Wait" title='Wait' data-ref="5Wait" data-ref-filename="5Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a>, <a class="local col7 ref" href="#7Count" title='Count' data-ref="7Count" data-ref-filename="7Count">Count</a>);</td></tr>
<tr><th id="167">167</th><td>    <b>break</b>;</td></tr>
<tr><th id="168">168</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>:</td></tr>
<tr><th id="169">169</th><td>    <a class="local col5 ref" href="#5Wait" title='Wait' data-ref="5Wait" data-ref-filename="5Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col5 ref" href="#5Wait" title='Wait' data-ref="5Wait" data-ref-filename="5Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a>, <a class="local col7 ref" href="#7Count" title='Count' data-ref="7Count" data-ref-filename="7Count">Count</a>);</td></tr>
<tr><th id="170">170</th><td>    <b>break</b>;</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>:</td></tr>
<tr><th id="172">172</th><td>    <a class="local col5 ref" href="#5Wait" title='Wait' data-ref="5Wait" data-ref-filename="5Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col5 ref" href="#5Wait" title='Wait' data-ref="5Wait" data-ref-filename="5Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a>, <a class="local col7 ref" href="#7Count" title='Count' data-ref="7Count" data-ref-filename="7Count">Count</a>);</td></tr>
<tr><th id="173">173</th><td>    <b>break</b>;</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</a>:</td></tr>
<tr><th id="175">175</th><td>    <a class="local col5 ref" href="#5Wait" title='Wait' data-ref="5Wait" data-ref-filename="5Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col5 ref" href="#5Wait" title='Wait' data-ref="5Wait" data-ref-filename="5Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>, <a class="local col7 ref" href="#7Count" title='Count' data-ref="7Count" data-ref-filename="7Count">Count</a>);</td></tr>
<tr><th id="176">176</th><td>    <b>break</b>;</td></tr>
<tr><th id="177">177</th><td>  <b>default</b>:</td></tr>
<tr><th id="178">178</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"bad InstCounterType"</q>);</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// This objects maintains the current score brackets of each wait counter, and</i></td></tr>
<tr><th id="183">183</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// a per-register scoreboard for each wait counter.</i></td></tr>
<tr><th id="184">184</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">//</i></td></tr>
<tr><th id="185">185</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// We also maintain the latest score for every event type that can change the</i></td></tr>
<tr><th id="186">186</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// waitcnt in order to know if there are multiple types of events within</i></td></tr>
<tr><th id="187">187</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// the brackets. When multiple types of event happen in the bracket,</i></td></tr>
<tr><th id="188">188</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// wait count may get decreased out of order, therefore we need to put in</i></td></tr>
<tr><th id="189">189</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// "s_waitcnt 0" before use.</i></td></tr>
<tr><th id="190">190</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</dfn> {</td></tr>
<tr><th id="191">191</th><td><b>public</b>:</td></tr>
<tr><th id="192">192</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBracketsC1EPKN4llvm12GCNSubtargetE" title='(anonymous namespace)::WaitcntBrackets::WaitcntBrackets' data-type='void (anonymous namespace)::WaitcntBrackets::WaitcntBrackets(const llvm::GCNSubtarget * SubTarget)' data-ref="_ZN12_GLOBAL__N_115WaitcntBracketsC1EPKN4llvm12GCNSubtargetE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBracketsC1EPKN4llvm12GCNSubtargetE">WaitcntBrackets</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="local col8 decl" id="8SubTarget" title='SubTarget' data-type='const llvm::GCNSubtarget *' data-ref="8SubTarget" data-ref-filename="8SubTarget">SubTarget</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ST" title='(anonymous namespace)::WaitcntBrackets::ST' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ST" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ST">ST</a>(<a class="local col8 ref" href="#8SubTarget" title='SubTarget' data-ref="8SubTarget" data-ref-filename="8SubTarget">SubTarget</a>) {}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getWaitCountMax' data-type='static unsigned int (anonymous namespace)::WaitcntBrackets::getWaitCountMax((anonymous namespace)::InstCounterType T)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE">getWaitCountMax</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col9 decl" id="9T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="9T" data-ref-filename="9T">T</dfn>) {</td></tr>
<tr><th id="195">195</th><td>    <b>switch</b> (<a class="local col9 ref" href="#9T" title='T' data-ref="9T" data-ref-filename="9T">T</a>) {</td></tr>
<tr><th id="196">196</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>:</td></tr>
<tr><th id="197">197</th><td>      <b>return</b> <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::VmcntMax" title='(anonymous namespace)::(anonymous struct)::VmcntMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VmcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..VmcntMax">VmcntMax</a>;</td></tr>
<tr><th id="198">198</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>:</td></tr>
<tr><th id="199">199</th><td>      <b>return</b> <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::LgkmcntMax" title='(anonymous namespace)::(anonymous struct)::LgkmcntMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::LgkmcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..LgkmcntMax">LgkmcntMax</a>;</td></tr>
<tr><th id="200">200</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>:</td></tr>
<tr><th id="201">201</th><td>      <b>return</b> <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::ExpcntMax" title='(anonymous namespace)::(anonymous struct)::ExpcntMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::ExpcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..ExpcntMax">ExpcntMax</a>;</td></tr>
<tr><th id="202">202</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</a>:</td></tr>
<tr><th id="203">203</th><td>      <b>return</b> <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::VscntMax" title='(anonymous namespace)::(anonymous struct)::VscntMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VscntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..VscntMax">VscntMax</a>;</td></tr>
<tr><th id="204">204</th><td>    <b>default</b>:</td></tr>
<tr><th id="205">205</th><td>      <b>break</b>;</td></tr>
<tr><th id="206">206</th><td>    }</td></tr>
<tr><th id="207">207</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="208">208</th><td>  }</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <em>unsigned</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-type='unsigned int (anonymous namespace)::WaitcntBrackets::getScoreLB((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col0 decl" id="10T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="10T" data-ref-filename="10T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="211">211</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(T &lt; NUM_INST_CNTS);</td></tr>
<tr><th id="212">212</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col0 ref" href="#10T" title='T' data-ref="10T" data-ref-filename="10T">T</a>];</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-type='unsigned int (anonymous namespace)::WaitcntBrackets::getScoreUB((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col1 decl" id="11T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="11T" data-ref-filename="11T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="216">216</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(T &lt; NUM_INST_CNTS);</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col1 ref" href="#11T" title='T' data-ref="11T" data-ref-filename="11T">T</a>];</td></tr>
<tr><th id="218">218</th><td>  }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE">// Mapping from event to counter.</i></td></tr>
<tr><th id="221">221</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::eventCounter' data-type='(anonymous namespace)::InstCounterType (anonymous namespace)::WaitcntBrackets::eventCounter((anonymous namespace)::WaitEventType E)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE">eventCounter</dfn>(<a class="tu type" href="#(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType" data-ref-filename="(anonymousnamespace)..WaitEventType">WaitEventType</a> <dfn class="local col2 decl" id="12E" title='E' data-type='(anonymous namespace)::WaitEventType' data-ref="12E" data-ref-filename="12E">E</dfn>) {</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst" data-ref-filename="(anonymousnamespace)..WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>] &amp; (<var>1</var> &lt;&lt; <a class="local col2 ref" href="#12E" title='E' data-ref="12E" data-ref-filename="12E">E</a>))</td></tr>
<tr><th id="223">223</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>;</td></tr>
<tr><th id="224">224</th><td>    <b>if</b> (<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst" data-ref-filename="(anonymousnamespace)..WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>] &amp; (<var>1</var> &lt;&lt; <a class="local col2 ref" href="#12E" title='E' data-ref="12E" data-ref-filename="12E">E</a>))</td></tr>
<tr><th id="225">225</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>;</td></tr>
<tr><th id="226">226</th><td>    <b>if</b> (<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst" data-ref-filename="(anonymousnamespace)..WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="tu enum" href="#(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</a>] &amp; (<var>1</var> &lt;&lt; <a class="local col2 ref" href="#12E" title='E' data-ref="12E" data-ref-filename="12E">E</a>))</td></tr>
<tr><th id="227">227</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</a>;</td></tr>
<tr><th id="228">228</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WaitEventMaskForInst[EXP_CNT] &amp; (<var>1</var> &lt;&lt; E));</td></tr>
<tr><th id="229">229</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>;</td></tr>
<tr><th id="230">230</th><td>  }</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-type='unsigned int (anonymous namespace)::WaitcntBrackets::getRegScore(int GprNo, (anonymous namespace)::InstCounterType T)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</dfn>(<em>int</em> <dfn class="local col3 decl" id="13GprNo" title='GprNo' data-type='int' data-ref="13GprNo" data-ref-filename="13GprNo">GprNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col4 decl" id="14T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="14T" data-ref-filename="14T">T</dfn>) {</td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (<a class="local col3 ref" href="#13GprNo" title='GprNo' data-ref="13GprNo" data-ref-filename="13GprNo">GprNo</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>) {</td></tr>
<tr><th id="234">234</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprScores">VgprScores</a>[<a class="local col4 ref" href="#14T" title='T' data-ref="14T" data-ref-filename="14T">T</a>][<a class="local col3 ref" href="#13GprNo" title='GprNo' data-ref="13GprNo" data-ref-filename="13GprNo">GprNo</a>];</td></tr>
<tr><th id="235">235</th><td>    }</td></tr>
<tr><th id="236">236</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(T == LGKM_CNT);</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprScores">SgprScores</a>[<a class="local col3 ref" href="#13GprNo" title='GprNo' data-ref="13GprNo" data-ref-filename="13GprNo">GprNo</a> - <a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>];</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" title='(anonymous namespace)::WaitcntBrackets::merge' data-type='bool (anonymous namespace)::WaitcntBrackets::merge(const (anonymous namespace)::WaitcntBrackets &amp; Other)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">merge</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col5 decl" id="15Other" title='Other' data-type='const (anonymous namespace)::WaitcntBrackets &amp;' data-ref="15Other" data-ref-filename="15Other">Other</dfn>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-type='(anonymous namespace)::RegInterval (anonymous namespace)::WaitcntBrackets::getRegInterval(const llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, const llvm::MachineRegisterInfo * MRI, const llvm::SIRegisterInfo * TRI, unsigned int OpNo) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj">getRegInterval</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="16MI" data-ref-filename="16MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="17TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="17TII" data-ref-filename="17TII">TII</dfn>,</td></tr>
<tr><th id="243">243</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="18MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="18MRI" data-ref-filename="18MRI">MRI</dfn>,</td></tr>
<tr><th id="244">244</th><td>                             <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col9 decl" id="19TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="19TRI" data-ref-filename="19TRI">TRI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpNo" title='OpNo' data-type='unsigned int' data-ref="20OpNo" data-ref-filename="20OpNo">OpNo</dfn>) <em>const</em>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-type='bool (anonymous namespace)::WaitcntBrackets::counterOutOfOrder((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</a>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col1 decl" id="21T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="21T" data-ref-filename="21T">T</dfn>) <em>const</em>;</td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-type='bool (anonymous namespace)::WaitcntBrackets::simplifyWaitcnt(AMDGPU::Waitcnt &amp; Wait) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">simplifyWaitcnt</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col2 decl" id="22Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="22Wait" data-ref-filename="22Wait">Wait</dfn>) <em>const</em>;</td></tr>
<tr><th id="248">248</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-type='bool (anonymous namespace)::WaitcntBrackets::simplifyWaitcnt((anonymous namespace)::InstCounterType T, unsigned int &amp; Count) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col3 decl" id="23T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="23T" data-ref-filename="23T">T</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="24Count" title='Count' data-type='unsigned int &amp;' data-ref="24Count" data-ref-filename="24Count">Count</dfn>) <em>const</em>;</td></tr>
<tr><th id="249">249</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-type='void (anonymous namespace)::WaitcntBrackets::determineWait((anonymous namespace)::InstCounterType T, unsigned int ScoreToWait, AMDGPU::Waitcnt &amp; Wait) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col5 decl" id="25T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="25T" data-ref-filename="25T">T</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26ScoreToWait" title='ScoreToWait' data-type='unsigned int' data-ref="26ScoreToWait" data-ref-filename="26ScoreToWait">ScoreToWait</dfn>,</td></tr>
<tr><th id="250">250</th><td>                     <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col7 decl" id="27Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="27Wait" data-ref-filename="27Wait">Wait</dfn>) <em>const</em>;</td></tr>
<tr><th id="251">251</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-type='void (anonymous namespace)::WaitcntBrackets::applyWaitcnt(const AMDGPU::Waitcnt &amp; Wait)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col8 decl" id="28Wait" title='Wait' data-type='const AMDGPU::Waitcnt &amp;' data-ref="28Wait" data-ref-filename="28Wait">Wait</dfn>);</td></tr>
<tr><th id="252">252</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-type='void (anonymous namespace)::WaitcntBrackets::applyWaitcnt((anonymous namespace)::InstCounterType T, unsigned int Count)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col9 decl" id="29T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="29T" data-ref-filename="29T">T</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30Count" title='Count' data-type='unsigned int' data-ref="30Count" data-ref-filename="30Count">Count</dfn>);</td></tr>
<tr><th id="253">253</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-type='void (anonymous namespace)::WaitcntBrackets::updateByEvent(const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI, (anonymous namespace)::WaitEventType E, llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="31TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="31TII" data-ref-filename="31TII">TII</dfn>, <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col2 decl" id="32TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="32TRI" data-ref-filename="32TRI">TRI</dfn>,</td></tr>
<tr><th id="254">254</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="33MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="33MRI" data-ref-filename="33MRI">MRI</dfn>, <a class="tu type" href="#(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType" data-ref-filename="(anonymousnamespace)..WaitEventType">WaitEventType</a> <dfn class="local col4 decl" id="34E" title='E' data-type='(anonymous namespace)::WaitEventType' data-ref="34E" data-ref-filename="34E">E</dfn>,</td></tr>
<tr><th id="255">255</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv" title='(anonymous namespace)::WaitcntBrackets::hasPending' data-type='bool (anonymous namespace)::WaitcntBrackets::hasPending() const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv">hasPending</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</a> != <var>0</var>; }</td></tr>
<tr><th id="258">258</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-type='bool (anonymous namespace)::WaitcntBrackets::hasPendingEvent((anonymous namespace)::WaitEventType E) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</dfn>(<a class="tu type" href="#(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType" data-ref-filename="(anonymousnamespace)..WaitEventType">WaitEventType</a> <dfn class="local col6 decl" id="36E" title='E' data-type='(anonymous namespace)::WaitEventType' data-ref="36E" data-ref-filename="36E">E</dfn>) <em>const</em> {</td></tr>
<tr><th id="259">259</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</a> &amp; (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#36E" title='E' data-ref="36E" data-ref-filename="36E">E</a>);</td></tr>
<tr><th id="260">260</th><td>  }</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets21hasMixedPendingEventsENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::hasMixedPendingEvents' data-type='bool (anonymous namespace)::WaitcntBrackets::hasMixedPendingEvents((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets21hasMixedPendingEventsENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets21hasMixedPendingEventsENS_15InstCounterTypeE">hasMixedPendingEvents</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col7 decl" id="37T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="37T" data-ref-filename="37T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="263">263</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38Events" title='Events' data-type='unsigned int' data-ref="38Events" data-ref-filename="38Events">Events</dfn> = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</a> &amp; <a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst" data-ref-filename="(anonymousnamespace)..WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="local col7 ref" href="#37T" title='T' data-ref="37T" data-ref-filename="37T">T</a>];</td></tr>
<tr><th id="264">264</th><td>    <i>// Return true if more than one bit is set in Events.</i></td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <a class="local col8 ref" href="#38Events" title='Events' data-ref="38Events" data-ref-filename="38Events">Events</a> &amp; (<a class="local col8 ref" href="#38Events" title='Events' data-ref="38Events" data-ref-filename="38Events">Events</a> - <var>1</var>);</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv" title='(anonymous namespace)::WaitcntBrackets::hasPendingFlat' data-type='bool (anonymous namespace)::WaitcntBrackets::hasPendingFlat() const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv">hasPendingFlat</dfn>() <em>const</em> {</td></tr>
<tr><th id="269">269</th><td>    <b>return</b> ((<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>] &gt; <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>] &amp;&amp;</td></tr>
<tr><th id="270">270</th><td>             <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>] &lt;= <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>]) ||</td></tr>
<tr><th id="271">271</th><td>            (<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>] &gt; <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>] &amp;&amp;</td></tr>
<tr><th id="272">272</th><td>             <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>] &lt;= <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>]));</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv" title='(anonymous namespace)::WaitcntBrackets::setPendingFlat' data-type='void (anonymous namespace)::WaitcntBrackets::setPendingFlat()' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv">setPendingFlat</dfn>() {</td></tr>
<tr><th id="276">276</th><td>    <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='w' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>] = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>];</td></tr>
<tr><th id="277">277</th><td>    <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='w' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>] = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>];</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets24hasOtherPendingVmemTypesEiNS_8VmemTypeE">// Return true if there might be pending writes to the specified vgpr by VMEM</i></td></tr>
<tr><th id="281">281</th><td><i  data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets24hasOtherPendingVmemTypesEiNS_8VmemTypeE">  // instructions with types different from V.</i></td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets24hasOtherPendingVmemTypesEiNS_8VmemTypeE" title='(anonymous namespace)::WaitcntBrackets::hasOtherPendingVmemTypes' data-type='bool (anonymous namespace)::WaitcntBrackets::hasOtherPendingVmemTypes(int GprNo, (anonymous namespace)::VmemType V) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets24hasOtherPendingVmemTypesEiNS_8VmemTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets24hasOtherPendingVmemTypesEiNS_8VmemTypeE">hasOtherPendingVmemTypes</dfn>(<em>int</em> <dfn class="local col9 decl" id="39GprNo" title='GprNo' data-type='int' data-ref="39GprNo" data-ref-filename="39GprNo">GprNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::VmemType" title='(anonymous namespace)::VmemType' data-ref="(anonymousnamespace)::VmemType" data-ref-filename="(anonymousnamespace)..VmemType">VmemType</a> <dfn class="local col0 decl" id="40V" title='V' data-type='(anonymous namespace)::VmemType' data-ref="40V" data-ref-filename="40V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="283">283</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(GprNo &lt; NUM_ALL_VGPRS);</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" title='(anonymous namespace)::WaitcntBrackets::VgprVmemTypes' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprVmemTypes">VgprVmemTypes</a>[<a class="local col9 ref" href="#39GprNo" title='GprNo' data-ref="39GprNo" data-ref-filename="39GprNo">GprNo</a>] &amp; ~(<var>1</var> &lt;&lt; <a class="local col0 ref" href="#40V" title='V' data-ref="40V" data-ref-filename="40V">V</a>);</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets18clearVgprVmemTypesEi" title='(anonymous namespace)::WaitcntBrackets::clearVgprVmemTypes' data-type='void (anonymous namespace)::WaitcntBrackets::clearVgprVmemTypes(int GprNo)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets18clearVgprVmemTypesEi" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets18clearVgprVmemTypesEi">clearVgprVmemTypes</dfn>(<em>int</em> <dfn class="local col1 decl" id="41GprNo" title='GprNo' data-type='int' data-ref="41GprNo" data-ref-filename="41GprNo">GprNo</dfn>) {</td></tr>
<tr><th id="288">288</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(GprNo &lt; NUM_ALL_VGPRS);</td></tr>
<tr><th id="289">289</th><td>    <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" title='(anonymous namespace)::WaitcntBrackets::VgprVmemTypes' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprVmemTypes">VgprVmemTypes</a>[<a class="local col1 ref" href="#41GprNo" title='GprNo' data-ref="41GprNo" data-ref-filename="41GprNo">GprNo</a>] = <var>0</var>;</td></tr>
<tr><th id="290">290</th><td>  }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::WaitcntBrackets::print' data-type='void (anonymous namespace)::WaitcntBrackets::print(llvm::raw_ostream &amp; )' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE">print</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;);</td></tr>
<tr><th id="293">293</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv" title='(anonymous namespace)::WaitcntBrackets::dump' data-type='void (anonymous namespace)::WaitcntBrackets::dump()' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv">dump</dfn>() { <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::WaitcntBrackets::print' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE">print</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv" data-ref-filename="_ZN4llvm4dbgsEv">dbgs</a>()</span>); }</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><b>private</b>:</td></tr>
<tr><th id="296">296</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo" title='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo">MergeInfo</dfn> {</td></tr>
<tr><th id="297">297</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OldLB' data-type='unsigned int' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OldLB">OldLB</dfn>;</td></tr>
<tr><th id="298">298</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherLB' data-type='unsigned int' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OtherLB">OtherLB</dfn>;</td></tr>
<tr><th id="299">299</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-type='unsigned int' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..MyShift">MyShift</dfn>;</td></tr>
<tr><th id="300">300</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherShift' data-type='unsigned int' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OtherShift">OtherShift</dfn>;</td></tr>
<tr><th id="301">301</th><td>  };</td></tr>
<tr><th id="302">302</th><td>  <em>static</em> <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-type='static bool (anonymous namespace)::WaitcntBrackets::mergeScore(const (anonymous namespace)::WaitcntBrackets::MergeInfo &amp; M, unsigned int &amp; Score, unsigned int OtherScore)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo" title='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo">MergeInfo</a> &amp;<dfn class="local col2 decl" id="42M" title='M' data-type='const (anonymous namespace)::WaitcntBrackets::MergeInfo &amp;' data-ref="42M" data-ref-filename="42M">M</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="43Score" title='Score' data-type='unsigned int &amp;' data-ref="43Score" data-ref-filename="43Score">Score</dfn>,</td></tr>
<tr><th id="303">303</th><td>                         <em>unsigned</em> <dfn class="local col4 decl" id="44OtherScore" title='OtherScore' data-type='unsigned int' data-ref="44OtherScore" data-ref-filename="44OtherScore">OtherScore</dfn>);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreLB' data-type='void (anonymous namespace)::WaitcntBrackets::setScoreLB((anonymous namespace)::InstCounterType T, unsigned int Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj">setScoreLB</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col5 decl" id="45T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="45T" data-ref-filename="45T">T</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46Val" title='Val' data-type='unsigned int' data-ref="46Val" data-ref-filename="46Val">Val</dfn>) {</td></tr>
<tr><th id="306">306</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(T &lt; NUM_INST_CNTS);</td></tr>
<tr><th id="307">307</th><td>    <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col5 ref" href="#45T" title='T' data-ref="45T" data-ref-filename="45T">T</a>] = <a class="local col6 ref" href="#46Val" title='Val' data-ref="46Val" data-ref-filename="46Val">Val</a>;</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreUB' data-type='void (anonymous namespace)::WaitcntBrackets::setScoreUB((anonymous namespace)::InstCounterType T, unsigned int Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj">setScoreUB</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col7 decl" id="47T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="47T" data-ref-filename="47T">T</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="48Val" title='Val' data-type='unsigned int' data-ref="48Val" data-ref-filename="48Val">Val</dfn>) {</td></tr>
<tr><th id="311">311</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(T &lt; NUM_INST_CNTS);</td></tr>
<tr><th id="312">312</th><td>    <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col7 ref" href="#47T" title='T' data-ref="47T" data-ref-filename="47T">T</a>] = <a class="local col8 ref" href="#48Val" title='Val' data-ref="48Val" data-ref-filename="48Val">Val</a>;</td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="local col7 ref" href="#47T" title='T' data-ref="47T" data-ref-filename="47T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>) {</td></tr>
<tr><th id="314">314</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="49UB" title='UB' data-type='unsigned int' data-ref="49UB" data-ref-filename="49UB">UB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col7 ref" href="#47T" title='T' data-ref="47T" data-ref-filename="47T">T</a>] - <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getWaitCountMax' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE">getWaitCountMax</a>(<a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>);</td></tr>
<tr><th id="315">315</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col7 ref" href="#47T" title='T' data-ref="47T" data-ref-filename="47T">T</a>] &lt; <a class="local col9 ref" href="#49UB" title='UB' data-ref="49UB" data-ref-filename="49UB">UB</a> &amp;&amp; <a class="local col9 ref" href="#49UB" title='UB' data-ref="49UB" data-ref-filename="49UB">UB</a> &lt; <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col7 ref" href="#47T" title='T' data-ref="47T" data-ref-filename="47T">T</a>])</td></tr>
<tr><th id="316">316</th><td>        <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col7 ref" href="#47T" title='T' data-ref="47T" data-ref-filename="47T">T</a>] = <a class="local col9 ref" href="#49UB" title='UB' data-ref="49UB" data-ref-filename="49UB">UB</a>;</td></tr>
<tr><th id="317">317</th><td>    }</td></tr>
<tr><th id="318">318</th><td>  }</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-type='void (anonymous namespace)::WaitcntBrackets::setRegScore(int GprNo, (anonymous namespace)::InstCounterType T, unsigned int Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</dfn>(<em>int</em> <dfn class="local col0 decl" id="50GprNo" title='GprNo' data-type='int' data-ref="50GprNo" data-ref-filename="50GprNo">GprNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col1 decl" id="51T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="51T" data-ref-filename="51T">T</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="52Val" title='Val' data-type='unsigned int' data-ref="52Val" data-ref-filename="52Val">Val</dfn>) {</td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (<a class="local col0 ref" href="#50GprNo" title='GprNo' data-ref="50GprNo" data-ref-filename="50GprNo">GprNo</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>) {</td></tr>
<tr><th id="322">322</th><td>      <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</a>, <a class="local col0 ref" href="#50GprNo" title='GprNo' data-ref="50GprNo" data-ref-filename="50GprNo">GprNo</a>);</td></tr>
<tr><th id="323">323</th><td>      <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprScores">VgprScores</a>[<a class="local col1 ref" href="#51T" title='T' data-ref="51T" data-ref-filename="51T">T</a>][<a class="local col0 ref" href="#50GprNo" title='GprNo' data-ref="50GprNo" data-ref-filename="50GprNo">GprNo</a>] = <a class="local col2 ref" href="#52Val" title='Val' data-ref="52Val" data-ref-filename="52Val">Val</a>;</td></tr>
<tr><th id="324">324</th><td>    } <b>else</b> {</td></tr>
<tr><th id="325">325</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(T == LGKM_CNT);</td></tr>
<tr><th id="326">326</th><td>      <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprUB">SgprUB</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprUB">SgprUB</a>, <a class="local col0 ref" href="#50GprNo" title='GprNo' data-ref="50GprNo" data-ref-filename="50GprNo">GprNo</a> - <a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>);</td></tr>
<tr><th id="327">327</th><td>      <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprScores">SgprScores</a>[<a class="local col0 ref" href="#50GprNo" title='GprNo' data-ref="50GprNo" data-ref-filename="50GprNo">GprNo</a> - <a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>] = <a class="local col2 ref" href="#52Val" title='Val' data-ref="52Val" data-ref-filename="52Val">Val</a>;</td></tr>
<tr><th id="328">328</th><td>    }</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-type='void (anonymous namespace)::WaitcntBrackets::setExpScore(const llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI, unsigned int OpNo, unsigned int Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="53MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="53MI" data-ref-filename="53MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="54TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="54TII" data-ref-filename="54TII">TII</dfn>,</td></tr>
<tr><th id="332">332</th><td>                   <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="55TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="55TRI" data-ref-filename="55TRI">TRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="56MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="56MRI" data-ref-filename="56MRI">MRI</dfn>,</td></tr>
<tr><th id="333">333</th><td>                   <em>unsigned</em> <dfn class="local col7 decl" id="57OpNo" title='OpNo' data-type='unsigned int' data-ref="57OpNo" data-ref-filename="57OpNo">OpNo</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="58Val" title='Val' data-type='unsigned int' data-ref="58Val" data-ref-filename="58Val">Val</dfn>);</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::ST" title='(anonymous namespace)::WaitcntBrackets::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::WaitcntBrackets::ST" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="336">336</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-type='unsigned int [4]' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</dfn>[<a class="tu enum" href="#(anonymousnamespace)::NUM_INST_CNTS" title='(anonymous namespace)::NUM_INST_CNTS' data-ref="(anonymousnamespace)::NUM_INST_CNTS" data-ref-filename="(anonymousnamespace)..NUM_INST_CNTS">NUM_INST_CNTS</a>] = {<var>0</var>};</td></tr>
<tr><th id="337">337</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-type='unsigned int [4]' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</dfn>[<a class="tu enum" href="#(anonymousnamespace)::NUM_INST_CNTS" title='(anonymous namespace)::NUM_INST_CNTS' data-ref="(anonymousnamespace)::NUM_INST_CNTS" data-ref-filename="(anonymousnamespace)..NUM_INST_CNTS">NUM_INST_CNTS</a>] = {<var>0</var>};</td></tr>
<tr><th id="338">338</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-type='unsigned int' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</dfn> = <var>0</var>;</td></tr>
<tr><th id="339">339</th><td>  <i  data-doc="(anonymousnamespace)::WaitcntBrackets::LastFlat">// Remember the last flat memory operation.</i></td></tr>
<tr><th id="340">340</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-type='unsigned int [4]' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</dfn>[<a class="tu enum" href="#(anonymousnamespace)::NUM_INST_CNTS" title='(anonymous namespace)::NUM_INST_CNTS' data-ref="(anonymousnamespace)::NUM_INST_CNTS" data-ref-filename="(anonymousnamespace)..NUM_INST_CNTS">NUM_INST_CNTS</a>] = {<var>0</var>};</td></tr>
<tr><th id="341">341</th><td>  <i  data-doc="(anonymousnamespace)::WaitcntBrackets::VgprUB">// wait_cnt scores for every vgpr.</i></td></tr>
<tr><th id="342">342</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets::VgprUB">  // Keep track of the VgprUB and SgprUB to make merge at join efficient.</i></td></tr>
<tr><th id="343">343</th><td>  <em>int</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-type='int' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</dfn> = -<var>1</var>;</td></tr>
<tr><th id="344">344</th><td>  <em>int</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-type='int' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprUB">SgprUB</dfn> = -<var>1</var>;</td></tr>
<tr><th id="345">345</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-type='unsigned int [4][257]' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprScores">VgprScores</dfn>[<a class="tu enum" href="#(anonymousnamespace)::NUM_INST_CNTS" title='(anonymous namespace)::NUM_INST_CNTS' data-ref="(anonymousnamespace)::NUM_INST_CNTS" data-ref-filename="(anonymousnamespace)..NUM_INST_CNTS">NUM_INST_CNTS</a>][<a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>] = {{<var>0</var>}};</td></tr>
<tr><th id="346">346</th><td>  <i  data-doc="(anonymousnamespace)::WaitcntBrackets::SgprScores">// Wait cnt scores for every sgpr, only lgkmcnt is relevant.</i></td></tr>
<tr><th id="347">347</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-type='unsigned int [256]' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprScores">SgprScores</dfn>[<a class="tu enum" href="#(anonymousnamespace)::SQ_MAX_PGM_SGPRS" title='(anonymous namespace)::SQ_MAX_PGM_SGPRS' data-ref="(anonymousnamespace)::SQ_MAX_PGM_SGPRS" data-ref-filename="(anonymousnamespace)..SQ_MAX_PGM_SGPRS">SQ_MAX_PGM_SGPRS</a>] = {<var>0</var>};</td></tr>
<tr><th id="348">348</th><td>  <i  data-doc="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes">// Bitmask of the VmemTypes of VMEM instructions that might have a pending</i></td></tr>
<tr><th id="349">349</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes">  // write to each vgpr.</i></td></tr>
<tr><th id="350">350</th><td>  <em>unsigned</em> <em>char</em> <dfn class="tu decl field" id="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" title='(anonymous namespace)::WaitcntBrackets::VgprVmemTypes' data-type='unsigned char [257]' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprVmemTypes">VgprVmemTypes</dfn>[<a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>] = {<var>0</var>};</td></tr>
<tr><th id="351">351</th><td>};</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="354">354</th><td><b>private</b>:</td></tr>
<tr><th id="355">355</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="356">356</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="357">357</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="358">358</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="359">359</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-type='AMDGPU::IsaVersion' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</dfn>;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TrackedWaitcntSet">TrackedWaitcntSet</dfn>;</td></tr>
<tr><th id="362">362</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" title='(anonymous namespace)::SIInsertWaitcnts::SLoadAddresses' data-type='DenseMap&lt;const llvm::Value *, llvm::MachineBasicBlock *&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..SLoadAddresses">SLoadAddresses</dfn>;</td></tr>
<tr><th id="363">363</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::PDT" title='(anonymous namespace)::SIInsertWaitcnts::PDT' data-type='llvm::MachinePostDominatorTree *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::PDT" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..PDT">PDT</dfn>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo">BlockInfo</dfn> {</td></tr>
<tr><th id="366">366</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..MBB">MBB</dfn>;</td></tr>
<tr><th id="367">367</th><td>    <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-type='std::unique_ptr&lt;WaitcntBrackets&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Incoming">Incoming</dfn>;</td></tr>
<tr><th id="368">368</th><td>    <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-type='bool' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Dirty">Dirty</dfn> = <b>true</b>;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>    <b>explicit</b> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts9BlockInfoC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::BlockInfo' data-type='void (anonymous namespace)::SIInsertWaitcnts::BlockInfo::BlockInfo(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts9BlockInfoC1EPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts9BlockInfoC1EPN4llvm17MachineBasicBlockE">BlockInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="59MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="59MBB" data-ref-filename="59MBB">MBB</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::MBB' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..MBB">MBB</a>(<a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB" data-ref-filename="59MBB">MBB</a>) {}</td></tr>
<tr><th id="371">371</th><td>  };</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <a class="type" href="../../../include/llvm/ADT/MapVector.h.html#llvm::MapVector" title='llvm::MapVector' data-ref="llvm::MapVector" data-ref-filename="llvm..MapVector">MapVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo">BlockInfo</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-type='MapVector&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfos">BlockInfos</dfn>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i  data-doc="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts">// ForceEmitZeroWaitcnts: force all waitcnts insts to be s_waitcnt 0</i></td></tr>
<tr><th id="376">376</th><td><i  data-doc="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts">  // because of amdgpu-waitcnt-forcezero flag</i></td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts' data-type='bool' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitZeroWaitcnts">ForceEmitZeroWaitcnts</dfn>;</td></tr>
<tr><th id="378">378</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-type='bool [4]' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitWaitcnt">ForceEmitWaitcnt</dfn>[<a class="tu enum" href="#(anonymousnamespace)::NUM_INST_CNTS" title='(anonymous namespace)::NUM_INST_CNTS' data-ref="(anonymousnamespace)::NUM_INST_CNTS" data-ref-filename="(anonymousnamespace)..NUM_INST_CNTS">NUM_INST_CNTS</a>];</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><b>public</b>:</td></tr>
<tr><th id="381">381</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::ID" title='(anonymous namespace)::SIInsertWaitcnts::ID' data-type='char' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ID" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ID">ID</dfn>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev" title='(anonymous namespace)::SIInsertWaitcnts::SIInsertWaitcnts' data-type='void (anonymous namespace)::SIInsertWaitcnts::SIInsertWaitcnts()' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev">SIInsertWaitcnts</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ID" title='(anonymous namespace)::SIInsertWaitcnts::ID' data-use='a' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ID" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ID">ID</a>) {</td></tr>
<tr><th id="384">384</th><td>    (<em>void</em>)<a class="ref" href="#40" title='ForceExpCounter' data-ref="ForceExpCounter" data-ref-filename="ForceExpCounter">ForceExpCounter</a>;</td></tr>
<tr><th id="385">385</th><td>    (<em>void</em>)<a class="ref" href="#42" title='ForceLgkmCounter' data-ref="ForceLgkmCounter" data-ref-filename="ForceLgkmCounter">ForceLgkmCounter</a>;</td></tr>
<tr><th id="386">386</th><td>    (<em>void</em>)<a class="ref" href="#44" title='ForceVMCounter' data-ref="ForceVMCounter" data-ref-filename="ForceVMCounter">ForceVMCounter</a>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIInsertWaitcnts::runOnMachineFunction' data-type='bool (anonymous namespace)::SIInsertWaitcnts::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="60MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="60MF" data-ref-filename="60MF">MF</dfn>) override;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts11getPassNameEv" title='(anonymous namespace)::SIInsertWaitcnts::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIInsertWaitcnts::getPassName() const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="392">392</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI insert wait instructions"</q>;</td></tr>
<tr><th id="393">393</th><td>  }</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIInsertWaitcnts::getAnalysisUsage' data-type='void (anonymous namespace)::SIInsertWaitcnts::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="61AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="61AU" data-ref-filename="61AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="396">396</th><td>    <a class="local col1 ref" href="#61AU" title='AU' data-ref="61AU" data-ref-filename="61AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="397">397</th><td>    <a class="local col1 ref" href="#61AU" title='AU' data-ref="61AU" data-ref-filename="61AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="398">398</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#61AU" title='AU' data-ref="61AU" data-ref-filename="61AU">AU</a></span>);</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv" title='(anonymous namespace)::SIInsertWaitcnts::isForceEmitWaitcnt' data-type='bool (anonymous namespace)::SIInsertWaitcnts::isForceEmitWaitcnt() const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv">isForceEmitWaitcnt</dfn>() <em>const</em> {</td></tr>
<tr><th id="402">402</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="62T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="62T" data-ref-filename="62T">T</dfn> : <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv" data-ref-filename="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>())</td></tr>
<tr><th id="403">403</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="local col2 ref" href="#62T" title='T' data-ref="62T" data-ref-filename="62T">T</a>])</td></tr>
<tr><th id="404">404</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv" title='(anonymous namespace)::SIInsertWaitcnts::setForceEmitWaitcnt' data-type='void (anonymous namespace)::SIInsertWaitcnts::setForceEmitWaitcnt()' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv">setForceEmitWaitcnt</dfn>() {</td></tr>
<tr><th id="409">409</th><td><i>// For non-debug builds, ForceEmitWaitcnt has been initialized to false;</i></td></tr>
<tr><th id="410">410</th><td><i>// For debug builds, get the debug counter info and adjust if need be</i></td></tr>
<tr><th id="411">411</th><td><u>#<span data-ppcond="411">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (DebugCounter::isCounterSet(ForceExpCounter) &amp;&amp;</td></tr>
<tr><th id="413">413</th><td>        DebugCounter::shouldExecute(ForceExpCounter)) {</td></tr>
<tr><th id="414">414</th><td>      ForceEmitWaitcnt[EXP_CNT] = <b>true</b>;</td></tr>
<tr><th id="415">415</th><td>    } <b>else</b> {</td></tr>
<tr><th id="416">416</th><td>      ForceEmitWaitcnt[EXP_CNT] = <b>false</b>;</td></tr>
<tr><th id="417">417</th><td>    }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>    <b>if</b> (DebugCounter::isCounterSet(ForceLgkmCounter) &amp;&amp;</td></tr>
<tr><th id="420">420</th><td>         DebugCounter::shouldExecute(ForceLgkmCounter)) {</td></tr>
<tr><th id="421">421</th><td>      ForceEmitWaitcnt[LGKM_CNT] = <b>true</b>;</td></tr>
<tr><th id="422">422</th><td>    } <b>else</b> {</td></tr>
<tr><th id="423">423</th><td>      ForceEmitWaitcnt[LGKM_CNT] = <b>false</b>;</td></tr>
<tr><th id="424">424</th><td>    }</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>    <b>if</b> (DebugCounter::isCounterSet(ForceVMCounter) &amp;&amp;</td></tr>
<tr><th id="427">427</th><td>        DebugCounter::shouldExecute(ForceVMCounter)) {</td></tr>
<tr><th id="428">428</th><td>      ForceEmitWaitcnt[VM_CNT] = <b>true</b>;</td></tr>
<tr><th id="429">429</th><td>    } <b>else</b> {</td></tr>
<tr><th id="430">430</th><td>      ForceEmitWaitcnt[VM_CNT] = <b>false</b>;</td></tr>
<tr><th id="431">431</th><td>    }</td></tr>
<tr><th id="432">432</th><td><u>#<span data-ppcond="411">endif</span> // NDEBUG</u></td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessVMEMThroughFlat' data-type='bool (anonymous namespace)::SIInsertWaitcnts::mayAccessVMEMThroughFlat(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE">mayAccessVMEMThroughFlat</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="63MI" data-ref-filename="63MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="436">436</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat' data-type='bool (anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">mayAccessLDSThroughFlat</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="64MI" data-ref-filename="64MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="437">437</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" title='(anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore' data-type='bool (anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore(llvm::MachineInstr &amp; MI, (anonymous namespace)::WaitcntBrackets &amp; ScoreBrackets, llvm::MachineInstr * OldWaitcntInstr)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">generateWaitcntInstBefore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="65MI" data-ref-filename="65MI">MI</dfn>,</td></tr>
<tr><th id="438">438</th><td>                                 <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col6 decl" id="66ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets &amp;' data-ref="66ScoreBrackets" data-ref-filename="66ScoreBrackets">ScoreBrackets</dfn>,</td></tr>
<tr><th id="439">439</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="67OldWaitcntInstr" title='OldWaitcntInstr' data-type='llvm::MachineInstr *' data-ref="67OldWaitcntInstr" data-ref-filename="67OldWaitcntInstr">OldWaitcntInstr</dfn>);</td></tr>
<tr><th id="440">440</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter' data-type='void (anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter(llvm::MachineInstr &amp; Inst, (anonymous namespace)::WaitcntBrackets * ScoreBrackets)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE">updateEventWaitcntAfter</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="68Inst" data-ref-filename="68Inst">Inst</dfn>,</td></tr>
<tr><th id="441">441</th><td>                               <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a> *<dfn class="local col9 decl" id="69ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets *' data-ref="69ScoreBrackets" data-ref-filename="69ScoreBrackets">ScoreBrackets</dfn>);</td></tr>
<tr><th id="442">442</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock' data-type='bool (anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock(llvm::MachineFunction &amp; MF, llvm::MachineBasicBlock &amp; Block, (anonymous namespace)::WaitcntBrackets &amp; ScoreBrackets)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE">insertWaitcntInBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="70MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="70MF" data-ref-filename="70MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="71Block" title='Block' data-type='llvm::MachineBasicBlock &amp;' data-ref="71Block" data-ref-filename="71Block">Block</dfn>,</td></tr>
<tr><th id="443">443</th><td>                            <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col2 decl" id="72ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets &amp;' data-ref="72ScoreBrackets" data-ref-filename="72ScoreBrackets">ScoreBrackets</dfn>);</td></tr>
<tr><th id="444">444</th><td>};</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</a> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-type='(anonymous namespace)::RegInterval (anonymous namespace)::WaitcntBrackets::getRegInterval(const llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, const llvm::MachineRegisterInfo * MRI, const llvm::SIRegisterInfo * TRI, unsigned int OpNo) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj">getRegInterval</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="73MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="73MI" data-ref-filename="73MI">MI</dfn>,</td></tr>
<tr><th id="449">449</th><td>                                            <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="74TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="74TII" data-ref-filename="74TII">TII</dfn>,</td></tr>
<tr><th id="450">450</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="75MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="75MRI" data-ref-filename="75MRI">MRI</dfn>,</td></tr>
<tr><th id="451">451</th><td>                                            <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="76TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="76TRI" data-ref-filename="76TRI">TRI</dfn>,</td></tr>
<tr><th id="452">452</th><td>                                            <em>unsigned</em> <dfn class="local col7 decl" id="77OpNo" title='OpNo' data-type='unsigned int' data-ref="77OpNo" data-ref-filename="77OpNo">OpNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="453">453</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="78Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="78Op" data-ref-filename="78Op">Op</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77OpNo" title='OpNo' data-ref="77OpNo" data-ref-filename="77OpNo">OpNo</a>);</td></tr>
<tr><th id="454">454</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op.isReg());</td></tr>
<tr><th id="455">455</th><td>  <b>if</b> (!<a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI" data-ref-filename="76TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassENS_10MCRegisterE" title='llvm::TargetRegisterInfo::isInAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassENS_10MCRegisterE">isInAllocatableClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op" data-ref-filename="78Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) || <a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI" data-ref-filename="76TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</a>(*<a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI" data-ref-filename="75MRI">MRI</a>, <a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op" data-ref-filename="78Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span>-<var>1</var>, -<var>1</var>};</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <i>// A use via a PW operand does not need a waitcnt.</i></td></tr>
<tr><th id="459">459</th><td><i>  // A partial write is not a WAW.</i></td></tr>
<tr><th id="460">460</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Op.getSubReg() || !Op.isUndef());</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</a> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1Ev" data-ref-filename="_ZNSt4pairC1Ev"></span><dfn class="local col9 decl" id="79Result" title='Result' data-type='(anonymous namespace)::RegInterval' data-ref="79Result" data-ref-filename="79Result">Result</dfn>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="80Reg" title='Reg' data-type='unsigned int' data-ref="80Reg" data-ref-filename="80Reg">Reg</dfn> = <a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI" data-ref-filename="76TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op" data-ref-filename="78Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ST" title='(anonymous namespace)::WaitcntBrackets::ST' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ST" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ST">ST</a>));</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI" data-ref-filename="76TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(*<a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI" data-ref-filename="75MRI">MRI</a>, <a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op" data-ref-filename="78Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="467">467</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg &gt;= RegisterEncoding.VGPR0 &amp;&amp; Reg &lt;= RegisterEncoding.VGPRL);</td></tr>
<tr><th id="468">468</th><td>    <a class="local col9 ref" href="#79Result" title='Result' data-ref="79Result" data-ref-filename="79Result">Result</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> = <a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg" data-ref-filename="80Reg">Reg</a> - <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::VGPR0" title='(anonymous namespace)::(anonymous struct)::VGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VGPR0" data-ref-filename="(anonymousnamespace)..(anonymous)..VGPR0">VGPR0</a>;</td></tr>
<tr><th id="469">469</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Result.first &gt;= <var>0</var> &amp;&amp; Result.first &lt; SQ_MAX_PGM_VGPRS);</td></tr>
<tr><th id="470">470</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI" data-ref-filename="76TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(*<a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI" data-ref-filename="75MRI">MRI</a>, <a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op" data-ref-filename="78Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="471">471</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg &gt;= RegisterEncoding.SGPR0 &amp;&amp; Reg &lt; SQ_MAX_PGM_SGPRS);</td></tr>
<tr><th id="472">472</th><td>    <a class="local col9 ref" href="#79Result" title='Result' data-ref="79Result" data-ref-filename="79Result">Result</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> = <a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg" data-ref-filename="80Reg">Reg</a> - <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::SGPR0" title='(anonymous namespace)::(anonymous struct)::SGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::SGPR0" data-ref-filename="(anonymousnamespace)..(anonymous)..SGPR0">SGPR0</a> + <a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>;</td></tr>
<tr><th id="473">473</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Result.first &gt;= NUM_ALL_VGPRS &amp;&amp;</td></tr>
<tr><th id="474">474</th><td>           Result.first &lt; SQ_MAX_PGM_SGPRS + NUM_ALL_VGPRS);</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td>  <i>// TODO: Handle TTMP</i></td></tr>
<tr><th id="477">477</th><td><i>  // else if (TRI-&gt;isTTMP(*MRI, Reg.getReg())) ...</i></td></tr>
<tr><th id="478">478</th><td>  <b>else</b></td></tr>
<tr><th id="479">479</th><td>    <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span>-<var>1</var>, -<var>1</var>};</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="81RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="81RC" data-ref-filename="81RC">RC</dfn> = <a class="local col4 ref" href="#74TII" title='TII' data-ref="74TII" data-ref-filename="74TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(*<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>, <a class="local col7 ref" href="#77OpNo" title='OpNo' data-ref="77OpNo" data-ref-filename="77OpNo">OpNo</a>);</td></tr>
<tr><th id="482">482</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82Size" title='Size' data-type='unsigned int' data-ref="82Size" data-ref-filename="82Size">Size</dfn> = <a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI" data-ref-filename="76TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col1 ref" href="#81RC" title='RC' data-ref="81RC" data-ref-filename="81RC">RC</a>);</td></tr>
<tr><th id="483">483</th><td>  <a class="local col9 ref" href="#79Result" title='Result' data-ref="79Result" data-ref-filename="79Result">Result</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> = <a class="local col9 ref" href="#79Result" title='Result' data-ref="79Result" data-ref-filename="79Result">Result</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> + ((<a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size" data-ref-filename="82Size">Size</a> + <var>16</var>) / <var>32</var>);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <b>return</b> <a class="local col9 ref" href="#79Result" title='Result' data-ref="79Result" data-ref-filename="79Result">Result</a>;</td></tr>
<tr><th id="486">486</th><td>}</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-type='void (anonymous namespace)::WaitcntBrackets::setExpScore(const llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI, unsigned int OpNo, unsigned int Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="83MI" data-ref-filename="83MI">MI</dfn>,</td></tr>
<tr><th id="489">489</th><td>                                  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="84TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="84TII" data-ref-filename="84TII">TII</dfn>,</td></tr>
<tr><th id="490">490</th><td>                                  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="85TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="85TRI" data-ref-filename="85TRI">TRI</dfn>,</td></tr>
<tr><th id="491">491</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="86MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="86MRI" data-ref-filename="86MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="87OpNo" title='OpNo' data-type='unsigned int' data-ref="87OpNo" data-ref-filename="87OpNo">OpNo</dfn>,</td></tr>
<tr><th id="492">492</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="88Val" title='Val' data-type='unsigned int' data-ref="88Val" data-ref-filename="88Val">Val</dfn>) {</td></tr>
<tr><th id="493">493</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</a> <dfn class="local col9 decl" id="89Interval" title='Interval' data-type='(anonymous namespace)::RegInterval' data-ref="89Interval" data-ref-filename="89Interval">Interval</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj">getRegInterval</a>(<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>, <a class="local col4 ref" href="#84TII" title='TII' data-ref="84TII" data-ref-filename="84TII">TII</a>, <a class="local col6 ref" href="#86MRI" title='MRI' data-ref="86MRI" data-ref-filename="86MRI">MRI</a>, <a class="local col5 ref" href="#85TRI" title='TRI' data-ref="85TRI" data-ref-filename="85TRI">TRI</a>, <a class="local col7 ref" href="#87OpNo" title='OpNo' data-ref="87OpNo" data-ref-filename="87OpNo">OpNo</a>);</td></tr>
<tr><th id="494">494</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI-&gt;isVGPR(*MRI, MI-&gt;getOperand(OpNo).getReg()));</td></tr>
<tr><th id="495">495</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="90RegNo" title='RegNo' data-type='int' data-ref="90RegNo" data-ref-filename="90RegNo">RegNo</dfn> = <a class="local col9 ref" href="#89Interval" title='Interval' data-ref="89Interval" data-ref-filename="89Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>; <a class="local col0 ref" href="#90RegNo" title='RegNo' data-ref="90RegNo" data-ref-filename="90RegNo">RegNo</a> &lt; <a class="local col9 ref" href="#89Interval" title='Interval' data-ref="89Interval" data-ref-filename="89Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>; ++<a class="local col0 ref" href="#90RegNo" title='RegNo' data-ref="90RegNo" data-ref-filename="90RegNo">RegNo</a>) {</td></tr>
<tr><th id="496">496</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</a>(<a class="local col0 ref" href="#90RegNo" title='RegNo' data-ref="90RegNo" data-ref-filename="90RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>, <a class="local col8 ref" href="#88Val" title='Val' data-ref="88Val" data-ref-filename="88Val">Val</a>);</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-type='void (anonymous namespace)::WaitcntBrackets::updateByEvent(const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI, (anonymous namespace)::WaitEventType E, llvm::MachineInstr &amp; Inst)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="91TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="91TII" data-ref-filename="91TII">TII</dfn>,</td></tr>
<tr><th id="501">501</th><td>                                    <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col2 decl" id="92TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="92TRI" data-ref-filename="92TRI">TRI</dfn>,</td></tr>
<tr><th id="502">502</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="93MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="93MRI" data-ref-filename="93MRI">MRI</dfn>,</td></tr>
<tr><th id="503">503</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType" data-ref-filename="(anonymousnamespace)..WaitEventType">WaitEventType</a> <dfn class="local col4 decl" id="94E" title='E' data-type='(anonymous namespace)::WaitEventType' data-ref="94E" data-ref-filename="94E">E</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="95Inst" data-ref-filename="95Inst">Inst</dfn>) {</td></tr>
<tr><th id="504">504</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col6 decl" id="96T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="96T" data-ref-filename="96T">T</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::eventCounter' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE">eventCounter</a>(<a class="local col4 ref" href="#94E" title='E' data-ref="94E" data-ref-filename="94E">E</a>);</td></tr>
<tr><th id="505">505</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97CurrScore" title='CurrScore' data-type='unsigned int' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col6 ref" href="#96T" title='T' data-ref="96T" data-ref-filename="96T">T</a>) + <var>1</var>;</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (<a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a> == <var>0</var>)</td></tr>
<tr><th id="507">507</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"InsertWaitcnt score wraparound"</q>);</td></tr>
<tr><th id="508">508</th><td>  <i>// PendingEvents and ScoreUB need to be update regardless if this event</i></td></tr>
<tr><th id="509">509</th><td><i>  // changes the score of a register or not.</i></td></tr>
<tr><th id="510">510</th><td><i>  // Examples including vm_cnt when buffer-store or lgkm_cnt when send-message.</i></td></tr>
<tr><th id="511">511</th><td>  <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</a> |= <var>1</var> &lt;&lt; <a class="local col4 ref" href="#94E" title='E' data-ref="94E" data-ref-filename="94E">E</a>;</td></tr>
<tr><th id="512">512</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreUB' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj">setScoreUB</a>(<a class="local col6 ref" href="#96T" title='T' data-ref="96T" data-ref-filename="96T">T</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (<a class="local col6 ref" href="#96T" title='T' data-ref="96T" data-ref-filename="96T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>) {</td></tr>
<tr><th id="515">515</th><td>    <i>// Put score on the source vgprs. If this is a store, just use those</i></td></tr>
<tr><th id="516">516</th><td><i>    // specific register(s).</i></td></tr>
<tr><th id="517">517</th><td>    <b>if</b> (<a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>) &amp;&amp; (<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())) {</td></tr>
<tr><th id="518">518</th><td>      <em>int</em> <dfn class="local col8 decl" id="98AddrOpIdx" title='AddrOpIdx' data-type='int' data-ref="98AddrOpIdx" data-ref-filename="98AddrOpIdx">AddrOpIdx</dfn> =</td></tr>
<tr><th id="519">519</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::addr" title='llvm::AMDGPU::OpName::addr' data-ref="llvm::AMDGPU::OpName::addr" data-ref-filename="llvm..AMDGPU..OpName..addr">addr</a>);</td></tr>
<tr><th id="520">520</th><td>      <i>// All GDS operations must protect their address register (same as</i></td></tr>
<tr><th id="521">521</th><td><i>      // export.)</i></td></tr>
<tr><th id="522">522</th><td>      <b>if</b> (<a class="local col8 ref" href="#98AddrOpIdx" title='AddrOpIdx' data-ref="98AddrOpIdx" data-ref-filename="98AddrOpIdx">AddrOpIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="523">523</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <a class="local col8 ref" href="#98AddrOpIdx" title='AddrOpIdx' data-ref="98AddrOpIdx" data-ref-filename="98AddrOpIdx">AddrOpIdx</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="524">524</th><td>      }</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>      <b>if</b> (<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="527">527</th><td>        <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="528">528</th><td>                                       <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data0" title='llvm::AMDGPU::OpName::data0' data-ref="llvm::AMDGPU::OpName::data0" data-ref-filename="llvm..AMDGPU..OpName..data0">data0</a>) != -<var>1</var>) {</td></tr>
<tr><th id="529">529</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(</td></tr>
<tr><th id="530">530</th><td>              &amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>,</td></tr>
<tr><th id="531">531</th><td>              <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data0" title='llvm::AMDGPU::OpName::data0' data-ref="llvm::AMDGPU::OpName::data0" data-ref-filename="llvm..AMDGPU..OpName..data0">data0</a>),</td></tr>
<tr><th id="532">532</th><td>              <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="533">533</th><td>        }</td></tr>
<tr><th id="534">534</th><td>        <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="535">535</th><td>                                       <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data1" title='llvm::AMDGPU::OpName::data1' data-ref="llvm::AMDGPU::OpName::data1" data-ref-filename="llvm..AMDGPU..OpName..data1">data1</a>) != -<var>1</var>) {</td></tr>
<tr><th id="536">536</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>,</td></tr>
<tr><th id="537">537</th><td>                      <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="538">538</th><td>                                                 <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data1" title='llvm::AMDGPU::OpName::data1' data-ref="llvm::AMDGPU::OpName::data1" data-ref-filename="llvm..AMDGPU..OpName..data1">data1</a>),</td></tr>
<tr><th id="539">539</th><td>                      <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="540">540</th><td>        }</td></tr>
<tr><th id="541">541</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="542">542</th><td>                 <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_INIT" title='llvm::AMDGPU::DS_GWS_INIT' data-ref="llvm::AMDGPU::DS_GWS_INIT" data-ref-filename="llvm..AMDGPU..DS_GWS_INIT">DS_GWS_INIT</a> &amp;&amp;</td></tr>
<tr><th id="543">543</th><td>                 <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_V" title='llvm::AMDGPU::DS_GWS_SEMA_V' data-ref="llvm::AMDGPU::DS_GWS_SEMA_V" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_V">DS_GWS_SEMA_V</a> &amp;&amp;</td></tr>
<tr><th id="544">544</th><td>                 <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_BR" title='llvm::AMDGPU::DS_GWS_SEMA_BR' data-ref="llvm::AMDGPU::DS_GWS_SEMA_BR" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_BR">DS_GWS_SEMA_BR</a> &amp;&amp;</td></tr>
<tr><th id="545">545</th><td>                 <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_P" title='llvm::AMDGPU::DS_GWS_SEMA_P' data-ref="llvm::AMDGPU::DS_GWS_SEMA_P" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_P">DS_GWS_SEMA_P</a> &amp;&amp;</td></tr>
<tr><th id="546">546</th><td>                 <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_BARRIER" title='llvm::AMDGPU::DS_GWS_BARRIER' data-ref="llvm::AMDGPU::DS_GWS_BARRIER" data-ref-filename="llvm..AMDGPU..DS_GWS_BARRIER">DS_GWS_BARRIER</a> &amp;&amp;</td></tr>
<tr><th id="547">547</th><td>                 <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_APPEND" title='llvm::AMDGPU::DS_APPEND' data-ref="llvm::AMDGPU::DS_APPEND" data-ref-filename="llvm..AMDGPU..DS_APPEND">DS_APPEND</a> &amp;&amp;</td></tr>
<tr><th id="548">548</th><td>                 <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_CONSUME" title='llvm::AMDGPU::DS_CONSUME' data-ref="llvm::AMDGPU::DS_CONSUME" data-ref-filename="llvm..AMDGPU..DS_CONSUME">DS_CONSUME</a> &amp;&amp;</td></tr>
<tr><th id="549">549</th><td>                 <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_ORDERED_COUNT" title='llvm::AMDGPU::DS_ORDERED_COUNT' data-ref="llvm::AMDGPU::DS_ORDERED_COUNT" data-ref-filename="llvm..AMDGPU..DS_ORDERED_COUNT">DS_ORDERED_COUNT</a>) {</td></tr>
<tr><th id="550">550</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="99I" title='I' data-type='unsigned int' data-ref="99I" data-ref-filename="99I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="100E" title='E' data-type='unsigned int' data-ref="100E" data-ref-filename="100E">E</dfn> = <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a> != <a class="local col0 ref" href="#100E" title='E' data-ref="100E" data-ref-filename="100E">E</a>; ++<a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a>) {</td></tr>
<tr><th id="551">551</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="101Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="101Op" data-ref-filename="101Op">Op</dfn> = <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a>);</td></tr>
<tr><th id="552">552</th><td>          <b>if</b> (<a class="local col1 ref" href="#101Op" title='Op' data-ref="101Op" data-ref-filename="101Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col1 ref" href="#101Op" title='Op' data-ref="101Op" data-ref-filename="101Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(*<a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <a class="local col1 ref" href="#101Op" title='Op' data-ref="101Op" data-ref-filename="101Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="553">553</th><td>            <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="554">554</th><td>          }</td></tr>
<tr><th id="555">555</th><td>        }</td></tr>
<tr><th id="556">556</th><td>      }</td></tr>
<tr><th id="557">557</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>)) {</td></tr>
<tr><th id="558">558</th><td>      <b>if</b> (<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="559">559</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(</td></tr>
<tr><th id="560">560</th><td>            &amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>,</td></tr>
<tr><th id="561">561</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data" title='llvm::AMDGPU::OpName::data' data-ref="llvm::AMDGPU::OpName::data" data-ref-filename="llvm..AMDGPU..OpName..data">data</a>),</td></tr>
<tr><th id="562">562</th><td>            <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="563">563</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="564">564</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(</td></tr>
<tr><th id="565">565</th><td>            &amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>,</td></tr>
<tr><th id="566">566</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data" title='llvm::AMDGPU::OpName::data' data-ref="llvm::AMDGPU::OpName::data" data-ref-filename="llvm..AMDGPU..OpName..data">data</a>),</td></tr>
<tr><th id="567">567</th><td>            <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="568">568</th><td>      }</td></tr>
<tr><th id="569">569</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>)) {</td></tr>
<tr><th id="570">570</th><td>      <b>if</b> (<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="571">571</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <var>0</var>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="572">572</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="573">573</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(</td></tr>
<tr><th id="574">574</th><td>            &amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>,</td></tr>
<tr><th id="575">575</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data" title='llvm::AMDGPU::OpName::data' data-ref="llvm::AMDGPU::OpName::data" data-ref-filename="llvm..AMDGPU..OpName..data">data</a>),</td></tr>
<tr><th id="576">576</th><td>            <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="577">577</th><td>      }</td></tr>
<tr><th id="578">578</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>)) {</td></tr>
<tr><th id="579">579</th><td>      <b>if</b> (<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="580">580</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <var>0</var>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="581">581</th><td>      }</td></tr>
<tr><th id="582">582</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>)) {</td></tr>
<tr><th id="583">583</th><td>      <b>if</b> (<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="584">584</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <var>0</var>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="585">585</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="586">586</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(</td></tr>
<tr><th id="587">587</th><td>            &amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>,</td></tr>
<tr><th id="588">588</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data" title='llvm::AMDGPU::OpName::data' data-ref="llvm::AMDGPU::OpName::data" data-ref-filename="llvm..AMDGPU..OpName..data">data</a>),</td></tr>
<tr><th id="589">589</th><td>            <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="590">590</th><td>      }</td></tr>
<tr><th id="591">591</th><td>    } <b>else</b> {</td></tr>
<tr><th id="592">592</th><td>      <b>if</b> (<a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isEXP' data-ref="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE">isEXP</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>)) {</td></tr>
<tr><th id="593">593</th><td>        <i>// For export the destination registers are really temps that</i></td></tr>
<tr><th id="594">594</th><td><i>        // can be used as the actual source after export patching, so</i></td></tr>
<tr><th id="595">595</th><td><i>        // we need to treat them like sources and set the EXP_CNT</i></td></tr>
<tr><th id="596">596</th><td><i>        // score.</i></td></tr>
<tr><th id="597">597</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="102I" title='I' data-type='unsigned int' data-ref="102I" data-ref-filename="102I">I</dfn> = <var>0</var>, <dfn class="local col3 decl" id="103E" title='E' data-type='unsigned int' data-ref="103E" data-ref-filename="103E">E</dfn> = <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#102I" title='I' data-ref="102I" data-ref-filename="102I">I</a> != <a class="local col3 ref" href="#103E" title='E' data-ref="103E" data-ref-filename="103E">E</a>; ++<a class="local col2 ref" href="#102I" title='I' data-ref="102I" data-ref-filename="102I">I</a>) {</td></tr>
<tr><th id="598">598</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="104DefMO" title='DefMO' data-type='llvm::MachineOperand &amp;' data-ref="104DefMO" data-ref-filename="104DefMO">DefMO</dfn> = <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#102I" title='I' data-ref="102I" data-ref-filename="102I">I</a>);</td></tr>
<tr><th id="599">599</th><td>          <b>if</b> (<a class="local col4 ref" href="#104DefMO" title='DefMO' data-ref="104DefMO" data-ref-filename="104DefMO">DefMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#104DefMO" title='DefMO' data-ref="104DefMO" data-ref-filename="104DefMO">DefMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="600">600</th><td>              <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(*<a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <a class="local col4 ref" href="#104DefMO" title='DefMO' data-ref="104DefMO" data-ref-filename="104DefMO">DefMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="601">601</th><td>            <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</a>(</td></tr>
<tr><th id="602">602</th><td>                <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#104DefMO" title='DefMO' data-ref="104DefMO" data-ref-filename="104DefMO">DefMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ST" title='(anonymous namespace)::WaitcntBrackets::ST' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ST" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ST">ST</a>)),</td></tr>
<tr><th id="603">603</th><td>                <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="604">604</th><td>          }</td></tr>
<tr><th id="605">605</th><td>        }</td></tr>
<tr><th id="606">606</th><td>      }</td></tr>
<tr><th id="607">607</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="105I" title='I' data-type='unsigned int' data-ref="105I" data-ref-filename="105I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="106E" title='E' data-type='unsigned int' data-ref="106E" data-ref-filename="106E">E</dfn> = <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a> != <a class="local col6 ref" href="#106E" title='E' data-ref="106E" data-ref-filename="106E">E</a>; ++<a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a>) {</td></tr>
<tr><th id="608">608</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="107MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="107MO" data-ref-filename="107MO">MO</dfn> = <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a>);</td></tr>
<tr><th id="609">609</th><td>        <b>if</b> (<a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO" data-ref-filename="107MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO" data-ref-filename="107MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(*<a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO" data-ref-filename="107MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="610">610</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="611">611</th><td>        }</td></tr>
<tr><th id="612">612</th><td>      }</td></tr>
<tr><th id="613">613</th><td>    }</td></tr>
<tr><th id="614">614</th><td><u>#<span data-ppcond="614">if</span> 0 // TODO: check if this is handled by MUBUF code above.</u></td></tr>
<tr><th id="615">615</th><td>  } <b>else</b> <b>if</b> (Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORD ||</td></tr>
<tr><th id="616">616</th><td>       Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORDX2 ||</td></tr>
<tr><th id="617">617</th><td>       Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORDX4) {</td></tr>
<tr><th id="618">618</th><td>    MachineOperand *MO = TII-&gt;getNamedOperand(Inst, AMDGPU::OpName::data);</td></tr>
<tr><th id="619">619</th><td>    <em>unsigned</em> OpNo;<i>//TODO: find the OpNo for this operand;</i></td></tr>
<tr><th id="620">620</th><td>    RegInterval Interval = getRegInterval(&amp;Inst, TII, MRI, TRI, OpNo);</td></tr>
<tr><th id="621">621</th><td>    <b>for</b> (<em>int</em> RegNo = Interval.first; RegNo &lt; Interval.second;</td></tr>
<tr><th id="622">622</th><td>    ++RegNo) {</td></tr>
<tr><th id="623">623</th><td>      setRegScore(RegNo + NUM_ALL_VGPRS, t, CurrScore);</td></tr>
<tr><th id="624">624</th><td>    }</td></tr>
<tr><th id="625">625</th><td><u>#<span data-ppcond="614">endif</span></u></td></tr>
<tr><th id="626">626</th><td>  } <b>else</b> {</td></tr>
<tr><th id="627">627</th><td>    <i>// Match the score to the destination registers.</i></td></tr>
<tr><th id="628">628</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="108I" title='I' data-type='unsigned int' data-ref="108I" data-ref-filename="108I">I</dfn> = <var>0</var>, <dfn class="local col9 decl" id="109E" title='E' data-type='unsigned int' data-ref="109E" data-ref-filename="109E">E</dfn> = <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a> != <a class="local col9 ref" href="#109E" title='E' data-ref="109E" data-ref-filename="109E">E</a>; ++<a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a>) {</td></tr>
<tr><th id="629">629</th><td>      <em>auto</em> &amp;<dfn class="local col0 decl" id="110Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="110Op" data-ref-filename="110Op">Op</dfn> = <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a>);</td></tr>
<tr><th id="630">630</th><td>      <b>if</b> (!<a class="local col0 ref" href="#110Op" title='Op' data-ref="110Op" data-ref-filename="110Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#110Op" title='Op' data-ref="110Op" data-ref-filename="110Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="631">631</th><td>        <b>continue</b>;</td></tr>
<tr><th id="632">632</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</a> <dfn class="local col1 decl" id="111Interval" title='Interval' data-type='(anonymous namespace)::RegInterval' data-ref="111Interval" data-ref-filename="111Interval">Interval</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj">getRegInterval</a>(&amp;<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>, <a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI" data-ref-filename="93MRI">MRI</a>, <a class="local col2 ref" href="#92TRI" title='TRI' data-ref="92TRI" data-ref-filename="92TRI">TRI</a>, <a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a>);</td></tr>
<tr><th id="633">633</th><td>      <b>if</b> (<a class="local col6 ref" href="#96T" title='T' data-ref="96T" data-ref-filename="96T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>) {</td></tr>
<tr><th id="634">634</th><td>        <b>if</b> (<a class="local col1 ref" href="#111Interval" title='Interval' data-ref="111Interval" data-ref-filename="111Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> &gt;= <a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>)</td></tr>
<tr><th id="635">635</th><td>          <b>continue</b>;</td></tr>
<tr><th id="636">636</th><td>        <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>)) {</td></tr>
<tr><th id="637">637</th><td>          <a class="tu type" href="#(anonymousnamespace)::VmemType" title='(anonymous namespace)::VmemType' data-ref="(anonymousnamespace)::VmemType" data-ref-filename="(anonymousnamespace)..VmemType">VmemType</a> <dfn class="local col2 decl" id="112V" title='V' data-type='(anonymous namespace)::VmemType' data-ref="112V" data-ref-filename="112V">V</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE" title='(anonymous namespace)::getVmemType' data-use='c' data-ref="_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE">getVmemType</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>);</td></tr>
<tr><th id="638">638</th><td>          <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="113RegNo" title='RegNo' data-type='int' data-ref="113RegNo" data-ref-filename="113RegNo">RegNo</dfn> = <a class="local col1 ref" href="#111Interval" title='Interval' data-ref="111Interval" data-ref-filename="111Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>; <a class="local col3 ref" href="#113RegNo" title='RegNo' data-ref="113RegNo" data-ref-filename="113RegNo">RegNo</a> &lt; <a class="local col1 ref" href="#111Interval" title='Interval' data-ref="111Interval" data-ref-filename="111Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>; ++<a class="local col3 ref" href="#113RegNo" title='RegNo' data-ref="113RegNo" data-ref-filename="113RegNo">RegNo</a>)</td></tr>
<tr><th id="639">639</th><td>            <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" title='(anonymous namespace)::WaitcntBrackets::VgprVmemTypes' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprVmemTypes">VgprVmemTypes</a>[<a class="local col3 ref" href="#113RegNo" title='RegNo' data-ref="113RegNo" data-ref-filename="113RegNo">RegNo</a>] |= <var>1</var> &lt;&lt; <a class="local col2 ref" href="#112V" title='V' data-ref="112V" data-ref-filename="112V">V</a>;</td></tr>
<tr><th id="640">640</th><td>        }</td></tr>
<tr><th id="641">641</th><td>      }</td></tr>
<tr><th id="642">642</th><td>      <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="114RegNo" title='RegNo' data-type='int' data-ref="114RegNo" data-ref-filename="114RegNo">RegNo</dfn> = <a class="local col1 ref" href="#111Interval" title='Interval' data-ref="111Interval" data-ref-filename="111Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>; <a class="local col4 ref" href="#114RegNo" title='RegNo' data-ref="114RegNo" data-ref-filename="114RegNo">RegNo</a> &lt; <a class="local col1 ref" href="#111Interval" title='Interval' data-ref="111Interval" data-ref-filename="111Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>; ++<a class="local col4 ref" href="#114RegNo" title='RegNo' data-ref="114RegNo" data-ref-filename="114RegNo">RegNo</a>) {</td></tr>
<tr><th id="643">643</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</a>(<a class="local col4 ref" href="#114RegNo" title='RegNo' data-ref="114RegNo" data-ref-filename="114RegNo">RegNo</a>, <a class="local col6 ref" href="#96T" title='T' data-ref="96T" data-ref-filename="96T">T</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="644">644</th><td>      }</td></tr>
<tr><th id="645">645</th><td>    }</td></tr>
<tr><th id="646">646</th><td>    <b>if</b> (<a class="local col1 ref" href="#91TII" title='TII' data-ref="91TII" data-ref-filename="91TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>) &amp;&amp; <a class="local col5 ref" href="#95Inst" title='Inst' data-ref="95Inst" data-ref-filename="95Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="647">647</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</a>(<a class="tu enum" href="#(anonymousnamespace)::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::SQ_MAX_PGM_VGPRS" data-ref-filename="(anonymousnamespace)..SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::EXTRA_VGPR_LDS" title='(anonymous namespace)::EXTRA_VGPR_LDS' data-use='r' data-ref="(anonymousnamespace)::EXTRA_VGPR_LDS" data-ref-filename="(anonymousnamespace)..EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</a>, <a class="local col6 ref" href="#96T" title='T' data-ref="96T" data-ref-filename="96T">T</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore" data-ref-filename="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="648">648</th><td>    }</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::WaitcntBrackets::print' data-type='void (anonymous namespace)::WaitcntBrackets::print(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="115OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="115OS" data-ref-filename="115OS">OS</dfn>) {</td></tr>
<tr><th id="653">653</th><td>  <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="654">654</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="116T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="116T" data-ref-filename="116T">T</dfn> : <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv" data-ref-filename="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>()) {</td></tr>
<tr><th id="655">655</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="117LB" title='LB' data-type='unsigned int' data-ref="117LB" data-ref-filename="117LB">LB</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="local col6 ref" href="#116T" title='T' data-ref="116T" data-ref-filename="116T">T</a>);</td></tr>
<tr><th id="656">656</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="118UB" title='UB' data-type='unsigned int' data-ref="118UB" data-ref-filename="118UB">UB</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col6 ref" href="#116T" title='T' data-ref="116T" data-ref-filename="116T">T</a>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>    <b>switch</b> (<a class="local col6 ref" href="#116T" title='T' data-ref="116T" data-ref-filename="116T">T</a>) {</td></tr>
<tr><th id="659">659</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>:</td></tr>
<tr><th id="660">660</th><td>      <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    VM_CNT("</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#118UB" title='UB' data-ref="118UB" data-ref-filename="118UB">UB</a> - <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="661">661</th><td>      <b>break</b>;</td></tr>
<tr><th id="662">662</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>:</td></tr>
<tr><th id="663">663</th><td>      <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    LGKM_CNT("</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#118UB" title='UB' data-ref="118UB" data-ref-filename="118UB">UB</a> - <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="664">664</th><td>      <b>break</b>;</td></tr>
<tr><th id="665">665</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>:</td></tr>
<tr><th id="666">666</th><td>      <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    EXP_CNT("</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#118UB" title='UB' data-ref="118UB" data-ref-filename="118UB">UB</a> - <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="667">667</th><td>      <b>break</b>;</td></tr>
<tr><th id="668">668</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</a>:</td></tr>
<tr><th id="669">669</th><td>      <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    VS_CNT("</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#118UB" title='UB' data-ref="118UB" data-ref-filename="118UB">UB</a> - <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="670">670</th><td>      <b>break</b>;</td></tr>
<tr><th id="671">671</th><td>    <b>default</b>:</td></tr>
<tr><th id="672">672</th><td>      <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    UNKNOWN("</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#118UB" title='UB' data-ref="118UB" data-ref-filename="118UB">UB</a> - <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="673">673</th><td>      <b>break</b>;</td></tr>
<tr><th id="674">674</th><td>    }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>    <b>if</b> (<a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a> &lt; <a class="local col8 ref" href="#118UB" title='UB' data-ref="118UB" data-ref-filename="118UB">UB</a>) {</td></tr>
<tr><th id="677">677</th><td>      <i>// Print vgpr scores.</i></td></tr>
<tr><th id="678">678</th><td>      <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="119J" title='J' data-type='int' data-ref="119J" data-ref-filename="119J">J</dfn> = <var>0</var>; <a class="local col9 ref" href="#119J" title='J' data-ref="119J" data-ref-filename="119J">J</a> &lt;= <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</a>; <a class="local col9 ref" href="#119J" title='J' data-ref="119J" data-ref-filename="119J">J</a>++) {</td></tr>
<tr><th id="679">679</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="120RegScore" title='RegScore' data-type='unsigned int' data-ref="120RegScore" data-ref-filename="120RegScore">RegScore</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col9 ref" href="#119J" title='J' data-ref="119J" data-ref-filename="119J">J</a>, <a class="local col6 ref" href="#116T" title='T' data-ref="116T" data-ref-filename="116T">T</a>);</td></tr>
<tr><th id="680">680</th><td>        <b>if</b> (<a class="local col0 ref" href="#120RegScore" title='RegScore' data-ref="120RegScore" data-ref-filename="120RegScore">RegScore</a> &lt;= <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a>)</td></tr>
<tr><th id="681">681</th><td>          <b>continue</b>;</td></tr>
<tr><th id="682">682</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="121RelScore" title='RelScore' data-type='unsigned int' data-ref="121RelScore" data-ref-filename="121RelScore">RelScore</dfn> = <a class="local col0 ref" href="#120RegScore" title='RegScore' data-ref="120RegScore" data-ref-filename="120RegScore">RegScore</a> - <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a> - <var>1</var>;</td></tr>
<tr><th id="683">683</th><td>        <b>if</b> (<a class="local col9 ref" href="#119J" title='J' data-ref="119J" data-ref-filename="119J">J</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::SQ_MAX_PGM_VGPRS" data-ref-filename="(anonymousnamespace)..SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::EXTRA_VGPR_LDS" title='(anonymous namespace)::EXTRA_VGPR_LDS' data-use='r' data-ref="(anonymousnamespace)::EXTRA_VGPR_LDS" data-ref-filename="(anonymousnamespace)..EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</a>) {</td></tr>
<tr><th id="684">684</th><td>          <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#121RelScore" title='RelScore' data-ref="121RelScore" data-ref-filename="121RelScore">RelScore</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":v"</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi" data-ref-filename="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#119J" title='J' data-ref="119J" data-ref-filename="119J">J</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="685">685</th><td>        } <b>else</b> {</td></tr>
<tr><th id="686">686</th><td>          <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#121RelScore" title='RelScore' data-ref="121RelScore" data-ref-filename="121RelScore">RelScore</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":ds "</q>;</td></tr>
<tr><th id="687">687</th><td>        }</td></tr>
<tr><th id="688">688</th><td>      }</td></tr>
<tr><th id="689">689</th><td>      <i>// Also need to print sgpr scores for lgkm_cnt.</i></td></tr>
<tr><th id="690">690</th><td>      <b>if</b> (<a class="local col6 ref" href="#116T" title='T' data-ref="116T" data-ref-filename="116T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>) {</td></tr>
<tr><th id="691">691</th><td>        <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="122J" title='J' data-type='int' data-ref="122J" data-ref-filename="122J">J</dfn> = <var>0</var>; <a class="local col2 ref" href="#122J" title='J' data-ref="122J" data-ref-filename="122J">J</a> &lt;= <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprUB">SgprUB</a>; <a class="local col2 ref" href="#122J" title='J' data-ref="122J" data-ref-filename="122J">J</a>++) {</td></tr>
<tr><th id="692">692</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="123RegScore" title='RegScore' data-type='unsigned int' data-ref="123RegScore" data-ref-filename="123RegScore">RegScore</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col2 ref" href="#122J" title='J' data-ref="122J" data-ref-filename="122J">J</a> + <a class="tu enum" href="#(anonymousnamespace)::NUM_ALL_VGPRS" title='(anonymous namespace)::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::NUM_ALL_VGPRS" data-ref-filename="(anonymousnamespace)..NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>, <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>);</td></tr>
<tr><th id="693">693</th><td>          <b>if</b> (<a class="local col3 ref" href="#123RegScore" title='RegScore' data-ref="123RegScore" data-ref-filename="123RegScore">RegScore</a> &lt;= <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a>)</td></tr>
<tr><th id="694">694</th><td>            <b>continue</b>;</td></tr>
<tr><th id="695">695</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="124RelScore" title='RelScore' data-type='unsigned int' data-ref="124RelScore" data-ref-filename="124RelScore">RelScore</dfn> = <a class="local col3 ref" href="#123RegScore" title='RegScore' data-ref="123RegScore" data-ref-filename="123RegScore">RegScore</a> - <a class="local col7 ref" href="#117LB" title='LB' data-ref="117LB" data-ref-filename="117LB">LB</a> - <var>1</var>;</td></tr>
<tr><th id="696">696</th><td>          <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#124RelScore" title='RelScore' data-ref="124RelScore" data-ref-filename="124RelScore">RelScore</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":s"</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi" data-ref-filename="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#122J" title='J' data-ref="122J" data-ref-filename="122J">J</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="697">697</th><td>        }</td></tr>
<tr><th id="698">698</th><td>      }</td></tr>
<tr><th id="699">699</th><td>    }</td></tr>
<tr><th id="700">700</th><td>    <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td>  <a class="local col5 ref" href="#115OS" title='OS' data-ref="115OS" data-ref-filename="115OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="703">703</th><td>}</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">/// Simplify the waitcnt, in the sense of removing redundant counts, and return</i></td></tr>
<tr><th id="706">706</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">/// whether a waitcnt instruction is needed at all.</i></td></tr>
<tr><th id="707">707</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-type='bool (anonymous namespace)::WaitcntBrackets::simplifyWaitcnt(AMDGPU::Waitcnt &amp; Wait) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">simplifyWaitcnt</dfn>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col5 decl" id="125Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="125Wait" data-ref-filename="125Wait">Wait</dfn>) <em>const</em> {</td></tr>
<tr><th id="708">708</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>, <span class='refarg'><a class="local col5 ref" href="#125Wait" title='Wait' data-ref="125Wait" data-ref-filename="125Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a></span>) |</td></tr>
<tr><th id="709">709</th><td>         <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>, <span class='refarg'><a class="local col5 ref" href="#125Wait" title='Wait' data-ref="125Wait" data-ref-filename="125Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a></span>) |</td></tr>
<tr><th id="710">710</th><td>         <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>, <span class='refarg'><a class="local col5 ref" href="#125Wait" title='Wait' data-ref="125Wait" data-ref-filename="125Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a></span>) |</td></tr>
<tr><th id="711">711</th><td>         <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</a>, <span class='refarg'><a class="local col5 ref" href="#125Wait" title='Wait' data-ref="125Wait" data-ref-filename="125Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a></span>);</td></tr>
<tr><th id="712">712</th><td>}</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-type='bool (anonymous namespace)::WaitcntBrackets::simplifyWaitcnt((anonymous namespace)::InstCounterType T, unsigned int &amp; Count) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col6 decl" id="126T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="126T" data-ref-filename="126T">T</dfn>,</td></tr>
<tr><th id="715">715</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col7 decl" id="127Count" title='Count' data-type='unsigned int &amp;' data-ref="127Count" data-ref-filename="127Count">Count</dfn>) <em>const</em> {</td></tr>
<tr><th id="716">716</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="128LB" title='LB' data-type='const unsigned int' data-ref="128LB" data-ref-filename="128LB">LB</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="local col6 ref" href="#126T" title='T' data-ref="126T" data-ref-filename="126T">T</a>);</td></tr>
<tr><th id="717">717</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="129UB" title='UB' data-type='const unsigned int' data-ref="129UB" data-ref-filename="129UB">UB</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col6 ref" href="#126T" title='T' data-ref="126T" data-ref-filename="126T">T</a>);</td></tr>
<tr><th id="718">718</th><td>  <b>if</b> (<a class="local col7 ref" href="#127Count" title='Count' data-ref="127Count" data-ref-filename="127Count">Count</a> &lt; <a class="local col9 ref" href="#129UB" title='UB' data-ref="129UB" data-ref-filename="129UB">UB</a> &amp;&amp; <a class="local col9 ref" href="#129UB" title='UB' data-ref="129UB" data-ref-filename="129UB">UB</a> - <a class="local col7 ref" href="#127Count" title='Count' data-ref="127Count" data-ref-filename="127Count">Count</a> &gt; <a class="local col8 ref" href="#128LB" title='LB' data-ref="128LB" data-ref-filename="128LB">LB</a>)</td></tr>
<tr><th id="719">719</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <a class="local col7 ref" href="#127Count" title='Count' data-ref="127Count" data-ref-filename="127Count">Count</a> = ~<var>0u</var>;</td></tr>
<tr><th id="722">722</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="723">723</th><td>}</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-type='void (anonymous namespace)::WaitcntBrackets::determineWait((anonymous namespace)::InstCounterType T, unsigned int ScoreToWait, AMDGPU::Waitcnt &amp; Wait) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col0 decl" id="130T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="130T" data-ref-filename="130T">T</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131ScoreToWait" title='ScoreToWait' data-type='unsigned int' data-ref="131ScoreToWait" data-ref-filename="131ScoreToWait">ScoreToWait</dfn>,</td></tr>
<tr><th id="726">726</th><td>                                    <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col2 decl" id="132Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="132Wait" data-ref-filename="132Wait">Wait</dfn>) <em>const</em> {</td></tr>
<tr><th id="727">727</th><td>  <i>// If the score of src_operand falls within the bracket, we need an</i></td></tr>
<tr><th id="728">728</th><td><i>  // s_waitcnt instruction.</i></td></tr>
<tr><th id="729">729</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="133LB" title='LB' data-type='const unsigned int' data-ref="133LB" data-ref-filename="133LB">LB</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a>);</td></tr>
<tr><th id="730">730</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="134UB" title='UB' data-type='const unsigned int' data-ref="134UB" data-ref-filename="134UB">UB</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a>);</td></tr>
<tr><th id="731">731</th><td>  <b>if</b> ((<a class="local col4 ref" href="#134UB" title='UB' data-ref="134UB" data-ref-filename="134UB">UB</a> &gt;= <a class="local col1 ref" href="#131ScoreToWait" title='ScoreToWait' data-ref="131ScoreToWait" data-ref-filename="131ScoreToWait">ScoreToWait</a>) &amp;&amp; (<a class="local col1 ref" href="#131ScoreToWait" title='ScoreToWait' data-ref="131ScoreToWait" data-ref-filename="131ScoreToWait">ScoreToWait</a> &gt; <a class="local col3 ref" href="#133LB" title='LB' data-ref="133LB" data-ref-filename="133LB">LB</a>)) {</td></tr>
<tr><th id="732">732</th><td>    <b>if</b> ((<a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a> || <a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>) &amp;&amp;</td></tr>
<tr><th id="733">733</th><td>        <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv" title='(anonymous namespace)::WaitcntBrackets::hasPendingFlat' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv">hasPendingFlat</a>() &amp;&amp;</td></tr>
<tr><th id="734">734</th><td>        !<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ST" title='(anonymous namespace)::WaitcntBrackets::ST' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ST" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget27hasFlatLgkmVMemCountInOrderEv" title='llvm::GCNSubtarget::hasFlatLgkmVMemCountInOrder' data-ref="_ZNK4llvm12GCNSubtarget27hasFlatLgkmVMemCountInOrderEv" data-ref-filename="_ZNK4llvm12GCNSubtarget27hasFlatLgkmVMemCountInOrderEv">hasFlatLgkmVMemCountInOrder</a>()) {</td></tr>
<tr><th id="735">735</th><td>      <i>// If there is a pending FLAT operation, and this is a VMem or LGKM</i></td></tr>
<tr><th id="736">736</th><td><i>      // waitcnt and the target can report early completion, then we need</i></td></tr>
<tr><th id="737">737</th><td><i>      // to force a waitcnt 0.</i></td></tr>
<tr><th id="738">738</th><td>      <a class="tu ref fn" href="#_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-use='c' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</a>(<span class='refarg'><a class="local col2 ref" href="#132Wait" title='Wait' data-ref="132Wait" data-ref-filename="132Wait">Wait</a></span>, <a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a>, <var>0</var>);</td></tr>
<tr><th id="739">739</th><td>    } <b>else</b> <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</a>(<a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a>)) {</td></tr>
<tr><th id="740">740</th><td>      <i>// Counter can get decremented out-of-order when there</i></td></tr>
<tr><th id="741">741</th><td><i>      // are multiple types event in the bracket. Also emit an s_wait counter</i></td></tr>
<tr><th id="742">742</th><td><i>      // with a conservative value of 0 for the counter.</i></td></tr>
<tr><th id="743">743</th><td>      <a class="tu ref fn" href="#_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-use='c' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</a>(<span class='refarg'><a class="local col2 ref" href="#132Wait" title='Wait' data-ref="132Wait" data-ref-filename="132Wait">Wait</a></span>, <a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a>, <var>0</var>);</td></tr>
<tr><th id="744">744</th><td>    } <b>else</b> {</td></tr>
<tr><th id="745">745</th><td>      <i>// If a counter has been maxed out avoid overflow by waiting for</i></td></tr>
<tr><th id="746">746</th><td><i>      // MAX(CounterType) - 1 instead.</i></td></tr>
<tr><th id="747">747</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="135NeededWait" title='NeededWait' data-type='unsigned int' data-ref="135NeededWait" data-ref-filename="135NeededWait">NeededWait</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col4 ref" href="#134UB" title='UB' data-ref="134UB" data-ref-filename="134UB">UB</a> - <a class="local col1 ref" href="#131ScoreToWait" title='ScoreToWait' data-ref="131ScoreToWait" data-ref-filename="131ScoreToWait">ScoreToWait</a>, <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getWaitCountMax' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE">getWaitCountMax</a>(<a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a>) - <var>1</var>);</td></tr>
<tr><th id="748">748</th><td>      <a class="tu ref fn" href="#_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-use='c' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</a>(<span class='refarg'><a class="local col2 ref" href="#132Wait" title='Wait' data-ref="132Wait" data-ref-filename="132Wait">Wait</a></span>, <a class="local col0 ref" href="#130T" title='T' data-ref="130T" data-ref-filename="130T">T</a>, <a class="local col5 ref" href="#135NeededWait" title='NeededWait' data-ref="135NeededWait" data-ref-filename="135NeededWait">NeededWait</a>);</td></tr>
<tr><th id="749">749</th><td>    }</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td>}</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-type='void (anonymous namespace)::WaitcntBrackets::applyWaitcnt(const AMDGPU::Waitcnt &amp; Wait)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</dfn>(<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col6 decl" id="136Wait" title='Wait' data-type='const AMDGPU::Waitcnt &amp;' data-ref="136Wait" data-ref-filename="136Wait">Wait</dfn>) {</td></tr>
<tr><th id="754">754</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>, <a class="local col6 ref" href="#136Wait" title='Wait' data-ref="136Wait" data-ref-filename="136Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a>);</td></tr>
<tr><th id="755">755</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>, <a class="local col6 ref" href="#136Wait" title='Wait' data-ref="136Wait" data-ref-filename="136Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a>);</td></tr>
<tr><th id="756">756</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>, <a class="local col6 ref" href="#136Wait" title='Wait' data-ref="136Wait" data-ref-filename="136Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a>);</td></tr>
<tr><th id="757">757</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</a>, <a class="local col6 ref" href="#136Wait" title='Wait' data-ref="136Wait" data-ref-filename="136Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>);</td></tr>
<tr><th id="758">758</th><td>}</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-type='void (anonymous namespace)::WaitcntBrackets::applyWaitcnt((anonymous namespace)::InstCounterType T, unsigned int Count)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col7 decl" id="137T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="137T" data-ref-filename="137T">T</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="138Count" title='Count' data-type='unsigned int' data-ref="138Count" data-ref-filename="138Count">Count</dfn>) {</td></tr>
<tr><th id="761">761</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="139UB" title='UB' data-type='const unsigned int' data-ref="139UB" data-ref-filename="139UB">UB</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col7 ref" href="#137T" title='T' data-ref="137T" data-ref-filename="137T">T</a>);</td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (<a class="local col8 ref" href="#138Count" title='Count' data-ref="138Count" data-ref-filename="138Count">Count</a> &gt;= <a class="local col9 ref" href="#139UB" title='UB' data-ref="139UB" data-ref-filename="139UB">UB</a>)</td></tr>
<tr><th id="763">763</th><td>    <b>return</b>;</td></tr>
<tr><th id="764">764</th><td>  <b>if</b> (<a class="local col8 ref" href="#138Count" title='Count' data-ref="138Count" data-ref-filename="138Count">Count</a> != <var>0</var>) {</td></tr>
<tr><th id="765">765</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</a>(<a class="local col7 ref" href="#137T" title='T' data-ref="137T" data-ref-filename="137T">T</a>))</td></tr>
<tr><th id="766">766</th><td>      <b>return</b>;</td></tr>
<tr><th id="767">767</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreLB' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj">setScoreLB</a>(<a class="local col7 ref" href="#137T" title='T' data-ref="137T" data-ref-filename="137T">T</a>, <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="local col7 ref" href="#137T" title='T' data-ref="137T" data-ref-filename="137T">T</a>), <a class="local col9 ref" href="#139UB" title='UB' data-ref="139UB" data-ref-filename="139UB">UB</a> - <a class="local col8 ref" href="#138Count" title='Count' data-ref="138Count" data-ref-filename="138Count">Count</a>));</td></tr>
<tr><th id="768">768</th><td>  } <b>else</b> {</td></tr>
<tr><th id="769">769</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreLB' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj">setScoreLB</a>(<a class="local col7 ref" href="#137T" title='T' data-ref="137T" data-ref-filename="137T">T</a>, <a class="local col9 ref" href="#139UB" title='UB' data-ref="139UB" data-ref-filename="139UB">UB</a>);</td></tr>
<tr><th id="770">770</th><td>    <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</a> &amp;= ~<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst" data-ref-filename="(anonymousnamespace)..WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="local col7 ref" href="#137T" title='T' data-ref="137T" data-ref-filename="137T">T</a>];</td></tr>
<tr><th id="771">771</th><td>  }</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i  data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">// Where there are multiple types of event in the bracket of a counter,</i></td></tr>
<tr><th id="775">775</th><td><i  data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">// the decrement may go out of order.</i></td></tr>
<tr><th id="776">776</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-type='bool (anonymous namespace)::WaitcntBrackets::counterOutOfOrder((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType" data-ref-filename="(anonymousnamespace)..InstCounterType">InstCounterType</a> <dfn class="local col0 decl" id="140T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="140T" data-ref-filename="140T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="777">777</th><td>  <i>// Scalar memory read always can go out of order.</i></td></tr>
<tr><th id="778">778</th><td>  <b>if</b> (<a class="local col0 ref" href="#140T" title='T' data-ref="140T" data-ref-filename="140T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a> &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::SMEM_ACCESS" title='(anonymous namespace)::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::SMEM_ACCESS" data-ref-filename="(anonymousnamespace)..SMEM_ACCESS">SMEM_ACCESS</a>))</td></tr>
<tr><th id="779">779</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="780">780</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets21hasMixedPendingEventsENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::hasMixedPendingEvents' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets21hasMixedPendingEventsENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets21hasMixedPendingEventsENS_15InstCounterTypeE">hasMixedPendingEvents</a>(<a class="local col0 ref" href="#140T" title='T' data-ref="140T" data-ref-filename="140T">T</a>);</td></tr>
<tr><th id="781">781</th><td>}</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeSIInsertWaitcntsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIInsertWaitcnts, DEBUG_TYPE, <q>"SI Insert Waitcnts"</q>, <b>false</b>,</td></tr>
<tr><th id="784">784</th><td>                      <b>false</b>)</td></tr>
<tr><th id="785">785</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachinePostDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachinePostDominatorTree)</td></tr>
<tr><th id="786">786</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;SI Insert Waitcnts&quot;, &quot;si-insert-waitcnts&quot;, &amp;SIInsertWaitcnts::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIInsertWaitcnts&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIInsertWaitcntsPassFlag; void llvm::initializeSIInsertWaitcntsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIInsertWaitcntsPassFlag, initializeSIInsertWaitcntsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>, <a class="macro" href="#38" title="&quot;si-insert-waitcnts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Insert Waitcnts"</q>, <b>false</b>,</td></tr>
<tr><th id="787">787</th><td>                    <b>false</b>)</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIInsertWaitcnts::ID" title='(anonymous namespace)::SIInsertWaitcnts::ID' data-type='char' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ID" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIInsertWaitcntsID" title='llvm::SIInsertWaitcntsID' data-ref="llvm::SIInsertWaitcntsID" data-ref-filename="llvm..SIInsertWaitcntsID">SIInsertWaitcntsID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>::<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::ID" title='(anonymous namespace)::SIInsertWaitcnts::ID' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ID" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ID">ID</a>;</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26createSIInsertWaitcntsPassEv" title='llvm::createSIInsertWaitcntsPass' data-ref="_ZN4llvm26createSIInsertWaitcntsPassEv" data-ref-filename="_ZN4llvm26createSIInsertWaitcntsPassEv">createSIInsertWaitcntsPass</dfn>() {</td></tr>
<tr><th id="794">794</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev" title='(anonymous namespace)::SIInsertWaitcnts::SIInsertWaitcnts' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev">(</a>);</td></tr>
<tr><th id="795">795</th><td>}</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9readsVCCZRKN4llvm12MachineInstrE" title='readsVCCZ' data-type='bool readsVCCZ(const llvm::MachineInstr &amp; MI)' data-ref="_ZL9readsVCCZRKN4llvm12MachineInstrE" data-ref-filename="_ZL9readsVCCZRKN4llvm12MachineInstrE">readsVCCZ</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="141MI" data-ref-filename="141MI">MI</dfn>) {</td></tr>
<tr><th id="798">798</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="142Opc" title='Opc' data-type='unsigned int' data-ref="142Opc" data-ref-filename="142Opc">Opc</dfn> = <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="799">799</th><td>  <b>return</b> (<a class="local col2 ref" href="#142Opc" title='Opc' data-ref="142Opc" data-ref-filename="142Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCNZ" title='llvm::AMDGPU::S_CBRANCH_VCCNZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCNZ">S_CBRANCH_VCCNZ</a> || <a class="local col2 ref" href="#142Opc" title='Opc' data-ref="142Opc" data-ref-filename="142Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCZ" title='llvm::AMDGPU::S_CBRANCH_VCCZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCZ">S_CBRANCH_VCCZ</a>) &amp;&amp;</td></tr>
<tr><th id="800">800</th><td>         !<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="801">801</th><td>}</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><i class="doc" data-doc="_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE">/// <span class="command">\returns</span> true if the callee inserts an s_waitcnt 0 on function entry.</i></td></tr>
<tr><th id="804">804</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE" title='callWaitsOnFunctionEntry' data-type='bool callWaitsOnFunctionEntry(const llvm::MachineInstr &amp; MI)' data-ref="_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE" data-ref-filename="_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE">callWaitsOnFunctionEntry</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="143MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="143MI" data-ref-filename="143MI">MI</dfn>) {</td></tr>
<tr><th id="805">805</th><td>  <i>// Currently all conventions wait, but this may not always be the case.</i></td></tr>
<tr><th id="806">806</th><td><i>  //</i></td></tr>
<tr><th id="807">807</th><td><i>  // TODO: If IPRA is enabled, and the callee is isSafeForNoCSROpt, it may make</i></td></tr>
<tr><th id="808">808</th><td><i>  // senses to omit the wait and do it in the caller.</i></td></tr>
<tr><th id="809">809</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="810">810</th><td>}</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><i class="doc" data-doc="_ZL25callWaitsOnFunctionReturnRKN4llvm12MachineInstrE">/// <span class="command">\returns</span> true if the callee is expected to wait for any outstanding waits</i></td></tr>
<tr><th id="813">813</th><td><i class="doc" data-doc="_ZL25callWaitsOnFunctionReturnRKN4llvm12MachineInstrE">/// before returning.</i></td></tr>
<tr><th id="814">814</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25callWaitsOnFunctionReturnRKN4llvm12MachineInstrE" title='callWaitsOnFunctionReturn' data-type='bool callWaitsOnFunctionReturn(const llvm::MachineInstr &amp; MI)' data-ref="_ZL25callWaitsOnFunctionReturnRKN4llvm12MachineInstrE" data-ref-filename="_ZL25callWaitsOnFunctionReturnRKN4llvm12MachineInstrE">callWaitsOnFunctionReturn</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="144MI" data-ref-filename="144MI">MI</dfn>) {</td></tr>
<tr><th id="815">815</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="816">816</th><td>}</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  Generate s_waitcnt instruction to be placed before cur_Inst.</i></td></tr>
<tr><th id="819">819</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  Instructions of a given type are returned in order,</i></td></tr>
<tr><th id="820">820</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  but instructions of different types can complete out of order.</i></td></tr>
<tr><th id="821">821</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  We rely on this in-order completion</i></td></tr>
<tr><th id="822">822</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  and simply assign a score to the memory access instructions.</i></td></tr>
<tr><th id="823">823</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  We keep track of the active "score bracket" to determine</i></td></tr>
<tr><th id="824">824</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  if an access of a memory read requires an s_waitcnt</i></td></tr>
<tr><th id="825">825</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  and if so what the value of each counter is.</i></td></tr>
<tr><th id="826">826</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  The "score bracket" is bound by the lower bound and upper bound</i></td></tr>
<tr><th id="827">827</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  scores (*_score_LB and *_score_ub respectively).</i></td></tr>
<tr><th id="828">828</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" title='(anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore' data-type='bool (anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore(llvm::MachineInstr &amp; MI, (anonymous namespace)::WaitcntBrackets &amp; ScoreBrackets, llvm::MachineInstr * OldWaitcntInstr)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">generateWaitcntInstBefore</dfn>(</td></tr>
<tr><th id="829">829</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="145MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="145MI" data-ref-filename="145MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col6 decl" id="146ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets &amp;' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</dfn>,</td></tr>
<tr><th id="830">830</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="147OldWaitcntInstr" title='OldWaitcntInstr' data-type='llvm::MachineInstr *' data-ref="147OldWaitcntInstr" data-ref-filename="147OldWaitcntInstr">OldWaitcntInstr</dfn>) {</td></tr>
<tr><th id="831">831</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv" title='(anonymous namespace)::SIInsertWaitcnts::setForceEmitWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv">setForceEmitWaitcnt</a>();</td></tr>
<tr><th id="832">832</th><td>  <em>bool</em> <dfn class="local col8 decl" id="148IsForceEmitWaitcnt" title='IsForceEmitWaitcnt' data-type='bool' data-ref="148IsForceEmitWaitcnt" data-ref-filename="148IsForceEmitWaitcnt">IsForceEmitWaitcnt</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv" title='(anonymous namespace)::SIInsertWaitcnts::isForceEmitWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv">isForceEmitWaitcnt</a>();</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <b>if</b> (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>())</td></tr>
<tr><th id="835">835</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <a class="ref fn fake" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ev"></a><dfn class="local col9 decl" id="149Wait" title='Wait' data-type='AMDGPU::Waitcnt' data-ref="149Wait" data-ref-filename="149Wait">Wait</dfn>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <i>// See if this instruction has a forced S_WAITCNT VM.</i></td></tr>
<tr><th id="840">840</th><td><i>  // TODO: Handle other cases of NeedsWaitcntVmBefore()</i></td></tr>
<tr><th id="841">841</th><td>  <b>if</b> (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_WBINVL1" title='llvm::AMDGPU::BUFFER_WBINVL1' data-ref="llvm::AMDGPU::BUFFER_WBINVL1" data-ref-filename="llvm..AMDGPU..BUFFER_WBINVL1">BUFFER_WBINVL1</a> ||</td></tr>
<tr><th id="842">842</th><td>      <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_WBINVL1_SC" title='llvm::AMDGPU::BUFFER_WBINVL1_SC' data-ref="llvm::AMDGPU::BUFFER_WBINVL1_SC" data-ref-filename="llvm..AMDGPU..BUFFER_WBINVL1_SC">BUFFER_WBINVL1_SC</a> ||</td></tr>
<tr><th id="843">843</th><td>      <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_WBINVL1_VOL" title='llvm::AMDGPU::BUFFER_WBINVL1_VOL' data-ref="llvm::AMDGPU::BUFFER_WBINVL1_VOL" data-ref-filename="llvm..AMDGPU..BUFFER_WBINVL1_VOL">BUFFER_WBINVL1_VOL</a> ||</td></tr>
<tr><th id="844">844</th><td>      <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_GL0_INV" title='llvm::AMDGPU::BUFFER_GL0_INV' data-ref="llvm::AMDGPU::BUFFER_GL0_INV" data-ref-filename="llvm..AMDGPU..BUFFER_GL0_INV">BUFFER_GL0_INV</a> ||</td></tr>
<tr><th id="845">845</th><td>      <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_GL1_INV" title='llvm::AMDGPU::BUFFER_GL1_INV' data-ref="llvm::AMDGPU::BUFFER_GL1_INV" data-ref-filename="llvm..AMDGPU..BUFFER_GL1_INV">BUFFER_GL1_INV</a>) {</td></tr>
<tr><th id="846">846</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="847">847</th><td>  }</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <i>// All waits must be resolved at call return.</i></td></tr>
<tr><th id="850">850</th><td><i>  // NOTE: this could be improved with knowledge of all call sites or</i></td></tr>
<tr><th id="851">851</th><td><i>  //   with knowledge of the called routines.</i></td></tr>
<tr><th id="852">852</th><td>  <b>if</b> (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_RETURN_TO_EPILOG" title='llvm::AMDGPU::SI_RETURN_TO_EPILOG' data-ref="llvm::AMDGPU::SI_RETURN_TO_EPILOG" data-ref-filename="llvm..AMDGPU..SI_RETURN_TO_EPILOG">SI_RETURN_TO_EPILOG</a> ||</td></tr>
<tr><th id="853">853</th><td>      <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETPC_B64_return" title='llvm::AMDGPU::S_SETPC_B64_return' data-ref="llvm::AMDGPU::S_SETPC_B64_return" data-ref-filename="llvm..AMDGPU..S_SETPC_B64_return">S_SETPC_B64_return</a> ||</td></tr>
<tr><th id="854">854</th><td>      (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() &amp;&amp; <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; !<a class="tu ref fn" href="#_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE" title='callWaitsOnFunctionEntry' data-use='c' data-ref="_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE" data-ref-filename="_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE">callWaitsOnFunctionEntry</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>))) {</td></tr>
<tr><th id="855">855</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a> <a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#443" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" data-ref-filename="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a>::<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" data-ref-filename="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb">allZero</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>()));</td></tr>
<tr><th id="856">856</th><td>  }</td></tr>
<tr><th id="857">857</th><td>  <i>// Resolve vm waits before gs-done.</i></td></tr>
<tr><th id="858">858</th><td>  <b>else</b> <b>if</b> ((<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SENDMSG" title='llvm::AMDGPU::S_SENDMSG' data-ref="llvm::AMDGPU::S_SENDMSG" data-ref-filename="llvm..AMDGPU..S_SENDMSG">S_SENDMSG</a> ||</td></tr>
<tr><th id="859">859</th><td>            <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SENDMSGHALT" title='llvm::AMDGPU::S_SENDMSGHALT' data-ref="llvm::AMDGPU::S_SENDMSGHALT" data-ref-filename="llvm..AMDGPU..S_SENDMSGHALT">S_SENDMSGHALT</a>) &amp;&amp;</td></tr>
<tr><th id="860">860</th><td>           ((<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <span class="namespace">AMDGPU::SendMsg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_MASK_" title='llvm::AMDGPU::SendMsg::ID_MASK_' data-ref="llvm::AMDGPU::SendMsg::ID_MASK_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_MASK_">ID_MASK_</a>) ==</td></tr>
<tr><th id="861">861</th><td>            <span class="namespace">AMDGPU::SendMsg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS_DONE" title='llvm::AMDGPU::SendMsg::ID_GS_DONE' data-ref="llvm::AMDGPU::SendMsg::ID_GS_DONE" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS_DONE">ID_GS_DONE</a>)) {</td></tr>
<tr><th id="862">862</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="863">863</th><td>  }</td></tr>
<tr><th id="864">864</th><td><u>#<span data-ppcond="864">if</span> 0 // TODO: the following blocks of logic when we have fence.</u></td></tr>
<tr><th id="865">865</th><td>  <b>else</b> <b>if</b> (MI.getOpcode() == SC_FENCE) {</td></tr>
<tr><th id="866">866</th><td>    <em>const</em> <em>unsigned</em> <em>int</em> group_size =</td></tr>
<tr><th id="867">867</th><td>      context-&gt;shader_info-&gt;GetMaxThreadGroupSize();</td></tr>
<tr><th id="868">868</th><td>    <i>// group_size == 0 means thread group size is unknown at compile time</i></td></tr>
<tr><th id="869">869</th><td>    <em>const</em> <em>bool</em> group_is_multi_wave =</td></tr>
<tr><th id="870">870</th><td>      (group_size == <var>0</var> || group_size &gt; target_info-&gt;GetWaveFrontSize());</td></tr>
<tr><th id="871">871</th><td>    <em>const</em> <em>bool</em> fence_is_global = !((SCInstInternalMisc*)Inst)-&gt;IsGroupFence();</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>    <b>for</b> (<em>unsigned</em> <em>int</em> i = <var>0</var>; i &lt; Inst-&gt;NumSrcOperands(); i++) {</td></tr>
<tr><th id="874">874</th><td>      SCRegType src_type = Inst-&gt;GetSrcType(i);</td></tr>
<tr><th id="875">875</th><td>      <b>switch</b> (src_type) {</td></tr>
<tr><th id="876">876</th><td>        <b>case</b> SCMEM_LDS:</td></tr>
<tr><th id="877">877</th><td>          <b>if</b> (group_is_multi_wave ||</td></tr>
<tr><th id="878">878</th><td>            context-&gt;OptFlagIsOn(OPT_R1100_LDSMEM_FENCE_CHICKEN_BIT)) {</td></tr>
<tr><th id="879">879</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(LGKM_CNT,</td></tr>
<tr><th id="880">880</th><td>                               ScoreBrackets-&gt;getScoreUB(LGKM_CNT));</td></tr>
<tr><th id="881">881</th><td>            <i>// LDS may have to wait for VM_CNT after buffer load to LDS</i></td></tr>
<tr><th id="882">882</th><td>            <b>if</b> (target_info-&gt;HasBufferLoadToLDS()) {</td></tr>
<tr><th id="883">883</th><td>              EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(VM_CNT,</td></tr>
<tr><th id="884">884</th><td>                                 ScoreBrackets-&gt;getScoreUB(VM_CNT));</td></tr>
<tr><th id="885">885</th><td>            }</td></tr>
<tr><th id="886">886</th><td>          }</td></tr>
<tr><th id="887">887</th><td>          <b>break</b>;</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>        <b>case</b> SCMEM_GDS:</td></tr>
<tr><th id="890">890</th><td>          <b>if</b> (group_is_multi_wave || fence_is_global) {</td></tr>
<tr><th id="891">891</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(EXP_CNT,</td></tr>
<tr><th id="892">892</th><td>              ScoreBrackets-&gt;getScoreUB(EXP_CNT));</td></tr>
<tr><th id="893">893</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(LGKM_CNT,</td></tr>
<tr><th id="894">894</th><td>              ScoreBrackets-&gt;getScoreUB(LGKM_CNT));</td></tr>
<tr><th id="895">895</th><td>          }</td></tr>
<tr><th id="896">896</th><td>          <b>break</b>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>        <b>case</b> SCMEM_UAV:</td></tr>
<tr><th id="899">899</th><td>        <b>case</b> SCMEM_TFBUF:</td></tr>
<tr><th id="900">900</th><td>        <b>case</b> SCMEM_RING:</td></tr>
<tr><th id="901">901</th><td>        <b>case</b> SCMEM_SCATTER:</td></tr>
<tr><th id="902">902</th><td>          <b>if</b> (group_is_multi_wave || fence_is_global) {</td></tr>
<tr><th id="903">903</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(EXP_CNT,</td></tr>
<tr><th id="904">904</th><td>              ScoreBrackets-&gt;getScoreUB(EXP_CNT));</td></tr>
<tr><th id="905">905</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(VM_CNT,</td></tr>
<tr><th id="906">906</th><td>              ScoreBrackets-&gt;getScoreUB(VM_CNT));</td></tr>
<tr><th id="907">907</th><td>          }</td></tr>
<tr><th id="908">908</th><td>          <b>break</b>;</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>        <b>case</b> SCMEM_SCRATCH:</td></tr>
<tr><th id="911">911</th><td>        <b>default</b>:</td></tr>
<tr><th id="912">912</th><td>          <b>break</b>;</td></tr>
<tr><th id="913">913</th><td>      }</td></tr>
<tr><th id="914">914</th><td>    }</td></tr>
<tr><th id="915">915</th><td>  }</td></tr>
<tr><th id="916">916</th><td><u>#<span data-ppcond="864">endif</span></u></td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <i>// Export &amp; GDS instructions do not read the EXEC mask until after the export</i></td></tr>
<tr><th id="919">919</th><td><i>  // is granted (which can occur well after the instruction is issued).</i></td></tr>
<tr><th id="920">920</th><td><i>  // The shader program must flush all EXP operations on the export-count</i></td></tr>
<tr><th id="921">921</th><td><i>  // before overwriting the EXEC mask.</i></td></tr>
<tr><th id="922">922</th><td>  <b>else</b> {</td></tr>
<tr><th id="923">923</th><td>    <b>if</b> (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>)) {</td></tr>
<tr><th id="924">924</th><td>      <i>// Export and GDS are tracked individually, either may trigger a waitcnt</i></td></tr>
<tr><th id="925">925</th><td><i>      // for EXEC.</i></td></tr>
<tr><th id="926">926</th><td>      <b>if</b> (<a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::EXP_GPR_LOCK" title='(anonymous namespace)::EXP_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::EXP_GPR_LOCK" data-ref-filename="(anonymousnamespace)..EXP_GPR_LOCK">EXP_GPR_LOCK</a>) ||</td></tr>
<tr><th id="927">927</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::EXP_PARAM_ACCESS" title='(anonymous namespace)::EXP_PARAM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::EXP_PARAM_ACCESS" data-ref-filename="(anonymousnamespace)..EXP_PARAM_ACCESS">EXP_PARAM_ACCESS</a>) ||</td></tr>
<tr><th id="928">928</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::EXP_POS_ACCESS" title='(anonymous namespace)::EXP_POS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::EXP_POS_ACCESS" data-ref-filename="(anonymousnamespace)..EXP_POS_ACCESS">EXP_POS_ACCESS</a>) ||</td></tr>
<tr><th id="929">929</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::GDS_GPR_LOCK" title='(anonymous namespace)::GDS_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::GDS_GPR_LOCK" data-ref-filename="(anonymousnamespace)..GDS_GPR_LOCK">GDS_GPR_LOCK</a>)) {</td></tr>
<tr><th id="930">930</th><td>        <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> = <var>0</var>;</td></tr>
<tr><th id="931">931</th><td>      }</td></tr>
<tr><th id="932">932</th><td>    }</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>    <b>if</b> (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE" title='callWaitsOnFunctionEntry' data-use='c' data-ref="_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE" data-ref-filename="_ZL24callWaitsOnFunctionEntryRKN4llvm12MachineInstrE">callWaitsOnFunctionEntry</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>)) {</td></tr>
<tr><th id="935">935</th><td>      <i>// The function is going to insert a wait on everything in its prolog.</i></td></tr>
<tr><th id="936">936</th><td><i>      // This still needs to be careful if the call target is a load (e.g. a GOT</i></td></tr>
<tr><th id="937">937</th><td><i>      // load). We also need to check WAW depenancy with saved PC.</i></td></tr>
<tr><th id="938">938</th><td>      <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a> <a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#443" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ev">(</a>);</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>      <em>int</em> <dfn class="local col0 decl" id="150CallAddrOpIdx" title='CallAddrOpIdx' data-type='int' data-ref="150CallAddrOpIdx" data-ref-filename="150CallAddrOpIdx">CallAddrOpIdx</dfn> =</td></tr>
<tr><th id="941">941</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>      <b>if</b> (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#150CallAddrOpIdx" title='CallAddrOpIdx' data-ref="150CallAddrOpIdx" data-ref-filename="150CallAddrOpIdx">CallAddrOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="944">944</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</a> <dfn class="local col1 decl" id="151CallAddrOpInterval" title='CallAddrOpInterval' data-type='(anonymous namespace)::RegInterval' data-ref="151CallAddrOpInterval" data-ref-filename="151CallAddrOpInterval">CallAddrOpInterval</dfn> =</td></tr>
<tr><th id="945">945</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj">getRegInterval</a>(&amp;<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="local col0 ref" href="#150CallAddrOpIdx" title='CallAddrOpIdx' data-ref="150CallAddrOpIdx" data-ref-filename="150CallAddrOpIdx">CallAddrOpIdx</a>);</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>        <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="152RegNo" title='RegNo' data-type='int' data-ref="152RegNo" data-ref-filename="152RegNo">RegNo</dfn> = <a class="local col1 ref" href="#151CallAddrOpInterval" title='CallAddrOpInterval' data-ref="151CallAddrOpInterval" data-ref-filename="151CallAddrOpInterval">CallAddrOpInterval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="948">948</th><td>             <a class="local col2 ref" href="#152RegNo" title='RegNo' data-ref="152RegNo" data-ref-filename="152RegNo">RegNo</a> &lt; <a class="local col1 ref" href="#151CallAddrOpInterval" title='CallAddrOpInterval' data-ref="151CallAddrOpInterval" data-ref-filename="151CallAddrOpInterval">CallAddrOpInterval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>; ++<a class="local col2 ref" href="#152RegNo" title='RegNo' data-ref="152RegNo" data-ref-filename="152RegNo">RegNo</a>)</td></tr>
<tr><th id="949">949</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="950">950</th><td>            <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>, <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col2 ref" href="#152RegNo" title='RegNo' data-ref="152RegNo" data-ref-filename="152RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>), <span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>);</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>        <em>int</em> <dfn class="local col3 decl" id="153RtnAddrOpIdx" title='RtnAddrOpIdx' data-type='int' data-ref="153RtnAddrOpIdx" data-ref-filename="153RtnAddrOpIdx">RtnAddrOpIdx</dfn> =</td></tr>
<tr><th id="953">953</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dst" title='llvm::AMDGPU::OpName::dst' data-ref="llvm::AMDGPU::OpName::dst" data-ref-filename="llvm..AMDGPU..OpName..dst">dst</a>);</td></tr>
<tr><th id="954">954</th><td>        <b>if</b> (<a class="local col3 ref" href="#153RtnAddrOpIdx" title='RtnAddrOpIdx' data-ref="153RtnAddrOpIdx" data-ref-filename="153RtnAddrOpIdx">RtnAddrOpIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="955">955</th><td>          <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</a> <dfn class="local col4 decl" id="154RtnAddrOpInterval" title='RtnAddrOpInterval' data-type='(anonymous namespace)::RegInterval' data-ref="154RtnAddrOpInterval" data-ref-filename="154RtnAddrOpInterval">RtnAddrOpInterval</dfn> =</td></tr>
<tr><th id="956">956</th><td>            <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj">getRegInterval</a>(&amp;<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="local col3 ref" href="#153RtnAddrOpIdx" title='RtnAddrOpIdx' data-ref="153RtnAddrOpIdx" data-ref-filename="153RtnAddrOpIdx">RtnAddrOpIdx</a>);</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>          <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="155RegNo" title='RegNo' data-type='int' data-ref="155RegNo" data-ref-filename="155RegNo">RegNo</dfn> = <a class="local col4 ref" href="#154RtnAddrOpInterval" title='RtnAddrOpInterval' data-ref="154RtnAddrOpInterval" data-ref-filename="154RtnAddrOpInterval">RtnAddrOpInterval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="959">959</th><td>               <a class="local col5 ref" href="#155RegNo" title='RegNo' data-ref="155RegNo" data-ref-filename="155RegNo">RegNo</a> &lt; <a class="local col4 ref" href="#154RtnAddrOpInterval" title='RtnAddrOpInterval' data-ref="154RtnAddrOpInterval" data-ref-filename="154RtnAddrOpInterval">RtnAddrOpInterval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>; ++<a class="local col5 ref" href="#155RegNo" title='RegNo' data-ref="155RegNo" data-ref-filename="155RegNo">RegNo</a>)</td></tr>
<tr><th id="960">960</th><td>            <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="961">961</th><td>              <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>, <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col5 ref" href="#155RegNo" title='RegNo' data-ref="155RegNo" data-ref-filename="155RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>), <span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>);</td></tr>
<tr><th id="962">962</th><td>        }</td></tr>
<tr><th id="963">963</th><td>      }</td></tr>
<tr><th id="964">964</th><td>    } <b>else</b> {</td></tr>
<tr><th id="965">965</th><td>      <i>// FIXME: Should not be relying on memoperands.</i></td></tr>
<tr><th id="966">966</th><td><i>      // Look at the source operands of every instruction to see if</i></td></tr>
<tr><th id="967">967</th><td><i>      // any of them results from a previous memory operation that affects</i></td></tr>
<tr><th id="968">968</th><td><i>      // its current usage. If so, an s_waitcnt instruction needs to be</i></td></tr>
<tr><th id="969">969</th><td><i>      // emitted.</i></td></tr>
<tr><th id="970">970</th><td><i>      // If the source operand was defined by a load, add the s_waitcnt</i></td></tr>
<tr><th id="971">971</th><td><i>      // instruction.</i></td></tr>
<tr><th id="972">972</th><td><i>      //</i></td></tr>
<tr><th id="973">973</th><td><i>      // Two cases are handled for destination operands:</i></td></tr>
<tr><th id="974">974</th><td><i>      // 1) If the destination operand was defined by a load, add the s_waitcnt</i></td></tr>
<tr><th id="975">975</th><td><i>      // instruction to guarantee the right WAW order.</i></td></tr>
<tr><th id="976">976</th><td><i>      // 2) If a destination operand that was used by a recent export/store ins,</i></td></tr>
<tr><th id="977">977</th><td><i>      // add s_waitcnt on exp_cnt to guarantee the WAR order.</i></td></tr>
<tr><th id="978">978</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="156Memop" title='Memop' data-type='const llvm::MachineMemOperand *' data-ref="156Memop" data-ref-filename="156Memop">Memop</dfn> : <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="979">979</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="157Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="157Ptr" data-ref-filename="157Ptr">Ptr</dfn> = <a class="local col6 ref" href="#156Memop" title='Memop' data-ref="156Memop" data-ref-filename="156Memop">Memop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="980">980</th><td>        <b>if</b> (<a class="local col6 ref" href="#156Memop" title='Memop' data-ref="156Memop" data-ref-filename="156Memop">Memop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7isStoreEv" title='llvm::MachineMemOperand::isStore' data-ref="_ZNK4llvm17MachineMemOperand7isStoreEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7isStoreEv">isStore</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" title='(anonymous namespace)::SIInsertWaitcnts::SLoadAddresses' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..SLoadAddresses">SLoadAddresses</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col7 ref" href="#157Ptr" title='Ptr' data-ref="157Ptr" data-ref-filename="157Ptr">Ptr</a>)) {</td></tr>
<tr><th id="981">981</th><td>          <a class="tu ref fn" href="#_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-use='c' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" data-ref-filename="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</a>(<span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>, <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>, <var>0</var>);</td></tr>
<tr><th id="982">982</th><td>          <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::PDT" title='(anonymous namespace)::SIInsertWaitcnts::PDT' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::PDT" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..PDT">PDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" title='(anonymous namespace)::SIInsertWaitcnts::SLoadAddresses' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..SLoadAddresses">SLoadAddresses</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col7 ref" href="#157Ptr" title='Ptr' data-ref="157Ptr" data-ref-filename="157Ptr">Ptr</a>)<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;const llvm::Value *, llvm::MachineBasicBlock *&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>))</td></tr>
<tr><th id="983">983</th><td>            <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" title='(anonymous namespace)::SIInsertWaitcnts::SLoadAddresses' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..SLoadAddresses">SLoadAddresses</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_" data-ref-filename="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col7 ref" href="#157Ptr" title='Ptr' data-ref="157Ptr" data-ref-filename="157Ptr">Ptr</a>);</td></tr>
<tr><th id="984">984</th><td>        }</td></tr>
<tr><th id="985">985</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="158AS" title='AS' data-type='unsigned int' data-ref="158AS" data-ref-filename="158AS">AS</dfn> = <a class="local col6 ref" href="#156Memop" title='Memop' data-ref="156Memop" data-ref-filename="156Memop">Memop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>();</td></tr>
<tr><th id="986">986</th><td>        <b>if</b> (<a class="local col8 ref" href="#158AS" title='AS' data-ref="158AS" data-ref-filename="158AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a>)</td></tr>
<tr><th id="987">987</th><td>          <b>continue</b>;</td></tr>
<tr><th id="988">988</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="159RegNo" title='RegNo' data-type='unsigned int' data-ref="159RegNo" data-ref-filename="159RegNo">RegNo</dfn> = <a class="tu enum" href="#(anonymousnamespace)::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::SQ_MAX_PGM_VGPRS" data-ref-filename="(anonymousnamespace)..SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::EXTRA_VGPR_LDS" title='(anonymous namespace)::EXTRA_VGPR_LDS' data-use='r' data-ref="(anonymousnamespace)::EXTRA_VGPR_LDS" data-ref-filename="(anonymousnamespace)..EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</a>;</td></tr>
<tr><th id="989">989</th><td>        <i>// VM_CNT is only relevant to vgpr or LDS.</i></td></tr>
<tr><th id="990">990</th><td>        <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="991">991</th><td>            <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>, <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col9 ref" href="#159RegNo" title='RegNo' data-ref="159RegNo" data-ref-filename="159RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>), <span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>);</td></tr>
<tr><th id="992">992</th><td>        <b>if</b> (<a class="local col6 ref" href="#156Memop" title='Memop' data-ref="156Memop" data-ref-filename="156Memop">Memop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7isStoreEv" title='llvm::MachineMemOperand::isStore' data-ref="_ZNK4llvm17MachineMemOperand7isStoreEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7isStoreEv">isStore</a>()) {</td></tr>
<tr><th id="993">993</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="994">994</th><td>              <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>, <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col9 ref" href="#159RegNo" title='RegNo' data-ref="159RegNo" data-ref-filename="159RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>), <span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>);</td></tr>
<tr><th id="995">995</th><td>        }</td></tr>
<tr><th id="996">996</th><td>      }</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>      <i>// Loop over use and def operands.</i></td></tr>
<tr><th id="999">999</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="160I" title='I' data-type='unsigned int' data-ref="160I" data-ref-filename="160I">I</dfn> = <var>0</var>, <dfn class="local col1 decl" id="161E" title='E' data-type='unsigned int' data-ref="161E" data-ref-filename="161E">E</dfn> = <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#160I" title='I' data-ref="160I" data-ref-filename="160I">I</a> != <a class="local col1 ref" href="#161E" title='E' data-ref="161E" data-ref-filename="161E">E</a>; ++<a class="local col0 ref" href="#160I" title='I' data-ref="160I" data-ref-filename="160I">I</a>) {</td></tr>
<tr><th id="1000">1000</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="162Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="162Op" data-ref-filename="162Op">Op</dfn> = <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#160I" title='I' data-ref="160I" data-ref-filename="160I">I</a>);</td></tr>
<tr><th id="1001">1001</th><td>        <b>if</b> (!<a class="local col2 ref" href="#162Op" title='Op' data-ref="162Op" data-ref-filename="162Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1002">1002</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1003">1003</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval" data-ref-filename="(anonymousnamespace)..RegInterval">RegInterval</a> <dfn class="local col3 decl" id="163Interval" title='Interval' data-type='(anonymous namespace)::RegInterval' data-ref="163Interval" data-ref-filename="163Interval">Interval</dfn> =</td></tr>
<tr><th id="1004">1004</th><td>            <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj">getRegInterval</a>(&amp;<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="local col0 ref" href="#160I" title='I' data-ref="160I" data-ref-filename="160I">I</a>);</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>        <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="164IsVGPR" title='IsVGPR' data-type='const bool' data-ref="164IsVGPR" data-ref-filename="164IsVGPR">IsVGPR</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="local col2 ref" href="#162Op" title='Op' data-ref="162Op" data-ref-filename="162Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1007">1007</th><td>        <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="165RegNo" title='RegNo' data-type='int' data-ref="165RegNo" data-ref-filename="165RegNo">RegNo</dfn> = <a class="local col3 ref" href="#163Interval" title='Interval' data-ref="163Interval" data-ref-filename="163Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>; <a class="local col5 ref" href="#165RegNo" title='RegNo' data-ref="165RegNo" data-ref-filename="165RegNo">RegNo</a> &lt; <a class="local col3 ref" href="#163Interval" title='Interval' data-ref="163Interval" data-ref-filename="163Interval">Interval</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>; ++<a class="local col5 ref" href="#165RegNo" title='RegNo' data-ref="165RegNo" data-ref-filename="165RegNo">RegNo</a>) {</td></tr>
<tr><th id="1008">1008</th><td>          <b>if</b> (<a class="local col4 ref" href="#164IsVGPR" title='IsVGPR' data-ref="164IsVGPR" data-ref-filename="164IsVGPR">IsVGPR</a>) {</td></tr>
<tr><th id="1009">1009</th><td>            <i>// RAW always needs an s_waitcnt. WAW needs an s_waitcnt unless the</i></td></tr>
<tr><th id="1010">1010</th><td><i>            // previous write and this write are the same type of VMEM</i></td></tr>
<tr><th id="1011">1011</th><td><i>            // instruction, in which case they're guaranteed to write their</i></td></tr>
<tr><th id="1012">1012</th><td><i>            // results in order anyway.</i></td></tr>
<tr><th id="1013">1013</th><td>            <b>if</b> (<a class="local col2 ref" href="#162Op" title='Op' data-ref="162Op" data-ref-filename="162Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>) ||</td></tr>
<tr><th id="1014">1014</th><td>                <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets24hasOtherPendingVmemTypesEiNS_8VmemTypeE" title='(anonymous namespace)::WaitcntBrackets::hasOtherPendingVmemTypes' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets24hasOtherPendingVmemTypesEiNS_8VmemTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets24hasOtherPendingVmemTypesEiNS_8VmemTypeE">hasOtherPendingVmemTypes</a>(<a class="local col5 ref" href="#165RegNo" title='RegNo' data-ref="165RegNo" data-ref-filename="165RegNo">RegNo</a>,</td></tr>
<tr><th id="1015">1015</th><td>                                                       <a class="tu ref fn" href="#_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE" title='(anonymous namespace)::getVmemType' data-use='c' data-ref="_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE">getVmemType</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>))) {</td></tr>
<tr><th id="1016">1016</th><td>              <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="1017">1017</th><td>                  <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>, <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col5 ref" href="#165RegNo" title='RegNo' data-ref="165RegNo" data-ref-filename="165RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>), <span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>);</td></tr>
<tr><th id="1018">1018</th><td>              <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets18clearVgprVmemTypesEi" title='(anonymous namespace)::WaitcntBrackets::clearVgprVmemTypes' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets18clearVgprVmemTypesEi" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets18clearVgprVmemTypesEi">clearVgprVmemTypes</a>(<a class="local col5 ref" href="#165RegNo" title='RegNo' data-ref="165RegNo" data-ref-filename="165RegNo">RegNo</a>);</td></tr>
<tr><th id="1019">1019</th><td>            }</td></tr>
<tr><th id="1020">1020</th><td>            <b>if</b> (<a class="local col2 ref" href="#162Op" title='Op' data-ref="162Op" data-ref-filename="162Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1021">1021</th><td>              <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="1022">1022</th><td>                  <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>, <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col5 ref" href="#165RegNo" title='RegNo' data-ref="165RegNo" data-ref-filename="165RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>), <span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>);</td></tr>
<tr><th id="1023">1023</th><td>            }</td></tr>
<tr><th id="1024">1024</th><td>          }</td></tr>
<tr><th id="1025">1025</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="1026">1026</th><td>              <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>, <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col5 ref" href="#165RegNo" title='RegNo' data-ref="165RegNo" data-ref-filename="165RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>), <span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>);</td></tr>
<tr><th id="1027">1027</th><td>        }</td></tr>
<tr><th id="1028">1028</th><td>      }</td></tr>
<tr><th id="1029">1029</th><td>    }</td></tr>
<tr><th id="1030">1030</th><td>  }</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <i>// Check to see if this is an S_BARRIER, and if an implicit S_WAITCNT 0</i></td></tr>
<tr><th id="1033">1033</th><td><i>  // occurs before the instruction. Doing it here prevents any additional</i></td></tr>
<tr><th id="1034">1034</th><td><i>  // S_WAITCNTs from being emitted if the instruction was marked as</i></td></tr>
<tr><th id="1035">1035</th><td><i>  // requiring a WAITCNT beforehand.</i></td></tr>
<tr><th id="1036">1036</th><td>  <b>if</b> (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BARRIER" title='llvm::AMDGPU::S_BARRIER' data-ref="llvm::AMDGPU::S_BARRIER" data-ref-filename="llvm..AMDGPU..S_BARRIER">S_BARRIER</a> &amp;&amp;</td></tr>
<tr><th id="1037">1037</th><td>      !<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget27hasAutoWaitcntBeforeBarrierEv" title='llvm::GCNSubtarget::hasAutoWaitcntBeforeBarrier' data-ref="_ZNK4llvm12GCNSubtarget27hasAutoWaitcntBeforeBarrierEv" data-ref-filename="_ZNK4llvm12GCNSubtarget27hasAutoWaitcntBeforeBarrierEv">hasAutoWaitcntBeforeBarrier</a>()) {</td></tr>
<tr><th id="1038">1038</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a> <a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#443" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" data-ref-filename="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a>::<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" data-ref-filename="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb">allZero</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>()));</td></tr>
<tr><th id="1039">1039</th><td>  }</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>  <i>// TODO: Remove this work-around, enable the assert for Bug 457939</i></td></tr>
<tr><th id="1042">1042</th><td><i>  //       after fixing the scheduler. Also, the Shader Compiler code is</i></td></tr>
<tr><th id="1043">1043</th><td><i>  //       independent of target.</i></td></tr>
<tr><th id="1044">1044</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL9readsVCCZRKN4llvm12MachineInstrE" title='readsVCCZ' data-use='c' data-ref="_ZL9readsVCCZRKN4llvm12MachineInstrE" data-ref-filename="_ZL9readsVCCZRKN4llvm12MachineInstrE">readsVCCZ</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>) &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" title='llvm::GCNSubtarget::hasReadVCCZBug' data-ref="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv">hasReadVCCZBug</a>()) {</td></tr>
<tr><th id="1045">1045</th><td>    <b>if</b> (<a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>) &lt;</td></tr>
<tr><th id="1046">1046</th><td>            <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>) &amp;&amp;</td></tr>
<tr><th id="1047">1047</th><td>        <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::SMEM_ACCESS" title='(anonymous namespace)::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::SMEM_ACCESS" data-ref-filename="(anonymousnamespace)..SMEM_ACCESS">SMEM_ACCESS</a>)) {</td></tr>
<tr><th id="1048">1048</th><td>      <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1049">1049</th><td>    }</td></tr>
<tr><th id="1050">1050</th><td>  }</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>  <i>// Early-out if no wait is indicated.</i></td></tr>
<tr><th id="1053">1053</th><td>  <b>if</b> (!<a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">simplifyWaitcnt</a>(<span class='refarg'><a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a></span>) &amp;&amp; !<a class="local col8 ref" href="#148IsForceEmitWaitcnt" title='IsForceEmitWaitcnt' data-ref="148IsForceEmitWaitcnt" data-ref-filename="148IsForceEmitWaitcnt">IsForceEmitWaitcnt</a>) {</td></tr>
<tr><th id="1054">1054</th><td>    <em>bool</em> <dfn class="local col6 decl" id="166Modified" title='Modified' data-type='bool' data-ref="166Modified" data-ref-filename="166Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1055">1055</th><td>    <b>if</b> (<a class="local col7 ref" href="#147OldWaitcntInstr" title='OldWaitcntInstr' data-ref="147OldWaitcntInstr" data-ref-filename="147OldWaitcntInstr">OldWaitcntInstr</a>) {</td></tr>
<tr><th id="1056">1056</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="167II" title='II' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="167II" data-ref-filename="167II">II</dfn> = <a class="local col7 ref" href="#147OldWaitcntInstr" title='OldWaitcntInstr' data-ref="147OldWaitcntInstr" data-ref-filename="147OldWaitcntInstr">OldWaitcntInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <dfn class="local col8 decl" id="168NextI" title='NextI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="168NextI" data-ref-filename="168NextI">NextI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a>);</td></tr>
<tr><th id="1057">1057</th><td>           &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a> != &amp;<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>; <a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col8 ref" href="#168NextI" title='NextI' data-ref="168NextI" data-ref-filename="168NextI">NextI</a>, <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#168NextI" title='NextI' data-ref="168NextI" data-ref-filename="168NextI">NextI</a>) {</td></tr>
<tr><th id="1058">1058</th><td>        <b>if</b> (<a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1059">1059</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a>)) {</td></tr>
<tr><th id="1062">1062</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5eraseERKT_" title='llvm::detail::DenseSetImpl::erase' data-ref="_ZN4llvm6detail12DenseSetImpl5eraseERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl5eraseERKT_">erase</a>(&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a>);</td></tr>
<tr><th id="1063">1063</th><td>          <a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1064">1064</th><td>          <a class="local col6 ref" href="#166Modified" title='Modified' data-ref="166Modified" data-ref-filename="166Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1065">1065</th><td>        } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT" title='llvm::AMDGPU::S_WAITCNT' data-ref="llvm::AMDGPU::S_WAITCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT">S_WAITCNT</a>) {</td></tr>
<tr><th id="1066">1066</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="169Imm" title='Imm' data-type='int64_t' data-ref="169Imm" data-ref-filename="169Imm">Imm</dfn> = <a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1067">1067</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj">decodeWaitcnt</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</a>, <a class="local col9 ref" href="#169Imm" title='Imm' data-ref="169Imm" data-ref-filename="169Imm">Imm</a>));</td></tr>
<tr><th id="1068">1068</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1069">1069</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(II-&gt;getOpcode() == AMDGPU::S_WAITCNT_VSCNT);</td></tr>
<tr><th id="1070">1070</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(II-&gt;getOperand(<var>0</var>).getReg() == AMDGPU::SGPR_NULL);</td></tr>
<tr><th id="1071">1071</th><td>          <em>auto</em> <dfn class="local col0 decl" id="170W" title='W' data-type='long' data-ref="170W" data-ref-filename="170W">W</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#167II" title='II' data-ref="167II" data-ref-filename="167II">II</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::simm16" title='llvm::AMDGPU::OpName::simm16' data-ref="llvm::AMDGPU::OpName::simm16" data-ref-filename="llvm..AMDGPU..OpName..simm16">simm16</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1072">1072</th><td>          <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">(</a>~<var>0u</var>, ~<var>0u</var>, ~<var>0u</var>, <a class="local col0 ref" href="#170W" title='W' data-ref="170W" data-ref-filename="170W">W</a>));</td></tr>
<tr><th id="1073">1073</th><td>        }</td></tr>
<tr><th id="1074">1074</th><td>      }</td></tr>
<tr><th id="1075">1075</th><td>    }</td></tr>
<tr><th id="1076">1076</th><td>    <b>return</b> <a class="local col6 ref" href="#166Modified" title='Modified' data-ref="166Modified" data-ref-filename="166Modified">Modified</a>;</td></tr>
<tr><th id="1077">1077</th><td>  }</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitZeroWaitcnts">ForceEmitZeroWaitcnts</a>)</td></tr>
<tr><th id="1080">1080</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a> <a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#443" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a>::<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" data-ref-filename="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb">allZero</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>());</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>])</td></tr>
<tr><th id="1083">1083</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1084">1084</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::EXP_CNT" title='(anonymous namespace)::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::EXP_CNT" data-ref-filename="(anonymousnamespace)..EXP_CNT">EXP_CNT</a>])</td></tr>
<tr><th id="1085">1085</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1086">1086</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>])</td></tr>
<tr><th id="1087">1087</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1088">1088</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::VS_CNT" title='(anonymous namespace)::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::VS_CNT" data-ref-filename="(anonymousnamespace)..VS_CNT">VS_CNT</a>])</td></tr>
<tr><th id="1089">1089</th><td>    <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>  <a class="local col6 ref" href="#146ScoreBrackets" title='ScoreBrackets' data-ref="146ScoreBrackets" data-ref-filename="146ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>);</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <a class="ref fn fake" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ev"></a><dfn class="local col1 decl" id="171OldWait" title='OldWait' data-type='AMDGPU::Waitcnt' data-ref="171OldWait" data-ref-filename="171OldWait">OldWait</dfn>;</td></tr>
<tr><th id="1094">1094</th><td>  <em>bool</em> <dfn class="local col2 decl" id="172Modified" title='Modified' data-type='bool' data-ref="172Modified" data-ref-filename="172Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>  <b>if</b> (<a class="local col7 ref" href="#147OldWaitcntInstr" title='OldWaitcntInstr' data-ref="147OldWaitcntInstr" data-ref-filename="147OldWaitcntInstr">OldWaitcntInstr</a>) {</td></tr>
<tr><th id="1097">1097</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="173II" title='II' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="173II" data-ref-filename="173II">II</dfn> = <a class="local col7 ref" href="#147OldWaitcntInstr" title='OldWaitcntInstr' data-ref="147OldWaitcntInstr" data-ref-filename="147OldWaitcntInstr">OldWaitcntInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <dfn class="local col4 decl" id="174NextI" title='NextI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="174NextI" data-ref-filename="174NextI">NextI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a>);</td></tr>
<tr><th id="1098">1098</th><td>         &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a> != &amp;<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>; <a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col4 ref" href="#174NextI" title='NextI' data-ref="174NextI" data-ref-filename="174NextI">NextI</a>, <a class="local col4 ref" href="#174NextI" title='NextI' data-ref="174NextI" data-ref-filename="174NextI">NextI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi" data-ref-filename="_ZN4llvm14ilist_iteratorppEi">++</a>) {</td></tr>
<tr><th id="1099">1099</th><td>      <b>if</b> (<a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1100">1100</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td>      <b>if</b> (<a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT" title='llvm::AMDGPU::S_WAITCNT' data-ref="llvm::AMDGPU::S_WAITCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT">S_WAITCNT</a>) {</td></tr>
<tr><th id="1103">1103</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="175IEnc" title='IEnc' data-type='unsigned int' data-ref="175IEnc" data-ref-filename="175IEnc">IEnc</dfn> = <a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1104">1104</th><td>        <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <dfn class="local col6 decl" id="176IWait" title='IWait' data-type='AMDGPU::Waitcnt' data-ref="176IWait" data-ref-filename="176IWait">IWait</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj">decodeWaitcnt</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</a>, <a class="local col5 ref" href="#175IEnc" title='IEnc' data-ref="175IEnc" data-ref-filename="175IEnc">IEnc</a>);</td></tr>
<tr><th id="1105">1105</th><td>        <a class="local col1 ref" href="#171OldWait" title='OldWait' data-ref="171OldWait" data-ref-filename="171OldWait">OldWait</a> <a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#443" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <a class="local col1 ref" href="#171OldWait" title='OldWait' data-ref="171OldWait" data-ref-filename="171OldWait">OldWait</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" data-ref-filename="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</a>(<a class="local col6 ref" href="#176IWait" title='IWait' data-ref="176IWait" data-ref-filename="176IWait">IWait</a>);</td></tr>
<tr><th id="1106">1106</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a>))</td></tr>
<tr><th id="1107">1107</th><td>          <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a> <a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#443" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" data-ref-filename="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</a>(<a class="local col6 ref" href="#176IWait" title='IWait' data-ref="176IWait" data-ref-filename="176IWait">IWait</a>);</td></tr>
<tr><th id="1108">1108</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="177NewEnc" title='NewEnc' data-type='unsigned int' data-ref="177NewEnc" data-ref-filename="177NewEnc">NewEnc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" data-ref-filename="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE">encodeWaitcnt</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</a>, <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>);</td></tr>
<tr><th id="1109">1109</th><td>        <b>if</b> (<a class="local col5 ref" href="#175IEnc" title='IEnc' data-ref="175IEnc" data-ref-filename="175IEnc">IEnc</a> != <a class="local col7 ref" href="#177NewEnc" title='NewEnc' data-ref="177NewEnc" data-ref-filename="177NewEnc">NewEnc</a>) {</td></tr>
<tr><th id="1110">1110</th><td>          <a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#177NewEnc" title='NewEnc' data-ref="177NewEnc" data-ref-filename="177NewEnc">NewEnc</a>);</td></tr>
<tr><th id="1111">1111</th><td>          <a class="local col2 ref" href="#172Modified" title='Modified' data-ref="172Modified" data-ref-filename="172Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1112">1112</th><td>        }</td></tr>
<tr><th id="1113">1113</th><td>        <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1114">1114</th><td>        <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1115">1115</th><td>        <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1116">1116</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1117">1117</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(II-&gt;getOpcode() == AMDGPU::S_WAITCNT_VSCNT);</td></tr>
<tr><th id="1118">1118</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(II-&gt;getOperand(<var>0</var>).getReg() == AMDGPU::SGPR_NULL);</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="178ICnt" title='ICnt' data-type='unsigned int' data-ref="178ICnt" data-ref-filename="178ICnt">ICnt</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::simm16" title='llvm::AMDGPU::OpName::simm16' data-ref="llvm::AMDGPU::OpName::simm16" data-ref-filename="llvm..AMDGPU..OpName..simm16">simm16</a>)</td></tr>
<tr><th id="1121">1121</th><td>                        -&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1122">1122</th><td>        <a class="local col1 ref" href="#171OldWait" title='OldWait' data-ref="171OldWait" data-ref-filename="171OldWait">OldWait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col1 ref" href="#171OldWait" title='OldWait' data-ref="171OldWait" data-ref-filename="171OldWait">OldWait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>, <a class="local col8 ref" href="#178ICnt" title='ICnt' data-ref="178ICnt" data-ref-filename="178ICnt">ICnt</a>);</td></tr>
<tr><th id="1123">1123</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a>))</td></tr>
<tr><th id="1124">1124</th><td>          <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>, <a class="local col8 ref" href="#178ICnt" title='ICnt' data-ref="178ICnt" data-ref-filename="178ICnt">ICnt</a>);</td></tr>
<tr><th id="1125">1125</th><td>        <b>if</b> (<a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> != <a class="local col8 ref" href="#178ICnt" title='ICnt' data-ref="178ICnt" data-ref-filename="178ICnt">ICnt</a>) {</td></tr>
<tr><th id="1126">1126</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#173II" title='II' data-ref="173II" data-ref-filename="173II">II</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::simm16" title='llvm::AMDGPU::OpName::simm16' data-ref="llvm::AMDGPU::OpName::simm16" data-ref-filename="llvm..AMDGPU..OpName..simm16">simm16</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>);</td></tr>
<tr><th id="1127">1127</th><td>          <a class="local col2 ref" href="#172Modified" title='Modified' data-ref="172Modified" data-ref-filename="172Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1128">1128</th><td>        }</td></tr>
<tr><th id="1129">1129</th><td>        <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1130">1130</th><td>      }</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"generateWaitcntInstBefore\n"</q></td></tr>
<tr><th id="1133">1133</th><td>                        &lt;&lt; <q>"Old Instr: "</q> &lt;&lt; MI</td></tr>
<tr><th id="1134">1134</th><td>                        &lt;&lt; <q>"New Instr: "</q> &lt;&lt; *II &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>      <b>if</b> (!<a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv" title='llvm::AMDGPU::Waitcnt::hasWait' data-ref="_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv" data-ref-filename="_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv">hasWait</a>())</td></tr>
<tr><th id="1137">1137</th><td>        <b>return</b> <a class="local col2 ref" href="#172Modified" title='Modified' data-ref="172Modified" data-ref-filename="172Modified">Modified</a>;</td></tr>
<tr><th id="1138">1138</th><td>    }</td></tr>
<tr><th id="1139">1139</th><td>  }</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <b>if</b> (<a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> != ~<var>0u</var> || <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> != ~<var>0u</var> || <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> != ~<var>0u</var>) {</td></tr>
<tr><th id="1142">1142</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="179Enc" title='Enc' data-type='unsigned int' data-ref="179Enc" data-ref-filename="179Enc">Enc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" data-ref-filename="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE">encodeWaitcnt</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</a>, <a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>);</td></tr>
<tr><th id="1143">1143</th><td>    <em>auto</em> <dfn class="local col0 decl" id="180SWaitInst" title='SWaitInst' data-type='llvm::MachineInstrBuilder' data-ref="180SWaitInst" data-ref-filename="180SWaitInst">SWaitInst</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="1144">1144</th><td>                             <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT" title='llvm::AMDGPU::S_WAITCNT' data-ref="llvm::AMDGPU::S_WAITCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT">S_WAITCNT</a>))</td></tr>
<tr><th id="1145">1145</th><td>                         .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#179Enc" title='Enc' data-ref="179Enc" data-ref-filename="179Enc">Enc</a>);</td></tr>
<tr><th id="1146">1146</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#180SWaitInst" title='SWaitInst' data-ref="180SWaitInst" data-ref-filename="180SWaitInst">SWaitInst</a>);</td></tr>
<tr><th id="1147">1147</th><td>    <a class="local col2 ref" href="#172Modified" title='Modified' data-ref="172Modified" data-ref-filename="172Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"generateWaitcntInstBefore\n"</q></td></tr>
<tr><th id="1150">1150</th><td>                      &lt;&lt; <q>"Old Instr: "</q> &lt;&lt; MI</td></tr>
<tr><th id="1151">1151</th><td>                      &lt;&lt; <q>"New Instr: "</q> &lt;&lt; *SWaitInst &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1152">1152</th><td>  }</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <b>if</b> (<a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> != ~<var>0u</var>) {</td></tr>
<tr><th id="1155">1155</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST-&gt;hasVscnt());</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>    <em>auto</em> <dfn class="local col1 decl" id="181SWaitInst" title='SWaitInst' data-type='llvm::MachineInstrBuilder' data-ref="181SWaitInst" data-ref-filename="181SWaitInst">SWaitInst</dfn> =</td></tr>
<tr><th id="1158">1158</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1159">1159</th><td>                <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT_VSCNT" title='llvm::AMDGPU::S_WAITCNT_VSCNT' data-ref="llvm::AMDGPU::S_WAITCNT_VSCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT_VSCNT">S_WAITCNT_VSCNT</a>))</td></tr>
<tr><th id="1160">1160</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_NULL" title='llvm::AMDGPU::SGPR_NULL' data-ref="llvm::AMDGPU::SGPR_NULL" data-ref-filename="llvm..AMDGPU..SGPR_NULL">SGPR_NULL</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="1161">1161</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#149Wait" title='Wait' data-ref="149Wait" data-ref-filename="149Wait">Wait</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>);</td></tr>
<tr><th id="1162">1162</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#181SWaitInst" title='SWaitInst' data-ref="181SWaitInst" data-ref-filename="181SWaitInst">SWaitInst</a>);</td></tr>
<tr><th id="1163">1163</th><td>    <a class="local col2 ref" href="#172Modified" title='Modified' data-ref="172Modified" data-ref-filename="172Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"generateWaitcntInstBefore\n"</q></td></tr>
<tr><th id="1166">1166</th><td>                      &lt;&lt; <q>"Old Instr: "</q> &lt;&lt; MI</td></tr>
<tr><th id="1167">1167</th><td>                      &lt;&lt; <q>"New Instr: "</q> &lt;&lt; *SWaitInst &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1168">1168</th><td>  }</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>  <b>return</b> <a class="local col2 ref" href="#172Modified" title='Modified' data-ref="172Modified" data-ref-filename="172Modified">Modified</a>;</td></tr>
<tr><th id="1171">1171</th><td>}</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td><i  data-doc="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE">// This is a flat memory operation. Check to see if it has memory tokens other</i></td></tr>
<tr><th id="1174">1174</th><td><i  data-doc="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE">// than LDS. Other address spaces supported by flat memory operations involve</i></td></tr>
<tr><th id="1175">1175</th><td><i  data-doc="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE">// global memory.</i></td></tr>
<tr><th id="1176">1176</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessVMEMThroughFlat' data-type='bool (anonymous namespace)::SIInsertWaitcnts::mayAccessVMEMThroughFlat(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE">mayAccessVMEMThroughFlat</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="182MI" data-ref-filename="182MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1177">1177</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;isFLAT(MI));</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td>  <i>// All flat instructions use the VMEM counter.</i></td></tr>
<tr><th id="1180">1180</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;usesVM_CNT(MI));</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>  <i>// If there are no memory operands then conservatively assume the flat</i></td></tr>
<tr><th id="1183">1183</th><td><i>  // operation may access VMEM.</i></td></tr>
<tr><th id="1184">1184</th><td>  <b>if</b> (<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="1185">1185</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>  <i>// See if any memory operand specifies an address space that involves VMEM.</i></td></tr>
<tr><th id="1188">1188</th><td><i>  // Flat operations only supported FLAT, LOCAL (LDS), or address spaces</i></td></tr>
<tr><th id="1189">1189</th><td><i>  // involving VMEM such as GLOBAL, CONSTANT, PRIVATE (SCRATCH), etc. The REGION</i></td></tr>
<tr><th id="1190">1190</th><td><i>  // (GDS) address space is not supported by flat operations. Therefore, simply</i></td></tr>
<tr><th id="1191">1191</th><td><i>  // return true unless only the LDS address space is found.</i></td></tr>
<tr><th id="1192">1192</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="183Memop" title='Memop' data-type='const llvm::MachineMemOperand *' data-ref="183Memop" data-ref-filename="183Memop">Memop</dfn> : <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="1193">1193</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="184AS" title='AS' data-type='unsigned int' data-ref="184AS" data-ref-filename="184AS">AS</dfn> = <a class="local col3 ref" href="#183Memop" title='Memop' data-ref="183Memop" data-ref-filename="183Memop">Memop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>();</td></tr>
<tr><th id="1194">1194</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AS != AMDGPUAS::REGION_ADDRESS);</td></tr>
<tr><th id="1195">1195</th><td>    <b>if</b> (<a class="local col4 ref" href="#184AS" title='AS' data-ref="184AS" data-ref-filename="184AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a>)</td></tr>
<tr><th id="1196">1196</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1197">1197</th><td>  }</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1200">1200</th><td>}</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td><i  data-doc="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">// This is a flat memory operation. Check to see if it has memory tokens for</i></td></tr>
<tr><th id="1203">1203</th><td><i  data-doc="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">// either LDS or FLAT.</i></td></tr>
<tr><th id="1204">1204</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat' data-type='bool (anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">mayAccessLDSThroughFlat</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="185MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="185MI" data-ref-filename="185MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1205">1205</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;isFLAT(MI));</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <i>// Flat instruction such as SCRATCH and GLOBAL do not use the lgkm counter.</i></td></tr>
<tr><th id="1208">1208</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesLGKM_CNT' data-ref="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE">usesLGKM_CNT</a>(<a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI" data-ref-filename="185MI">MI</a>))</td></tr>
<tr><th id="1209">1209</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <i>// If there are no memory operands then conservatively assume the flat</i></td></tr>
<tr><th id="1212">1212</th><td><i>  // operation may access LDS.</i></td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (<a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI" data-ref-filename="185MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="1214">1214</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <i>// See if any memory operand specifies an address space that involves LDS.</i></td></tr>
<tr><th id="1217">1217</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="186Memop" title='Memop' data-type='const llvm::MachineMemOperand *' data-ref="186Memop" data-ref-filename="186Memop">Memop</dfn> : <a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI" data-ref-filename="185MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="1218">1218</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="187AS" title='AS' data-type='unsigned int' data-ref="187AS" data-ref-filename="187AS">AS</dfn> = <a class="local col6 ref" href="#186Memop" title='Memop' data-ref="186Memop" data-ref-filename="186Memop">Memop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>();</td></tr>
<tr><th id="1219">1219</th><td>    <b>if</b> (<a class="local col7 ref" href="#187AS" title='AS' data-ref="187AS" data-ref-filename="187AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a> || <a class="local col7 ref" href="#187AS" title='AS' data-ref="187AS" data-ref-filename="187AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::FLAT_ADDRESS" title='llvm::AMDGPUAS::FLAT_ADDRESS' data-ref="llvm::AMDGPUAS::FLAT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="1220">1220</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1221">1221</th><td>  }</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1224">1224</th><td>}</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter' data-type='void (anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter(llvm::MachineInstr &amp; Inst, (anonymous namespace)::WaitcntBrackets * ScoreBrackets)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE">updateEventWaitcntAfter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="188Inst" data-ref-filename="188Inst">Inst</dfn>,</td></tr>
<tr><th id="1227">1227</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a> *<dfn class="local col9 decl" id="189ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets *' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</dfn>) {</td></tr>
<tr><th id="1228">1228</th><td>  <i>// Now look at the instruction opcode. If it is a memory access</i></td></tr>
<tr><th id="1229">1229</th><td><i>  // instruction, update the upper-bound of the appropriate counter's</i></td></tr>
<tr><th id="1230">1230</th><td><i>  // bracket and the destination operand scores.</i></td></tr>
<tr><th id="1231">1231</th><td><i>  // TODO: Use the (TSFlags &amp; SIInstrFlags::LGKM_CNT) property everywhere.</i></td></tr>
<tr><th id="1232">1232</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>) &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesLGKM_CNT' data-ref="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE">usesLGKM_CNT</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>)) {</td></tr>
<tr><th id="1233">1233</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" title='llvm::SIInstrInfo::isAlwaysGDS' data-ref="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" data-ref-filename="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt">isAlwaysGDS</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="1234">1234</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::gds" title='llvm::AMDGPU::OpName::gds' data-ref="llvm::AMDGPU::OpName::gds" data-ref-filename="llvm..AMDGPU..OpName..gds">gds</a>)) {</td></tr>
<tr><th id="1235">1235</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::GDS_ACCESS" title='(anonymous namespace)::GDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::GDS_ACCESS" data-ref-filename="(anonymousnamespace)..GDS_ACCESS">GDS_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1236">1236</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::GDS_GPR_LOCK" title='(anonymous namespace)::GDS_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::GDS_GPR_LOCK" data-ref-filename="(anonymousnamespace)..GDS_GPR_LOCK">GDS_GPR_LOCK</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1237">1237</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1238">1238</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::LDS_ACCESS" title='(anonymous namespace)::LDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::LDS_ACCESS" data-ref-filename="(anonymousnamespace)..LDS_ACCESS">LDS_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1239">1239</th><td>    }</td></tr>
<tr><th id="1240">1240</th><td>  } <b>else</b> <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>)) {</td></tr>
<tr><th id="1241">1241</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Inst.mayLoadOrStore());</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td>    <em>int</em> <dfn class="local col0 decl" id="190FlatASCount" title='FlatASCount' data-type='int' data-ref="190FlatASCount" data-ref-filename="190FlatASCount">FlatASCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessVMEMThroughFlat' data-use='c' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts24mayAccessVMEMThroughFlatERKN4llvm12MachineInstrE">mayAccessVMEMThroughFlat</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>)) {</td></tr>
<tr><th id="1246">1246</th><td>      ++<a class="local col0 ref" href="#190FlatASCount" title='FlatASCount' data-ref="190FlatASCount" data-ref-filename="190FlatASCount">FlatASCount</a>;</td></tr>
<tr><th id="1247">1247</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>())</td></tr>
<tr><th id="1248">1248</th><td>        <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::VMEM_ACCESS" title='(anonymous namespace)::VMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_ACCESS">VMEM_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1249">1249</th><td>      <b>else</b> <b>if</b> (<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp;</td></tr>
<tr><th id="1250">1250</th><td>               <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU14getAtomicRetOpEt" title='llvm::AMDGPU::getAtomicRetOp' data-ref="_ZN4llvm6AMDGPU14getAtomicRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU14getAtomicRetOpEt">getAtomicRetOp</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) == -<var>1</var>)</td></tr>
<tr><th id="1251">1251</th><td>        <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::VMEM_READ_ACCESS" title='(anonymous namespace)::VMEM_READ_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_READ_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_READ_ACCESS">VMEM_READ_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1252">1252</th><td>      <b>else</b></td></tr>
<tr><th id="1253">1253</th><td>        <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::VMEM_WRITE_ACCESS" title='(anonymous namespace)::VMEM_WRITE_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_WRITE_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_WRITE_ACCESS">VMEM_WRITE_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1254">1254</th><td>    }</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat' data-use='c' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">mayAccessLDSThroughFlat</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>)) {</td></tr>
<tr><th id="1257">1257</th><td>      ++<a class="local col0 ref" href="#190FlatASCount" title='FlatASCount' data-ref="190FlatASCount" data-ref-filename="190FlatASCount">FlatASCount</a>;</td></tr>
<tr><th id="1258">1258</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::LDS_ACCESS" title='(anonymous namespace)::LDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::LDS_ACCESS" data-ref-filename="(anonymousnamespace)..LDS_ACCESS">LDS_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1259">1259</th><td>    }</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>    <i>// A Flat memory operation must access at least one address space.</i></td></tr>
<tr><th id="1262">1262</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FlatASCount);</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td>    <i>// This is a flat memory operation that access both VMEM and LDS, so note it</i></td></tr>
<tr><th id="1265">1265</th><td><i>    // - it will require that both the VM and LGKM be flushed to zero if it is</i></td></tr>
<tr><th id="1266">1266</th><td><i>    // pending when a VM or LGKM dependency occurs.</i></td></tr>
<tr><th id="1267">1267</th><td>    <b>if</b> (<a class="local col0 ref" href="#190FlatASCount" title='FlatASCount' data-ref="190FlatASCount" data-ref-filename="190FlatASCount">FlatASCount</a> &gt; <var>1</var>)</td></tr>
<tr><th id="1268">1268</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv" title='(anonymous namespace)::WaitcntBrackets::setPendingFlat' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv">setPendingFlat</a>();</td></tr>
<tr><th id="1269">1269</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>) &amp;&amp;</td></tr>
<tr><th id="1270">1270</th><td>             <i>// TODO: get a better carve out.</i></td></tr>
<tr><th id="1271">1271</th><td>             <a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_WBINVL1" title='llvm::AMDGPU::BUFFER_WBINVL1' data-ref="llvm::AMDGPU::BUFFER_WBINVL1" data-ref-filename="llvm..AMDGPU..BUFFER_WBINVL1">BUFFER_WBINVL1</a> &amp;&amp;</td></tr>
<tr><th id="1272">1272</th><td>             <a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_WBINVL1_SC" title='llvm::AMDGPU::BUFFER_WBINVL1_SC' data-ref="llvm::AMDGPU::BUFFER_WBINVL1_SC" data-ref-filename="llvm..AMDGPU..BUFFER_WBINVL1_SC">BUFFER_WBINVL1_SC</a> &amp;&amp;</td></tr>
<tr><th id="1273">1273</th><td>             <a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_WBINVL1_VOL" title='llvm::AMDGPU::BUFFER_WBINVL1_VOL' data-ref="llvm::AMDGPU::BUFFER_WBINVL1_VOL" data-ref-filename="llvm..AMDGPU..BUFFER_WBINVL1_VOL">BUFFER_WBINVL1_VOL</a> &amp;&amp;</td></tr>
<tr><th id="1274">1274</th><td>             <a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_GL0_INV" title='llvm::AMDGPU::BUFFER_GL0_INV' data-ref="llvm::AMDGPU::BUFFER_GL0_INV" data-ref-filename="llvm..AMDGPU..BUFFER_GL0_INV">BUFFER_GL0_INV</a> &amp;&amp;</td></tr>
<tr><th id="1275">1275</th><td>             <a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_GL1_INV" title='llvm::AMDGPU::BUFFER_GL1_INV' data-ref="llvm::AMDGPU::BUFFER_GL1_INV" data-ref-filename="llvm..AMDGPU..BUFFER_GL1_INV">BUFFER_GL1_INV</a>) {</td></tr>
<tr><th id="1276">1276</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>())</td></tr>
<tr><th id="1277">1277</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::VMEM_ACCESS" title='(anonymous namespace)::VMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_ACCESS">VMEM_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1278">1278</th><td>    <b>else</b> <b>if</b> ((<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp;</td></tr>
<tr><th id="1279">1279</th><td>              <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU14getAtomicRetOpEt" title='llvm::AMDGPU::getAtomicRetOp' data-ref="_ZN4llvm6AMDGPU14getAtomicRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU14getAtomicRetOpEt">getAtomicRetOp</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) == -<var>1</var>) ||</td></tr>
<tr><th id="1280">1280</th><td>             <i>/* IMAGE_GET_RESINFO / IMAGE_GET_LOD */</i></td></tr>
<tr><th id="1281">1281</th><td>             (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>) &amp;&amp; !<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()))</td></tr>
<tr><th id="1282">1282</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::VMEM_READ_ACCESS" title='(anonymous namespace)::VMEM_READ_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_READ_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_READ_ACCESS">VMEM_READ_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1283">1283</th><td>    <b>else</b> <b>if</b> (<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="1284">1284</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::VMEM_WRITE_ACCESS" title='(anonymous namespace)::VMEM_WRITE_ACCESS' data-use='r' data-ref="(anonymousnamespace)::VMEM_WRITE_ACCESS" data-ref-filename="(anonymousnamespace)..VMEM_WRITE_ACCESS">VMEM_WRITE_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget24vmemWriteNeedsExpWaitcntEv" title='llvm::GCNSubtarget::vmemWriteNeedsExpWaitcnt' data-ref="_ZNK4llvm12GCNSubtarget24vmemWriteNeedsExpWaitcntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget24vmemWriteNeedsExpWaitcntEv">vmemWriteNeedsExpWaitcnt</a>() &amp;&amp;</td></tr>
<tr><th id="1287">1287</th><td>        (<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>)) {</td></tr>
<tr><th id="1288">1288</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::VMW_GPR_LOCK" title='(anonymous namespace)::VMW_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::VMW_GPR_LOCK" data-ref-filename="(anonymousnamespace)..VMW_GPR_LOCK">VMW_GPR_LOCK</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1289">1289</th><td>    }</td></tr>
<tr><th id="1290">1290</th><td>  } <b>else</b> <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>)) {</td></tr>
<tr><th id="1291">1291</th><td>    <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::SMEM_ACCESS" title='(anonymous namespace)::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::SMEM_ACCESS" data-ref-filename="(anonymousnamespace)..SMEM_ACCESS">SMEM_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1292">1292</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="1293">1293</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL25callWaitsOnFunctionReturnRKN4llvm12MachineInstrE" title='callWaitsOnFunctionReturn' data-use='c' data-ref="_ZL25callWaitsOnFunctionReturnRKN4llvm12MachineInstrE" data-ref-filename="_ZL25callWaitsOnFunctionReturnRKN4llvm12MachineInstrE">callWaitsOnFunctionReturn</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>)) {</td></tr>
<tr><th id="1294">1294</th><td>      <i>// Act as a wait on everything</i></td></tr>
<tr><th id="1295">1295</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a>::<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" data-ref-filename="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb">allZero</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>()));</td></tr>
<tr><th id="1296">1296</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1297">1297</th><td>      <i>// May need to way wait for anything.</i></td></tr>
<tr><th id="1298">1298</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ev">(</a>));</td></tr>
<tr><th id="1299">1299</th><td>    }</td></tr>
<tr><th id="1300">1300</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isEXP' data-ref="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE">isEXP</a>(<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>)) {</td></tr>
<tr><th id="1301">1301</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="191Imm" title='Imm' data-type='unsigned int' data-ref="191Imm" data-ref-filename="191Imm">Imm</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::tgt" title='llvm::AMDGPU::OpName::tgt' data-ref="llvm::AMDGPU::OpName::tgt" data-ref-filename="llvm..AMDGPU..OpName..tgt">tgt</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1302">1302</th><td>    <b>if</b> (<a class="local col1 ref" href="#191Imm" title='Imm' data-ref="191Imm" data-ref-filename="191Imm">Imm</a> &gt;= <span class="namespace">AMDGPU::Exp::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Exp::ET_PARAM0" title='llvm::AMDGPU::Exp::ET_PARAM0' data-ref="llvm::AMDGPU::Exp::ET_PARAM0" data-ref-filename="llvm..AMDGPU..Exp..ET_PARAM0">ET_PARAM0</a> &amp;&amp; <a class="local col1 ref" href="#191Imm" title='Imm' data-ref="191Imm" data-ref-filename="191Imm">Imm</a> &lt;= <span class="namespace">AMDGPU::Exp::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Exp::ET_PARAM31" title='llvm::AMDGPU::Exp::ET_PARAM31' data-ref="llvm::AMDGPU::Exp::ET_PARAM31" data-ref-filename="llvm..AMDGPU..Exp..ET_PARAM31">ET_PARAM31</a>)</td></tr>
<tr><th id="1303">1303</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::EXP_PARAM_ACCESS" title='(anonymous namespace)::EXP_PARAM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::EXP_PARAM_ACCESS" data-ref-filename="(anonymousnamespace)..EXP_PARAM_ACCESS">EXP_PARAM_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1304">1304</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#191Imm" title='Imm' data-ref="191Imm" data-ref-filename="191Imm">Imm</a> &gt;= <span class="namespace">AMDGPU::Exp::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Exp::ET_POS0" title='llvm::AMDGPU::Exp::ET_POS0' data-ref="llvm::AMDGPU::Exp::ET_POS0" data-ref-filename="llvm..AMDGPU..Exp..ET_POS0">ET_POS0</a> &amp;&amp; <a class="local col1 ref" href="#191Imm" title='Imm' data-ref="191Imm" data-ref-filename="191Imm">Imm</a> &lt;= <span class="namespace">AMDGPU::Exp::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Exp::ET_POS_LAST" title='llvm::AMDGPU::Exp::ET_POS_LAST' data-ref="llvm::AMDGPU::Exp::ET_POS_LAST" data-ref-filename="llvm..AMDGPU..Exp..ET_POS_LAST">ET_POS_LAST</a>)</td></tr>
<tr><th id="1305">1305</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::EXP_POS_ACCESS" title='(anonymous namespace)::EXP_POS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::EXP_POS_ACCESS" data-ref-filename="(anonymousnamespace)..EXP_POS_ACCESS">EXP_POS_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1306">1306</th><td>    <b>else</b></td></tr>
<tr><th id="1307">1307</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::EXP_GPR_LOCK" title='(anonymous namespace)::EXP_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::EXP_GPR_LOCK" data-ref-filename="(anonymousnamespace)..EXP_GPR_LOCK">EXP_GPR_LOCK</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1308">1308</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1309">1309</th><td>    <b>switch</b> (<a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1310">1310</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SENDMSG" title='llvm::AMDGPU::S_SENDMSG' data-ref="llvm::AMDGPU::S_SENDMSG" data-ref-filename="llvm..AMDGPU..S_SENDMSG">S_SENDMSG</a>:</td></tr>
<tr><th id="1311">1311</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SENDMSGHALT" title='llvm::AMDGPU::S_SENDMSGHALT' data-ref="llvm::AMDGPU::S_SENDMSGHALT" data-ref-filename="llvm..AMDGPU..S_SENDMSGHALT">S_SENDMSGHALT</a>:</td></tr>
<tr><th id="1312">1312</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::SQ_MESSAGE" title='(anonymous namespace)::SQ_MESSAGE' data-use='r' data-ref="(anonymousnamespace)::SQ_MESSAGE" data-ref-filename="(anonymousnamespace)..SQ_MESSAGE">SQ_MESSAGE</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1313">1313</th><td>      <b>break</b>;</td></tr>
<tr><th id="1314">1314</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MEMTIME" title='llvm::AMDGPU::S_MEMTIME' data-ref="llvm::AMDGPU::S_MEMTIME" data-ref-filename="llvm..AMDGPU..S_MEMTIME">S_MEMTIME</a>:</td></tr>
<tr><th id="1315">1315</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MEMREALTIME" title='llvm::AMDGPU::S_MEMREALTIME' data-ref="llvm::AMDGPU::S_MEMREALTIME" data-ref-filename="llvm..AMDGPU..S_MEMREALTIME">S_MEMREALTIME</a>:</td></tr>
<tr><th id="1316">1316</th><td>      <a class="local col9 ref" href="#189ScoreBrackets" title='ScoreBrackets' data-ref="189ScoreBrackets" data-ref-filename="189ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::SMEM_ACCESS" title='(anonymous namespace)::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::SMEM_ACCESS" data-ref-filename="(anonymousnamespace)..SMEM_ACCESS">SMEM_ACCESS</a>, <span class='refarg'><a class="local col8 ref" href="#188Inst" title='Inst' data-ref="188Inst" data-ref-filename="188Inst">Inst</a></span>);</td></tr>
<tr><th id="1317">1317</th><td>      <b>break</b>;</td></tr>
<tr><th id="1318">1318</th><td>    }</td></tr>
<tr><th id="1319">1319</th><td>  }</td></tr>
<tr><th id="1320">1320</th><td>}</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-type='static bool (anonymous namespace)::WaitcntBrackets::mergeScore(const (anonymous namespace)::WaitcntBrackets::MergeInfo &amp; M, unsigned int &amp; Score, unsigned int OtherScore)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo" title='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo">MergeInfo</a> &amp;<dfn class="local col2 decl" id="192M" title='M' data-type='const (anonymous namespace)::WaitcntBrackets::MergeInfo &amp;' data-ref="192M" data-ref-filename="192M">M</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="193Score" title='Score' data-type='unsigned int &amp;' data-ref="193Score" data-ref-filename="193Score">Score</dfn>,</td></tr>
<tr><th id="1323">1323</th><td>                                 <em>unsigned</em> <dfn class="local col4 decl" id="194OtherScore" title='OtherScore' data-type='unsigned int' data-ref="194OtherScore" data-ref-filename="194OtherScore">OtherScore</dfn>) {</td></tr>
<tr><th id="1324">1324</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="195MyShifted" title='MyShifted' data-type='unsigned int' data-ref="195MyShifted" data-ref-filename="195MyShifted">MyShifted</dfn> = <a class="local col3 ref" href="#193Score" title='Score' data-ref="193Score" data-ref-filename="193Score">Score</a> &lt;= <a class="local col2 ref" href="#192M" title='M' data-ref="192M" data-ref-filename="192M">M</a>.<a class="tu ref field" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OldLB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OldLB">OldLB</a> ? <var>0</var> : <a class="local col3 ref" href="#193Score" title='Score' data-ref="193Score" data-ref-filename="193Score">Score</a> + <a class="local col2 ref" href="#192M" title='M' data-ref="192M" data-ref-filename="192M">M</a>.<a class="tu ref field" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..MyShift">MyShift</a>;</td></tr>
<tr><th id="1325">1325</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="196OtherShifted" title='OtherShifted' data-type='unsigned int' data-ref="196OtherShifted" data-ref-filename="196OtherShifted">OtherShifted</dfn> =</td></tr>
<tr><th id="1326">1326</th><td>      <a class="local col4 ref" href="#194OtherScore" title='OtherScore' data-ref="194OtherScore" data-ref-filename="194OtherScore">OtherScore</a> &lt;= <a class="local col2 ref" href="#192M" title='M' data-ref="192M" data-ref-filename="192M">M</a>.<a class="tu ref field" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherLB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OtherLB">OtherLB</a> ? <var>0</var> : <a class="local col4 ref" href="#194OtherScore" title='OtherScore' data-ref="194OtherScore" data-ref-filename="194OtherScore">OtherScore</a> + <a class="local col2 ref" href="#192M" title='M' data-ref="192M" data-ref-filename="192M">M</a>.<a class="tu ref field" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherShift' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OtherShift">OtherShift</a>;</td></tr>
<tr><th id="1327">1327</th><td>  <a class="local col3 ref" href="#193Score" title='Score' data-ref="193Score" data-ref-filename="193Score">Score</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col5 ref" href="#195MyShifted" title='MyShifted' data-ref="195MyShifted" data-ref-filename="195MyShifted">MyShifted</a>, <a class="local col6 ref" href="#196OtherShifted" title='OtherShifted' data-ref="196OtherShifted" data-ref-filename="196OtherShifted">OtherShifted</a>);</td></tr>
<tr><th id="1328">1328</th><td>  <b>return</b> <a class="local col6 ref" href="#196OtherShifted" title='OtherShifted' data-ref="196OtherShifted" data-ref-filename="196OtherShifted">OtherShifted</a> &gt; <a class="local col5 ref" href="#195MyShifted" title='MyShifted' data-ref="195MyShifted" data-ref-filename="195MyShifted">MyShifted</a>;</td></tr>
<tr><th id="1329">1329</th><td>}</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">/// Merge the pending events and associater score brackets of<span class="command"> \p</span> <span class="arg">Other</span> into</i></td></tr>
<tr><th id="1332">1332</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">/// this brackets status.</i></td></tr>
<tr><th id="1333">1333</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">///</i></td></tr>
<tr><th id="1334">1334</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">/// Returns whether the merge resulted in a change that requires tighter waits</i></td></tr>
<tr><th id="1335">1335</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">/// (i.e. the merged brackets strictly dominate the original brackets).</i></td></tr>
<tr><th id="1336">1336</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" title='(anonymous namespace)::WaitcntBrackets::merge' data-type='bool (anonymous namespace)::WaitcntBrackets::merge(const (anonymous namespace)::WaitcntBrackets &amp; Other)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">merge</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col7 decl" id="197Other" title='Other' data-type='const (anonymous namespace)::WaitcntBrackets &amp;' data-ref="197Other" data-ref-filename="197Other">Other</dfn>) {</td></tr>
<tr><th id="1337">1337</th><td>  <em>bool</em> <dfn class="local col8 decl" id="198StrictDom" title='StrictDom' data-type='bool' data-ref="198StrictDom" data-ref-filename="198StrictDom">StrictDom</dfn> = <b>false</b>;</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>  <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</a>, <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</a>);</td></tr>
<tr><th id="1340">1340</th><td>  <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprUB">SgprUB</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprUB">SgprUB</a>, <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprUB">SgprUB</a>);</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="199T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="199T" data-ref-filename="199T">T</dfn> : <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv" data-ref-filename="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>()) {</td></tr>
<tr><th id="1343">1343</th><td>    <i>// Merge event flags for this counter</i></td></tr>
<tr><th id="1344">1344</th><td>    <em>const</em> <em>bool</em> <dfn class="local col0 decl" id="200OldOutOfOrder" title='OldOutOfOrder' data-type='const bool' data-ref="200OldOutOfOrder" data-ref-filename="200OldOutOfOrder">OldOutOfOrder</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</a>(<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>);</td></tr>
<tr><th id="1345">1345</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="201OldEvents" title='OldEvents' data-type='const unsigned int' data-ref="201OldEvents" data-ref-filename="201OldEvents">OldEvents</dfn> = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</a> &amp; <a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst" data-ref-filename="(anonymousnamespace)..WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>];</td></tr>
<tr><th id="1346">1346</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="202OtherEvents" title='OtherEvents' data-type='const unsigned int' data-ref="202OtherEvents" data-ref-filename="202OtherEvents">OtherEvents</dfn> = <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</a> &amp; <a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst" data-ref-filename="(anonymousnamespace)..WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>];</td></tr>
<tr><th id="1347">1347</th><td>    <b>if</b> (<a class="local col2 ref" href="#202OtherEvents" title='OtherEvents' data-ref="202OtherEvents" data-ref-filename="202OtherEvents">OtherEvents</a> &amp; ~<a class="local col1 ref" href="#201OldEvents" title='OldEvents' data-ref="201OldEvents" data-ref-filename="201OldEvents">OldEvents</a>)</td></tr>
<tr><th id="1348">1348</th><td>      <a class="local col8 ref" href="#198StrictDom" title='StrictDom' data-ref="198StrictDom" data-ref-filename="198StrictDom">StrictDom</a> = <b>true</b>;</td></tr>
<tr><th id="1349">1349</th><td>    <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..PendingEvents">PendingEvents</a> |= <a class="local col2 ref" href="#202OtherEvents" title='OtherEvents' data-ref="202OtherEvents" data-ref-filename="202OtherEvents">OtherEvents</a>;</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td>    <i>// Merge scores for this counter</i></td></tr>
<tr><th id="1352">1352</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="203MyPending" title='MyPending' data-type='const unsigned int' data-ref="203MyPending" data-ref-filename="203MyPending">MyPending</dfn> = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>] - <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>];</td></tr>
<tr><th id="1353">1353</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="204OtherPending" title='OtherPending' data-type='const unsigned int' data-ref="204OtherPending" data-ref-filename="204OtherPending">OtherPending</dfn> = <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>] - <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>];</td></tr>
<tr><th id="1354">1354</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="205NewUB" title='NewUB' data-type='const unsigned int' data-ref="205NewUB" data-ref-filename="205NewUB">NewUB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>] + <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col3 ref" href="#203MyPending" title='MyPending' data-ref="203MyPending" data-ref-filename="203MyPending">MyPending</a>, <a class="local col4 ref" href="#204OtherPending" title='OtherPending' data-ref="204OtherPending" data-ref-filename="204OtherPending">OtherPending</a>);</td></tr>
<tr><th id="1355">1355</th><td>    <b>if</b> (<a class="local col5 ref" href="#205NewUB" title='NewUB' data-ref="205NewUB" data-ref-filename="205NewUB">NewUB</a> &lt; <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>])</td></tr>
<tr><th id="1356">1356</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"waitcnt score overflow"</q>);</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>    <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo" title='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo">MergeInfo</a> <a class="tu ref fn fake" href="#296" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MergeInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets9MergeInfoC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets9MergeInfoC1Ev"></a><dfn class="local col6 decl" id="206M" title='M' data-type='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="206M" data-ref-filename="206M">M</dfn>;</td></tr>
<tr><th id="1359">1359</th><td>    <a class="local col6 ref" href="#206M" title='M' data-ref="206M" data-ref-filename="206M">M</a>.<a class="tu ref field" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OldLB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OldLB">OldLB</a> = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>];</td></tr>
<tr><th id="1360">1360</th><td>    <a class="local col6 ref" href="#206M" title='M' data-ref="206M" data-ref-filename="206M">M</a>.<a class="tu ref field" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherLB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OtherLB">OtherLB</a> = <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreLBs">ScoreLBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>];</td></tr>
<tr><th id="1361">1361</th><td>    <a class="local col6 ref" href="#206M" title='M' data-ref="206M" data-ref-filename="206M">M</a>.<a class="tu ref field" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..MyShift">MyShift</a> = <a class="local col5 ref" href="#205NewUB" title='NewUB' data-ref="205NewUB" data-ref-filename="205NewUB">NewUB</a> - <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>];</td></tr>
<tr><th id="1362">1362</th><td>    <a class="local col6 ref" href="#206M" title='M' data-ref="206M" data-ref-filename="206M">M</a>.<a class="tu ref field" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherShift' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..MergeInfo..OtherShift">OtherShift</a> = <a class="local col5 ref" href="#205NewUB" title='NewUB' data-ref="205NewUB" data-ref-filename="205NewUB">NewUB</a> - <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>];</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>    <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..ScoreUBs">ScoreUBs</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>] = <a class="local col5 ref" href="#205NewUB" title='NewUB' data-ref="205NewUB" data-ref-filename="205NewUB">NewUB</a>;</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>    <a class="local col8 ref" href="#198StrictDom" title='StrictDom' data-ref="198StrictDom" data-ref-filename="198StrictDom">StrictDom</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</a>(<a class="local col6 ref" href="#206M" title='M' data-ref="206M" data-ref-filename="206M">M</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='a' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>]</span>, <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..LastFlat">LastFlat</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>]);</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>    <em>bool</em> <dfn class="local col7 decl" id="207RegStrictDom" title='RegStrictDom' data-type='bool' data-ref="207RegStrictDom" data-ref-filename="207RegStrictDom">RegStrictDom</dfn> = <b>false</b>;</td></tr>
<tr><th id="1369">1369</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="208J" title='J' data-type='int' data-ref="208J" data-ref-filename="208J">J</dfn> = <var>0</var>; <a class="local col8 ref" href="#208J" title='J' data-ref="208J" data-ref-filename="208J">J</a> &lt;= <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</a>; <a class="local col8 ref" href="#208J" title='J' data-ref="208J" data-ref-filename="208J">J</a>++) {</td></tr>
<tr><th id="1370">1370</th><td>      <a class="local col7 ref" href="#207RegStrictDom" title='RegStrictDom' data-ref="207RegStrictDom" data-ref-filename="207RegStrictDom">RegStrictDom</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</a>(<a class="local col6 ref" href="#206M" title='M' data-ref="206M" data-ref-filename="206M">M</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='a' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprScores">VgprScores</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>][<a class="local col8 ref" href="#208J" title='J' data-ref="208J" data-ref-filename="208J">J</a>]</span>, <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprScores">VgprScores</a>[<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a>][<a class="local col8 ref" href="#208J" title='J' data-ref="208J" data-ref-filename="208J">J</a>]);</td></tr>
<tr><th id="1371">1371</th><td>    }</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>    <b>if</b> (<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::VM_CNT" title='(anonymous namespace)::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::VM_CNT" data-ref-filename="(anonymousnamespace)..VM_CNT">VM_CNT</a>) {</td></tr>
<tr><th id="1374">1374</th><td>      <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="209J" title='J' data-type='int' data-ref="209J" data-ref-filename="209J">J</dfn> = <var>0</var>; <a class="local col9 ref" href="#209J" title='J' data-ref="209J" data-ref-filename="209J">J</a> &lt;= <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprUB">VgprUB</a>; <a class="local col9 ref" href="#209J" title='J' data-ref="209J" data-ref-filename="209J">J</a>++) {</td></tr>
<tr><th id="1375">1375</th><td>        <em>unsigned</em> <em>char</em> <dfn class="local col0 decl" id="210NewVmemTypes" title='NewVmemTypes' data-type='unsigned char' data-ref="210NewVmemTypes" data-ref-filename="210NewVmemTypes">NewVmemTypes</dfn> = <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" title='(anonymous namespace)::WaitcntBrackets::VgprVmemTypes' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprVmemTypes">VgprVmemTypes</a>[<a class="local col9 ref" href="#209J" title='J' data-ref="209J" data-ref-filename="209J">J</a>] | <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" title='(anonymous namespace)::WaitcntBrackets::VgprVmemTypes' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprVmemTypes">VgprVmemTypes</a>[<a class="local col9 ref" href="#209J" title='J' data-ref="209J" data-ref-filename="209J">J</a>];</td></tr>
<tr><th id="1376">1376</th><td>        <a class="local col7 ref" href="#207RegStrictDom" title='RegStrictDom' data-ref="207RegStrictDom" data-ref-filename="207RegStrictDom">RegStrictDom</a> |= <a class="local col0 ref" href="#210NewVmemTypes" title='NewVmemTypes' data-ref="210NewVmemTypes" data-ref-filename="210NewVmemTypes">NewVmemTypes</a> != <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" title='(anonymous namespace)::WaitcntBrackets::VgprVmemTypes' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprVmemTypes">VgprVmemTypes</a>[<a class="local col9 ref" href="#209J" title='J' data-ref="209J" data-ref-filename="209J">J</a>];</td></tr>
<tr><th id="1377">1377</th><td>        <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" title='(anonymous namespace)::WaitcntBrackets::VgprVmemTypes' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprVmemTypes" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..VgprVmemTypes">VgprVmemTypes</a>[<a class="local col9 ref" href="#209J" title='J' data-ref="209J" data-ref-filename="209J">J</a>] = <a class="local col0 ref" href="#210NewVmemTypes" title='NewVmemTypes' data-ref="210NewVmemTypes" data-ref-filename="210NewVmemTypes">NewVmemTypes</a>;</td></tr>
<tr><th id="1378">1378</th><td>      }</td></tr>
<tr><th id="1379">1379</th><td>    }</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>    <b>if</b> (<a class="local col9 ref" href="#199T" title='T' data-ref="199T" data-ref-filename="199T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>) {</td></tr>
<tr><th id="1382">1382</th><td>      <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="211J" title='J' data-type='int' data-ref="211J" data-ref-filename="211J">J</dfn> = <var>0</var>; <a class="local col1 ref" href="#211J" title='J' data-ref="211J" data-ref-filename="211J">J</a> &lt;= <a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprUB">SgprUB</a>; <a class="local col1 ref" href="#211J" title='J' data-ref="211J" data-ref-filename="211J">J</a>++) {</td></tr>
<tr><th id="1383">1383</th><td>        <a class="local col7 ref" href="#207RegStrictDom" title='RegStrictDom' data-ref="207RegStrictDom" data-ref-filename="207RegStrictDom">RegStrictDom</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</a>(<a class="local col6 ref" href="#206M" title='M' data-ref="206M" data-ref-filename="206M">M</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='a' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprScores">SgprScores</a>[<a class="local col1 ref" href="#211J" title='J' data-ref="211J" data-ref-filename="211J">J</a>]</span>, <a class="local col7 ref" href="#197Other" title='Other' data-ref="197Other" data-ref-filename="197Other">Other</a>.<a class="tu member field" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores" data-ref-filename="(anonymousnamespace)..WaitcntBrackets..SgprScores">SgprScores</a>[<a class="local col1 ref" href="#211J" title='J' data-ref="211J" data-ref-filename="211J">J</a>]);</td></tr>
<tr><th id="1384">1384</th><td>      }</td></tr>
<tr><th id="1385">1385</th><td>    }</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>    <b>if</b> (<a class="local col7 ref" href="#207RegStrictDom" title='RegStrictDom' data-ref="207RegStrictDom" data-ref-filename="207RegStrictDom">RegStrictDom</a> &amp;&amp; !<a class="local col0 ref" href="#200OldOutOfOrder" title='OldOutOfOrder' data-ref="200OldOutOfOrder" data-ref-filename="200OldOutOfOrder">OldOutOfOrder</a>)</td></tr>
<tr><th id="1388">1388</th><td>      <a class="local col8 ref" href="#198StrictDom" title='StrictDom' data-ref="198StrictDom" data-ref-filename="198StrictDom">StrictDom</a> = <b>true</b>;</td></tr>
<tr><th id="1389">1389</th><td>  }</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td>  <b>return</b> <a class="local col8 ref" href="#198StrictDom" title='StrictDom' data-ref="198StrictDom" data-ref-filename="198StrictDom">StrictDom</a>;</td></tr>
<tr><th id="1392">1392</th><td>}</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td><i  data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE">// Generate s_waitcnt instructions where needed.</i></td></tr>
<tr><th id="1395">1395</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock' data-type='bool (anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock(llvm::MachineFunction &amp; MF, llvm::MachineBasicBlock &amp; Block, (anonymous namespace)::WaitcntBrackets &amp; ScoreBrackets)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE">insertWaitcntInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="212MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="212MF" data-ref-filename="212MF">MF</dfn>,</td></tr>
<tr><th id="1396">1396</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="213Block" title='Block' data-type='llvm::MachineBasicBlock &amp;' data-ref="213Block" data-ref-filename="213Block">Block</dfn>,</td></tr>
<tr><th id="1397">1397</th><td>                                            <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col4 decl" id="214ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets &amp;' data-ref="214ScoreBrackets" data-ref-filename="214ScoreBrackets">ScoreBrackets</dfn>) {</td></tr>
<tr><th id="1398">1398</th><td>  <em>bool</em> <dfn class="local col5 decl" id="215Modified" title='Modified' data-type='bool' data-ref="215Modified" data-ref-filename="215Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1401">1401</th><td>    dbgs() &lt;&lt; <q>"*** Block"</q> &lt;&lt; Block.getNumber() &lt;&lt; <q>" ***"</q>;</td></tr>
<tr><th id="1402">1402</th><td>    ScoreBrackets.dump();</td></tr>
<tr><th id="1403">1403</th><td>  });</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <i>// Track the correctness of vccz through this basic block. There are two</i></td></tr>
<tr><th id="1406">1406</th><td><i>  // reasons why it might be incorrect; see ST-&gt;hasReadVCCZBug() and</i></td></tr>
<tr><th id="1407">1407</th><td><i>  // ST-&gt;partialVCCWritesUpdateVCCZ().</i></td></tr>
<tr><th id="1408">1408</th><td>  <em>bool</em> <dfn class="local col6 decl" id="216VCCZCorrect" title='VCCZCorrect' data-type='bool' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</dfn> = <b>true</b>;</td></tr>
<tr><th id="1409">1409</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" title='llvm::GCNSubtarget::hasReadVCCZBug' data-ref="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv">hasReadVCCZBug</a>()) {</td></tr>
<tr><th id="1410">1410</th><td>    <i>// vccz could be incorrect at a basic block boundary if a predecessor wrote</i></td></tr>
<tr><th id="1411">1411</th><td><i>    // to vcc and then issued an smem load.</i></td></tr>
<tr><th id="1412">1412</th><td>    <a class="local col6 ref" href="#216VCCZCorrect" title='VCCZCorrect' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</a> = <b>false</b>;</td></tr>
<tr><th id="1413">1413</th><td>  } <b>else</b> <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv" title='llvm::GCNSubtarget::partialVCCWritesUpdateVCCZ' data-ref="_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv" data-ref-filename="_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv">partialVCCWritesUpdateVCCZ</a>()) {</td></tr>
<tr><th id="1414">1414</th><td>    <i>// vccz could be incorrect at a basic block boundary if a predecessor wrote</i></td></tr>
<tr><th id="1415">1415</th><td><i>    // to vcc_lo or vcc_hi.</i></td></tr>
<tr><th id="1416">1416</th><td>    <a class="local col6 ref" href="#216VCCZCorrect" title='VCCZCorrect' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</a> = <b>false</b>;</td></tr>
<tr><th id="1417">1417</th><td>  }</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>  <i>// Walk over the instructions.</i></td></tr>
<tr><th id="1420">1420</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="217OldWaitcntInstr" title='OldWaitcntInstr' data-type='llvm::MachineInstr *' data-ref="217OldWaitcntInstr" data-ref-filename="217OldWaitcntInstr">OldWaitcntInstr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator" data-ref-filename="llvm..MachineBasicBlock..instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="218Iter" title='Iter' data-type='MachineBasicBlock::instr_iterator' data-ref="218Iter" data-ref-filename="218Iter">Iter</dfn> = <a class="local col3 ref" href="#213Block" title='Block' data-ref="213Block" data-ref-filename="213Block">Block</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(),</td></tr>
<tr><th id="1423">1423</th><td>                                         <dfn class="local col9 decl" id="219E" title='E' data-type='MachineBasicBlock::instr_iterator' data-ref="219E" data-ref-filename="219E">E</dfn> = <a class="local col3 ref" href="#213Block" title='Block' data-ref="213Block" data-ref-filename="213Block">Block</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="1424">1424</th><td>       <a class="local col8 ref" href="#218Iter" title='Iter' data-ref="218Iter" data-ref-filename="218Iter">Iter</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#219E" title='E' data-ref="219E" data-ref-filename="219E">E</a>;) {</td></tr>
<tr><th id="1425">1425</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="220Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="220Inst" data-ref-filename="220Inst">Inst</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#218Iter" title='Iter' data-ref="218Iter" data-ref-filename="218Iter">Iter</a>;</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>    <i>// Track pre-existing waitcnts from earlier iterations.</i></td></tr>
<tr><th id="1428">1428</th><td>    <b>if</b> (<a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT" title='llvm::AMDGPU::S_WAITCNT' data-ref="llvm::AMDGPU::S_WAITCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT">S_WAITCNT</a> ||</td></tr>
<tr><th id="1429">1429</th><td>        (<a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT_VSCNT" title='llvm::AMDGPU::S_WAITCNT_VSCNT' data-ref="llvm::AMDGPU::S_WAITCNT_VSCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT_VSCNT">S_WAITCNT_VSCNT</a> &amp;&amp;</td></tr>
<tr><th id="1430">1430</th><td>         <a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1431">1431</th><td>         <a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_NULL" title='llvm::AMDGPU::SGPR_NULL' data-ref="llvm::AMDGPU::SGPR_NULL" data-ref-filename="llvm..AMDGPU..SGPR_NULL">SGPR_NULL</a>)) {</td></tr>
<tr><th id="1432">1432</th><td>      <b>if</b> (!<a class="local col7 ref" href="#217OldWaitcntInstr" title='OldWaitcntInstr' data-ref="217OldWaitcntInstr" data-ref-filename="217OldWaitcntInstr">OldWaitcntInstr</a>)</td></tr>
<tr><th id="1433">1433</th><td>        <a class="local col7 ref" href="#217OldWaitcntInstr" title='OldWaitcntInstr' data-ref="217OldWaitcntInstr" data-ref-filename="217OldWaitcntInstr">OldWaitcntInstr</a> = &amp;<a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>;</td></tr>
<tr><th id="1434">1434</th><td>      <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#218Iter" title='Iter' data-ref="218Iter" data-ref-filename="218Iter">Iter</a>;</td></tr>
<tr><th id="1435">1435</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1436">1436</th><td>    }</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>    <i>// Generate an s_waitcnt instruction to be placed before Inst, if needed.</i></td></tr>
<tr><th id="1439">1439</th><td>    <a class="local col5 ref" href="#215Modified" title='Modified' data-ref="215Modified" data-ref-filename="215Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" title='(anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">generateWaitcntInstBefore</a>(<span class='refarg'><a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a></span>, <span class='refarg'><a class="local col4 ref" href="#214ScoreBrackets" title='ScoreBrackets' data-ref="214ScoreBrackets" data-ref-filename="214ScoreBrackets">ScoreBrackets</a></span>, <a class="local col7 ref" href="#217OldWaitcntInstr" title='OldWaitcntInstr' data-ref="217OldWaitcntInstr" data-ref-filename="217OldWaitcntInstr">OldWaitcntInstr</a>);</td></tr>
<tr><th id="1440">1440</th><td>    <a class="local col7 ref" href="#217OldWaitcntInstr" title='OldWaitcntInstr' data-ref="217OldWaitcntInstr" data-ref-filename="217OldWaitcntInstr">OldWaitcntInstr</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td>    <i>// Restore vccz if it's not known to be correct already.</i></td></tr>
<tr><th id="1443">1443</th><td>    <em>bool</em> <dfn class="local col1 decl" id="221RestoreVCCZ" title='RestoreVCCZ' data-type='bool' data-ref="221RestoreVCCZ" data-ref-filename="221RestoreVCCZ">RestoreVCCZ</dfn> = !<a class="local col6 ref" href="#216VCCZCorrect" title='VCCZCorrect' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</a> &amp;&amp; <a class="tu ref fn" href="#_ZL9readsVCCZRKN4llvm12MachineInstrE" title='readsVCCZ' data-use='c' data-ref="_ZL9readsVCCZRKN4llvm12MachineInstrE" data-ref-filename="_ZL9readsVCCZRKN4llvm12MachineInstrE">readsVCCZ</a>(<a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>);</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>    <i>// Don't examine operands unless we need to track vccz correctness.</i></td></tr>
<tr><th id="1446">1446</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" title='llvm::GCNSubtarget::hasReadVCCZBug' data-ref="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv">hasReadVCCZBug</a>() || !<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv" title='llvm::GCNSubtarget::partialVCCWritesUpdateVCCZ' data-ref="_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv" data-ref-filename="_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv">partialVCCWritesUpdateVCCZ</a>()) {</td></tr>
<tr><th id="1447">1447</th><td>      <b>if</b> (<a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>) ||</td></tr>
<tr><th id="1448">1448</th><td>          <a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_HI" title='llvm::AMDGPU::VCC_HI' data-ref="llvm::AMDGPU::VCC_HI" data-ref-filename="llvm..AMDGPU..VCC_HI">VCC_HI</a>)) {</td></tr>
<tr><th id="1449">1449</th><td>        <i>// Up to gfx9, writes to vcc_lo and vcc_hi don't update vccz.</i></td></tr>
<tr><th id="1450">1450</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv" title='llvm::GCNSubtarget::partialVCCWritesUpdateVCCZ' data-ref="_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv" data-ref-filename="_ZNK4llvm12GCNSubtarget26partialVCCWritesUpdateVCCZEv">partialVCCWritesUpdateVCCZ</a>())</td></tr>
<tr><th id="1451">1451</th><td>          <a class="local col6 ref" href="#216VCCZCorrect" title='VCCZCorrect' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</a> = <b>false</b>;</td></tr>
<tr><th id="1452">1452</th><td>      } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>)) {</td></tr>
<tr><th id="1453">1453</th><td>        <i>// There is a hardware bug on CI/SI where SMRD instruction may corrupt</i></td></tr>
<tr><th id="1454">1454</th><td><i>        // vccz bit, so when we detect that an instruction may read from a</i></td></tr>
<tr><th id="1455">1455</th><td><i>        // corrupt vccz bit, we need to:</i></td></tr>
<tr><th id="1456">1456</th><td><i>        // 1. Insert s_waitcnt lgkm(0) to wait for all outstanding SMRD</i></td></tr>
<tr><th id="1457">1457</th><td><i>        //    operations to complete.</i></td></tr>
<tr><th id="1458">1458</th><td><i>        // 2. Restore the correct value of vccz by writing the current value</i></td></tr>
<tr><th id="1459">1459</th><td><i>        //    of vcc back to vcc.</i></td></tr>
<tr><th id="1460">1460</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" title='llvm::GCNSubtarget::hasReadVCCZBug' data-ref="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv">hasReadVCCZBug</a>() &amp;&amp;</td></tr>
<tr><th id="1461">1461</th><td>            <a class="local col4 ref" href="#214ScoreBrackets" title='ScoreBrackets' data-ref="214ScoreBrackets" data-ref-filename="214ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>) &lt;</td></tr>
<tr><th id="1462">1462</th><td>                <a class="local col4 ref" href="#214ScoreBrackets" title='ScoreBrackets' data-ref="214ScoreBrackets" data-ref-filename="214ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="tu enum" href="#(anonymousnamespace)::LGKM_CNT" title='(anonymous namespace)::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::LGKM_CNT" data-ref-filename="(anonymousnamespace)..LGKM_CNT">LGKM_CNT</a>) &amp;&amp;</td></tr>
<tr><th id="1463">1463</th><td>            <a class="local col4 ref" href="#214ScoreBrackets" title='ScoreBrackets' data-ref="214ScoreBrackets" data-ref-filename="214ScoreBrackets">ScoreBrackets</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::SMEM_ACCESS" title='(anonymous namespace)::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::SMEM_ACCESS" data-ref-filename="(anonymousnamespace)..SMEM_ACCESS">SMEM_ACCESS</a>)) {</td></tr>
<tr><th id="1464">1464</th><td>          <i>// Writes to vcc while there's an outstanding smem read may get</i></td></tr>
<tr><th id="1465">1465</th><td><i>          // clobbered as soon as any read completes.</i></td></tr>
<tr><th id="1466">1466</th><td>          <a class="local col6 ref" href="#216VCCZCorrect" title='VCCZCorrect' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</a> = <b>false</b>;</td></tr>
<tr><th id="1467">1467</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1468">1468</th><td>          <i>// Writes to vcc will fix any incorrect value in vccz.</i></td></tr>
<tr><th id="1469">1469</th><td>          <a class="local col6 ref" href="#216VCCZCorrect" title='VCCZCorrect' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</a> = <b>true</b>;</td></tr>
<tr><th id="1470">1470</th><td>        }</td></tr>
<tr><th id="1471">1471</th><td>      }</td></tr>
<tr><th id="1472">1472</th><td>    }</td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>)) {</td></tr>
<tr><th id="1475">1475</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="222Memop" title='Memop' data-type='const llvm::MachineMemOperand *' data-ref="222Memop" data-ref-filename="222Memop">Memop</dfn> : <a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="1476">1476</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="223Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="223Ptr" data-ref-filename="223Ptr">Ptr</dfn> = <a class="local col2 ref" href="#222Memop" title='Memop' data-ref="222Memop" data-ref-filename="222Memop">Memop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="1477">1477</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" title='(anonymous namespace)::SIInsertWaitcnts::SLoadAddresses' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::SLoadAddresses" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..SLoadAddresses">SLoadAddresses</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col3 ref" href="#223Ptr" title='Ptr' data-ref="223Ptr" data-ref-filename="223Ptr">Ptr</a></span>, <a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()));</td></tr>
<tr><th id="1478">1478</th><td>      }</td></tr>
<tr><th id="1479">1479</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" title='llvm::GCNSubtarget::hasReadVCCZBug' data-ref="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasReadVCCZBugEv">hasReadVCCZBug</a>()) {</td></tr>
<tr><th id="1480">1480</th><td>        <i>// This smem read could complete and clobber vccz at any time.</i></td></tr>
<tr><th id="1481">1481</th><td>        <a class="local col6 ref" href="#216VCCZCorrect" title='VCCZCorrect' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</a> = <b>false</b>;</td></tr>
<tr><th id="1482">1482</th><td>      }</td></tr>
<tr><th id="1483">1483</th><td>    }</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE">updateEventWaitcntAfter</a>(<span class='refarg'><a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a></span>, &amp;<a class="local col4 ref" href="#214ScoreBrackets" title='ScoreBrackets' data-ref="214ScoreBrackets" data-ref-filename="214ScoreBrackets">ScoreBrackets</a>);</td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td><u>#<span data-ppcond="1487">if</span> 0 // TODO: implement resource type check controlled by options with ub = LB.</u></td></tr>
<tr><th id="1488">1488</th><td>    <i>// If this instruction generates a S_SETVSKIP because it is an</i></td></tr>
<tr><th id="1489">1489</th><td><i>    // indexed resource, and we are on Tahiti, then it will also force</i></td></tr>
<tr><th id="1490">1490</th><td><i>    // an S_WAITCNT vmcnt(0)</i></td></tr>
<tr><th id="1491">1491</th><td>    <b>if</b> (RequireCheckResourceType(Inst, context)) {</td></tr>
<tr><th id="1492">1492</th><td>      <i>// Force the score to as if an S_WAITCNT vmcnt(0) is emitted.</i></td></tr>
<tr><th id="1493">1493</th><td>      ScoreBrackets-&gt;setScoreLB(VM_CNT,</td></tr>
<tr><th id="1494">1494</th><td>      ScoreBrackets-&gt;getScoreUB(VM_CNT));</td></tr>
<tr><th id="1495">1495</th><td>    }</td></tr>
<tr><th id="1496">1496</th><td><u>#<span data-ppcond="1487">endif</span></u></td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1499">1499</th><td>      Inst.print(dbgs());</td></tr>
<tr><th id="1500">1500</th><td>      ScoreBrackets.dump();</td></tr>
<tr><th id="1501">1501</th><td>    });</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>    <i>// TODO: Remove this work-around after fixing the scheduler and enable the</i></td></tr>
<tr><th id="1504">1504</th><td><i>    // assert above.</i></td></tr>
<tr><th id="1505">1505</th><td>    <b>if</b> (<a class="local col1 ref" href="#221RestoreVCCZ" title='RestoreVCCZ' data-ref="221RestoreVCCZ" data-ref-filename="221RestoreVCCZ">RestoreVCCZ</a>) {</td></tr>
<tr><th id="1506">1506</th><td>      <i>// Restore the vccz bit.  Any time a value is written to vcc, the vcc</i></td></tr>
<tr><th id="1507">1507</th><td><i>      // bit is updated, so we can restore the bit by reading the value of</i></td></tr>
<tr><th id="1508">1508</th><td><i>      // vcc and then writing it back to the register.</i></td></tr>
<tr><th id="1509">1509</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#213Block" title='Block' data-ref="213Block" data-ref-filename="213Block">Block</a></span>, <span class='refarg'><a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a></span>, <a class="local col0 ref" href="#220Inst" title='Inst' data-ref="220Inst" data-ref-filename="220Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1510">1510</th><td>              <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>),</td></tr>
<tr><th id="1511">1511</th><td>              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>())</td></tr>
<tr><th id="1512">1512</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>());</td></tr>
<tr><th id="1513">1513</th><td>      <a class="local col6 ref" href="#216VCCZCorrect" title='VCCZCorrect' data-ref="216VCCZCorrect" data-ref-filename="216VCCZCorrect">VCCZCorrect</a> = <b>true</b>;</td></tr>
<tr><th id="1514">1514</th><td>      <a class="local col5 ref" href="#215Modified" title='Modified' data-ref="215Modified" data-ref-filename="215Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1515">1515</th><td>    }</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#218Iter" title='Iter' data-ref="218Iter" data-ref-filename="218Iter">Iter</a>;</td></tr>
<tr><th id="1518">1518</th><td>  }</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>  <b>return</b> <a class="local col5 ref" href="#215Modified" title='Modified' data-ref="215Modified" data-ref-filename="215Modified">Modified</a>;</td></tr>
<tr><th id="1521">1521</th><td>}</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIInsertWaitcnts::runOnMachineFunction' data-type='bool (anonymous namespace)::SIInsertWaitcnts::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="224MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="224MF" data-ref-filename="224MF">MF</dfn>) {</td></tr>
<tr><th id="1524">1524</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a> = &amp;<a class="local col4 ref" href="#224MF" title='MF' data-ref="224MF" data-ref-filename="224MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1525">1525</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1526">1526</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1527">1527</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..MRI">MRI</a> = &amp;<a class="local col4 ref" href="#224MF" title='MF' data-ref="224MF" data-ref-filename="224MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1528">1528</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</a> <a class="ref fn" href="../../../include/llvm/Support/TargetParser.h.html#101" title='llvm::AMDGPU::IsaVersion::operator=' data-ref="_ZN4llvm6AMDGPU10IsaVersionaSEOS1_" data-ref-filename="_ZN4llvm6AMDGPU10IsaVersionaSEOS1_">=</a> <span class="namespace">AMDGPU::</span><a class="ref fn" href="../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="1529">1529</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="225MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="225MFI" data-ref-filename="225MFI">MFI</dfn> = <a class="local col4 ref" href="#224MF" title='MF' data-ref="224MF" data-ref-filename="224MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1530">1530</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::PDT" title='(anonymous namespace)::SIInsertWaitcnts::PDT' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::PDT" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..PDT">PDT</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitZeroWaitcnts">ForceEmitZeroWaitcnts</a> = <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ForceEmitZeroFlag" title='ForceEmitZeroFlag' data-use='m' data-ref="ForceEmitZeroFlag" data-ref-filename="ForceEmitZeroFlag">ForceEmitZeroFlag</a>;</td></tr>
<tr><th id="1533">1533</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="226T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="226T" data-ref-filename="226T">T</dfn> : <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv" data-ref-filename="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>())</td></tr>
<tr><th id="1534">1534</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="local col6 ref" href="#226T" title='T' data-ref="226T" data-ref-filename="226T">T</a>] = <b>false</b>;</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::VmcntMax" title='(anonymous namespace)::(anonymous struct)::VmcntMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::VmcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..VmcntMax">VmcntMax</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getVmcntBitMask' data-ref="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE">getVmcntBitMask</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</a>);</td></tr>
<tr><th id="1537">1537</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::ExpcntMax" title='(anonymous namespace)::(anonymous struct)::ExpcntMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::ExpcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..ExpcntMax">ExpcntMax</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getExpcntBitMask' data-ref="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE">getExpcntBitMask</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</a>);</td></tr>
<tr><th id="1538">1538</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::LgkmcntMax" title='(anonymous namespace)::(anonymous struct)::LgkmcntMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::LgkmcntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..LgkmcntMax">LgkmcntMax</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getLgkmcntBitMask' data-ref="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE">getLgkmcntBitMask</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..IV">IV</a>);</td></tr>
<tr><th id="1539">1539</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits" data-ref-filename="(anonymousnamespace)..HardwareLimits">HardwareLimits</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::VscntMax" title='(anonymous namespace)::(anonymous struct)::VscntMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::VscntMax" data-ref-filename="(anonymousnamespace)..(anonymous)..VscntMax">VscntMax</a> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>() ? <var>63</var> : <var>0</var>;</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="227NumVGPRsMax" title='NumVGPRsMax' data-type='unsigned int' data-ref="227NumVGPRsMax" data-ref-filename="227NumVGPRsMax">NumVGPRsMax</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget22getAddressableNumVGPRsEv" title='llvm::GCNSubtarget::getAddressableNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget22getAddressableNumVGPRsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget22getAddressableNumVGPRsEv">getAddressableNumVGPRs</a>();</td></tr>
<tr><th id="1542">1542</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="228NumSGPRsMax" title='NumSGPRsMax' data-type='unsigned int' data-ref="228NumSGPRsMax" data-ref-filename="228NumSGPRsMax">NumSGPRsMax</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget22getAddressableNumSGPRsEv" title='llvm::GCNSubtarget::getAddressableNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget22getAddressableNumSGPRsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget22getAddressableNumSGPRsEv">getAddressableNumSGPRs</a>();</td></tr>
<tr><th id="1543">1543</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumVGPRsMax &lt;= SQ_MAX_PGM_VGPRS);</td></tr>
<tr><th id="1544">1544</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumSGPRsMax &lt;= SQ_MAX_PGM_SGPRS);</td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td>  <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::VGPR0" title='(anonymous namespace)::(anonymous struct)::VGPR0' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::VGPR0" data-ref-filename="(anonymousnamespace)..(anonymous)..VGPR0">VGPR0</a> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a>);</td></tr>
<tr><th id="1547">1547</th><td>  <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::VGPRL" title='(anonymous namespace)::(anonymous struct)::VGPRL' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::VGPRL" data-ref-filename="(anonymousnamespace)..(anonymous)..VGPRL">VGPRL</a> = <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::VGPR0" title='(anonymous namespace)::(anonymous struct)::VGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VGPR0" data-ref-filename="(anonymousnamespace)..(anonymous)..VGPR0">VGPR0</a> + <a class="local col7 ref" href="#227NumVGPRsMax" title='NumVGPRsMax' data-ref="227NumVGPRsMax" data-ref-filename="227NumVGPRsMax">NumVGPRsMax</a> - <var>1</var>;</td></tr>
<tr><th id="1548">1548</th><td>  <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::SGPR0" title='(anonymous namespace)::(anonymous struct)::SGPR0' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::SGPR0" data-ref-filename="(anonymousnamespace)..(anonymous)..SGPR0">SGPR0</a> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0" title='llvm::AMDGPU::SGPR0' data-ref="llvm::AMDGPU::SGPR0" data-ref-filename="llvm..AMDGPU..SGPR0">SGPR0</a>);</td></tr>
<tr><th id="1549">1549</th><td>  <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::SGPRL" title='(anonymous namespace)::(anonymous struct)::SGPRL' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::SGPRL" data-ref-filename="(anonymousnamespace)..(anonymous)..SGPRL">SGPRL</a> = <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding" data-ref-filename="(anonymousnamespace)..RegisterEncoding">RegisterEncoding</a>.<a class="tu ref field" href="#(anonymousnamespace)::(anonymous)::SGPR0" title='(anonymous namespace)::(anonymous struct)::SGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::SGPR0" data-ref-filename="(anonymousnamespace)..(anonymous)..SGPR0">SGPR0</a> + <a class="local col8 ref" href="#228NumSGPRsMax" title='NumSGPRsMax' data-ref="228NumSGPRsMax" data-ref-filename="228NumSGPRsMax">NumSGPRsMax</a> - <var>1</var>;</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv" data-ref-filename="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1552">1552</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfos">BlockInfos</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector5clearEv" title='llvm::MapVector::clear' data-use='c' data-ref="_ZN4llvm9MapVector5clearEv" data-ref-filename="_ZN4llvm9MapVector5clearEv">clear</a>();</td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td>  <i>// Keep iterating over the blocks in reverse post order, inserting and</i></td></tr>
<tr><th id="1555">1555</th><td><i>  // updating s_waitcnt where needed, until a fix point is reached.</i></td></tr>
<tr><th id="1556">1556</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="229MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="229MBB" data-ref-filename="229MBB">MBB</dfn> : <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal" data-ref-filename="llvm..ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *&gt;<a class="ref fn" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_" data-ref-filename="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="local col4 ref" href="#224MF" title='MF' data-ref="224MF" data-ref-filename="224MF">MF</a>))</td></tr>
<tr><th id="1557">1557</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfos">BlockInfos</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector6insertEOSt4pairIT_T0_E" title='llvm::MapVector::insert' data-use='c' data-ref="_ZN4llvm9MapVector6insertEOSt4pairIT_T0_E" data-ref-filename="_ZN4llvm9MapVector6insertEOSt4pairIT_T0_E">insert</a>(<span class='tu ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-use='c' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col9 ref" href="#229MBB" title='MBB' data-ref="229MBB" data-ref-filename="229MBB">MBB</a>, <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo">BlockInfo</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts9BlockInfoC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::BlockInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts9BlockInfoC1EPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts9BlockInfoC1EPN4llvm17MachineBasicBlockE">(</a><a class="local col9 ref" href="#229MBB" title='MBB' data-ref="229MBB" data-ref-filename="229MBB">MBB</a>)});</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>&gt; <span class='tu ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1Ev" data-ref-filename="_ZNSt10unique_ptrC1Ev"></span><dfn class="local col0 decl" id="230Brackets" title='Brackets' data-type='std::unique_ptr&lt;WaitcntBrackets&gt;' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</dfn>;</td></tr>
<tr><th id="1560">1560</th><td>  <em>bool</em> <dfn class="local col1 decl" id="231Modified" title='Modified' data-type='bool' data-ref="231Modified" data-ref-filename="231Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1561">1561</th><td>  <em>bool</em> <dfn class="local col2 decl" id="232Repeat" title='Repeat' data-type='bool' data-ref="232Repeat" data-ref-filename="232Repeat">Repeat</dfn>;</td></tr>
<tr><th id="1562">1562</th><td>  <b>do</b> {</td></tr>
<tr><th id="1563">1563</th><td>    <a class="local col2 ref" href="#232Repeat" title='Repeat' data-ref="232Repeat" data-ref-filename="232Repeat">Repeat</a> = <b>false</b>;</td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="233BII" title='BII' data-type='__gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt; *, std::vector&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt;, std::allocator&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt; &gt; &gt; &gt;' data-ref="233BII" data-ref-filename="233BII">BII</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfos">BlockInfos</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector5beginEv" title='llvm::MapVector::begin' data-use='c' data-ref="_ZN4llvm9MapVector5beginEv" data-ref-filename="_ZN4llvm9MapVector5beginEv">begin</a>(), <dfn class="local col4 decl" id="234BIE" title='BIE' data-type='__gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt; *, std::vector&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt;, std::allocator&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt; &gt; &gt; &gt;' data-ref="234BIE" data-ref-filename="234BIE">BIE</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfos">BlockInfos</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector3endEv" title='llvm::MapVector::end' data-use='c' data-ref="_ZN4llvm9MapVector3endEv" data-ref-filename="_ZN4llvm9MapVector3endEv">end</a>(); <a class="local col3 ref" href="#233BII" title='BII' data-ref="233BII" data-ref-filename="233BII">BII</a> <span class='tu ref fn' title='__gnu_cxx::operator!=' data-use='c' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col4 ref" href="#234BIE" title='BIE' data-ref="234BIE" data-ref-filename="234BIE">BIE</a>;</td></tr>
<tr><th id="1566">1566</th><td>         <span class='tu ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col3 ref" href="#233BII" title='BII' data-ref="233BII" data-ref-filename="233BII">BII</a>) {</td></tr>
<tr><th id="1567">1567</th><td>      <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo">BlockInfo</a> &amp;<dfn class="local col5 decl" id="235BI" title='BI' data-type='(anonymous namespace)::SIInsertWaitcnts::BlockInfo &amp;' data-ref="235BI" data-ref-filename="235BI">BI</dfn> = <a class="local col3 ref" href="#233BII" title='BII' data-ref="233BII" data-ref-filename="233BII">BII</a><span class='tu ref fn' title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}" data-ref-filename="__gnu_cxx..__normal_iterator..operator-}">-&gt;</span><span class='tu ref field' title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt;::second' data-use='a' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1568">1568</th><td>      <b>if</b> (!<a class="local col5 ref" href="#235BI" title='BI' data-ref="235BI" data-ref-filename="235BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Dirty">Dirty</a>)</td></tr>
<tr><th id="1569">1569</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>      <b>if</b> (<span class='tu ref fn fake' title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv" data-ref-filename="_ZNKSt10unique_ptrcvbEv"></span><a class="local col5 ref" href="#235BI" title='BI' data-ref="235BI" data-ref-filename="235BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Incoming">Incoming</a>) {</td></tr>
<tr><th id="1572">1572</th><td>        <b>if</b> (!<span class='tu ref fn fake' title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv" data-ref-filename="_ZNKSt10unique_ptrcvbEv"></span><a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a>)</td></tr>
<tr><th id="1573">1573</th><td>          <a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a> <span class='tu ref fn' title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</span> <span class="namespace">std::</span><span class='tu ref fn' title='std::make_unique' data-use='c' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>&gt;(<span class='refarg'><span class='tu ref fn' title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="local col5 ref" href="#235BI" title='BI' data-ref="235BI" data-ref-filename="235BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Incoming">Incoming</a></span>);</td></tr>
<tr><th id="1574">1574</th><td>        <b>else</b></td></tr>
<tr><th id="1575">1575</th><td>          <span class='tu ref fn' title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a> <a class="tu ref fn" href="#190" title='(anonymous namespace)::WaitcntBrackets::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBracketsaSERKS0_" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBracketsaSERKS0_">=</a> <span class='tu ref fn' title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="local col5 ref" href="#235BI" title='BI' data-ref="235BI" data-ref-filename="235BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Incoming">Incoming</a>;</td></tr>
<tr><th id="1576">1576</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1577">1577</th><td>        <b>if</b> (!<span class='tu ref fn fake' title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv" data-ref-filename="_ZNKSt10unique_ptrcvbEv"></span><a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a>)</td></tr>
<tr><th id="1578">1578</th><td>          <a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a> <span class='tu ref fn' title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</span> <span class="namespace">std::</span><span class='tu ref fn' title='std::make_unique' data-use='c' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>&gt;(<span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='a' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a></span>);</td></tr>
<tr><th id="1579">1579</th><td>        <b>else</b></td></tr>
<tr><th id="1580">1580</th><td>          <span class='tu ref fn' title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a> <a class="tu ref fn" href="#190" title='(anonymous namespace)::WaitcntBrackets::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBracketsaSEOS0_" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBracketsaSEOS0_">=</a> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBracketsC1EPKN4llvm12GCNSubtargetE" title='(anonymous namespace)::WaitcntBrackets::WaitcntBrackets' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBracketsC1EPKN4llvm12GCNSubtargetE" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBracketsC1EPKN4llvm12GCNSubtargetE">(</a><a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>);</td></tr>
<tr><th id="1581">1581</th><td>      }</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>      <a class="local col1 ref" href="#231Modified" title='Modified' data-ref="231Modified" data-ref-filename="231Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" data-ref-filename="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE">insertWaitcntInBlock</a>(<span class='refarg'><a class="local col4 ref" href="#224MF" title='MF' data-ref="224MF" data-ref-filename="224MF">MF</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#235BI" title='BI' data-ref="235BI" data-ref-filename="235BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..MBB">MBB</a></span>, <span class='refarg'><span class='tu ref fn' title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a></span>);</td></tr>
<tr><th id="1584">1584</th><td>      <a class="local col5 ref" href="#235BI" title='BI' data-ref="235BI" data-ref-filename="235BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Dirty">Dirty</a> = <b>false</b>;</td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td>      <b>if</b> (<a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a><span class='tu ref fn' title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv" title='(anonymous namespace)::WaitcntBrackets::hasPending' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv" data-ref-filename="_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv">hasPending</a>()) {</td></tr>
<tr><th id="1587">1587</th><td>        <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo">BlockInfo</a> *<dfn class="local col6 decl" id="236MoveBracketsToSucc" title='MoveBracketsToSucc' data-type='(anonymous namespace)::SIInsertWaitcnts::BlockInfo *' data-ref="236MoveBracketsToSucc" data-ref-filename="236MoveBracketsToSucc">MoveBracketsToSucc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1588">1588</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="237Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="237Succ" data-ref-filename="237Succ">Succ</dfn> : <a class="local col5 ref" href="#235BI" title='BI' data-ref="235BI" data-ref-filename="235BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="1589">1589</th><td>          <em>auto</em> <dfn class="local col8 decl" id="238SuccBII" title='SuccBII' data-type='__gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt; *, std::vector&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt;, std::allocator&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt; &gt; &gt; &gt;' data-ref="238SuccBII" data-ref-filename="238SuccBII">SuccBII</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfos">BlockInfos</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector4findERKT_" title='llvm::MapVector::find' data-use='c' data-ref="_ZN4llvm9MapVector4findERKT_" data-ref-filename="_ZN4llvm9MapVector4findERKT_">find</a>(<a class="local col7 ref" href="#237Succ" title='Succ' data-ref="237Succ" data-ref-filename="237Succ">Succ</a>);</td></tr>
<tr><th id="1590">1590</th><td>          <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo">BlockInfo</a> &amp;<dfn class="local col9 decl" id="239SuccBI" title='SuccBI' data-type='(anonymous namespace)::SIInsertWaitcnts::BlockInfo &amp;' data-ref="239SuccBI" data-ref-filename="239SuccBI">SuccBI</dfn> = <a class="local col8 ref" href="#238SuccBII" title='SuccBII' data-ref="238SuccBII" data-ref-filename="238SuccBII">SuccBII</a><span class='tu ref fn' title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}" data-ref-filename="__gnu_cxx..__normal_iterator..operator-}">-&gt;</span><span class='tu ref field' title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::SIInsertWaitcnts::BlockInfo&gt;::second' data-use='a' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1591">1591</th><td>          <b>if</b> (!<span class='tu ref fn fake' title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv" data-ref-filename="_ZNKSt10unique_ptrcvbEv"></span><a class="local col9 ref" href="#239SuccBI" title='SuccBI' data-ref="239SuccBI" data-ref-filename="239SuccBI">SuccBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Incoming">Incoming</a>) {</td></tr>
<tr><th id="1592">1592</th><td>            <a class="local col9 ref" href="#239SuccBI" title='SuccBI' data-ref="239SuccBI" data-ref-filename="239SuccBI">SuccBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Dirty">Dirty</a> = <b>true</b>;</td></tr>
<tr><th id="1593">1593</th><td>            <b>if</b> (<a class="local col8 ref" href="#238SuccBII" title='SuccBII' data-ref="238SuccBII" data-ref-filename="238SuccBII">SuccBII</a> <span class='tu ref fn' title='__gnu_cxx::operator&lt;=' data-use='c' data-ref="__gnu_cxx::operator{=" data-ref-filename="__gnu_cxx..operator{=">&lt;=</span> <a class="local col3 ref" href="#233BII" title='BII' data-ref="233BII" data-ref-filename="233BII">BII</a>)</td></tr>
<tr><th id="1594">1594</th><td>              <a class="local col2 ref" href="#232Repeat" title='Repeat' data-ref="232Repeat" data-ref-filename="232Repeat">Repeat</a> = <b>true</b>;</td></tr>
<tr><th id="1595">1595</th><td>            <b>if</b> (!<a class="local col6 ref" href="#236MoveBracketsToSucc" title='MoveBracketsToSucc' data-ref="236MoveBracketsToSucc" data-ref-filename="236MoveBracketsToSucc">MoveBracketsToSucc</a>) {</td></tr>
<tr><th id="1596">1596</th><td>              <a class="local col6 ref" href="#236MoveBracketsToSucc" title='MoveBracketsToSucc' data-ref="236MoveBracketsToSucc" data-ref-filename="236MoveBracketsToSucc">MoveBracketsToSucc</a> = &amp;<a class="local col9 ref" href="#239SuccBI" title='SuccBI' data-ref="239SuccBI" data-ref-filename="239SuccBI">SuccBI</a>;</td></tr>
<tr><th id="1597">1597</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1598">1598</th><td>              <a class="local col9 ref" href="#239SuccBI" title='SuccBI' data-ref="239SuccBI" data-ref-filename="239SuccBI">SuccBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Incoming">Incoming</a> <span class='tu ref fn' title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</span> <span class="namespace">std::</span><span class='tu ref fn' title='std::make_unique' data-use='c' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets" data-ref-filename="(anonymousnamespace)..WaitcntBrackets">WaitcntBrackets</a>&gt;(<span class='refarg'><span class='tu ref fn' title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a></span>);</td></tr>
<tr><th id="1599">1599</th><td>            }</td></tr>
<tr><th id="1600">1600</th><td>          } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#239SuccBI" title='SuccBI' data-ref="239SuccBI" data-ref-filename="239SuccBI">SuccBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Incoming">Incoming</a><span class='tu ref fn' title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="tu ref fn" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" title='(anonymous namespace)::WaitcntBrackets::merge' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" data-ref-filename="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">merge</a>(<span class='tu ref fn' title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a>)) {</td></tr>
<tr><th id="1601">1601</th><td>            <a class="local col9 ref" href="#239SuccBI" title='SuccBI' data-ref="239SuccBI" data-ref-filename="239SuccBI">SuccBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Dirty">Dirty</a> = <b>true</b>;</td></tr>
<tr><th id="1602">1602</th><td>            <b>if</b> (<a class="local col8 ref" href="#238SuccBII" title='SuccBII' data-ref="238SuccBII" data-ref-filename="238SuccBII">SuccBII</a> <span class='tu ref fn' title='__gnu_cxx::operator&lt;=' data-use='c' data-ref="__gnu_cxx::operator{=" data-ref-filename="__gnu_cxx..operator{=">&lt;=</span> <a class="local col3 ref" href="#233BII" title='BII' data-ref="233BII" data-ref-filename="233BII">BII</a>)</td></tr>
<tr><th id="1603">1603</th><td>              <a class="local col2 ref" href="#232Repeat" title='Repeat' data-ref="232Repeat" data-ref-filename="232Repeat">Repeat</a> = <b>true</b>;</td></tr>
<tr><th id="1604">1604</th><td>          }</td></tr>
<tr><th id="1605">1605</th><td>        }</td></tr>
<tr><th id="1606">1606</th><td>        <b>if</b> (<a class="local col6 ref" href="#236MoveBracketsToSucc" title='MoveBracketsToSucc' data-ref="236MoveBracketsToSucc" data-ref-filename="236MoveBracketsToSucc">MoveBracketsToSucc</a>)</td></tr>
<tr><th id="1607">1607</th><td>          <a class="local col6 ref" href="#236MoveBracketsToSucc" title='MoveBracketsToSucc' data-ref="236MoveBracketsToSucc" data-ref-filename="236MoveBracketsToSucc">MoveBracketsToSucc</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..BlockInfo..Incoming">Incoming</a> <span class='tu ref fn' title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</span> <span class="namespace">std::</span><span class='tu ref fn' title='std::move' data-use='c' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col0 ref" href="#230Brackets" title='Brackets' data-ref="230Brackets" data-ref-filename="230Brackets">Brackets</a></span>);</td></tr>
<tr><th id="1608">1608</th><td>      }</td></tr>
<tr><th id="1609">1609</th><td>    }</td></tr>
<tr><th id="1610">1610</th><td>  } <b>while</b> (<a class="local col2 ref" href="#232Repeat" title='Repeat' data-ref="232Repeat" data-ref-filename="232Repeat">Repeat</a>);</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="240EndPgmBlocks" title='EndPgmBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="240EndPgmBlocks" data-ref-filename="240EndPgmBlocks">EndPgmBlocks</dfn>;</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>  <em>bool</em> <dfn class="local col1 decl" id="241HaveScalarStores" title='HaveScalarStores' data-type='bool' data-ref="241HaveScalarStores" data-ref-filename="241HaveScalarStores">HaveScalarStores</dfn> = <b>false</b>;</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col2 decl" id="242BI" title='BI' data-type='MachineFunction::iterator' data-ref="242BI" data-ref-filename="242BI">BI</dfn> = <a class="local col4 ref" href="#224MF" title='MF' data-ref="224MF" data-ref-filename="224MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv" data-ref-filename="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col3 decl" id="243BE" title='BE' data-type='MachineFunction::iterator' data-ref="243BE" data-ref-filename="243BE">BE</dfn> = <a class="local col4 ref" href="#224MF" title='MF' data-ref="224MF" data-ref-filename="224MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col2 ref" href="#242BI" title='BI' data-ref="242BI" data-ref-filename="242BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#243BE" title='BE' data-ref="243BE" data-ref-filename="243BE">BE</a>;</td></tr>
<tr><th id="1617">1617</th><td>       <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#242BI" title='BI' data-ref="242BI" data-ref-filename="242BI">BI</a>) {</td></tr>
<tr><th id="1618">1618</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="244MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="244MBB" data-ref-filename="244MBB">MBB</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#242BI" title='BI' data-ref="242BI" data-ref-filename="242BI">BI</a>;</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="245I" title='I' data-type='MachineBasicBlock::iterator' data-ref="245I" data-ref-filename="245I">I</dfn> = <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB" data-ref-filename="244MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col6 decl" id="246E" title='E' data-type='MachineBasicBlock::iterator' data-ref="246E" data-ref-filename="246E">E</dfn> = <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB" data-ref-filename="244MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col5 ref" href="#245I" title='I' data-ref="245I" data-ref-filename="245I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#246E" title='E' data-ref="246E" data-ref-filename="246E">E</a>;</td></tr>
<tr><th id="1621">1621</th><td>         <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#245I" title='I' data-ref="245I" data-ref-filename="245I">I</a>) {</td></tr>
<tr><th id="1622">1622</th><td>      <b>if</b> (!<a class="local col1 ref" href="#241HaveScalarStores" title='HaveScalarStores' data-ref="241HaveScalarStores" data-ref-filename="241HaveScalarStores">HaveScalarStores</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarStore' data-ref="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE">isScalarStore</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#245I" title='I' data-ref="245I" data-ref-filename="245I">I</a>))</td></tr>
<tr><th id="1623">1623</th><td>        <a class="local col1 ref" href="#241HaveScalarStores" title='HaveScalarStores' data-ref="241HaveScalarStores" data-ref-filename="241HaveScalarStores">HaveScalarStores</a> = <b>true</b>;</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>      <b>if</b> (<a class="local col5 ref" href="#245I" title='I' data-ref="245I" data-ref-filename="245I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ENDPGM" title='llvm::AMDGPU::S_ENDPGM' data-ref="llvm::AMDGPU::S_ENDPGM" data-ref-filename="llvm..AMDGPU..S_ENDPGM">S_ENDPGM</a> ||</td></tr>
<tr><th id="1626">1626</th><td>          <a class="local col5 ref" href="#245I" title='I' data-ref="245I" data-ref-filename="245I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_RETURN_TO_EPILOG" title='llvm::AMDGPU::SI_RETURN_TO_EPILOG' data-ref="llvm::AMDGPU::SI_RETURN_TO_EPILOG" data-ref-filename="llvm..AMDGPU..SI_RETURN_TO_EPILOG">SI_RETURN_TO_EPILOG</a>)</td></tr>
<tr><th id="1627">1627</th><td>        <a class="local col0 ref" href="#240EndPgmBlocks" title='EndPgmBlocks' data-ref="240EndPgmBlocks" data-ref-filename="240EndPgmBlocks">EndPgmBlocks</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB" data-ref-filename="244MBB">MBB</a>);</td></tr>
<tr><th id="1628">1628</th><td>    }</td></tr>
<tr><th id="1629">1629</th><td>  }</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td>  <b>if</b> (<a class="local col1 ref" href="#241HaveScalarStores" title='HaveScalarStores' data-ref="241HaveScalarStores" data-ref-filename="241HaveScalarStores">HaveScalarStores</a>) {</td></tr>
<tr><th id="1632">1632</th><td>    <i>// If scalar writes are used, the cache must be flushed or else the next</i></td></tr>
<tr><th id="1633">1633</th><td><i>    // wave to reuse the same scratch memory can be clobbered.</i></td></tr>
<tr><th id="1634">1634</th><td><i>    //</i></td></tr>
<tr><th id="1635">1635</th><td><i>    // Insert s_dcache_wb at wave termination points if there were any scalar</i></td></tr>
<tr><th id="1636">1636</th><td><i>    // stores, and only if the cache hasn't already been flushed. This could be</i></td></tr>
<tr><th id="1637">1637</th><td><i>    // improved by looking across blocks for flushes in postdominating blocks</i></td></tr>
<tr><th id="1638">1638</th><td><i>    // from the stores but an explicitly requested flush is probably very rare.</i></td></tr>
<tr><th id="1639">1639</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="247MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="247MBB" data-ref-filename="247MBB">MBB</dfn> : <a class="local col0 ref" href="#240EndPgmBlocks" title='EndPgmBlocks' data-ref="240EndPgmBlocks" data-ref-filename="240EndPgmBlocks">EndPgmBlocks</a>) {</td></tr>
<tr><th id="1640">1640</th><td>      <em>bool</em> <dfn class="local col8 decl" id="248SeenDCacheWB" title='SeenDCacheWB' data-type='bool' data-ref="248SeenDCacheWB" data-ref-filename="248SeenDCacheWB">SeenDCacheWB</dfn> = <b>false</b>;</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="249I" title='I' data-type='MachineBasicBlock::iterator' data-ref="249I" data-ref-filename="249I">I</dfn> = <a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB" data-ref-filename="247MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="250E" title='E' data-type='MachineBasicBlock::iterator' data-ref="250E" data-ref-filename="250E">E</dfn> = <a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB" data-ref-filename="247MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col9 ref" href="#249I" title='I' data-ref="249I" data-ref-filename="249I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#250E" title='E' data-ref="250E" data-ref-filename="250E">E</a>;</td></tr>
<tr><th id="1643">1643</th><td>           <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#249I" title='I' data-ref="249I" data-ref-filename="249I">I</a>) {</td></tr>
<tr><th id="1644">1644</th><td>        <b>if</b> (<a class="local col9 ref" href="#249I" title='I' data-ref="249I" data-ref-filename="249I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_DCACHE_WB" title='llvm::AMDGPU::S_DCACHE_WB' data-ref="llvm::AMDGPU::S_DCACHE_WB" data-ref-filename="llvm..AMDGPU..S_DCACHE_WB">S_DCACHE_WB</a>)</td></tr>
<tr><th id="1645">1645</th><td>          <a class="local col8 ref" href="#248SeenDCacheWB" title='SeenDCacheWB' data-ref="248SeenDCacheWB" data-ref-filename="248SeenDCacheWB">SeenDCacheWB</a> = <b>true</b>;</td></tr>
<tr><th id="1646">1646</th><td>        <b>else</b> <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarStore' data-ref="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE">isScalarStore</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#249I" title='I' data-ref="249I" data-ref-filename="249I">I</a>))</td></tr>
<tr><th id="1647">1647</th><td>          <a class="local col8 ref" href="#248SeenDCacheWB" title='SeenDCacheWB' data-ref="248SeenDCacheWB" data-ref-filename="248SeenDCacheWB">SeenDCacheWB</a> = <b>false</b>;</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td>        <i>// FIXME: It would be better to insert this before a waitcnt if any.</i></td></tr>
<tr><th id="1650">1650</th><td>        <b>if</b> ((<a class="local col9 ref" href="#249I" title='I' data-ref="249I" data-ref-filename="249I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ENDPGM" title='llvm::AMDGPU::S_ENDPGM' data-ref="llvm::AMDGPU::S_ENDPGM" data-ref-filename="llvm..AMDGPU..S_ENDPGM">S_ENDPGM</a> ||</td></tr>
<tr><th id="1651">1651</th><td>             <a class="local col9 ref" href="#249I" title='I' data-ref="249I" data-ref-filename="249I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_RETURN_TO_EPILOG" title='llvm::AMDGPU::SI_RETURN_TO_EPILOG' data-ref="llvm::AMDGPU::SI_RETURN_TO_EPILOG" data-ref-filename="llvm..AMDGPU..SI_RETURN_TO_EPILOG">SI_RETURN_TO_EPILOG</a>) &amp;&amp;</td></tr>
<tr><th id="1652">1652</th><td>            !<a class="local col8 ref" href="#248SeenDCacheWB" title='SeenDCacheWB' data-ref="248SeenDCacheWB" data-ref-filename="248SeenDCacheWB">SeenDCacheWB</a>) {</td></tr>
<tr><th id="1653">1653</th><td>          <a class="local col1 ref" href="#231Modified" title='Modified' data-ref="231Modified" data-ref-filename="231Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1654">1654</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB" data-ref-filename="247MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#249I" title='I' data-ref="249I" data-ref-filename="249I">I</a>, <a class="local col9 ref" href="#249I" title='I' data-ref="249I" data-ref-filename="249I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_DCACHE_WB" title='llvm::AMDGPU::S_DCACHE_WB' data-ref="llvm::AMDGPU::S_DCACHE_WB" data-ref-filename="llvm..AMDGPU..S_DCACHE_WB">S_DCACHE_WB</a>));</td></tr>
<tr><th id="1655">1655</th><td>        }</td></tr>
<tr><th id="1656">1656</th><td>      }</td></tr>
<tr><th id="1657">1657</th><td>    }</td></tr>
<tr><th id="1658">1658</th><td>  }</td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td>  <b>if</b> (!<a class="local col5 ref" href="#225MFI" title='MFI' data-ref="225MFI" data-ref-filename="225MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="1661">1661</th><td>    <i>// Wait for any outstanding memory operations that the input registers may</i></td></tr>
<tr><th id="1662">1662</th><td><i>    // depend on. We can't track them and it's better to the wait after the</i></td></tr>
<tr><th id="1663">1663</th><td><i>    // costly call sequence.</i></td></tr>
<tr><th id="1664">1664</th><td><i></i></td></tr>
<tr><th id="1665">1665</th><td><i>    // TODO: Could insert earlier and schedule more liberally with operations</i></td></tr>
<tr><th id="1666">1666</th><td><i>    // that only use caller preserved registers.</i></td></tr>
<tr><th id="1667">1667</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="251EntryBB" title='EntryBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="251EntryBB" data-ref-filename="251EntryBB">EntryBB</dfn> = <a class="local col4 ref" href="#224MF" title='MF' data-ref="224MF" data-ref-filename="224MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv" data-ref-filename="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="1668">1668</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="252I" title='I' data-type='MachineBasicBlock::iterator' data-ref="252I" data-ref-filename="252I">I</dfn> = <a class="local col1 ref" href="#251EntryBB" title='EntryBB' data-ref="251EntryBB" data-ref-filename="251EntryBB">EntryBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1669">1669</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="253E" title='E' data-type='MachineBasicBlock::iterator' data-ref="253E" data-ref-filename="253E">E</dfn> = <a class="local col1 ref" href="#251EntryBB" title='EntryBB' data-ref="251EntryBB" data-ref-filename="251EntryBB">EntryBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1670">1670</th><td>         <a class="local col2 ref" href="#252I" title='I' data-ref="252I" data-ref-filename="252I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#253E" title='E' data-ref="253E" data-ref-filename="253E">E</a> &amp;&amp; (<a class="local col2 ref" href="#252I" title='I' data-ref="252I" data-ref-filename="252I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col2 ref" href="#252I" title='I' data-ref="252I" data-ref-filename="252I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>()); <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#252I" title='I' data-ref="252I" data-ref-filename="252I">I</a>)</td></tr>
<tr><th id="1671">1671</th><td>      ;</td></tr>
<tr><th id="1672">1672</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#251EntryBB" title='EntryBB' data-ref="251EntryBB" data-ref-filename="251EntryBB">EntryBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#252I" title='I' data-ref="252I" data-ref-filename="252I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT" title='llvm::AMDGPU::S_WAITCNT' data-ref="llvm::AMDGPU::S_WAITCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT">S_WAITCNT</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1673">1673</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv" data-ref-filename="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>())</td></tr>
<tr><th id="1674">1674</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#251EntryBB" title='EntryBB' data-ref="251EntryBB" data-ref-filename="251EntryBB">EntryBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#252I" title='I' data-ref="252I" data-ref-filename="252I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII" data-ref-filename="(anonymousnamespace)..SIInsertWaitcnts..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT_VSCNT" title='llvm::AMDGPU::S_WAITCNT_VSCNT' data-ref="llvm::AMDGPU::S_WAITCNT_VSCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT_VSCNT">S_WAITCNT_VSCNT</a>))</td></tr>
<tr><th id="1675">1675</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_NULL" title='llvm::AMDGPU::SGPR_NULL' data-ref="llvm::AMDGPU::SGPR_NULL" data-ref-filename="llvm..AMDGPU..SGPR_NULL">SGPR_NULL</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="1676">1676</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1677">1677</th><td></td></tr>
<tr><th id="1678">1678</th><td>    <a class="local col1 ref" href="#231Modified" title='Modified' data-ref="231Modified" data-ref-filename="231Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1679">1679</th><td>  }</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <b>return</b> <a class="local col1 ref" href="#231Modified" title='Modified' data-ref="231Modified" data-ref-filename="231Modified">Modified</a>;</td></tr>
<tr><th id="1682">1682</th><td>}</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>