// Seed: 3252565261
module module_0 (
    output tri   id_0
    , id_6,
    input  uwire id_1,
    output tri   id_2,
    input  tri0  id_3,
    output tri1  id_4
);
  tri0 id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri0 id_4
);
  assign id_4 = 1;
  uwire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_0(
      id_4, id_0, id_4, id_2, id_4
  );
  assign id_7 = 1;
  wire id_14;
  tri0 id_15;
  wire id_16;
  supply0 id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  assign #1 id_20 = 1;
  assign id_15 = 1;
  wire id_26;
endmodule
