Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr 17 11:13:47 2024
| Host         : jonathan-laptop-framework running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file oxygen_default-chan.utilization/utilization-full.rpt -hierarchical
| Design       : system_top
| Device       : xczu4cg-sfvc784-1-e
| Speed File   : -1
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                                     Instance                                                    |                                          Module                                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| system_top                                                                                                      |                                                                                   (top) |      25707 |      21976 |    1422 | 2309 | 39396 |     12 |     74 |    1 |        115 |
|   (system_top)                                                                                                  |                                                                                   (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|   i_system_wrapper                                                                                              |                                                                          system_wrapper |      25707 |      21976 |    1422 | 2309 | 39396 |     12 |     74 |    1 |        115 |
|     system_i                                                                                                    |                                                                                  system |      25707 |      21976 |    1422 | 2309 | 39396 |     12 |     74 |    1 |        115 |
|       (system_i)                                                                                                |                                                                                  system |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       adc_clk_reset                                                                                             |                                                                  system_adc_clk_reset_0 |         13 |         12 |       0 |    1 |    33 |      0 |      0 |    0 |          0 |
|         U0                                                                                                      |                                                   system_adc_clk_reset_0_proc_sys_reset |         13 |         12 |       0 |    1 |    33 |      0 |      0 |    0 |          0 |
|           (U0)                                                                                                  |                                                   system_adc_clk_reset_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           EXT_LPF                                                                                               |                                                              system_adc_clk_reset_0_lpf |          4 |          3 |       0 |    1 |    17 |      0 |      0 |    0 |          0 |
|             (EXT_LPF)                                                                                           |                                                              system_adc_clk_reset_0_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                           |                                                         system_adc_clk_reset_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                           |                                                       system_adc_clk_reset_0_cdc_sync_0 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           SEQ                                                                                                   |                                                     system_adc_clk_reset_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             (SEQ)                                                                                               |                                                     system_adc_clk_reset_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             SEQ_COUNTER                                                                                         |                                                          system_adc_clk_reset_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|       axi_ad9361                                                                                                |                                                                     system_axi_ad9361_0 |       8092 |       7674 |       0 |  418 | 14504 |      0 |      0 |    0 |         28 |
|         inst                                                                                                    |                                                          system_axi_ad9361_0_axi_ad9361 |       8092 |       7674 |       0 |  418 | 14504 |      0 |      0 |    0 |         28 |
|           (inst)                                                                                                |                                                          system_axi_ad9361_0_axi_ad9361 |          0 |          0 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|           i_dev_if                                                                                              |                                                  system_axi_ad9361_0_axi_ad9361_lvds_if |         37 |         37 |       0 |    0 |   209 |      0 |      0 |    0 |          0 |
|             (i_dev_if)                                                                                          |                                                  system_axi_ad9361_0_axi_ad9361_lvds_if |         34 |         34 |       0 |    0 |   209 |      0 |      0 |    0 |          0 |
|             g_rx_data[0].i_rx_data                                                                              |                                                          system_axi_ad9361_0_ad_data_in |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[1].i_rx_data                                                                              |                                                      system_axi_ad9361_0_ad_data_in_181 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[2].i_rx_data                                                                              |                                                      system_axi_ad9361_0_ad_data_in_182 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[3].i_rx_data                                                                              |                                                      system_axi_ad9361_0_ad_data_in_183 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[4].i_rx_data                                                                              |                                                      system_axi_ad9361_0_ad_data_in_184 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[5].i_rx_data                                                                              |                                                      system_axi_ad9361_0_ad_data_in_185 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[0].i_tx_data                                                                              |                                                         system_axi_ad9361_0_ad_data_out |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[1].i_tx_data                                                                              |                                                     system_axi_ad9361_0_ad_data_out_186 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[2].i_tx_data                                                                              |                                                     system_axi_ad9361_0_ad_data_out_187 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[3].i_tx_data                                                                              |                                                     system_axi_ad9361_0_ad_data_out_188 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[4].i_tx_data                                                                              |                                                     system_axi_ad9361_0_ad_data_out_189 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[5].i_tx_data                                                                              |                                                     system_axi_ad9361_0_ad_data_out_190 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_clk                                                                                               |                                                         system_axi_ad9361_0_ad_data_clk |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_enable                                                                                            |                                         system_axi_ad9361_0_ad_data_out__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_rx_frame                                                                                          |                                          system_axi_ad9361_0_ad_data_in__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_tx_clk                                                                                            |                                                     system_axi_ad9361_0_ad_data_out_191 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_tx_frame                                                                                          |                                                     system_axi_ad9361_0_ad_data_out_192 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_txnrx                                                                                             |                                     system_axi_ad9361_0_ad_data_out__parameterized0_193 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           i_rx                                                                                                  |                                                       system_axi_ad9361_0_axi_ad9361_rx |       1251 |       1218 |       0 |   33 |  3528 |      0 |      0 |    0 |         12 |
|             (i_rx)                                                                                              |                                                       system_axi_ad9361_0_axi_ad9361_rx |         70 |         70 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|             i_delay_cntrl                                                                                       |                                                      system_axi_ad9361_0_up_delay_cntrl |         11 |         11 |       0 |    0 |    60 |      0 |      0 |    0 |          0 |
|               (i_delay_cntrl)                                                                                   |                                                      system_axi_ad9361_0_up_delay_cntrl |         11 |         11 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|               i_delay_rst_reg                                                                                   |                                                   system_axi_ad9361_0_ad_rst__xdcDup__1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             i_rx_channel_0                                                                                      |                                               system_axi_ad9361_0_axi_ad9361_rx_channel |        276 |        267 |       0 |    9 |   785 |      0 |      0 |    0 |          3 |
|               i_ad_datafmt                                                                                      |                                                      system_axi_ad9361_0_ad_datafmt_173 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               i_ad_dcfilter                                                                                     |                                                     system_axi_ad9361_0_ad_dcfilter_174 |         40 |         40 |       0 |    0 |   176 |      0 |      0 |    0 |          1 |
|               i_ad_iqcor                                                                                        |                                                        system_axi_ad9361_0_ad_iqcor_175 |         47 |         38 |       0 |    9 |    80 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                                    |                                                        system_axi_ad9361_0_ad_iqcor_175 |         39 |         38 |       0 |    1 |    80 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                               |                                          system_axi_ad9361_0_ad_mul__parameterized0_177 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_i)                                                                           |                                          system_axi_ad9361_0_ad_mul__parameterized0_177 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_180 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                               |                                                          system_axi_ad9361_0_ad_mul_178 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_179 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_rx_pnmon                                                                                        |                                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon |         66 |         66 |       0 |    0 |   169 |      0 |      0 |    0 |          0 |
|                 (i_rx_pnmon)                                                                                    |                                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon |          2 |          2 |       0 |    0 |   160 |      0 |      0 |    0 |          0 |
|                 i_pnmon                                                                                         |                                                        system_axi_ad9361_0_ad_pnmon_176 |         64 |         64 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_up_adc_channel                                                                                  |                                                      system_axi_ad9361_0_up_adc_channel |        123 |        123 |       0 |    0 |   347 |      0 |      0 |    0 |          0 |
|                 (i_up_adc_channel)                                                                              |                                                      system_axi_ad9361_0_up_adc_channel |         42 |         42 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__1 |         71 |         71 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|                 i_xfer_status                                                                                   |                           system_axi_ad9361_0_up_xfer_status__parameterized0__xdcDup__1 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|             i_rx_channel_1                                                                                      |                               system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized0 |        269 |        261 |       0 |    8 |   753 |      0 |      0 |    0 |          3 |
|               i_ad_datafmt                                                                                      |                                                      system_axi_ad9361_0_ad_datafmt_165 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               i_ad_dcfilter                                                                                     |                                                     system_axi_ad9361_0_ad_dcfilter_166 |         40 |         40 |       0 |    0 |   176 |      0 |      0 |    0 |          1 |
|               i_ad_iqcor                                                                                        |                                        system_axi_ad9361_0_ad_iqcor__parameterized0_167 |         46 |         38 |       0 |    8 |    80 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                                    |                                        system_axi_ad9361_0_ad_iqcor__parameterized0_167 |         38 |         38 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                               |                                          system_axi_ad9361_0_ad_mul__parameterized0_169 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_172 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                               |                                                          system_axi_ad9361_0_ad_mul_170 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_q)                                                                           |                                                          system_axi_ad9361_0_ad_mul_170 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_171 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_rx_pnmon                                                                                        |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized0 |         64 |         64 |       0 |    0 |   137 |      0 |      0 |    0 |          0 |
|                 (i_rx_pnmon)                                                                                    |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized0 |          2 |          2 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                 i_pnmon                                                                                         |                                                        system_axi_ad9361_0_ad_pnmon_168 |         62 |         62 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_up_adc_channel                                                                                  |                                      system_axi_ad9361_0_up_adc_channel__parameterized0 |        119 |        119 |       0 |    0 |   347 |      0 |      0 |    0 |          0 |
|                 (i_up_adc_channel)                                                                              |                                      system_axi_ad9361_0_up_adc_channel__parameterized0 |         40 |         40 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__2 |         71 |         71 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|                 i_xfer_status                                                                                   |                           system_axi_ad9361_0_up_xfer_status__parameterized0__xdcDup__2 |          8 |          8 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|             i_rx_channel_2                                                                                      |                               system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized1 |        274 |        266 |       0 |    8 |   784 |      0 |      0 |    0 |          3 |
|               i_ad_datafmt                                                                                      |                                                      system_axi_ad9361_0_ad_datafmt_157 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               i_ad_dcfilter                                                                                     |                                                     system_axi_ad9361_0_ad_dcfilter_158 |         43 |         43 |       0 |    0 |   176 |      0 |      0 |    0 |          1 |
|               i_ad_iqcor                                                                                        |                                                        system_axi_ad9361_0_ad_iqcor_159 |         46 |         38 |       0 |    8 |    80 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                                    |                                                        system_axi_ad9361_0_ad_iqcor_159 |         38 |         38 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                               |                                          system_axi_ad9361_0_ad_mul__parameterized0_161 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_i)                                                                           |                                          system_axi_ad9361_0_ad_mul__parameterized0_161 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_164 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                               |                                                          system_axi_ad9361_0_ad_mul_162 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_163 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_rx_pnmon                                                                                        |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized1 |         64 |         64 |       0 |    0 |   168 |      0 |      0 |    0 |          0 |
|                 (i_rx_pnmon)                                                                                    |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized1 |          2 |          2 |       0 |    0 |   159 |      0 |      0 |    0 |          0 |
|                 i_pnmon                                                                                         |                                                        system_axi_ad9361_0_ad_pnmon_160 |         62 |         62 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_up_adc_channel                                                                                  |                                      system_axi_ad9361_0_up_adc_channel__parameterized1 |        121 |        121 |       0 |    0 |   347 |      0 |      0 |    0 |          0 |
|                 (i_up_adc_channel)                                                                              |                                      system_axi_ad9361_0_up_adc_channel__parameterized1 |         40 |         40 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__3 |         71 |         71 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|                 i_xfer_status                                                                                   |                           system_axi_ad9361_0_up_xfer_status__parameterized0__xdcDup__3 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|             i_rx_channel_3                                                                                      |                               system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized2 |        278 |        270 |       0 |    8 |   752 |      0 |      0 |    0 |          3 |
|               i_ad_datafmt                                                                                      |                                                          system_axi_ad9361_0_ad_datafmt |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               i_ad_dcfilter                                                                                     |                                                         system_axi_ad9361_0_ad_dcfilter |         40 |         40 |       0 |    0 |   176 |      0 |      0 |    0 |          1 |
|               i_ad_iqcor                                                                                        |                                        system_axi_ad9361_0_ad_iqcor__parameterized0_152 |         46 |         38 |       0 |    8 |    80 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                                    |                                        system_axi_ad9361_0_ad_iqcor__parameterized0_152 |         38 |         38 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                               |                                          system_axi_ad9361_0_ad_mul__parameterized0_153 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_156 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                               |                                                          system_axi_ad9361_0_ad_mul_154 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_q)                                                                           |                                                          system_axi_ad9361_0_ad_mul_154 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_155 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_rx_pnmon                                                                                        |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized2 |         71 |         71 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|                 (i_rx_pnmon)                                                                                    |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized2 |          2 |          2 |       0 |    0 |   127 |      0 |      0 |    0 |          0 |
|                 i_pnmon                                                                                         |                                                            system_axi_ad9361_0_ad_pnmon |         69 |         69 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_up_adc_channel                                                                                  |                                      system_axi_ad9361_0_up_adc_channel__parameterized2 |        121 |        121 |       0 |    0 |   347 |      0 |      0 |    0 |          0 |
|                 (i_up_adc_channel)                                                                              |                                      system_axi_ad9361_0_up_adc_channel__parameterized2 |         40 |         40 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                                    |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized1 |         71 |         71 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|                 i_xfer_status                                                                                   |                                      system_axi_ad9361_0_up_xfer_status__parameterized0 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|             i_up_adc_common                                                                                     |                                                       system_axi_ad9361_0_up_adc_common |         78 |         78 |       0 |    0 |   358 |      0 |      0 |    0 |          0 |
|               (i_up_adc_common)                                                                                 |                                                       system_axi_ad9361_0_up_adc_common |         20 |         20 |       0 |    0 |   225 |      0 |      0 |    0 |          0 |
|               i_clock_mon                                                                                       |                                             system_axi_ad9361_0_up_clock_mon__xdcDup__1 |         40 |         40 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|               i_core_rst_reg                                                                                    |                                                   system_axi_ad9361_0_ad_rst__xdcDup__2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_xfer_cntrl                                                                                      |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized2 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|               i_xfer_status                                                                                     |                                      system_axi_ad9361_0_up_xfer_status__parameterized1 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           i_tdd                                                                                                 |                                                      system_axi_ad9361_0_axi_ad9361_tdd |        835 |        515 |       0 |  320 |  2594 |      0 |      0 |    0 |          0 |
|             (i_tdd)                                                                                             |                                                      system_axi_ad9361_0_axi_ad9361_tdd |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             i_tdd_control                                                                                       |                                                      system_axi_ad9361_0_ad_tdd_control |        595 |        275 |       0 |  320 |   546 |      0 |      0 |    0 |          0 |
|               (i_tdd_control)                                                                                   |                                                      system_axi_ad9361_0_ad_tdd_control |         95 |         95 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|               i_rx_off_1_comp                                                                                   |                                                           system_axi_ad9361_0_ad_addsub |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_rx_off_2_comp                                                                                   |                                                       system_axi_ad9361_0_ad_addsub_133 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_rx_on_1_comp                                                                                    |                                                       system_axi_ad9361_0_ad_addsub_134 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_rx_on_2_comp                                                                                    |                                                       system_axi_ad9361_0_ad_addsub_135 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_dp_off_1_comp                                                                                |                                                       system_axi_ad9361_0_ad_addsub_136 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_dp_off_2_comp                                                                                |                                                       system_axi_ad9361_0_ad_addsub_137 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_dp_on_1_comp                                                                                 |                                                       system_axi_ad9361_0_ad_addsub_138 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_dp_on_2_comp                                                                                 |                                                       system_axi_ad9361_0_ad_addsub_139 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_off_1_comp                                                                                   |                                                       system_axi_ad9361_0_ad_addsub_140 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_off_2_comp                                                                                   |                                                       system_axi_ad9361_0_ad_addsub_141 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_on_1_comp                                                                                    |                                                       system_axi_ad9361_0_ad_addsub_142 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_on_2_comp                                                                                    |                                                       system_axi_ad9361_0_ad_addsub_143 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_rx_off_1_comp                                                                               |                                                       system_axi_ad9361_0_ad_addsub_144 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_rx_off_2_comp                                                                               |                                                       system_axi_ad9361_0_ad_addsub_145 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_rx_on_1_comp                                                                                |                                                       system_axi_ad9361_0_ad_addsub_146 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_rx_on_2_comp                                                                                |                                                       system_axi_ad9361_0_ad_addsub_147 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_tx_off_1_comp                                                                               |                                                       system_axi_ad9361_0_ad_addsub_148 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_tx_off_2_comp                                                                               |                                                       system_axi_ad9361_0_ad_addsub_149 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_tx_on_1_comp                                                                                |                                                       system_axi_ad9361_0_ad_addsub_150 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_tx_on_2_comp                                                                                |                                                       system_axi_ad9361_0_ad_addsub_151 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|             i_up_tdd_cntrl                                                                                      |                                                        system_axi_ad9361_0_up_tdd_cntrl |        239 |        239 |       0 |    0 |  2045 |      0 |      0 |    0 |          0 |
|               (i_up_tdd_cntrl)                                                                                  |                                                        system_axi_ad9361_0_up_tdd_cntrl |        170 |        170 |       0 |    0 |   705 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_control                                                                                |                                                       system_axi_ad9361_0_up_xfer_cntrl |         39 |         39 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_counter_values_rx_1                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized0__xdcDup__1 |          3 |          3 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_counter_values_rx_2                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized0__xdcDup__2 |          3 |          3 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_counter_values_tx_1                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized0__xdcDup__3 |          4 |          4 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_counter_values_tx_2                                                                    |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized0 |         13 |         13 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_status                                                                                 |                                                      system_axi_ad9361_0_up_xfer_status |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           i_tdd_if                                                                                              |                                                   system_axi_ad9361_0_axi_ad9361_tdd_if |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           i_tx                                                                                                  |                                                       system_axi_ad9361_0_axi_ad9361_tx |       4993 |       4928 |       0 |   65 |  7906 |      0 |      0 |    0 |         16 |
|             (i_tx)                                                                                              |                                                       system_axi_ad9361_0_axi_ad9361_tx |         14 |         14 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|             i_tx_channel_0                                                                                      |                                               system_axi_ad9361_0_axi_ad9361_tx_channel |       1246 |       1230 |       0 |   16 |  1875 |      0 |      0 |    0 |          4 |
|               (i_tx_channel_0)                                                                                  |                                               system_axi_ad9361_0_axi_ad9361_tx_channel |         21 |         21 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|               i_ad_iqcor                                                                                        |                                                         system_axi_ad9361_0_ad_iqcor_94 |         44 |         36 |       0 |    8 |    68 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                                    |                                                         system_axi_ad9361_0_ad_iqcor_94 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                               |                                          system_axi_ad9361_0_ad_mul__parameterized0_129 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_i)                                                                           |                                          system_axi_ad9361_0_ad_mul__parameterized0_129 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_132 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                               |                                                          system_axi_ad9361_0_ad_mul_130 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                                  |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_131 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_dds                                                                                             |                                                           system_axi_ad9361_0_ad_dds_95 |       1016 |       1008 |       0 |    8 |  1134 |      0 |      0 |    0 |          2 |
|                 (i_dds)                                                                                         |                                                           system_axi_ad9361_0_ad_dds_95 |        117 |        117 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|                 dds_phase[1].i_dds_2                                                                            |                                                         system_axi_ad9361_0_ad_dds_2_96 |        921 |        913 |       0 |    8 |  1032 |      0 |      0 |    0 |          2 |
|                   (dds_phase[1].i_dds_2)                                                                        |                                                         system_axi_ad9361_0_ad_dds_2_96 |         30 |         22 |       0 |    8 |    60 |      0 |      0 |    0 |          0 |
|                   i_dds_1_0                                                                                     |                                                         system_axi_ad9361_0_ad_dds_1_97 |        446 |        446 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_0)                                                                                 |                                                         system_axi_ad9361_0_ad_dds_1_97 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                                 |                                          system_axi_ad9361_0_ad_mul__parameterized1_114 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                              |                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_128 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                                  |                                              system_axi_ad9361_0_ad_dds_sine_cordic_115 |        446 |        446 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                              |                                              system_axi_ad9361_0_ad_dds_sine_cordic_115 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                          |                                              system_axi_ad9361_0_ad_dds_cordic_pipe_116 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                         |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_117 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                         |                             system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_118 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_119 |         40 |         40 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_120 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_121 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_122 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_123 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_124 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_125 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_126 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_127 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                   i_dds_1_1                                                                                     |                                                         system_axi_ad9361_0_ad_dds_1_98 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_1)                                                                                 |                                                         system_axi_ad9361_0_ad_dds_1_98 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                                 |                                           system_axi_ad9361_0_ad_mul__parameterized1_99 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                              |                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_113 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                                  |                                              system_axi_ad9361_0_ad_dds_sine_cordic_100 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                              |                                              system_axi_ad9361_0_ad_dds_sine_cordic_100 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                          |                                              system_axi_ad9361_0_ad_dds_cordic_pipe_101 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                         |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_102 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                         |                             system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_103 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_104 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_105 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_106 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_107 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_108 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_109 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_110 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_111 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                          |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_112 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               i_up_dac_channel                                                                                  |                                                      system_axi_ad9361_0_up_dac_channel |        165 |        165 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|                 (i_up_dac_channel)                                                                              |                                                      system_axi_ad9361_0_up_dac_channel |        123 |        123 |       0 |    0 |   271 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized3__xdcDup__1 |         42 |         42 |       0 |    0 |   328 |      0 |      0 |    0 |          0 |
|             i_tx_channel_1                                                                                      |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized0 |       1210 |       1194 |       0 |   16 |  1875 |      0 |      0 |    0 |          4 |
|               (i_tx_channel_1)                                                                                  |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized0 |         22 |         22 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|               i_ad_iqcor                                                                                        |                                         system_axi_ad9361_0_ad_iqcor__parameterized0_55 |         44 |         36 |       0 |    8 |    68 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                                    |                                         system_axi_ad9361_0_ad_iqcor__parameterized0_55 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                               |                                           system_axi_ad9361_0_ad_mul__parameterized0_90 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                                  |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_93 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                               |                                                           system_axi_ad9361_0_ad_mul_91 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_q)                                                                           |                                                           system_axi_ad9361_0_ad_mul_91 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                                  |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_92 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_dds                                                                                             |                                                           system_axi_ad9361_0_ad_dds_56 |       1012 |       1004 |       0 |    8 |  1134 |      0 |      0 |    0 |          2 |
|                 (i_dds)                                                                                         |                                                           system_axi_ad9361_0_ad_dds_56 |        114 |        114 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|                 dds_phase[1].i_dds_2                                                                            |                                                         system_axi_ad9361_0_ad_dds_2_57 |        920 |        912 |       0 |    8 |  1032 |      0 |      0 |    0 |          2 |
|                   (dds_phase[1].i_dds_2)                                                                        |                                                         system_axi_ad9361_0_ad_dds_2_57 |         30 |         22 |       0 |    8 |    60 |      0 |      0 |    0 |          0 |
|                   i_dds_1_0                                                                                     |                                                         system_axi_ad9361_0_ad_dds_1_58 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_0)                                                                                 |                                                         system_axi_ad9361_0_ad_dds_1_58 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                                 |                                           system_axi_ad9361_0_ad_mul__parameterized1_75 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                              |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_89 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                                  |                                               system_axi_ad9361_0_ad_dds_sine_cordic_76 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                              |                                               system_axi_ad9361_0_ad_dds_sine_cordic_76 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                          |                                               system_axi_ad9361_0_ad_dds_cordic_pipe_77 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                         |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_78 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                         |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_79 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_80 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_81 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_82 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_83 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_84 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_85 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_86 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_87 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_88 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                   i_dds_1_1                                                                                     |                                                         system_axi_ad9361_0_ad_dds_1_59 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_1)                                                                                 |                                                         system_axi_ad9361_0_ad_dds_1_59 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                                 |                                           system_axi_ad9361_0_ad_mul__parameterized1_60 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                              |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                                  |                                               system_axi_ad9361_0_ad_dds_sine_cordic_61 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                              |                                               system_axi_ad9361_0_ad_dds_sine_cordic_61 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                          |                                               system_axi_ad9361_0_ad_dds_cordic_pipe_62 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                         |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_63 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                         |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_64 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_65 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_66 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_67 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_68 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_69 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_70 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_71 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_72 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_73 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               i_up_dac_channel                                                                                  |                                      system_axi_ad9361_0_up_dac_channel__parameterized0 |        132 |        132 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|                 (i_up_dac_channel)                                                                              |                                      system_axi_ad9361_0_up_dac_channel__parameterized0 |         90 |         90 |       0 |    0 |   271 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized3__xdcDup__2 |         42 |         42 |       0 |    0 |   328 |      0 |      0 |    0 |          0 |
|             i_tx_channel_2                                                                                      |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized1 |       1212 |       1195 |       0 |   17 |  1879 |      0 |      0 |    0 |          4 |
|               (i_tx_channel_2)                                                                                  |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized1 |         22 |         22 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|               i_ad_iqcor                                                                                        |                                                            system_axi_ad9361_0_ad_iqcor |         45 |         36 |       0 |    9 |    69 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                                    |                                                            system_axi_ad9361_0_ad_iqcor |         37 |         36 |       0 |    1 |    69 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                               |                                           system_axi_ad9361_0_ad_mul__parameterized0_51 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_i)                                                                           |                                           system_axi_ad9361_0_ad_mul__parameterized0_51 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                                  |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_54 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                               |                                                           system_axi_ad9361_0_ad_mul_52 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                                  |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_53 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_dds                                                                                             |                                                           system_axi_ad9361_0_ad_dds_17 |       1015 |       1007 |       0 |    8 |  1137 |      0 |      0 |    0 |          2 |
|                 (i_dds)                                                                                         |                                                           system_axi_ad9361_0_ad_dds_17 |        117 |        117 |       0 |    0 |   105 |      0 |      0 |    0 |          0 |
|                 dds_phase[1].i_dds_2                                                                            |                                                         system_axi_ad9361_0_ad_dds_2_18 |        920 |        912 |       0 |    8 |  1032 |      0 |      0 |    0 |          2 |
|                   (dds_phase[1].i_dds_2)                                                                        |                                                         system_axi_ad9361_0_ad_dds_2_18 |         30 |         22 |       0 |    8 |    60 |      0 |      0 |    0 |          0 |
|                   i_dds_1_0                                                                                     |                                                         system_axi_ad9361_0_ad_dds_1_19 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_0)                                                                                 |                                                         system_axi_ad9361_0_ad_dds_1_19 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                                 |                                           system_axi_ad9361_0_ad_mul__parameterized1_36 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                              |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_50 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                                  |                                               system_axi_ad9361_0_ad_dds_sine_cordic_37 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                              |                                               system_axi_ad9361_0_ad_dds_sine_cordic_37 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                          |                                               system_axi_ad9361_0_ad_dds_cordic_pipe_38 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                         |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_39 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                         |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_40 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_41 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_42 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_43 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_44 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_45 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_46 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_47 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_48 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_49 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                   i_dds_1_1                                                                                     |                                                         system_axi_ad9361_0_ad_dds_1_20 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_1)                                                                                 |                                                         system_axi_ad9361_0_ad_dds_1_20 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                                 |                                           system_axi_ad9361_0_ad_mul__parameterized1_21 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                              |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_35 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                                  |                                               system_axi_ad9361_0_ad_dds_sine_cordic_22 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                              |                                               system_axi_ad9361_0_ad_dds_sine_cordic_22 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                          |                                               system_axi_ad9361_0_ad_dds_cordic_pipe_23 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                         |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_24 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                         |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_25 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_26 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_27 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_28 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_29 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_30 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_31 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_32 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_33 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_34 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               i_up_dac_channel                                                                                  |                                      system_axi_ad9361_0_up_dac_channel__parameterized1 |        131 |        131 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|                 (i_up_dac_channel)                                                                              |                                      system_axi_ad9361_0_up_dac_channel__parameterized1 |         89 |         89 |       0 |    0 |   271 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                                    |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized3__xdcDup__3 |         42 |         42 |       0 |    0 |   328 |      0 |      0 |    0 |          0 |
|             i_tx_channel_3                                                                                      |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized2 |       1212 |       1196 |       0 |   16 |  1875 |      0 |      0 |    0 |          4 |
|               (i_tx_channel_3)                                                                                  |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized2 |         24 |         24 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|               i_ad_iqcor                                                                                        |                                            system_axi_ad9361_0_ad_iqcor__parameterized0 |         44 |         36 |       0 |    8 |    68 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                                    |                                            system_axi_ad9361_0_ad_iqcor__parameterized0 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                               |                                              system_axi_ad9361_0_ad_mul__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                                  |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                               |                                                              system_axi_ad9361_0_ad_mul |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_q)                                                                           |                                                              system_axi_ad9361_0_ad_mul |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                                  |                                       system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_dds                                                                                             |                                                              system_axi_ad9361_0_ad_dds |       1012 |       1004 |       0 |    8 |  1134 |      0 |      0 |    0 |          2 |
|                 (i_dds)                                                                                         |                                                              system_axi_ad9361_0_ad_dds |        114 |        114 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|                 dds_phase[1].i_dds_2                                                                            |                                                            system_axi_ad9361_0_ad_dds_2 |        920 |        912 |       0 |    8 |  1032 |      0 |      0 |    0 |          2 |
|                   (dds_phase[1].i_dds_2)                                                                        |                                                            system_axi_ad9361_0_ad_dds_2 |         30 |         22 |       0 |    8 |    60 |      0 |      0 |    0 |          0 |
|                   i_dds_1_0                                                                                     |                                                            system_axi_ad9361_0_ad_dds_1 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_0)                                                                                 |                                                            system_axi_ad9361_0_ad_dds_1 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                                 |                                            system_axi_ad9361_0_ad_mul__parameterized1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                              |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                                  |                                                system_axi_ad9361_0_ad_dds_sine_cordic_2 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                              |                                                system_axi_ad9361_0_ad_dds_sine_cordic_2 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                          |                                                system_axi_ad9361_0_ad_dds_cordic_pipe_3 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                         |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_4 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                         |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_5 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                          |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_6 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                          |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_7 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                          |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_8 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                          |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_9 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_10 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_11 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_12 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_13 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                          |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_14 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                   i_dds_1_1                                                                                     |                                                          system_axi_ad9361_0_ad_dds_1_0 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_1)                                                                                 |                                                          system_axi_ad9361_0_ad_dds_1_0 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                                 |                                              system_axi_ad9361_0_ad_mul__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                              |                       system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                                  |                                                  system_axi_ad9361_0_ad_dds_sine_cordic |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                              |                                                  system_axi_ad9361_0_ad_dds_sine_cordic |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                          |                                                  system_axi_ad9361_0_ad_dds_cordic_pipe |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                         |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                         |                                 system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                          |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               i_up_dac_channel                                                                                  |                                      system_axi_ad9361_0_up_dac_channel__parameterized2 |        132 |        132 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|                 (i_up_dac_channel)                                                                              |                                      system_axi_ad9361_0_up_dac_channel__parameterized2 |         89 |         89 |       0 |    0 |   271 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                                    |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized3 |         43 |         43 |       0 |    0 |   328 |      0 |      0 |    0 |          0 |
|             i_up_dac_common                                                                                     |                                                       system_axi_ad9361_0_up_dac_common |        100 |        100 |       0 |    0 |   348 |      0 |      0 |    0 |          0 |
|               (i_up_dac_common)                                                                                 |                                                       system_axi_ad9361_0_up_dac_common |         21 |         21 |       0 |    0 |   178 |      0 |      0 |    0 |          0 |
|               i_clock_mon                                                                                       |                                                        system_axi_ad9361_0_up_clock_mon |         42 |         42 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|               i_core_rst_reg                                                                                    |                                                   system_axi_ad9361_0_ad_rst__xdcDup__4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_xfer_cntrl                                                                                      |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized4 |         29 |         29 |       0 |    0 |    57 |      0 |      0 |    0 |          0 |
|               i_xfer_status                                                                                     |                                      system_axi_ad9361_0_up_xfer_status__parameterized2 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           i_up_axi                                                                                              |                                                              system_axi_ad9361_0_up_axi |        978 |        978 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|       axi_ad9361_adc_dma                                                                                        |                                                             system_axi_ad9361_adc_dma_0 |        466 |        432 |      34 |    0 |   728 |      1 |      0 |    0 |          0 |
|         (axi_ad9361_adc_dma)                                                                                    |                                                             system_axi_ad9361_adc_dma_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                    |                                                    system_axi_ad9361_adc_dma_0_axi_dmac |        466 |        432 |      34 |    0 |   728 |      1 |      0 |    0 |          0 |
|           i_regmap                                                                                              |                                             system_axi_ad9361_adc_dma_0_axi_dmac_regmap |        250 |        234 |      16 |    0 |   331 |      0 |      0 |    0 |          0 |
|             (i_regmap)                                                                                          |                                             system_axi_ad9361_adc_dma_0_axi_dmac_regmap |          1 |          1 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|             i_regmap_request                                                                                    |                                     system_axi_ad9361_adc_dma_0_axi_dmac_regmap_request |         63 |         47 |      16 |    0 |   123 |      0 |      0 |    0 |          0 |
|               (i_regmap_request)                                                                                |                                     system_axi_ad9361_adc_dma_0_axi_dmac_regmap_request |         35 |         35 |       0 |    0 |    90 |      0 |      0 |    0 |          0 |
|               i_transfer_lenghts_fifo                                                                           |                                              system_axi_ad9361_adc_dma_0_util_axis_fifo |         28 |         12 |      16 |    0 |    33 |      0 |      0 |    0 |          0 |
|                 (i_transfer_lenghts_fifo)                                                                       |                                              system_axi_ad9361_adc_dma_0_util_axis_fifo |         19 |          3 |      16 |    0 |    27 |      0 |      0 |    0 |          0 |
|                 fifo.i_address_gray                                                                             |                            system_axi_ad9361_adc_dma_0_util_axis_fifo_address_generator |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             i_up_axi                                                                                            |                                                      system_axi_ad9361_adc_dma_0_up_axi |        187 |        187 |       0 |    0 |   135 |      0 |      0 |    0 |          0 |
|           i_transfer                                                                                            |                                           system_axi_ad9361_adc_dma_0_axi_dmac_transfer |        216 |        198 |      18 |    0 |   397 |      1 |      0 |    0 |          0 |
|             i_request_arb                                                                                       |                                                 system_axi_ad9361_adc_dma_0_request_arb |        206 |        188 |      18 |    0 |   360 |      1 |      0 |    0 |          0 |
|               (i_request_arb)                                                                                   |                                                 system_axi_ad9361_adc_dma_0_request_arb |          6 |          0 |       6 |    0 |    34 |      0 |      0 |    0 |          0 |
|               i_dest_dma_mm                                                                                     |                                                 system_axi_ad9361_adc_dma_0_dest_axi_mm |         47 |         39 |       8 |    0 |    51 |      0 |      0 |    0 |          0 |
|                 (i_dest_dma_mm)                                                                                 |                                                 system_axi_ad9361_adc_dma_0_dest_axi_mm |          8 |          0 |       8 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_addr_gen                                                                                      |                                           system_axi_ad9361_adc_dma_0_address_generator |         34 |         34 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                 i_response_handler                                                                              |                                            system_axi_ad9361_adc_dma_0_response_handler |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_dest_req_fifo                                                                                   |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized2 |          3 |          3 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                 (i_dest_req_fifo)                                                                               |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized2 |          0 |          0 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_req_gen                                                                                         |                                           system_axi_ad9361_adc_dma_0_request_generator |         59 |         59 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|               i_response_manager                                                                                |                                   system_axi_ad9361_adc_dma_0_axi_dmac_response_manager |         24 |         24 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                 (i_response_manager)                                                                            |                                   system_axi_ad9361_adc_dma_0_axi_dmac_response_manager |         16 |         16 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                 i_dest_response_fifo                                                                            |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized4 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_rewind_req_fifo                                                                                 |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized1 |          4 |          4 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                 (i_rewind_req_fifo)                                                                             |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized1 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__3 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__4 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_src_dest_bl_fifo                                                                                |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized0 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                 (i_src_dest_bl_fifo)                                                                            |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized0 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__6 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_src_dma_stream                                                                                  |                                              system_axi_ad9361_adc_dma_0_src_axi_stream |         26 |         26 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                 i_data_mover                                                                                    |                                                  system_axi_ad9361_adc_dma_0_data_mover |         26 |         26 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|               i_src_req_fifo                                                                                    |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized3 |          2 |          2 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                 (i_src_req_fifo)                                                                                |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized3 |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_store_and_forward                                                                               |                                       system_axi_ad9361_adc_dma_0_axi_dmac_burst_memory |         28 |         24 |       4 |    0 |    48 |      1 |      0 |    0 |          0 |
|                 (i_store_and_forward)                                                                           |                                       system_axi_ad9361_adc_dma_0_axi_dmac_burst_memory |         22 |         18 |       4 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 i_dest_sync_id                                                                                  |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized1__xdcDup__1 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 i_mem                                                                                           |                                                 system_axi_ad9361_adc_dma_0_ad_mem_asym |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_src_sync_id                                                                                   |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized1__xdcDup__2 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               i_sync_src_request_id                                                                             |                                   system_axi_ad9361_adc_dma_0_sync_bits__parameterized1 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               sync_rewind                                                                                       |                                                  system_axi_ad9361_adc_dma_0_sync_event |          3 |          3 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 (sync_rewind)                                                                                   |                                                  system_axi_ad9361_adc_dma_0_sync_event |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 i_sync_in                                                                                       |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized2__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 i_sync_out                                                                                      |                                   system_axi_ad9361_adc_dma_0_sync_bits__parameterized2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             i_reset_manager                                                                                     |                                      system_axi_ad9361_adc_dma_0_axi_dmac_reset_manager |         10 |         10 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|               (i_reset_manager)                                                                                 |                                      system_axi_ad9361_adc_dma_0_axi_dmac_reset_manager |          7 |          7 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|               i_sync_control_src                                                                                |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_sync_status_src                                                                                 |                                   system_axi_ad9361_adc_dma_0_sync_bits__parameterized0 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       axi_ad9361_dac_dma                                                                                        |                                                             system_axi_ad9361_dac_dma_0 |        468 |        442 |      26 |    0 |   707 |      1 |      0 |    0 |          0 |
|         (axi_ad9361_dac_dma)                                                                                    |                                                             system_axi_ad9361_dac_dma_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                    |                                                    system_axi_ad9361_dac_dma_0_axi_dmac |        468 |        442 |      26 |    0 |   707 |      1 |      0 |    0 |          0 |
|           i_regmap                                                                                              |                                             system_axi_ad9361_dac_dma_0_axi_dmac_regmap |        260 |        244 |      16 |    0 |   332 |      0 |      0 |    0 |          0 |
|             (i_regmap)                                                                                          |                                             system_axi_ad9361_dac_dma_0_axi_dmac_regmap |          1 |          1 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|             i_regmap_request                                                                                    |                                     system_axi_ad9361_dac_dma_0_axi_dmac_regmap_request |         58 |         42 |      16 |    0 |   124 |      0 |      0 |    0 |          0 |
|               (i_regmap_request)                                                                                |                                     system_axi_ad9361_dac_dma_0_axi_dmac_regmap_request |         34 |         34 |       0 |    0 |    91 |      0 |      0 |    0 |          0 |
|               i_transfer_lenghts_fifo                                                                           |                                              system_axi_ad9361_dac_dma_0_util_axis_fifo |         24 |          8 |      16 |    0 |    33 |      0 |      0 |    0 |          0 |
|                 (i_transfer_lenghts_fifo)                                                                       |                                              system_axi_ad9361_dac_dma_0_util_axis_fifo |         16 |          0 |      16 |    0 |    27 |      0 |      0 |    0 |          0 |
|                 fifo.i_address_gray                                                                             |                            system_axi_ad9361_dac_dma_0_util_axis_fifo_address_generator |          8 |          8 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             i_up_axi                                                                                            |                                                      system_axi_ad9361_dac_dma_0_up_axi |        201 |        201 |       0 |    0 |   135 |      0 |      0 |    0 |          0 |
|           i_transfer                                                                                            |                                           system_axi_ad9361_dac_dma_0_axi_dmac_transfer |        210 |        200 |      10 |    0 |   375 |      1 |      0 |    0 |          0 |
|             i_request_arb                                                                                       |                                                 system_axi_ad9361_dac_dma_0_request_arb |        201 |        191 |      10 |    0 |   345 |      1 |      0 |    0 |          0 |
|               (i_request_arb)                                                                                   |                                                 system_axi_ad9361_dac_dma_0_request_arb |          8 |          2 |       6 |    0 |     6 |      0 |      0 |    0 |          0 |
|               i_dest_dma_stream                                                                                 |                                             system_axi_ad9361_dac_dma_0_dest_axi_stream |         12 |         12 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 (i_dest_dma_stream)                                                                             |                                             system_axi_ad9361_dac_dma_0_dest_axi_stream |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 i_response_generator                                                                            |                                          system_axi_ad9361_dac_dma_0_response_generator |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_dest_req_fifo                                                                                   |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized0 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 (i_dest_req_fifo)                                                                               |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                           |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                           |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_dest_slice                                                                                      |                          system_axi_ad9361_dac_dma_0_axi_register_slice__parameterized0 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |    0 |          0 |
|               i_req_gen                                                                                         |                                           system_axi_ad9361_dac_dma_0_request_generator |         39 |         39 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|               i_response_manager                                                                                |                                   system_axi_ad9361_dac_dma_0_axi_dmac_response_manager |         20 |         20 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                 (i_response_manager)                                                                            |                                   system_axi_ad9361_dac_dma_0_axi_dmac_response_manager |         12 |         12 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                 i_dest_response_fifo                                                                            |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized2 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                   (i_dest_response_fifo)                                                                        |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized2 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   zerodeep.i_raddr_sync                                                                         |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   zerodeep.i_waddr_sync                                                                         |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__4 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_src_dma_mm                                                                                      |                                                  system_axi_ad9361_dac_dma_0_src_axi_mm |         53 |         53 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|                 (i_src_dma_mm)                                                                                  |                                                  system_axi_ad9361_dac_dma_0_src_axi_mm |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 i_addr_gen                                                                                      |                                           system_axi_ad9361_dac_dma_0_address_generator |         45 |         45 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                 i_req_splitter                                                                                  |                                                    system_axi_ad9361_dac_dma_0_splitter |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_src_req_fifo                                                                                    |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized1 |          1 |          1 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|               i_store_and_forward                                                                               |                                       system_axi_ad9361_dac_dma_0_axi_dmac_burst_memory |         29 |         25 |       4 |    0 |    46 |      1 |      0 |    0 |          0 |
|                 (i_store_and_forward)                                                                           |                                       system_axi_ad9361_dac_dma_0_axi_dmac_burst_memory |         24 |         20 |       4 |    0 |    30 |      0 |      0 |    0 |          0 |
|                 i_dest_sync_id                                                                                  |                        system_axi_ad9361_dac_dma_0_sync_bits__parameterized2__xdcDup__1 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 i_mem                                                                                           |                                                 system_axi_ad9361_dac_dma_0_ad_mem_asym |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_src_sync_id                                                                                   |                        system_axi_ad9361_dac_dma_0_sync_bits__parameterized2__xdcDup__2 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               i_sync_req_response_id                                                                            |                                   system_axi_ad9361_dac_dma_0_sync_bits__parameterized2 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             i_reset_manager                                                                                     |                                      system_axi_ad9361_dac_dma_0_axi_dmac_reset_manager |         10 |         10 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|               (i_reset_manager)                                                                                 |                                      system_axi_ad9361_dac_dma_0_axi_dmac_reset_manager |          8 |          8 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|               i_sync_control_dest                                                                               |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_sync_status_dest                                                                                |                                                   system_axi_ad9361_dac_dma_0_sync_bits |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       axi_cpu_interconnect                                                                                      |                                                           system_axi_cpu_interconnect_0 |       6540 |       5517 |     632 |  391 |  7086 |      0 |      0 |    0 |          0 |
|         inst                                                                                                    |                                                   system_axi_cpu_interconnect_0_bd_24fc |       6540 |       5517 |     632 |  391 |  7086 |      0 |      0 |    0 |          0 |
|           clk_map                                                                                               |                                       system_axi_cpu_interconnect_0_clk_map_imp_1EHB1EN |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             psr_aclk                                                                                            |                                        system_axi_cpu_interconnect_0_bd_24fc_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               U0                                                                                                |                                            system_axi_cpu_interconnect_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|                 (U0)                                                                                            |                                            system_axi_cpu_interconnect_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 EXT_LPF                                                                                         |                                                       system_axi_cpu_interconnect_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                   (EXT_LPF)                                                                                     |                                                       system_axi_cpu_interconnect_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |                                                  system_axi_cpu_interconnect_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 SEQ                                                                                             |                                              system_axi_cpu_interconnect_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                   (SEQ)                                                                                         |                                              system_axi_cpu_interconnect_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   SEQ_COUNTER                                                                                   |                                                   system_axi_cpu_interconnect_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           m00_exit_pipeline                                                                                     |                              system_axi_cpu_interconnect_0_m00_exit_pipeline_imp_LFNOJO |        232 |        228 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|             m00_exit                                                                                            |                                            system_axi_cpu_interconnect_0_bd_24fc_m00e_0 |        232 |        228 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                            system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__xdcDup__1 |        232 |        228 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                            system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_686 |         11 |         11 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_687 |         12 |         12 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_688 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                                       |                                  system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit_689 |         32 |         28 |       0 |    4 |    20 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                                     |                      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo_694 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                                     |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_695 |         21 |         17 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                                 |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_695 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_696 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_697 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_698 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_699 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_690 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 splitter_inst                                                                                   |                              system_axi_cpu_interconnect_0_sc_exit_v1_0_12_splitter_691 |        119 |        119 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                   gen_axi4lite.axilite_conv                                                                     |                          system_axi_cpu_interconnect_0_sc_exit_v1_0_12_axilite_conv_693 |        119 |        119 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_692 |         20 |         20 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__23 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_nodes                                                                                             |                                      system_axi_cpu_interconnect_0_m00_nodes_imp_869RMW |        437 |        333 |     104 |    0 |   385 |      0 |      0 |    0 |          0 |
|             m00_ar_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m00arn_0 |         96 |         64 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__1 |         96 |         64 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__1 |         93 |         61 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__1 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_683 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_684 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_685 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__1 |         58 |         26 |      32 |    0 |    48 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 |         58 |         26 |      32 |    0 |    48 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_680 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_681 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0 |         32 |          0 |      32 |    0 |    27 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0 |         32 |          0 |      32 |    0 |    27 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_682 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress_678 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_679 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_677 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__89 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m00_aw_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m00awn_0 |         80 |         64 |      16 |    0 |    68 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__1 |         80 |         64 |      16 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__1 |         77 |         61 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__2 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_674 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_675 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_676 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__2 |         42 |         26 |      16 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 |         42 |         26 |      16 |    0 |    39 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_671 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_672 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__18 |         16 |          0 |      16 |    0 |    18 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__18 |         16 |          0 |      16 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_673 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0_669 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_670 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_668 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__87 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m00_b_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m00bn_0 |         80 |         72 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__1 |         80 |         72 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__1 |         76 |         68 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_665 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_666 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_667 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2__xdcDup__1 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_662 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_663 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_664 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_661 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1_660 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__85 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m00_r_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m00rn_0 |         94 |         70 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__1 |         94 |         70 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__1 |         91 |         67 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__2 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__2 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_657 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_658 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_659 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3__xdcDup__1 |         60 |         36 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 |         60 |         36 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_654 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_655 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_656 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_653 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2_652 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__83 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m00_w_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m00wn_0 |         87 |         63 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__1 |         87 |         63 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__1 |         84 |         60 |      24 |    0 |    82 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__3 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_649 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_650 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_651 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__1 |         49 |         25 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 |         49 |         25 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_646 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_647 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_648 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3_644 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_645 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_643 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__81 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_sc2axi                                                                                            |                                          system_axi_cpu_interconnect_0_bd_24fc_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                                      system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           m01_exit_pipeline                                                                                     |                              system_axi_cpu_interconnect_0_m01_exit_pipeline_imp_P32QX0 |        228 |        224 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|             m01_exit                                                                                            |                                            system_axi_cpu_interconnect_0_bd_24fc_m01e_0 |        228 |        224 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized0__xdcDup__1 |        228 |        224 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_629 |         10 |         10 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_630 |         10 |         10 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_631 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                                       |                  system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit__parameterized0_632 |         34 |         30 |       0 |    4 |    20 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                                     |                      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo_637 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                                     |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_638 |         22 |         18 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                                 |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_638 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_639 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_640 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_641 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_642 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_633 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 splitter_inst                                                                                   |              system_axi_cpu_interconnect_0_sc_exit_v1_0_12_splitter__parameterized0_634 |        113 |        113 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                   gen_axi4lite.axilite_conv                                                                     |          system_axi_cpu_interconnect_0_sc_exit_v1_0_12_axilite_conv__parameterized0_636 |        113 |        113 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_635 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__24 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m01_nodes                                                                                             |                                      system_axi_cpu_interconnect_0_m01_nodes_imp_ZNBPZY |        439 |        335 |     104 |    0 |   375 |      0 |      0 |    0 |          0 |
|             m01_ar_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m01arn_0 |         96 |         64 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__2 |         96 |         64 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__2 |         93 |         61 |      32 |    0 |    67 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__4 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_626 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_627 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_628 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__3 |         58 |         26 |      32 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3 |         58 |         26 |      32 |    0 |    43 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_623 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_624 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__17 |         32 |          0 |      32 |    0 |    22 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__17 |         32 |          0 |      32 |    0 |    22 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_625 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress_621 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_622 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_620 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__79 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m01_aw_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m01awn_0 |         81 |         65 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__2 |         81 |         65 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__2 |         78 |         62 |      16 |    0 |    58 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__5 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_617 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_618 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_619 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__4 |         43 |         27 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__4 |         43 |         27 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_614 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_615 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__16 |         16 |          0 |      16 |    0 |    13 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__16 |         16 |          0 |      16 |    0 |    13 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_616 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0_612 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_613 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_611 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__77 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m01_b_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m01bn_0 |         80 |         72 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__2 |         80 |         72 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__2 |         76 |         68 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__3 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__3 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_608 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_609 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_610 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2__xdcDup__2 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__2 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_605 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_606 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2__8 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2__8 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_607 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_604 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1_603 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__75 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m01_r_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m01rn_0 |         94 |         70 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__2 |         94 |         70 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__2 |         91 |         67 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__4 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__4 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_600 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_601 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_602 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3__xdcDup__2 |         60 |         36 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__2 |         60 |         36 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_597 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_598 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3__8 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3__8 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_599 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_596 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2_595 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__73 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m01_w_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m01wn_0 |         88 |         64 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__2 |         88 |         64 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__2 |         85 |         61 |      24 |    0 |    82 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__6 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_592 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_593 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_594 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__2 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__2 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_589 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_590 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__10 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__10 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_591 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3_587 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_588 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_586 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__71 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m01_sc2axi                                                                                            |                                          system_axi_cpu_interconnect_0_bd_24fc_m01s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                      system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           m02_exit_pipeline                                                                                     |                              system_axi_cpu_interconnect_0_m02_exit_pipeline_imp_RHIXDW |        226 |        222 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|             m02_exit                                                                                            |                                            system_axi_cpu_interconnect_0_bd_24fc_m02e_0 |        226 |        222 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized0 |        226 |        222 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_575 |         10 |         10 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_576 |          9 |          9 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_577 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                                       |                      system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit__parameterized0 |         34 |         30 |       0 |    4 |    20 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                                     |                      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo_580 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                                     |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_581 |         22 |         18 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                                 |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_581 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_582 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_583 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_584 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_585 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_578 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 splitter_inst                                                                                   |                  system_axi_cpu_interconnect_0_sc_exit_v1_0_12_splitter__parameterized0 |        112 |        112 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                   gen_axi4lite.axilite_conv                                                                     |              system_axi_cpu_interconnect_0_sc_exit_v1_0_12_axilite_conv__parameterized0 |        112 |        112 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_579 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__25 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m02_nodes                                                                                             |                                     system_axi_cpu_interconnect_0_m02_nodes_imp_1XY7RT1 |        436 |        332 |     104 |    0 |   375 |      0 |      0 |    0 |          0 |
|             m02_ar_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m02arn_0 |         95 |         63 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__3 |         95 |         63 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__3 |         92 |         60 |      32 |    0 |    67 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__7 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__7 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_572 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_573 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_574 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__5 |         58 |         26 |      32 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__5 |         58 |         26 |      32 |    0 |    43 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_569 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_570 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__15 |         32 |          0 |      32 |    0 |    22 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__15 |         32 |          0 |      32 |    0 |    22 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_571 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress_567 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_568 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_566 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__69 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m02_aw_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m02awn_0 |         79 |         63 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__3 |         79 |         63 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__3 |         76 |         60 |      16 |    0 |    58 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__8 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__8 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__8 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_563 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_564 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_565 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__6 |         42 |         26 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__6 |         42 |         26 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__6 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_560 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_561 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__14 |         16 |          0 |      16 |    0 |    13 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__14 |         16 |          0 |      16 |    0 |    13 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_562 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0_558 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_559 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_557 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__67 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m02_b_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m02bn_0 |         80 |         72 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__3 |         80 |         72 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__3 |         76 |         68 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__5 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__5 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_554 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_555 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_556 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2__xdcDup__3 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__3 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_551 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_552 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2__7 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2__7 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_553 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_550 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1_549 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__65 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m02_r_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m02rn_0 |         95 |         71 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__3 |         95 |         71 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__3 |         92 |         68 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__6 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__6 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__6 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_546 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_547 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_548 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3__xdcDup__3 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__3 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_543 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_544 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3__7 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3__7 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_545 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_542 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2_541 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__63 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m02_w_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m02wn_0 |         87 |         63 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__3 |         87 |         63 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__3 |         84 |         60 |      24 |    0 |    82 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__9 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__9 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__9 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_538 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_539 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_540 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__3 |         49 |         25 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__3 |         49 |         25 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__3 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_535 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_536 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__9 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__9 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_537 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3_533 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_534 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_532 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__61 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m02_sc2axi                                                                                            |                                          system_axi_cpu_interconnect_0_bd_24fc_m02s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                   system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top__parameterized0__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           m03_exit_pipeline                                                                                     |                              system_axi_cpu_interconnect_0_m03_exit_pipeline_imp_W8VNT0 |        244 |        240 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|             m03_exit                                                                                            |                                            system_axi_cpu_interconnect_0_bd_24fc_m03e_0 |        244 |        240 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top |        244 |        240 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_521 |         11 |         11 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_522 |         12 |         12 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_523 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                                       |                                      system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit |         32 |         28 |       0 |    4 |    20 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                                     |                      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo_526 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                                     |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_527 |         21 |         17 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                                 |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_527 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_528 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_529 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_530 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_531 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_524 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 splitter_inst                                                                                   |                                  system_axi_cpu_interconnect_0_sc_exit_v1_0_12_splitter |        129 |        129 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                   gen_axi4lite.axilite_conv                                                                     |                              system_axi_cpu_interconnect_0_sc_exit_v1_0_12_axilite_conv |        129 |        129 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_525 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__26 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m03_nodes                                                                                             |                                      system_axi_cpu_interconnect_0_m03_nodes_imp_QXQ41F |        434 |        330 |     104 |    0 |   385 |      0 |      0 |    0 |          0 |
|             m03_ar_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m03arn_0 |         96 |         64 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__4 |         96 |         64 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__4 |         93 |         61 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__10 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__10 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__10 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_518 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_519 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_520 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__7 |         58 |         26 |      32 |    0 |    48 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__7 |         58 |         26 |      32 |    0 |    48 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__7 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_515 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_516 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__13 |         32 |          0 |      32 |    0 |    27 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__13 |         32 |          0 |      32 |    0 |    27 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_517 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress_513 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_514 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_512 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__59 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m03_aw_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m03awn_0 |         79 |         63 |      16 |    0 |    68 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__4 |         79 |         63 |      16 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__4 |         76 |         60 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__11 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__11 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__11 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_509 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_510 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_511 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__8 |         41 |         25 |      16 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__8 |         41 |         25 |      16 |    0 |    39 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__8 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_506 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_507 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__12 |         16 |          0 |      16 |    0 |    18 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__12 |         16 |          0 |      16 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_508 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0_504 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_505 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_503 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__57 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m03_b_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m03bn_0 |         79 |         71 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__4 |         79 |         71 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__4 |         75 |         67 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__7 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__7 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__7 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_500 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_501 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_502 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2__xdcDup__4 |         44 |         36 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__4 |         44 |         36 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__4 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_497 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_498 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2__6 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2__6 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_499 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_496 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1_495 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__55 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m03_r_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m03rn_0 |         94 |         70 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__4 |         94 |         70 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__4 |         92 |         68 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__8 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__8 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_492 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_493 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_494 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3__xdcDup__4 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__4 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__4 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_489 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_490 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3__6 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3__6 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_491 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_488 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2_487 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__53 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m03_w_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m03wn_0 |         86 |         62 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__4 |         86 |         62 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__4 |         84 |         60 |      24 |    0 |    82 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__12 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__12 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__12 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_484 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_485 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_486 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__4 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__4 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_481 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_482 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__8 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__8 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_483 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3_479 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_480 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_478 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__51 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m03_sc2axi                                                                                            |                                          system_axi_cpu_interconnect_0_bd_24fc_m03s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                                   system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           m04_exit_pipeline                                                                                     |                              system_axi_cpu_interconnect_0_m04_exit_pipeline_imp_4YLDZ8 |        108 |         99 |       0 |    9 |   173 |      0 |      0 |    0 |          0 |
|             m04_exit                                                                                            |                                            system_axi_cpu_interconnect_0_bd_24fc_m04e_0 |        108 |         99 |       0 |    9 |   173 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized1 |        108 |         99 |       0 |    9 |   173 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_464 |         15 |         15 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_465 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_466 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                                       |                      system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit__parameterized1 |         45 |         36 |       0 |    9 |    25 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                                     |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo |         24 |         19 |       0 |    5 |    13 |      0 |      0 |    0 |          0 |
|                     (gen_r_cmd_fifo.r_cmd_fifo)                                                                 |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo |         14 |         14 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_473 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_474 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_475 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_476 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_477 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                                     |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         21 |         17 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                                 |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_469 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_470 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_471 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_472 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_467 |         28 |         28 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                           |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_468 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__27 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m04_nodes                                                                                             |                                      system_axi_cpu_interconnect_0_m04_nodes_imp_1CFNLF |        421 |        333 |      88 |    0 |   341 |      0 |      0 |    0 |          0 |
|             m04_ar_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m04arn_0 |         95 |         63 |      32 |    0 |    73 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top |         95 |         63 |      32 |    0 |    73 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler |         92 |         60 |      32 |    0 |    68 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__13 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__13 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__13 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_461 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_462 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_463 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__9 |         58 |         26 |      32 |    0 |    44 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__9 |         58 |         26 |      32 |    0 |    44 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__9 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_458 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_459 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__11 |         32 |          0 |      32 |    0 |    23 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__11 |         32 |          0 |      32 |    0 |    23 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_460 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_457 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_456 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__49 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m04_aw_node                                                                                         |                                          system_axi_cpu_interconnect_0_bd_24fc_m04awn_0 |         80 |         64 |      16 |    0 |    64 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0 |         80 |         64 |      16 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |         77 |         61 |      16 |    0 |    59 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__14 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__14 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__14 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_453 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_454 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_455 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0 |         42 |         26 |      16 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         42 |         26 |      16 |    0 |    35 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_450 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_451 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__10 |         16 |          0 |      16 |    0 |    14 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__10 |         16 |          0 |      16 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_452 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_449 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_448 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__47 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m04_b_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m04bn_0 |         79 |         71 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1 |         79 |         71 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1 |         76 |         68 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__9 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__9 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__9 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_445 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_446 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_447 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_442 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_443 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2__5 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2__5 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_444 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_441 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__45 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m04_r_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m04rn_0 |         95 |         71 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2 |         95 |         71 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2 |         91 |         67 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_438 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_439 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_440 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3 |         60 |         36 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3 |         60 |         36 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_435 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_436 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3__5 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3__5 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_437 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__43 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m04_w_node                                                                                          |                                           system_axi_cpu_interconnect_0_bd_24fc_m04wn_0 |         72 |         64 |       8 |    0 |    51 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3 |         72 |         64 |       8 |    0 |    51 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3 |         69 |         61 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__15 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__15 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__15 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_432 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_433 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_434 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__5 |         33 |         25 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__5 |         33 |         25 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_429 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_430 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__7 |          8 |          0 |       8 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__7 |          8 |          0 |       8 |    0 |     1 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_431 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_428 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_427 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__41 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m04_sc2axi                                                                                            |                                          system_axi_cpu_interconnect_0_bd_24fc_m04s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                      system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_axi2sc                                                                                            |                                          system_axi_cpu_interconnect_0_bd_24fc_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                                      system_axi_cpu_interconnect_0_sc_axi2sc_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_entry_pipeline                                                                                    |                            system_axi_cpu_interconnect_0_s00_entry_pipeline_imp_1L9SD8N |       2647 |       2282 |       0 |  365 |  2848 |      0 |      0 |    0 |          0 |
|             s00_mmu                                                                                             |                                          system_axi_cpu_interconnect_0_bd_24fc_s00mmu_0 |        451 |        446 |       0 |    5 |   915 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                        system_axi_cpu_interconnect_0_sc_mmu_v1_0_10_top |        451 |        446 |       0 |    5 |   915 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                        system_axi_cpu_interconnect_0_sc_mmu_v1_0_10_top |         10 |         10 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                 ar_reg_stall                                                                                    |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_415 |         49 |         49 |       0 |    0 |   150 |      0 |      0 |    0 |          0 |
|                 ar_sreg                                                                                         |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_416 |         77 |         77 |       0 |    0 |   174 |      0 |      0 |    0 |          0 |
|                 aw_reg_stall                                                                                    |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_417 |         41 |         41 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|                 aw_sreg                                                                                         |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_418 |         78 |         78 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|                 b_sreg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_419 |         24 |         24 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.decerr_slave_inst                                                                  |                               system_axi_cpu_interconnect_0_sc_mmu_v1_0_10_decerr_slave |         60 |         60 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                 gen_wroute_fifo.wroute_fifo                                                                     |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         22 |         17 |       0 |    5 |    13 |      0 |      0 |    0 |          0 |
|                   (gen_wroute_fifo.wroute_fifo)                                                                 |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         12 |         12 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                   gen_srls[0].srl_nx1                                                                           |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_422 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[1].srl_nx1                                                                           |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_423 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[2].srl_nx1                                                                           |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_424 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[3].srl_nx1                                                                           |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_425 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[4].srl_nx1                                                                           |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_426 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 gen_wroute_fifo.wroute_split                                                                    |                               system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_splitter |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 r_sreg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_420 |         57 |         57 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 w_sreg                                                                                          |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_421 |         31 |         31 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__28 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_si_converter                                                                                    |                                          system_axi_cpu_interconnect_0_bd_24fc_s00sic_0 |       1660 |       1308 |       0 |  352 |  1210 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                               system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_top |       1660 |       1308 |       0 |  352 |  1210 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                               system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 converter.wrap_narrow_inst                                                                      |                       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |       1624 |       1279 |       0 |  345 |  1190 |      0 |      0 |    0 |          0 |
|                   (converter.wrap_narrow_inst)                                                                  |                       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |         62 |         62 |       0 |    0 |   388 |      0 |      0 |    0 |          0 |
|                   ar_reg_slice                                                                                  |                           system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_59 |         97 |         97 |       0 |    0 |   116 |      0 |      0 |    0 |          0 |
|                   aw_reg_slice                                                                                  |                           system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_60 |         85 |         85 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|                   gen_thread_arb.r_thread_arb                                                                   |                        system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_arb_alg_rr |        194 |        194 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[0].r_cmd_fifo                                                                 |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         78 |         57 |       0 |   21 |    29 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[0].r_cmd_fifo)                                                             |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         36 |         36 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_394 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_395 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_396 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_397 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_398 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_399 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_400 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_401 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_402 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_403 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_404 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_405 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_406 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_407 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_408 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_409 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_410 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_411 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_412 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_413 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_414 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[0].r_payld_fifo                                                               |                       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo |        151 |        103 |       0 |   48 |    91 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[0].r_payld_fifo)                                                           |                       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo |         39 |         39 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                                    |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_345 |         73 |         61 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                                |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_345 |         47 |         47 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_382 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_383 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_384 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_385 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_386 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_387 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_388 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_389 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_390 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_391 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_392 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_393 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_346 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_347 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_348 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_349 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_350 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_351 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_352 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_353 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_354 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_355 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_356 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_357 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_358 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_359 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_360 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_361 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_362 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_363 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_364 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_365 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_366 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_367 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_368 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_369 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_370 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_371 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_372 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_373 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_374 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_375 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_376 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_377 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_378 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_379 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_380 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_381 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[1].r_cmd_fifo                                                                 |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_61 |         78 |         57 |       0 |   21 |    29 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[1].r_cmd_fifo)                                                             |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_61 |         35 |         35 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_324 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_325 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_326 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_327 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_328 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_329 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_330 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_331 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_332 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_333 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_334 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_335 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_336 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_337 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_338 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_339 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_340 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_341 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_342 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_343 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_344 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[1].r_payld_fifo                                                               |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_62 |        142 |         94 |       0 |   48 |    91 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[1].r_payld_fifo)                                                           |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_62 |         34 |         34 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                                    |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_275 |         69 |         57 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                                |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_275 |         45 |         45 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_312 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_313 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_314 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_315 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_316 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_317 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_318 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_319 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_320 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_321 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_322 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_323 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_276 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_277 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_278 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_279 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_280 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_281 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_282 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_283 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_284 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_285 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_286 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_287 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_288 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_289 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_290 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_291 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_292 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_293 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_294 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_295 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_296 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_297 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_298 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_299 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_300 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_301 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_302 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_303 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_304 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_305 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_306 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_307 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_308 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_309 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_310 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_311 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[2].r_cmd_fifo                                                                 |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_63 |         78 |         57 |       0 |   21 |    29 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[2].r_cmd_fifo)                                                             |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_63 |         36 |         36 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_254 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_255 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_256 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_257 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_258 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_259 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_260 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_261 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_262 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_263 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_264 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_265 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_266 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_267 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_268 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_269 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_270 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_271 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_272 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_273 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_274 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[2].r_payld_fifo                                                               |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_64 |        144 |         96 |       0 |   48 |    91 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[2].r_payld_fifo)                                                           |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_64 |         38 |         38 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                                    |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_205 |         65 |         53 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                                |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_205 |         41 |         41 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_242 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_243 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_244 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_245 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_246 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_247 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_248 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_249 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_250 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_251 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_252 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_253 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_206 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_207 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_208 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_209 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_210 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_211 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_212 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_213 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_214 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_215 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_216 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_217 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_218 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_219 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_220 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_221 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_222 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_223 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_224 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_225 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_226 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_227 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_228 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_229 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_230 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_231 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_232 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_233 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_234 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_235 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_236 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_237 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_238 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_239 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_240 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_241 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[3].r_cmd_fifo                                                                 |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_65 |         87 |         66 |       0 |   21 |    29 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[3].r_cmd_fifo)                                                             |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_65 |         36 |         36 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_184 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_185 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_186 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_187 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_188 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_189 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_190 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_191 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_192 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_193 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_194 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_195 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_196 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_197 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_198 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_199 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_200 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_201 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_202 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_203 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_204 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[3].r_payld_fifo                                                               |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_66 |        158 |        110 |       0 |   48 |    91 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[3].r_payld_fifo)                                                           |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_66 |         43 |         43 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                                    |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_135 |         77 |         65 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                                |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_135 |         51 |         51 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_172 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_173 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_174 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_175 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_176 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_177 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_178 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_179 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_180 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_181 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_182 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_183 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_136 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_137 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_138 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_139 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_140 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_141 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_142 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_143 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_144 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_145 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_146 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_147 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_148 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_149 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_150 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_151 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_152 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_153 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_154 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_155 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_156 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_157 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_158 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_159 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_160 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_161 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_162 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_163 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_164 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_165 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_166 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_167 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_168 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_169 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_170 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_171 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   w_cmd_fifo                                                                                    |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 |         99 |         83 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|                     (w_cmd_fifo)                                                                                |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 |         64 |         64 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_119 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_120 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_121 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_122 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_123 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_124 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_125 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_126 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_127 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_128 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_129 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_130 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_131 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_132 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_133 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_134 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   w_payld_fifo                                                                                  |       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo__parameterized0 |        183 |        130 |       0 |   53 |    96 |      0 |      0 |    0 |          0 |
|                     (w_payld_fifo)                                                                              |       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo__parameterized0 |         37 |         37 |       0 |    0 |    76 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                                    |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |        100 |         88 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                                |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         51 |         51 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_107 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_108 |          8 |          7 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_109 |         14 |         13 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_110 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_111 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_112 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_113 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_114 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_115 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_116 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_117 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                                       |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_118 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[100].srl_nx1                                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_67 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[101].srl_nx1                                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_68 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[102].srl_nx1                                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_69 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[103].srl_nx1                                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_70 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_71 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_72 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_73 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_74 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[68].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_75 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[69].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_76 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[70].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_77 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[71].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_78 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[72].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_79 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[73].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_80 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[74].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_81 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[75].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_82 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[76].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_83 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[77].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_84 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[78].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_85 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[79].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_86 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[80].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_87 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[81].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_88 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[82].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_89 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[83].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_90 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[84].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_91 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[85].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_92 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[86].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_93 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[87].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_94 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[88].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_95 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[89].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_96 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[90].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_97 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[91].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_98 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[92].srl_nx1                                                                        |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_99 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[93].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_100 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[94].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_101 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[95].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_102 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[96].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_103 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[97].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_104 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[98].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_105 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[99].srl_nx1                                                                        |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_106 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 gen_normal.splitter_inst                                                                        |                          system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_splitter |         36 |         29 |       0 |    7 |    16 |      0 |      0 |    0 |          0 |
|                   (gen_normal.splitter_inst)                                                                    |                          system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_splitter |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo             |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         32 |         25 |       0 |    7 |    15 |      0 |      0 |    0 |          0 |
|                     (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo)         |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         17 |         17 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_53 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_54 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_55 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_56 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_57 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                         |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_58 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__29 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_transaction_regulator                                                                           |                                           system_axi_cpu_interconnect_0_bd_24fc_s00tr_0 |        537 |        529 |       0 |    8 |   723 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_top |        537 |        529 |       0 |    8 |   723 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.gen_r_multithread.r_multithread                                                    |               system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_multithread |        271 |        267 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|                   (gen_endpoint.gen_r_multithread.r_multithread)                                                |               system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_multithread |        116 |        116 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|                   aid_encode                                                                                    |        system_axi_cpu_interconnect_0_sc_util_v1_0_4_onehot_to_binary__parameterized0_46 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   allocate_queue                                                                                |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_47 |         22 |         18 |       0 |    4 |    10 |      0 |      0 |    0 |          0 |
|                     (allocate_queue)                                                                            |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_47 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_49 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_50 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_51 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_52 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   cmd_reg                                                                                       |                           system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_48 |        133 |        133 |       0 |    0 |   152 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.gen_w_multithread.w_multithread                                                    |            system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_multithread_42 |        265 |        261 |       0 |    4 |   340 |      0 |      0 |    0 |          0 |
|                   (gen_endpoint.gen_w_multithread.w_multithread)                                                |            system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_multithread_42 |        115 |        115 |       0 |    0 |   204 |      0 |      0 |    0 |          0 |
|                   aid_encode                                                                                    |           system_axi_cpu_interconnect_0_sc_util_v1_0_4_onehot_to_binary__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   allocate_queue                                                                                |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 |         23 |         19 |       0 |    4 |    10 |      0 |      0 |    0 |          0 |
|                     (allocate_queue)                                                                            |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_43 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_44 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_45 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   cmd_reg                                                                                       |                              system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall |        127 |        127 |       0 |    0 |   126 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__30 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_nodes                                                                                             |                                     system_axi_cpu_interconnect_0_s00_nodes_imp_1OZNCIL |        546 |        418 |     128 |    0 |   544 |      0 |      0 |    0 |          0 |
|             s00_ar_node                                                                                         |                                            system_axi_cpu_interconnect_0_bd_24fc_sarn_0 |        114 |         74 |      40 |    0 |   130 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized4 |        114 |         74 |      40 |    0 |   130 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized4 |        111 |         71 |      40 |    0 |   125 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized5__xdcDup__1 |         34 |         26 |       8 |    0 |    26 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 |         34 |         26 |       8 |    0 |    26 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_39 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_40 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized5 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized5 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_41 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized6__xdcDup__1 |         66 |         34 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 |         66 |         34 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_36 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_37 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized6 |         32 |          0 |      32 |    0 |    55 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized6 |         32 |          0 |      32 |    0 |    55 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_38 |         22 |         22 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |             system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized1_35 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__39 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_aw_node                                                                                         |                                            system_axi_cpu_interconnect_0_bd_24fc_sawn_0 |        100 |         76 |      24 |    0 |   103 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized5 |        100 |         76 |      24 |    0 |   103 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized5 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized5 |         97 |         73 |      24 |    0 |    98 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized5__xdcDup__2 |         36 |         28 |       8 |    0 |    26 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__2 |         36 |         28 |       8 |    0 |    26 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_32 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_33 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized5__4 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized5__4 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_34 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized6 |         50 |         34 |      16 |    0 |    50 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6 |         50 |         34 |      16 |    0 |    50 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_29 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_30 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized6__2 |         16 |          0 |      16 |    0 |    28 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized6__2 |         16 |          0 |      16 |    0 |    28 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_31 |         22 |         22 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |             system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized1_28 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__37 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_b_node                                                                                          |                                             system_axi_cpu_interconnect_0_bd_24fc_sbn_0 |        103 |         95 |       8 |    0 |    83 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized6 |        103 |         95 |       8 |    0 |    83 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized6 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized6 |         70 |         62 |       8 |    0 |    53 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__16 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__16 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__16 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_25 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_26 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_27 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized7 |         33 |         25 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized7 |         33 |         25 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized7 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_22 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_23 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized7 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized7 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_24 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized6 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     inst_oh_to_bin_source                                                                       |           system_axi_cpu_interconnect_0_sc_util_v1_0_4_onehot_to_binary__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_recv                                                                          |                   system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized7 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_21 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized4 |         30 |         30 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                   (inst_si_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                        |                             system_axi_cpu_interconnect_0_sc_node_v1_0_14_arb_alg_rr_15 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_16 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_17 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_18 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_19 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_20 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__35 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_r_node                                                                                          |                                             system_axi_cpu_interconnect_0_bd_24fc_srn_0 |        117 |         93 |      24 |    0 |   111 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized7 |        117 |         93 |      24 |    0 |   111 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized7 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized7 |         84 |         60 |      24 |    0 |    81 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |                                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |          7 |          7 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_12 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_13 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_14 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4 |         49 |         25 |      24 |    0 |    57 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4 |         49 |         25 |      24 |    0 |    57 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_9 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_10 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__6 |         24 |          0 |      24 |    0 |    36 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__6 |         24 |          0 |      24 |    0 |    36 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_11 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                                  |                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                         |                   system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized5 |         30 |         30 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                   (inst_si_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                        |                                system_axi_cpu_interconnect_0_sc_node_v1_0_14_arb_alg_rr |         16 |         16 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                       |                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                       |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_5 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter                       |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_6 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter                       |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_7 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter                       |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_8 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__33 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_w_node                                                                                          |                                             system_axi_cpu_interconnect_0_bd_24fc_swn_0 |        112 |         80 |      32 |    0 |   117 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized8 |        112 |         80 |      32 |    0 |   117 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized8 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized8 |        109 |         77 |      32 |    0 |   112 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized5 |         39 |         31 |       8 |    0 |    26 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5 |         39 |         31 |       8 |    0 |    26 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_2 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_3 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized5__3 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized5__3 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_4 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized8 |         59 |         35 |      24 |    0 |    64 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized8 |         59 |         35 |      24 |    0 |    64 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized8 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized8 |         24 |          0 |      24 |    0 |    42 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized8 |         24 |          0 |      24 |    0 |    42 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                                |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized1 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__31 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           switchboards                                                                                          |                                  system_axi_cpu_interconnect_0_switchboards_imp_1CVK6X5 |        148 |        148 |       0 |    0 |   172 |      0 |      0 |    0 |          0 |
|             ar_switchboard                                                                                      |                                            system_axi_cpu_interconnect_0_bd_24fc_arsw_0 |          3 |          3 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                 system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top |          3 |          3 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                                      |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized8_0 |          3 |          3 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|             aw_switchboard                                                                                      |                                            system_axi_cpu_interconnect_0_bd_24fc_awsw_0 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                              system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top__1 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                                      |                   system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized8 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|             b_switchboard                                                                                       |                                             system_axi_cpu_interconnect_0_bd_24fc_bsw_0 |         23 |         23 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                 system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top__parameterized0 |         23 |         23 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                                      |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized10 |         23 |         23 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             r_switchboard                                                                                       |                                             system_axi_cpu_interconnect_0_bd_24fc_rsw_0 |        122 |        122 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                 system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top__parameterized1 |        122 |        122 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                                      |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized11 |        122 |        122 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             w_switchboard                                                                                       |                                             system_axi_cpu_interconnect_0_bd_24fc_wsw_0 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                 system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top__parameterized2 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                                      |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized12 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|       axi_hp1_interconnect                                                                                      |                                                           system_axi_hp1_interconnect_0 |        790 |        567 |     136 |   87 |   964 |      0 |      0 |    0 |          0 |
|         (axi_hp1_interconnect)                                                                                  |                                                           system_axi_hp1_interconnect_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                    |                                                   system_axi_hp1_interconnect_0_bd_31bd |        790 |        567 |     136 |   87 |   964 |      0 |      0 |    0 |          0 |
|           clk_map                                                                                               |                                       system_axi_hp1_interconnect_0_clk_map_imp_1V0WYD2 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             psr_aclk                                                                                            |                                        system_axi_hp1_interconnect_0_bd_31bd_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               U0                                                                                                |                                            system_axi_hp1_interconnect_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|                 (U0)                                                                                            |                                            system_axi_hp1_interconnect_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 EXT_LPF                                                                                         |                                                       system_axi_hp1_interconnect_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                   (EXT_LPF)                                                                                     |                                                       system_axi_hp1_interconnect_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |                                                  system_axi_hp1_interconnect_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 SEQ                                                                                             |                                              system_axi_hp1_interconnect_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                   (SEQ)                                                                                         |                                              system_axi_hp1_interconnect_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   SEQ_COUNTER                                                                                   |                                                   system_axi_hp1_interconnect_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           m00_exit_pipeline                                                                                     |                              system_axi_hp1_interconnect_0_m00_exit_pipeline_imp_2KD8VH |         24 |         24 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             m00_exit                                                                                            |                                            system_axi_hp1_interconnect_0_bd_31bd_m00e_0 |         24 |         24 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                       system_axi_hp1_interconnect_0_sc_exit_v1_0_12_top |         24 |         24 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                       system_axi_hp1_interconnect_0_sc_exit_v1_0_12_top |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                                       |                                      system_axi_hp1_interconnect_0_sc_exit_v1_0_12_exit |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                                     |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_sc2axi                                                                                            |                                          system_axi_hp1_interconnect_0_bd_31bd_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                                      system_axi_hp1_interconnect_0_sc_sc2axi_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_axi2sc                                                                                            |                                          system_axi_hp1_interconnect_0_bd_31bd_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                                      system_axi_hp1_interconnect_0_sc_axi2sc_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_entry_pipeline                                                                                    |                            system_axi_hp1_interconnect_0_s00_entry_pipeline_imp_12BBSXA |        454 |        368 |       0 |   86 |   481 |      0 |      0 |    0 |          0 |
|             s00_mmu                                                                                             |                                          system_axi_hp1_interconnect_0_bd_31bd_s00mmu_0 |         70 |         70 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                        system_axi_hp1_interconnect_0_sc_mmu_v1_0_10_top |         70 |         70 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                        system_axi_hp1_interconnect_0_sc_mmu_v1_0_10_top |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                 aw_reg_stall                                                                                    |              system_axi_hp1_interconnect_0_sc_util_v1_0_4_axi_reg_stall__parameterized0 |         43 |         43 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.decerr_slave_inst                                                                  |                               system_axi_hp1_interconnect_0_sc_mmu_v1_0_10_decerr_slave |          8 |          8 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_si_converter                                                                                    |                                          system_axi_hp1_interconnect_0_bd_31bd_s00sic_0 |        384 |        298 |       0 |   86 |   414 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                               system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_top |        384 |        298 |       0 |   86 |   414 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                               system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 converter.wrap_narrow_inst                                                                      |                       system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |        361 |        279 |       0 |   82 |   397 |      0 |      0 |    0 |          0 |
|                   (converter.wrap_narrow_inst)                                                                  |                       system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |         79 |         79 |       0 |    0 |   172 |      0 |      0 |    0 |          0 |
|                   aw_reg_slice                                                                                  |              system_axi_hp1_interconnect_0_sc_util_v1_0_4_axi_reg_stall__parameterized1 |         52 |         52 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                   w_cmd_fifo                                                                                    |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         75 |         69 |       0 |    6 |    14 |      0 |      0 |    0 |          0 |
|                     (w_cmd_fifo)                                                                                |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         62 |         62 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_95 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_102 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_103 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_104 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_105 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_106 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_111 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   w_payld_fifo                                                                                  |       system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_offset_fifo__parameterized0 |        160 |         84 |       0 |   76 |   111 |      0 |      0 |    0 |          0 |
|                     (w_payld_fifo)                                                                              |       system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_offset_fifo__parameterized0 |         35 |         35 |       0 |    0 |    99 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                                    |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         50 |         46 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                                |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         33 |         33 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                                       |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_82 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                                      |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_83 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                                      |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_84 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                                       |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_85 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                                       |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_86 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                                       |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_87 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                                       |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_92 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[100].srl_nx1                                                                       |                    system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[101].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_11 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[102].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_12 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[103].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_13 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[104].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_14 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[105].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_15 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[106].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_16 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[107].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_17 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[108].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_18 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[109].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_19 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[110].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_20 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[111].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_21 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[112].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_22 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[113].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_23 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[114].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_24 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[115].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_25 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[116].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_26 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[117].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_27 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[118].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_28 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[119].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_29 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[120].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_30 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[121].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_31 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[122].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_32 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[123].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_33 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[124].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_34 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[125].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_35 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[126].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_36 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[127].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_37 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[128].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_38 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[129].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_39 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[130].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_40 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[131].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_41 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[132].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_42 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[133].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_43 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[134].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_44 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[135].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_45 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[136].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_46 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[137].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_47 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[138].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_48 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[139].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_49 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[140].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_50 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[141].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_51 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[142].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_52 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[143].srl_nx1                                                                       |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_53 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[72].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_54 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[73].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_55 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[74].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_56 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[75].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_57 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[76].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_58 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[77].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_59 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[78].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_60 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[79].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_61 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[80].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_62 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[81].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_63 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[82].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_64 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[83].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_65 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[84].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_66 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[85].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_67 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[86].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_68 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[87].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_69 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[88].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_70 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[89].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_71 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[90].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_72 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[91].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_73 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[92].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_74 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[93].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_75 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[94].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_76 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[95].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_77 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[96].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_78 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[97].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_79 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[98].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_80 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[99].srl_nx1                                                                        |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_81 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 gen_normal.splitter_inst                                                                        |                          system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_splitter |         24 |         20 |       0 |    4 |    13 |      0 |      0 |    0 |          0 |
|                   (gen_normal.splitter_inst)                                                                    |                          system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_splitter |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo             |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         24 |         20 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo)         |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                                    system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_7 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_8 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_9 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_transaction_regulator                                                                           |                                           system_axi_hp1_interconnect_0_bd_31bd_s00tr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_hp1_interconnect_0_sc_transaction_regulator_v1_0_9_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_nodes                                                                                             |                                     system_axi_hp1_interconnect_0_s00_nodes_imp_18B2IWK |        301 |        165 |     136 |    0 |   448 |      0 |      0 |    0 |          0 |
|             s00_aw_node                                                                                         |                                            system_axi_hp1_interconnect_0_bd_31bd_sawn_0 |         87 |         39 |      48 |    0 |    90 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top |         87 |         39 |      48 |    0 |    90 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler |         84 |         36 |      48 |    0 |    85 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                                      system_axi_hp1_interconnect_0_sc_node_v1_0_14_fifo |         84 |         36 |      48 |    0 |    83 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |         84 |         36 |      48 |    0 |    83 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_4 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                                         system_axi_hp1_interconnect_0_xpm_memory_sdpram |         48 |          0 |      48 |    0 |    61 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                                           system_axi_hp1_interconnect_0_xpm_memory_base |         48 |          0 |      48 |    0 |    61 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter__parameterized0_6 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                                system_axi_hp1_interconnect_0_sc_node_v1_0_14_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_b_node                                                                                          |                                             system_axi_hp1_interconnect_0_bd_31bd_sbn_0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top__parameterized0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |         34 |         34 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_hp1_interconnect_0_sc_node_v1_0_14_fifo__parameterized0 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter__parameterized0_3 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_w_node                                                                                          |                                             system_axi_hp1_interconnect_0_bd_31bd_swn_0 |        176 |         88 |      88 |    0 |   330 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top__parameterized1 |        176 |         88 |      88 |    0 |   330 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1 |        173 |         85 |      88 |    0 |   325 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                            |                              system_axi_hp1_interconnect_0_sc_node_v1_0_14_fi_regulator |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                                      |                                   system_axi_hp1_interconnect_0_sc_node_v1_0_14_upsizer |         47 |         47 |       0 |    0 |   154 |      0 |      0 |    0 |          0 |
|                     (gen_normal_area.gen_upsizer.inst_upsizer)                                                  |                                   system_axi_hp1_interconnect_0_sc_node_v1_0_14_upsizer |         47 |         47 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                     inst_upsizer_target_pipeline                                                                |                   system_axi_hp1_interconnect_0_sc_util_v1_0_4_pipeline__parameterized5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_hp1_interconnect_0_sc_node_v1_0_14_fifo__parameterized1 |        125 |         37 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |        125 |         37 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                    system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_0 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_hp1_interconnect_0_xpm_memory_sdpram__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_hp1_interconnect_0_xpm_memory_base__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                    system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter__parameterized0 |         22 |         22 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       axi_hp2_interconnect                                                                                      |                                                           system_axi_hp2_interconnect_0 |        737 |        523 |     128 |   86 |   685 |      0 |      0 |    0 |          0 |
|         (axi_hp2_interconnect)                                                                                  |                                                           system_axi_hp2_interconnect_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                    |                                                   system_axi_hp2_interconnect_0_bd_c0fd |        737 |        523 |     128 |   86 |   685 |      0 |      0 |    0 |          0 |
|           clk_map                                                                                               |                                        system_axi_hp2_interconnect_0_clk_map_imp_QEY4IV |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             psr_aclk                                                                                            |                                        system_axi_hp2_interconnect_0_bd_c0fd_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               U0                                                                                                |                                            system_axi_hp2_interconnect_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|                 (U0)                                                                                            |                                            system_axi_hp2_interconnect_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 EXT_LPF                                                                                         |                                                       system_axi_hp2_interconnect_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                   (EXT_LPF)                                                                                     |                                                       system_axi_hp2_interconnect_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |                                                  system_axi_hp2_interconnect_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 SEQ                                                                                             |                                              system_axi_hp2_interconnect_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                   (SEQ)                                                                                         |                                              system_axi_hp2_interconnect_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   SEQ_COUNTER                                                                                   |                                                   system_axi_hp2_interconnect_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           m00_exit_pipeline                                                                                     |                             system_axi_hp2_interconnect_0_m00_exit_pipeline_imp_1AI8LVG |         37 |         32 |       0 |    5 |    19 |      0 |      0 |    0 |          0 |
|             m00_exit                                                                                            |                                            system_axi_hp2_interconnect_0_bd_c0fd_m00e_0 |         37 |         32 |       0 |    5 |    19 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                       system_axi_hp2_interconnect_0_sc_exit_v1_0_12_top |         37 |         32 |       0 |    5 |    19 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                       system_axi_hp2_interconnect_0_sc_exit_v1_0_12_top |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                                       |                                      system_axi_hp2_interconnect_0_sc_exit_v1_0_12_exit |         29 |         24 |       0 |    5 |    14 |      0 |      0 |    0 |          0 |
|                   (exit_inst)                                                                                   |                                      system_axi_hp2_interconnect_0_sc_exit_v1_0_12_exit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                                     |                          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo |         28 |         23 |       0 |    5 |    13 |      0 |      0 |    0 |          0 |
|                     (gen_r_cmd_fifo.r_cmd_fifo)                                                                 |                          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo |         17 |         17 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_102 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_103 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_104 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_105 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                         |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_106 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_sc2axi                                                                                            |                                          system_axi_hp2_interconnect_0_bd_c0fd_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                                      system_axi_hp2_interconnect_0_sc_sc2axi_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_axi2sc                                                                                            |                                          system_axi_hp2_interconnect_0_bd_c0fd_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                                |                                      system_axi_hp2_interconnect_0_sc_axi2sc_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_entry_pipeline                                                                                    |                             system_axi_hp2_interconnect_0_s00_entry_pipeline_imp_A6NOOV |        416 |        336 |       0 |   80 |   388 |      0 |      0 |    0 |          0 |
|             s00_mmu                                                                                             |                                          system_axi_hp2_interconnect_0_bd_c0fd_s00mmu_0 |        105 |        105 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                        system_axi_hp2_interconnect_0_sc_mmu_v1_0_10_top |        105 |        105 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                        system_axi_hp2_interconnect_0_sc_mmu_v1_0_10_top |         37 |         37 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 ar_reg_stall                                                                                    |              system_axi_hp2_interconnect_0_sc_util_v1_0_4_axi_reg_stall__parameterized0 |         49 |         49 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.decerr_slave_inst                                                                  |                               system_axi_hp2_interconnect_0_sc_mmu_v1_0_10_decerr_slave |         20 |         20 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_si_converter                                                                                    |                                          system_axi_hp2_interconnect_0_bd_c0fd_s00sic_0 |        311 |        231 |       0 |   80 |   326 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                               system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_top |        311 |        231 |       0 |   80 |   326 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                               system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 converter.wrap_narrow_inst                                                                      |                       system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |        310 |        230 |       0 |   80 |   322 |      0 |      0 |    0 |          0 |
|                   (converter.wrap_narrow_inst)                                                                  |                       system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |         12 |         12 |       0 |    0 |    95 |      0 |      0 |    0 |          0 |
|                   ar_reg_slice                                                                                  |              system_axi_hp2_interconnect_0_sc_util_v1_0_4_axi_reg_stall__parameterized1 |         64 |         64 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[0].r_cmd_fifo                                                                 |          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         58 |         47 |       0 |   11 |    20 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[0].r_cmd_fifo)                                                             |          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         35 |         35 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                         |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_80 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_81 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_82 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_87 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_88 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                         |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_91 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                        |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_93 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                         |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_94 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                         |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_95 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                         |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_97 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                         |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_98 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_100 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_101 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[0].r_payld_fifo                                                               |                       system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_offset_fifo |        180 |        111 |       0 |   69 |   106 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[0].r_payld_fifo)                                                           |                       system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_offset_fifo |         62 |         62 |       0 |    0 |    92 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                                    |          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         53 |         48 |       0 |    5 |    14 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                                |          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         36 |         36 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                                       |                                    system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                                      |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_70 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                                       |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_71 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                                       |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_72 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                                       |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_73 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                                       |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_75 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                                       |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_76 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                        |                    system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                        |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_4 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                        |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_5 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                        |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_6 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                        |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_7 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                        |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_8 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                        |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_9 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_10 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_11 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_12 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_13 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_14 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_15 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_16 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_17 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_18 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_19 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_20 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_21 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_22 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_23 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_24 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_25 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_26 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_27 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_28 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[36].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_29 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[37].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_30 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_31 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_32 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_33 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_34 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[42].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_35 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[43].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_36 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[44].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_37 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[45].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_38 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[46].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_39 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[47].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_40 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[48].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_41 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[49].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_42 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[50].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_43 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[51].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_44 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[52].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_45 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[53].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_46 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[54].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_47 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[55].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_48 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[56].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_49 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[57].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_50 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[58].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_51 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[59].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_52 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[60].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_53 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[61].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_54 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[62].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_55 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[63].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_56 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[64].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_57 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[65].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_58 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[66].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_59 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[67].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_60 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[68].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_61 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[69].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_62 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[70].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_63 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[71].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_64 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[75].srl_nx1                                                                        |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_66 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                         |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_67 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                         |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_68 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                          |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_transaction_regulator                                                                           |                                           system_axi_hp2_interconnect_0_bd_c0fd_s00tr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_hp2_interconnect_0_sc_transaction_regulator_v1_0_9_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_nodes                                                                                             |                                      system_axi_hp2_interconnect_0_s00_nodes_imp_DLXCPX |        273 |        145 |     128 |    0 |   256 |      0 |      0 |    0 |          0 |
|             s00_ar_node                                                                                         |                                            system_axi_hp2_interconnect_0_bd_c0fd_sarn_0 |         86 |         38 |      48 |    0 |    94 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                                       system_axi_hp2_interconnect_0_sc_node_v1_0_14_top |         86 |         38 |      48 |    0 |    94 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                                       system_axi_hp2_interconnect_0_sc_node_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                                system_axi_hp2_interconnect_0_sc_node_v1_0_14_mi_handler |         83 |         35 |      48 |    0 |    89 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                                system_axi_hp2_interconnect_0_sc_node_v1_0_14_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                                      system_axi_hp2_interconnect_0_sc_node_v1_0_14_fifo |         83 |         35 |      48 |    0 |    87 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |                            system_axi_hp2_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |         83 |         35 |      48 |    0 |    87 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |                            system_axi_hp2_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                                         system_axi_hp2_interconnect_0_xpm_memory_sdpram |         48 |          0 |      48 |    0 |    65 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                                           system_axi_hp2_interconnect_0_xpm_memory_base |         48 |          0 |      48 |    0 |    65 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter__parameterized0_3 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                                system_axi_hp2_interconnect_0_sc_node_v1_0_14_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_r_node                                                                                          |                                             system_axi_hp2_interconnect_0_bd_c0fd_srn_0 |        187 |        107 |      80 |    0 |   162 |      0 |      0 |    0 |          0 |
|               inst                                                                                              |                       system_axi_hp2_interconnect_0_sc_node_v1_0_14_top__parameterized0 |        187 |        107 |      80 |    0 |   162 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                          |                       system_axi_hp2_interconnect_0_sc_node_v1_0_14_top__parameterized0 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                                 |                system_axi_hp2_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |        184 |        104 |      80 |    0 |   157 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                             |                system_axi_hp2_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                                  |                                 system_axi_hp2_interconnect_0_sc_node_v1_0_14_downsizer |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                          |                      system_axi_hp2_interconnect_0_sc_node_v1_0_14_fifo__parameterized0 |        183 |        103 |      80 |    0 |   152 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                               |            system_axi_hp2_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |        183 |        103 |      80 |    0 |   152 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                           |            system_axi_hp2_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         72 |         72 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                              |                                    system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                              |                                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter_0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                            |                         system_axi_hp2_interconnect_0_xpm_memory_sdpram__parameterized0 |         80 |          0 |      80 |    0 |   130 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                                    |                           system_axi_hp2_interconnect_0_xpm_memory_base__parameterized0 |         80 |          0 |      80 |    0 |   130 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                                   |                    system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter__parameterized0 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                                 |                system_axi_hp2_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                                     |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       bram_ctrl                                                                                                 |                                                                      system_bram_ctrl_0 |        140 |        140 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|         U0                                                                                                      |                                                        system_bram_ctrl_0_axi_bram_ctrl |        140 |        140 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           gext_inst.abcv4_0_ext_inst                                                                            |                                                    system_bram_ctrl_0_axi_bram_ctrl_top |        140 |        140 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|             GEN_AXI4.I_FULL_AXI                                                                                 |                                                             system_bram_ctrl_0_full_axi |        140 |        140 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|               (GEN_AXI4.I_FULL_AXI)                                                                             |                                                             system_bram_ctrl_0_full_axi |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               GEN_ARB.I_SNG_PORT                                                                                |                                                         system_bram_ctrl_0_sng_port_arb |         12 |         12 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               I_RD_CHNL                                                                                         |                                                              system_bram_ctrl_0_rd_chnl |        106 |        106 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 (I_RD_CHNL)                                                                                     |                                                              system_bram_ctrl_0_rd_chnl |         91 |         91 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                                   |                                                          system_bram_ctrl_0_wrap_brst_0 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               I_WR_CHNL                                                                                         |                                                              system_bram_ctrl_0_wr_chnl |         18 |         18 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 (I_WR_CHNL)                                                                                     |                                                              system_bram_ctrl_0_wr_chnl |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 I_WRAP_BRST                                                                                     |                                                            system_bram_ctrl_0_wrap_brst |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       concat_9361                                                                                               |                                                                    system_concat_9361_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                    |                                                        system_concat_9361_0_concat_9361 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       default_chan_block                                                                                        |                                                             system_default_chan_block_0 |       8369 |       6580 |     466 | 1323 | 14455 |      9 |     74 |    1 |         87 |
|         inst                                                                                                    |                                          system_default_chan_block_0_default_chan_block |       8369 |       6580 |     466 | 1323 | 14455 |      9 |     74 |    1 |         87 |
|           i_adc                                                                                                 |                                           system_default_chan_block_0_rwt_common_adc_if |        344 |        304 |      40 |    0 |   647 |      2 |      0 |    0 |          0 |
|             (i_adc)                                                                                             |                                           system_default_chan_block_0_rwt_common_adc_if |         79 |         79 |       0 |    0 |   233 |      0 |      0 |    0 |          0 |
|             i_sync_escape                                                                                       |                                              system_default_chan_block_0_sync_bits_1601 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             i_sync_use_tags                                                                                     |                                              system_default_chan_block_0_sync_bits_1602 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             u_async_fifo_adc                                                                                    |                                              system_default_chan_block_0_util_axis_fifo |         69 |         69 |       0 |    0 |   101 |      1 |      0 |    0 |          0 |
|               (u_async_fifo_adc)                                                                                |                                              system_default_chan_block_0_util_axis_fifo |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               fifo.async_clocks.i_mem                                                                           |                                                      system_default_chan_block_0_ad_mem |         10 |         10 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               fifo.i_address_gray                                                                               |                 system_default_chan_block_0_util_axis_fifo_address_generator__xdcDup__1 |         59 |         59 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 (fifo.i_address_gray)                                                                           |                 system_default_chan_block_0_util_axis_fifo_address_generator__xdcDup__1 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 g_async_clock.i_raddr_sync_gray                                                                 |                                        system_default_chan_block_0_sync_gray__xdcDup__1 |         22 |         22 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 g_async_clock.i_waddr_sync_gray                                                                 |                                        system_default_chan_block_0_sync_gray__xdcDup__2 |         25 |         25 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             u_async_fifo_user                                                                                   |                   system_default_chan_block_0_util_axis_fifo__parameterized1__xdcDup__1 |         50 |         50 |       0 |    0 |   101 |      1 |      0 |    0 |          0 |
|               (u_async_fifo_user)                                                                               |                   system_default_chan_block_0_util_axis_fifo__parameterized1__xdcDup__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               fifo.async_clocks.i_mem                                                                           |                                 system_default_chan_block_0_ad_mem__parameterized0_1603 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               fifo.i_address_gray                                                                               |                 system_default_chan_block_0_util_axis_fifo_address_generator__xdcDup__2 |         50 |         50 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 (fifo.i_address_gray)                                                                           |                 system_default_chan_block_0_util_axis_fifo_address_generator__xdcDup__2 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 g_async_clock.i_raddr_sync_gray                                                                 |                                        system_default_chan_block_0_sync_gray__xdcDup__3 |         23 |         23 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 g_async_clock.i_waddr_sync_gray                                                                 |                                        system_default_chan_block_0_sync_gray__xdcDup__4 |         15 |         15 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             u_tag_insert                                                                                        |                                              system_default_chan_block_0_rwt_tag_insert |        147 |        107 |      40 |    0 |   208 |      0 |      0 |    0 |          0 |
|               (u_tag_insert)                                                                                    |                                              system_default_chan_block_0_rwt_tag_insert |         23 |         23 |       0 |    0 |   133 |      0 |      0 |    0 |          0 |
|               insert_escape                                                                                     |                                       system_default_chan_block_0_rwt_tag_insert_escape |        124 |         84 |      40 |    0 |    75 |      0 |      0 |    0 |          0 |
|                 (insert_escape)                                                                                 |                                       system_default_chan_block_0_rwt_tag_insert_escape |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 sync_fifo                                                                                       |                              system_default_chan_block_0_util_axis_fifo__parameterized0 |        123 |         83 |      40 |    0 |    72 |      0 |      0 |    0 |          0 |
|                   (sync_fifo)                                                                                   |                              system_default_chan_block_0_util_axis_fifo__parameterized0 |        104 |         64 |      40 |    0 |    66 |      0 |      0 |    0 |          0 |
|                   fifo.i_address_gray                                                                           |            system_default_chan_block_0_util_axis_fifo_address_generator__parameterized0 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           i_dac                                                                                                 |                                           system_default_chan_block_0_rwt_common_dac_if |        352 |        352 |       0 |    0 |   691 |      2 |      0 |    0 |          0 |
|             (i_dac)                                                                                             |                                           system_default_chan_block_0_rwt_common_dac_if |        154 |        154 |       0 |    0 |   403 |      0 |      0 |    0 |          0 |
|             i_sync_enables                                                                                      |                                   system_default_chan_block_0_sync_bits__parameterized0 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             i_sync_escape                                                                                       |                                                   system_default_chan_block_0_sync_bits |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             i_sync_use_tags                                                                                     |                                              system_default_chan_block_0_sync_bits_1600 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             u_async_fifo_dma                                                                                    |                              system_default_chan_block_0_util_axis_fifo__parameterized1 |        139 |        139 |       0 |    0 |   101 |      1 |      0 |    0 |          0 |
|               (u_async_fifo_dma)                                                                                |                              system_default_chan_block_0_util_axis_fifo__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               fifo.async_clocks.i_mem                                                                           |                                      system_default_chan_block_0_ad_mem__parameterized0 |         88 |         88 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               fifo.i_address_gray                                                                               |                 system_default_chan_block_0_util_axis_fifo_address_generator__xdcDup__3 |         50 |         50 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 (fifo.i_address_gray)                                                                           |                 system_default_chan_block_0_util_axis_fifo_address_generator__xdcDup__3 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 g_async_clock.i_raddr_sync_gray                                                                 |                                        system_default_chan_block_0_sync_gray__xdcDup__5 |         23 |         23 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 g_async_clock.i_waddr_sync_gray                                                                 |                                        system_default_chan_block_0_sync_gray__xdcDup__6 |         15 |         15 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             u_async_fifo_user                                                                                   |                              system_default_chan_block_0_util_axis_fifo__parameterized2 |         52 |         52 |       0 |    0 |   101 |      1 |      0 |    0 |          0 |
|               (u_async_fifo_user)                                                                               |                              system_default_chan_block_0_util_axis_fifo__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               fifo.async_clocks.i_mem                                                                           |                                      system_default_chan_block_0_ad_mem__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               fifo.i_address_gray                                                                               |                            system_default_chan_block_0_util_axis_fifo_address_generator |         52 |         52 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 (fifo.i_address_gray)                                                                           |                            system_default_chan_block_0_util_axis_fifo_address_generator |         13 |         13 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 g_async_clock.i_raddr_sync_gray                                                                 |                                        system_default_chan_block_0_sync_gray__xdcDup__7 |         24 |         24 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 g_async_clock.i_waddr_sync_gray                                                                 |                                                   system_default_chan_block_0_sync_gray |         15 |         15 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             u_tag_extract                                                                                       |                                             system_default_chan_block_0_rwt_tag_extract |          6 |          6 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|           i_rwt_common_regs                                                                                     |                                             system_default_chan_block_0_rwt_common_regs |        114 |        114 |       0 |    0 |   145 |      0 |      0 |    0 |          0 |
|             i_up_axi                                                                                            |                                                      system_default_chan_block_0_up_axi |        114 |        114 |       0 |    0 |   145 |      0 |      0 |    0 |          0 |
|           i_user                                                                                                |                                     system_default_chan_block_0_default_chan_block_user |       7561 |       5812 |     426 | 1323 | 12972 |      5 |     74 |    1 |         87 |
|             chan_1                                                                                              |                                    system_default_chan_block_0_channelizer_m__xdcDup__1 |       3960 |       2703 |     194 | 1063 |  9006 |      5 |     73 |    1 |         85 |
|               (chan_1)                                                                                          |                                    system_default_chan_block_0_channelizer_m__xdcDup__1 |          0 |          0 |       0 |    0 |   172 |      0 |      0 |    0 |          0 |
|               channelizer                                                                                       |                    system_default_chan_block_0_chan_top_128M_16iw_16ow_32tps__xdcDup__1 |       3836 |       2605 |     168 | 1063 |  8646 |      5 |     73 |    0 |         85 |
|                 (channelizer)                                                                                   |                    system_default_chan_block_0_chan_top_128M_16iw_16ow_32tps__xdcDup__1 |         31 |         31 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|                 u_downselect                                                                                    |                                          system_default_chan_block_0_downselect_128_651 |        135 |         77 |      32 |   26 |   549 |      0 |      0 |    0 |          0 |
|                   (u_downselect)                                                                                |                                          system_default_chan_block_0_downselect_128_651 |         69 |         43 |       0 |   26 |   218 |      0 |      0 |    0 |          0 |
|                   u_fifo                                                                                        |                             system_default_chan_block_0_axi_fifo_51__parameterized0_806 |         64 |         32 |      32 |    0 |   124 |      0 |      0 |    0 |          0 |
|                   u_pipe_mux                                                                                    |                                          system_default_chan_block_0_pipe_mux_128_1_807 |          2 |          2 |       0 |    0 |   207 |      0 |      0 |    0 |          0 |
|                 u_fft                                                                                           |                                                    system_default_chan_block_0_xfft_128 |       2461 |       1773 |       0 |  688 |  4577 |      0 |      6 |    0 |         16 |
|                   U0                                                                                            |                                                 system_default_chan_block_0_xfft_v9_1_7 |       2461 |       1773 |       0 |  688 |  4577 |      0 |      6 |    0 |         16 |
|                     i_synth                                                                                     |                                             system_default_chan_block_0_xfft_v9_1_7_viv |       2461 |       1773 |       0 |  688 |  4577 |      0 |      6 |    0 |         16 |
|                       (i_synth)                                                                                 |                                             system_default_chan_block_0_xfft_v9_1_7_viv |          0 |          0 |       0 |    0 |     0 |      0 |      2 |    0 |          0 |
|                       axi_wrapper                                                                               |                                             system_default_chan_block_0_axi_wrapper_808 |        174 |        131 |       0 |   43 |   253 |      0 |      0 |    0 |          0 |
|                         (axi_wrapper)                                                                           |                                             system_default_chan_block_0_axi_wrapper_808 |         58 |         58 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                         config_channel_fifo                                                                     |                                 system_default_chan_block_0_axi_wrapper_input_fifo_1579 |         18 |         15 |       0 |    3 |    15 |      0 |      0 |    0 |          0 |
|                           gen_non_real_time.data_in_fifo_pt1                                                    |                                          system_default_chan_block_0_glb_ifx_slave_1586 |         18 |         15 |       0 |    3 |    15 |      0 |      0 |    0 |          0 |
|                             (gen_non_real_time.data_in_fifo_pt1)                                                |                                          system_default_chan_block_0_glb_ifx_slave_1586 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                             fifo0                                                                               |                                                system_default_chan_block_0_glb_srl_fifo |         11 |          8 |       0 |    3 |    10 |      0 |      0 |    0 |          0 |
|                         data_in_channel_fifo                                                                    |                 system_default_chan_block_0_axi_wrapper_input_fifo__parameterized0_1580 |         54 |         38 |       0 |   16 |   140 |      0 |      0 |    0 |          0 |
|                           (data_in_channel_fifo)                                                                |                 system_default_chan_block_0_axi_wrapper_input_fifo__parameterized0_1580 |          2 |          2 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|                           gen_non_real_time.data_in_fifo_pt1                                                    |                          system_default_chan_block_0_glb_ifx_slave__parameterized0_1585 |         52 |         36 |       0 |   16 |    74 |      0 |      0 |    0 |          0 |
|                             (gen_non_real_time.data_in_fifo_pt1)                                                |                          system_default_chan_block_0_glb_ifx_slave__parameterized0_1585 |         28 |         28 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                             fifo0                                                                               |                                system_default_chan_block_0_glb_srl_fifo__parameterized1 |         24 |          8 |       0 |   16 |    40 |      0 |      0 |    0 |          0 |
|                         data_out_channel                                                                        |                system_default_chan_block_0_axi_wrapper_output_fifo__parameterized0_1581 |         38 |         14 |       0 |   24 |    53 |      0 |      0 |    0 |          0 |
|                           (data_out_channel)                                                                    |                system_default_chan_block_0_axi_wrapper_output_fifo__parameterized0_1581 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           gen_non_real_time.fifo                                                                |                              system_default_chan_block_0_glb_ifx_master__parameterized0 |         34 |         10 |       0 |   24 |    53 |      0 |      0 |    0 |          0 |
|                             fifo0                                                                               |                           system_default_chan_block_0_glb_srl_fifo__parameterized5_1584 |         34 |         10 |       0 |   24 |    53 |      0 |      0 |    0 |          0 |
|                         gen_status_channel.status_fifo                                                          |                                system_default_chan_block_0_axi_wrapper_output_fifo_1582 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                           (gen_status_channel.status_fifo)                                                      |                                system_default_chan_block_0_axi_wrapper_output_fifo_1582 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           gen_non_real_time.fifo                                                                |                                              system_default_chan_block_0_glb_ifx_master |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                             fifo0                                                                               |                           system_default_chan_block_0_glb_srl_fifo__parameterized3_1583 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       xfft_inst                                                                                 |                                        system_default_chan_block_0_xfft_v9_1_7_core_809 |       2287 |       1642 |       0 |  645 |  4324 |      0 |      4 |    0 |         16 |
|                         (xfft_inst)                                                                             |                                        system_default_chan_block_0_xfft_v9_1_7_core_809 |          0 |          0 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                         non_floating_point.arch_d.xfft_inst                                                     |                                           system_default_chan_block_0_xfft_v9_1_7_d_810 |       2287 |       1642 |       0 |  645 |  4278 |      0 |      4 |    0 |         16 |
|                           (non_floating_point.arch_d.xfft_inst)                                                 |                                           system_default_chan_block_0_xfft_v9_1_7_d_810 |         28 |         28 |       0 |    0 |   171 |      0 |      0 |    0 |          0 |
|                           DOUT_CNT_CTRL_0                                                                       |                                            system_default_chan_block_0_r22_cnt_ctrl_811 |         12 |         12 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                             (DOUT_CNT_CTRL_0)                                                                   |                                            system_default_chan_block_0_r22_cnt_ctrl_811 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             cnt                                                                                 |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1573 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                               (cnt)                                                                             |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1573 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt_addsub                                                                        |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4__2 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_1575 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_1576 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_1577 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_q.i_simple.qreg                                                         |                                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv_1578 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               i_tc_compare_new                                                                  |                                                system_default_chan_block_0_equ_rtl_1574 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FLOW                                                                                  |                                           system_default_chan_block_0_r22_flow_ctrl_812 |         33 |         32 |       0 |    1 |    63 |      0 |      0 |    0 |          0 |
|                             (FLOW)                                                                              |                                           system_default_chan_block_0_r22_flow_ctrl_812 |          2 |          2 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                             proc0_counter                                                                       |                                           system_default_chan_block_0_cnt_tc_rtl_a_1539 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                               (proc0_counter)                                                                   |                                           system_default_chan_block_0_cnt_tc_rtl_a_1539 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt_addsub                                                                        |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_1569 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_1570 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_1571 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_q.i_simple.qreg                                                         |                                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv_1572 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               i_tc_compare_new                                                                  |                                                system_default_chan_block_0_equ_rtl_1568 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             proc_cnt_start                                                                      |                                                system_default_chan_block_0_equ_rtl_1540 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             reset_sustain.delay_reset_3                                                         |                                system_default_chan_block_0_cnt_sat__parameterized3_1541 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                               (reset_sustain.delay_reset_3)                                                     |                                system_default_chan_block_0_cnt_sat__parameterized3_1541 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                               counter_addsub                                                                    |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized5_1565 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized5_1566 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized5_1567 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             reset_sustain.delay_reset_7                                                         |                                system_default_chan_block_0_cnt_sat__parameterized4_1542 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                               (reset_sustain.delay_reset_7)                                                     |                                system_default_chan_block_0_cnt_sat__parameterized4_1542 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                               counter_addsub                                                                    |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized7_1562 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized7_1563 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized7_1564 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             reset_sustain.resets_4_pes[0].delay_reset_pe                                        |                                system_default_chan_block_0_cnt_sat__parameterized2_1543 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                               (reset_sustain.resets_4_pes[0].delay_reset_pe)                                    |                                system_default_chan_block_0_cnt_sat__parameterized2_1543 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                               counter_addsub                                                                    |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized3_1559 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized3_1560 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized3_1561 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             reset_sustain.resets_4_pes[1].delay_reset_pe                                        |                                system_default_chan_block_0_cnt_sat__parameterized1_1544 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               (reset_sustain.resets_4_pes[1].delay_reset_pe)                                    |                                system_default_chan_block_0_cnt_sat__parameterized1_1544 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               counter_addsub                                                                    |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized0__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized1_1556 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized1_1557 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized1_1558 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               tc_compare                                                                        |                             system_default_chan_block_0_logic_gate__parameterized1_1555 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             reset_sustain.resets_4_pes[2].delay_reset_pe                                        |                                system_default_chan_block_0_cnt_sat__parameterized0_1545 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               (reset_sustain.resets_4_pes[2].delay_reset_pe)                                    |                                system_default_chan_block_0_cnt_sat__parameterized0_1545 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               counter_addsub                                                                    |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized1_1552 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized1_1553 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized1_1554 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               tc_compare                                                                        |                             system_default_chan_block_0_logic_gate__parameterized0_1551 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             reset_sustain.resets_4_pes[3].delay_reset_pe                                        |                                                system_default_chan_block_0_cnt_sat_1546 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                               (reset_sustain.resets_4_pes[3].delay_reset_pe)                                    |                                                system_default_chan_block_0_cnt_sat_1546 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                               counter_addsub                                                                    |                                       system_default_chan_block_0_c_addsub_v12_0_14_viv |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |                               system_default_chan_block_0_c_addsub_v12_0_14_legacy_1548 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |                        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy_1549 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |                          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy_1550 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             start_reg_delay                                                                     |                                              system_default_chan_block_0_shift_ram_1547 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               (start_reg_delay)                                                                 |                                              system_default_chan_block_0_shift_ram_1547 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.REG3                                                                  |                              system_default_chan_block_0_shift_ram__parameterized75_813 |          4 |          0 |       0 |    4 |    14 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.delay_DV                                                              |                              system_default_chan_block_0_shift_ram__parameterized79_814 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                             (has_bit_reverse.delay_DV)                                                          |                              system_default_chan_block_0_shift_ram__parameterized79_814 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized26 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               i_bb_inst                                                                         |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized1__2 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.delay_DV_2                                                            |                              system_default_chan_block_0_shift_ram__parameterized77_815 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                             (has_bit_reverse.delay_DV_2)                                                        |                              system_default_chan_block_0_shift_ram__parameterized77_815 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized25__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               i_bb_inst                                                                         |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.delay_EDONE_SRL                                                       |                              system_default_chan_block_0_shift_ram__parameterized77_816 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                             (has_bit_reverse.delay_EDONE_SRL)                                                   |                              system_default_chan_block_0_shift_ram__parameterized77_816 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized25__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               i_bb_inst                                                                         |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.delay_addr_r_MSB                                                      |                              system_default_chan_block_0_shift_ram__parameterized34_817 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               i_bb_inst                                                                         |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.delay_addr_w_MSB                                                      |                              system_default_chan_block_0_shift_ram__parameterized34_818 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               i_bb_inst                                                                         |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.delay_done_int                                                        |                              system_default_chan_block_0_shift_ram__parameterized76_819 |          1 |          0 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                             (has_bit_reverse.delay_done_int)                                                    |                              system_default_chan_block_0_shift_ram__parameterized76_819 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized24 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               i_bb_inst                                                                         |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized24 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.delay_dout_rev_index_int                                              |                              system_default_chan_block_0_shift_ram__parameterized67_820 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.delay_reorder_write_addr                                              |                               system_default_chan_block_0_shift_ram__parameterized0_821 |          4 |          0 |       0 |    4 |     7 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.dig_rev_mem                                                           |                              system_default_chan_block_0_r22_memory__parameterized1_822 |          0 |          0 |       0 |    0 |     0 |      0 |      2 |    0 |          0 |
|                             blk_ram.use_bram_only.mem                                                           |                                         system_default_chan_block_0_dpm__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      2 |    0 |          0 |
|                           has_bit_reverse.dout_rev_we_delay                                                     |                               system_default_chan_block_0_shift_ram__parameterized5_823 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized1 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               i_bb_inst                                                                         |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized1 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |                            system_default_chan_block_0_r22_cnt_ctrl__parameterized6_824 |         12 |         12 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                             (has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1)                       |                            system_default_chan_block_0_r22_cnt_ctrl__parameterized6_824 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             cnt                                                                                 |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1533 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                               (cnt)                                                                             |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1533 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt_addsub                                                                        |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4__3 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_1535 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_1536 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_1537 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_q.i_simple.qreg                                                         |                                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv_1538 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               i_tc_compare_new                                                                  |                                                system_default_chan_block_0_equ_rtl_1534 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.pe_out_reg                                                            |                              system_default_chan_block_0_shift_ram__parameterized69_825 |         26 |          2 |       0 |   24 |    48 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |                              system_default_chan_block_0_shift_ram__parameterized66_826 |         15 |         11 |       0 |    4 |    14 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.blk_exp_delay                                                 |                              system_default_chan_block_0_shift_ram__parameterized73_827 |          6 |          4 |       0 |    2 |     8 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.frame_start_delay                                             |                              system_default_chan_block_0_shift_ram__parameterized71_828 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.im_rounder                                                    |                                  system_default_chan_block_0_r22_var_unbiased_round_829 |         23 |         23 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                             (has_bit_reverse.use_bfp.im_rounder)                                                |                                  system_default_chan_block_0_r22_var_unbiased_round_829 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                             carry_delay                                                                         |                             system_default_chan_block_0_shift_ram__parameterized74_1532 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.im_shifter                                                    |                                         system_default_chan_block_0_r22_right_shift_830 |         48 |         48 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                             r8.shifter                                                                          |                              system_default_chan_block_0_mux_bus16__parameterized0_1531 |         48 |         48 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.pe_out_reg_im                                                 |                              system_default_chan_block_0_shift_ram__parameterized70_831 |         11 |          7 |       0 |    4 |     8 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.pe_out_reg_re                                                 |                              system_default_chan_block_0_shift_ram__parameterized70_832 |         11 |          7 |       0 |    4 |     8 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.re_rounder                                                    |                                  system_default_chan_block_0_r22_var_unbiased_round_833 |         23 |         23 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                             (has_bit_reverse.use_bfp.re_rounder)                                                |                                  system_default_chan_block_0_r22_var_unbiased_round_833 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                             carry_delay                                                                         |                             system_default_chan_block_0_shift_ram__parameterized74_1530 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.re_shifter                                                    |                                         system_default_chan_block_0_r22_right_shift_834 |         48 |         48 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                             r8.shifter                                                                          |                              system_default_chan_block_0_mux_bus16__parameterized0_1529 |         48 |         48 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.use_bfp.shift_delay                                                   |                              system_default_chan_block_0_shift_ram__parameterized72_835 |          2 |          0 |       0 |    2 |     3 |      0 |      0 |    0 |          0 |
|                           has_bit_reverse.var_pt_size_muxed_addresses.left_shifter                              |                              system_default_chan_block_0_so_run_addr_gen_left_shift_836 |         15 |         11 |       0 |    4 |    14 |      0 |      0 |    0 |          0 |
|                             delay_output                                                                        |                             system_default_chan_block_0_shift_ram__parameterized68_1527 |          4 |          0 |       0 |    4 |     7 |      0 |      0 |    0 |          0 |
|                             r7.shifter                                                                          |                               system_default_chan_block_0_mux_bus8__parameterized0_1528 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                           input_delay_im                                                                        |                               system_default_chan_block_0_shift_ram__parameterized2_837 |          8 |          0 |       0 |    8 |    16 |      0 |      0 |    0 |          0 |
|                           input_delay_re                                                                        |                               system_default_chan_block_0_shift_ram__parameterized2_838 |          8 |          0 |       0 |    8 |    16 |      0 |      0 |    0 |          0 |
|                           pe0_bf1_addr_gen                                                                      |                               system_default_chan_block_0_shift_ram__parameterized0_839 |          8 |          4 |       0 |    4 |     7 |      0 |      0 |    0 |          0 |
|                           pe0_bf2_start_gen                                                                     |                               system_default_chan_block_0_shift_ram__parameterized1_840 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           pe_gen[0].natural_order_input.PE                                                      |                                                  system_default_chan_block_0_r22_pe_841 |        388 |        292 |       0 |   96 |   802 |      0 |      2 |    0 |          4 |
|                             (pe_gen[0].natural_order_input.PE)                                                  |                                                  system_default_chan_block_0_r22_pe_841 |          4 |          4 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|                             FB_1.BF_1                                                                           |                                                 system_default_chan_block_0_r22_bf_1399 |        130 |         93 |       0 |   37 |   212 |      0 |      1 |    0 |          0 |
|                               (FB_1.BF_1)                                                                       |                                                 system_default_chan_block_0_r22_bf_1399 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               BTFLY0                                                                            |                                           system_default_chan_block_0_r22_bfly_byp_1494 |         72 |         72 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                                 logic_bfly_byp.add_i                                                            |                                           system_default_chan_block_0_adder_bypass_1507 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                   adder                                                                         |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized6 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                     i_baseblox.i_baseblox_addsub                                                |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized13_1523 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                       no_pipelining.the_addsub                                                  |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized13_1524 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                         i_lut6.i_lut6_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized13_1525 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                           (i_lut6.i_lut6_addsub)                                                |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized13_1525 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                           i_q.i_simple.qreg                                                     |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized3_1526 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                 logic_bfly_byp.add_r                                                            |                                           system_default_chan_block_0_adder_bypass_1508 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                   adder                                                                         |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized6__2 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                     i_baseblox.i_baseblox_addsub                                                |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized13_1519 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                       no_pipelining.the_addsub                                                  |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized13_1520 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                         i_lut6.i_lut6_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized13_1521 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                           (i_lut6.i_lut6_addsub)                                                |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized13_1521 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                           i_q.i_simple.qreg                                                     |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized3_1522 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                 logic_bfly_byp.sub_i                                                            |                                                system_default_chan_block_0_sub_byp_1509 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                   sub                                                                           |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized7 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                     i_baseblox.i_baseblox_addsub                                                |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized15_1515 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                       no_pipelining.the_addsub                                                  |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized15_1516 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                         i_lut6.i_lut6_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized15_1517 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                           (i_lut6.i_lut6_addsub)                                                |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized15_1517 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                           i_q.i_simple.qreg                                                     |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized5_1518 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                 logic_bfly_byp.sub_r                                                            |                                                system_default_chan_block_0_sub_byp_1510 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                   sub                                                                           |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized7__2 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                     i_baseblox.i_baseblox_addsub                                                |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized15_1511 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                       no_pipelining.the_addsub                                                  |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized15_1512 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                         i_lut6.i_lut6_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized15_1513 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                           (i_lut6.i_lut6_addsub)                                                |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized15_1513 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                           i_q.i_simple.qreg                                                     |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized5_1514 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                               MEM                                                                               |                                             system_default_chan_block_0_r22_memory_1495 |          0 |          0 |       0 |    0 |    34 |      0 |      1 |    0 |          0 |
|                                 blk_ram.use_bram_only.mem                                                       |                                                         system_default_chan_block_0_dpm |          0 |          0 |       0 |    0 |    34 |      0 |      1 |    0 |          0 |
|                               mem_mux_and_reg_upper_im                                                          |                          system_default_chan_block_0_r22_delay_mux__parameterized0_1496 |         18 |          9 |       0 |    9 |    34 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized11_1505 |          9 |          0 |       0 |    9 |    17 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2_1506 |          9 |          9 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                               mem_mux_and_reg_upper_re                                                          |                                          system_default_chan_block_0_r22_delay_mux_1497 |         21 |         12 |       0 |    9 |    34 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized11_1503 |          9 |          0 |       0 |    9 |    17 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2_1504 |         12 |         12 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                               mux_sel_reg                                                                       |                             system_default_chan_block_0_shift_ram__parameterized10_1498 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               no_twos_cmp.REG_lower_im                                                          |                             system_default_chan_block_0_shift_ram__parameterized14_1499 |          8 |          0 |       0 |    8 |    16 |      0 |      0 |    0 |          0 |
|                               no_twos_cmp.REG_lower_re                                                          |                             system_default_chan_block_0_shift_ram__parameterized14_1500 |          8 |          0 |       0 |    8 |    16 |      0 |      0 |    0 |          0 |
|                               wr_addr_del                                                                       |                             system_default_chan_block_0_shift_ram__parameterized12_1501 |          3 |          0 |       0 |    3 |     6 |      0 |      0 |    0 |          0 |
|                               yes_nfft.bypass_reg                                                               |                              system_default_chan_block_0_shift_ram__parameterized9_1502 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                             delay_addr_bf2                                                                      |                              system_default_chan_block_0_shift_ram__parameterized7_1400 |          5 |          1 |       0 |    4 |     7 |      0 |      0 |    0 |          0 |
|                             delay_addr_tw                                                                       |                              system_default_chan_block_0_shift_ram__parameterized7_1401 |          3 |          0 |       0 |    3 |     5 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.MULT                                                                    |                                                   system_default_chan_block_0_cmpy_1402 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          4 |
|                               i_cmpy                                                                            |                                     system_default_chan_block_0_cmpy_v6_0_20_synth_1487 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          4 |
|                                 four_mult_structure.use_dsp.i_dsp                                               |                                           system_default_chan_block_0_cmpy_4_dsp48_1488 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          4 |
|                                   re_im                                                                         |                                      system_default_chan_block_0_cmpy_4_dsp48_mult_1489 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          4 |
|                                     (re_im)                                                                     |                                      system_default_chan_block_0_cmpy_4_dsp48_mult_1489 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          4 |
|                                     use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |                system_default_chan_block_0_cmpy_v6_0_20_delay_line__parameterized1_1490 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                                     use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |                system_default_chan_block_0_cmpy_v6_0_20_delay_line__parameterized1_1491 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                                     use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |                system_default_chan_block_0_cmpy_v6_0_20_delay_line__parameterized1_1492 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                                     use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |                system_default_chan_block_0_cmpy_v6_0_20_delay_line__parameterized1_1493 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.TW                                                                      |                                             system_default_chan_block_0_r22_tw_gen_1403 |         13 |         12 |       0 |    1 |    65 |      0 |      0 |    0 |          0 |
|                               (has_TW_mult.TW)                                                                  |                                             system_default_chan_block_0_r22_tw_gen_1403 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               ADD0                                                                              |                                                  system_default_chan_block_0_adder_1478 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized10 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized21_1483 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized21_1484 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized21_1485 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized21_1485 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized11_1486 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               MUX0                                                                              |                                               system_default_chan_block_0_mux_bus4_1479 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               delay_tw_addr_msb                                                                 |                             system_default_chan_block_0_shift_ram__parameterized22_1480 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 (delay_tw_addr_msb)                                                             |                             system_default_chan_block_0_shift_ram__parameterized22_1480 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__2 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__2 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               twiddle_generator                                                                 |                                            system_default_chan_block_0_twiddle_gen_1481 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                                 tw0.twgen0                                                                      |                                      system_default_chan_block_0_twgen_half_sincos_1482 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.delay_fwd_inv                                                           |                                              system_default_chan_block_0_shift_ram_1404 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__3 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__3 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.dynamic.MUX0                                                            |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized1_1405 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.sync_tw_addr                                                            |                             system_default_chan_block_0_shift_ram__parameterized21_1406 |          4 |          0 |       0 |    4 |     7 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.bf2_addr_gen                                                           |                           system_default_chan_block_0_r22_cnt_ctrl__parameterized0_1407 |         16 |         16 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.bf2_addr_gen)                                                       |                           system_default_chan_block_0_r22_cnt_ctrl__parameterized0_1407 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt                                                                               |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1471 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                                 (cnt)                                                                           |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1471 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 cnt_addsub                                                                      |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4__9 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_1474 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_1475 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_1476 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv_1477 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_tc_compare_new                                                                |                                                system_default_chan_block_0_equ_rtl_1473 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               output_cnt.next_start_int_equ                                                     |                                system_default_chan_block_0_equ_rtl__parameterized0_1472 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.next_bf1_addr_delay                                                    |                              system_default_chan_block_0_shift_ram__parameterized3_1408 |          2 |          0 |       0 |    2 |     2 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.next_bf2_start_delay                                                   |                              system_default_chan_block_0_shift_ram__parameterized4_1409 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.next_bf2_start_delay)                                               |                              system_default_chan_block_0_shift_ram__parameterized4_1409 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized0 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized0 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.tw_addr_gen                                                            |                           system_default_chan_block_0_r22_cnt_ctrl__parameterized1_1410 |         15 |         15 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.tw_addr_gen)                                                        |                           system_default_chan_block_0_r22_cnt_ctrl__parameterized1_1410 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt                                                                               |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1464 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                                 (cnt)                                                                           |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1464 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 cnt_addsub                                                                      |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4__8 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_1467 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_1468 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_1469 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv_1470 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_tc_compare_new                                                                |                                                system_default_chan_block_0_equ_rtl_1466 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               output_cnt.next_start_int_equ                                                     |                                system_default_chan_block_0_equ_rtl__parameterized0_1465 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |                              system_default_chan_block_0_shift_ram__parameterized5_1411 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized1__2 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized1__3 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |                              system_default_chan_block_0_shift_ram__parameterized6_1412 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized2 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized2 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             hasbf2.FB_2.BF_2                                                                    |                                 system_default_chan_block_0_r22_bf__parameterized0_1413 |        153 |        132 |       0 |   21 |   297 |      0 |      1 |    0 |          0 |
|                               (hasbf2.FB_2.BF_2)                                                                |                                 system_default_chan_block_0_r22_bf__parameterized0_1413 |          0 |          0 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                               BTFLY0                                                                            |                           system_default_chan_block_0_r22_bfly_byp__parameterized0_1428 |         76 |         76 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|                                 logic_bfly_byp.add_i                                                            |                           system_default_chan_block_0_adder_bypass__parameterized0_1444 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                   adder                                                                         |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized8 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                     i_baseblox.i_baseblox_addsub                                                |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized17_1460 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                       no_pipelining.the_addsub                                                  |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized17_1461 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                         i_lut6.i_lut6_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized17_1462 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                           (i_lut6.i_lut6_addsub)                                                |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized17_1462 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                           i_q.i_simple.qreg                                                     |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized7_1463 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                 logic_bfly_byp.add_r                                                            |                           system_default_chan_block_0_adder_bypass__parameterized0_1445 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                   adder                                                                         |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized8__2 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                     i_baseblox.i_baseblox_addsub                                                |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized17_1456 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                       no_pipelining.the_addsub                                                  |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized17_1457 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                         i_lut6.i_lut6_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized17_1458 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                           (i_lut6.i_lut6_addsub)                                                |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized17_1458 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                           i_q.i_simple.qreg                                                     |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized7_1459 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                 logic_bfly_byp.sub_i                                                            |                                system_default_chan_block_0_sub_byp__parameterized0_1446 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                   sub                                                                           |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized9 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                     i_baseblox.i_baseblox_addsub                                                |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized19_1452 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                       no_pipelining.the_addsub                                                  |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized19_1453 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                         i_lut6.i_lut6_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized19_1454 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                           (i_lut6.i_lut6_addsub)                                                |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized19_1454 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                           i_q.i_simple.qreg                                                     |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized9_1455 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                 logic_bfly_byp.sub_r                                                            |                                system_default_chan_block_0_sub_byp__parameterized0_1447 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                   sub                                                                           |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized9__2 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                     i_baseblox.i_baseblox_addsub                                                |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized19_1448 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                       no_pipelining.the_addsub                                                  |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized19_1449 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                         i_lut6.i_lut6_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized19_1450 |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                           (i_lut6.i_lut6_addsub)                                                |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized19_1450 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                           i_q.i_simple.qreg                                                     |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized9_1451 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                               MEM                                                                               |                             system_default_chan_block_0_r22_memory__parameterized0_1429 |          0 |          0 |       0 |    0 |    36 |      0 |      1 |    0 |          0 |
|                                 blk_ram.use_bram_only.mem                                                       |                                         system_default_chan_block_0_dpm__parameterized0 |          0 |          0 |       0 |    0 |    36 |      0 |      1 |    0 |          0 |
|                               mem_mux_and_reg_upper_im                                                          |                          system_default_chan_block_0_r22_delay_mux__parameterized2_1430 |         18 |          9 |       0 |    9 |    36 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized15_1442 |          9 |          0 |       0 |    9 |    18 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized0_1443 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                               mem_mux_and_reg_upper_re                                                          |                          system_default_chan_block_0_r22_delay_mux__parameterized1_1431 |         18 |          9 |       0 |    9 |    36 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized15_1440 |          9 |          0 |       0 |    9 |    18 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized0_1441 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                               mux_sel_reg                                                                       |                             system_default_chan_block_0_shift_ram__parameterized10_1432 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               twos_cmp.REG_lower_im                                                             |                             system_default_chan_block_0_shift_ram__parameterized18_1433 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                               twos_cmp.REG_lower_re                                                             |                             system_default_chan_block_0_shift_ram__parameterized18_1434 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                               twos_cmp.delay_fwdinv                                                             |                             system_default_chan_block_0_shift_ram__parameterized20_1435 |         20 |         20 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               twos_cmp.im_cmp                                                                   |                      system_default_chan_block_0_r22_twos_comp_mux__parameterized0_1436 |         18 |         18 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                               twos_cmp.re_cmp                                                                   |                                      system_default_chan_block_0_r22_twos_comp_mux_1437 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                               wr_addr_del                                                                       |                             system_default_chan_block_0_shift_ram__parameterized16_1438 |          3 |          0 |       0 |    3 |     5 |      0 |      0 |    0 |          0 |
|                               yes_nfft.bypass_reg                                                               |                              system_default_chan_block_0_shift_ram__parameterized9_1439 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                             rounding.ROUND_0                                                                    |                                         system_default_chan_block_0_unbiased_round_1414 |         17 |          7 |       0 |   10 |    43 |      0 |      0 |    0 |          0 |
|                               (rounding.ROUND_0)                                                                |                                         system_default_chan_block_0_unbiased_round_1414 |          1 |          1 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               gated_incrementer                                                                 |                   system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized11__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized23_1425 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized23_1426 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized23_1427 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               more_than_1_bit.and_lower_fract_bits                                              |                             system_default_chan_block_0_logic_gate__parameterized5_1422 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               pos_fullscale_detect                                                              |                             system_default_chan_block_0_logic_gate__parameterized6_1423 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               reg_gate.delay_d_2                                                                |                             system_default_chan_block_0_shift_ram__parameterized23_1424 |         10 |          0 |       0 |   10 |    19 |      0 |      0 |    0 |          0 |
|                             rounding.ROUND_1                                                                    |                                         system_default_chan_block_0_unbiased_round_1415 |         17 |          7 |       0 |   10 |    43 |      0 |      0 |    0 |          0 |
|                               (rounding.ROUND_1)                                                                |                                         system_default_chan_block_0_unbiased_round_1415 |          1 |          1 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               gated_incrementer                                                                 |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized23_1419 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized23_1420 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized23_1421 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               more_than_1_bit.and_lower_fract_bits                                              |                             system_default_chan_block_0_logic_gate__parameterized5_1416 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               pos_fullscale_detect                                                              |                             system_default_chan_block_0_logic_gate__parameterized6_1417 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               reg_gate.delay_d_2                                                                |                             system_default_chan_block_0_shift_ram__parameterized23_1418 |         10 |          0 |       0 |   10 |    19 |      0 |      0 |    0 |          0 |
|                           pe_gen[1].natural_order_input.PE                                                      |                                  system_default_chan_block_0_r22_pe__parameterized0_842 |        746 |        470 |       0 |  276 |  1268 |      0 |      0 |    0 |          6 |
|                             (pe_gen[1].natural_order_input.PE)                                                  |                                  system_default_chan_block_0_r22_pe__parameterized0_842 |         52 |         52 |       0 |    0 |    98 |      0 |      0 |    0 |          0 |
|                             FW_1.BF_1                                                                           |                                              system_default_chan_block_0_r22_bf_sp_1099 |        202 |        103 |       0 |   99 |   280 |      0 |      0 |    0 |          0 |
|                               (FW_1.BF_1)                                                                       |                                              system_default_chan_block_0_r22_bf_sp_1099 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               add_subs.add_i                                                                    |                                  system_default_chan_block_0_adder__parameterized0_1289 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized12 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized25_1395 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized25_1396 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized25_1397 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized25_1397 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized17_1398 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                               add_subs.add_r                                                                    |                                  system_default_chan_block_0_adder__parameterized0_1290 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                   system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized12__2 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized25_1391 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized25_1392 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized25_1393 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized25_1393 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized17_1394 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                               depthx1_balance.delay_lteq_16.out_muxA                                            |                          system_default_chan_block_0_r22_delay_mux__parameterized3_1291 |         20 |         10 |       0 |   10 |    40 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized33_1389 |         10 |          0 |       0 |   10 |    20 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized3_1390 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                               depthx1_balance.delay_lteq_16.out_muxB                                            |                          system_default_chan_block_0_r22_delay_mux__parameterized4_1292 |         20 |         10 |       0 |   10 |    40 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized33_1387 |         10 |          0 |       0 |   10 |    20 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized3_1388 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                               in_commutator_A                                                                   |                             system_default_chan_block_0_shift_ram__parameterized31_1293 |         19 |          0 |       0 |   19 |    19 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized10__2 |         19 |          0 |       0 |   19 |    19 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized10__2 |         19 |          0 |       0 |   19 |    19 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized15_1367 |          0 |          0 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1368 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1369 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1370 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1371 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1372 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1373 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1374 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1375 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1376 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1377 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1378 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1379 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1380 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1381 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1382 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1383 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1384 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1385 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1386 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               in_commutator_B                                                                   |                             system_default_chan_block_0_shift_ram__parameterized31_1294 |         19 |          0 |       0 |   19 |    19 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized10 |         19 |          0 |       0 |   19 |    19 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized10 |         19 |          0 |       0 |   19 |    19 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized15_1347 |          0 |          0 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1348 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1349 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1350 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1351 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1352 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1353 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1354 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1355 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1356 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1357 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1358 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1359 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1360 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1361 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1362 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1363 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1364 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1365 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1366 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               mux_in_A                                                                          |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized2_1295 |         10 |         10 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                               mux_in_B                                                                          |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized2_1296 |         10 |         10 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                               mux_out_A                                                                         |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized3_1297 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                               mux_out_B                                                                         |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized3_1298 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |                             system_default_chan_block_0_shift_ram__parameterized20_1299 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_2                                                                |                             system_default_chan_block_0_shift_ram__parameterized30_1300 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized9 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized9 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized13_1345 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1346 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               out_commutator_A                                                                  |                             system_default_chan_block_0_shift_ram__parameterized32_1301 |         20 |          0 |       0 |   20 |    20 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized11__2 |         20 |          0 |       0 |   20 |    20 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized11__2 |         20 |          0 |       0 |   20 |    20 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized19_1324 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1325 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1326 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1327 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1328 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1329 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1330 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1331 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1332 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1333 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1334 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1335 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1336 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1337 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1338 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1339 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1340 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1341 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1342 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1343 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1344 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               out_commutator_B                                                                  |                             system_default_chan_block_0_shift_ram__parameterized32_1302 |         20 |          0 |       0 |   20 |    20 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized11 |         20 |          0 |       0 |   20 |    20 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized11 |         20 |          0 |       0 |   20 |    20 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized19_1303 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1304 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1305 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1306 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1307 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1308 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1309 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1310 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1311 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1312 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1313 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1314 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1315 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1316 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1317 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1318 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1319 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1320 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1321 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1322 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1323 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                             delay_addr_bf2                                                                      |                             system_default_chan_block_0_shift_ram__parameterized28_1100 |          4 |          1 |       0 |    3 |     3 |      0 |      0 |    0 |          0 |
|                               (delay_addr_bf2)                                                                  |                             system_default_chan_block_0_shift_ram__parameterized28_1100 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized8__2 |          3 |          0 |       0 |    3 |     3 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized8__2 |          3 |          0 |       0 |    3 |     3 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.MULT                                                                    |                                   system_default_chan_block_0_cmpy__parameterized0_1101 |         81 |         51 |       0 |   30 |   273 |      0 |      0 |    0 |          6 |
|                               i_cmpy                                                                            |                     system_default_chan_block_0_cmpy_v6_0_20_synth__parameterized0_1269 |         81 |         51 |       0 |   30 |   273 |      0 |      0 |    0 |          6 |
|                                 three_mult_structure.use_dsp.i_dsp48                                            |                                           system_default_chan_block_0_cmpy_3_dsp48_1270 |         81 |         51 |       0 |   30 |   273 |      0 |      0 |    0 |          6 |
|                                   dsp_preadder_1.reg_mult1_preadd_d                                             |                system_default_chan_block_0_cmpy_v6_0_20_delay_line__parameterized5_1271 |         13 |          0 |       0 |   13 |    21 |      0 |      0 |    0 |          0 |
|                                   mult1_preadder_d_plus_a.mult1                                                 |                                      system_default_chan_block_0_cmpy_3_dsp48_mult_1272 |          4 |          0 |       0 |    4 |   105 |      0 |      0 |    0 |          2 |
|                                     mult                                                                        |                                                    system_default_chan_block_0_dsp_1283 |          4 |          0 |       0 |    4 |   105 |      0 |      0 |    0 |          2 |
|                                       (mult)                                                                    |                                                    system_default_chan_block_0_dsp_1283 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|                                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay           |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized3_1284 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                                       use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay                        |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized4_1285 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                       use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                        |                           system_default_chan_block_0_mult_gen_v12_0_17_delay_line_1286 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|                                       use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized0_1287 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                                       use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                       |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized1_1288 |          4 |          0 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                                   mult2_preadder_d_plus_a.mult2                                                 |                      system_default_chan_block_0_cmpy_3_dsp48_mult__parameterized0_1273 |          0 |          0 |       0 |    0 |    38 |      0 |      0 |    0 |          2 |
|                                     mult                                                                        |                                    system_default_chan_block_0_dsp__parameterized0_1280 |          0 |          0 |       0 |    0 |    38 |      0 |      0 |    0 |          2 |
|                                       (mult)                                                                    |                                    system_default_chan_block_0_dsp__parameterized0_1280 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|                                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay           |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized3_1281 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                       use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay                        |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized4_1282 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                   mult3_preadder_d_minus_a.mult3                                                |                      system_default_chan_block_0_cmpy_3_dsp48_mult__parameterized1_1274 |         13 |          0 |       0 |   13 |    25 |      0 |      0 |    0 |          2 |
|                                     mult                                                                        |                                    system_default_chan_block_0_dsp__parameterized1_1276 |         13 |          0 |       0 |   13 |    25 |      0 |      0 |    0 |          2 |
|                                       (mult)                                                                    |                                    system_default_chan_block_0_dsp__parameterized1_1276 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|                                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay           |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized3_1277 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                                       use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized0_1278 |          9 |          0 |       0 |    9 |    17 |      0 |      0 |    0 |          0 |
|                                       use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                       |           system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized1_1279 |          4 |          0 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                                   optionally_negate_inputs                                                      |                                         system_default_chan_block_0_input_negation_1275 |         51 |         51 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.TW                                                                      |                             system_default_chan_block_0_r22_tw_gen__parameterized0_1102 |         44 |         44 |       0 |    0 |    94 |      0 |      0 |    0 |          0 |
|                               (has_TW_mult.TW)                                                                  |                             system_default_chan_block_0_r22_tw_gen__parameterized0_1102 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                               ADD0                                                                              |                                  system_default_chan_block_0_adder__parameterized2_1261 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized14 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized29_1265 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized29_1266 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized29_1267 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized29_1267 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized25_1268 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                               MUX0                                                                              |                               system_default_chan_block_0_mux_bus4__parameterized0_1262 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                               delay_tw_addr_msb                                                                 |                              system_default_chan_block_0_shift_ram__parameterized9_1263 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 (delay_tw_addr_msb)                                                             |                              system_default_chan_block_0_shift_ram__parameterized9_1263 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               twiddle_generator                                                                 |                            system_default_chan_block_0_twiddle_gen__parameterized0_1264 |         35 |         35 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|                                 (twiddle_generator)                                                             |                            system_default_chan_block_0_twiddle_gen__parameterized0_1264 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 tw2.twgen2                                                                      |                                               system_default_chan_block_0_twgen_distmem |         35 |         35 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.delay_fwd_inv                                                           |                             system_default_chan_block_0_shift_ram__parameterized39_1103 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized15 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized15 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.dynamic.MUX0                                                            |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized5_1104 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.sync_tw_addr                                                            |                             system_default_chan_block_0_shift_ram__parameterized38_1105 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized14 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized14 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.bf2_addr_gen                                                           |                           system_default_chan_block_0_r22_cnt_ctrl__parameterized2_1106 |         16 |         16 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.bf2_addr_gen)                                                       |                           system_default_chan_block_0_r22_cnt_ctrl__parameterized2_1106 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt                                                                               |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1254 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                                 (cnt)                                                                           |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1254 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 cnt_addsub                                                                      |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4__7 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_1257 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_1258 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_1259 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv_1260 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_tc_compare_new                                                                |                                                system_default_chan_block_0_equ_rtl_1256 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               output_cnt.next_start_int_equ                                                     |                                system_default_chan_block_0_equ_rtl__parameterized0_1255 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.next_bf1_addr_delay                                                    |                             system_default_chan_block_0_shift_ram__parameterized24_1107 |          4 |          0 |       0 |    4 |     2 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized4 |          4 |          0 |       0 |    4 |     2 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized4 |          4 |          0 |       0 |    4 |     2 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.next_bf2_start_delay                                                   |                             system_default_chan_block_0_shift_ram__parameterized25_1108 |          3 |          1 |       0 |    2 |     2 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.next_bf2_start_delay)                                               |                             system_default_chan_block_0_shift_ram__parameterized25_1108 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized5 |          2 |          0 |       0 |    2 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized5 |          2 |          0 |       0 |    2 |     1 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.tw_addr_gen                                                            |                           system_default_chan_block_0_r22_cnt_ctrl__parameterized3_1109 |         15 |         15 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.tw_addr_gen)                                                        |                           system_default_chan_block_0_r22_cnt_ctrl__parameterized3_1109 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt                                                                               |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1247 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                                 (cnt)                                                                           |                           system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_1247 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 cnt_addsub                                                                      |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4__6 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_1250 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_1251 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_1252 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv_1253 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_tc_compare_new                                                                |                                                system_default_chan_block_0_equ_rtl_1249 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               output_cnt.next_start_int_equ                                                     |                                system_default_chan_block_0_equ_rtl__parameterized0_1248 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |                             system_default_chan_block_0_shift_ram__parameterized26_1110 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized6 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized6 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |                             system_default_chan_block_0_shift_ram__parameterized27_1111 |          2 |          0 |       0 |    2 |     1 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                    system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized7 |          2 |          0 |       0 |    2 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                 system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized7 |          2 |          0 |       0 |    2 |     1 |      0 |      0 |    0 |          0 |
|                             hasbf2.FW_2.BF_2                                                                    |                              system_default_chan_block_0_r22_bf_sp__parameterized0_1112 |        277 |        170 |       0 |  107 |   387 |      0 |      0 |    0 |          0 |
|                               (hasbf2.FW_2.BF_2)                                                                |                              system_default_chan_block_0_r22_bf_sp__parameterized0_1112 |          3 |          3 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                               add_subs.add_i                                                                    |                                  system_default_chan_block_0_adder__parameterized1_1127 |         25 |         25 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized13 |         25 |         25 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized27_1243 |         25 |         25 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized27_1244 |         25 |         25 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized27_1245 |         25 |         25 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized27_1245 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized23_1246 |          4 |          4 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               add_subs.add_r                                                                    |                                  system_default_chan_block_0_adder__parameterized1_1128 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                   system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized13__2 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized27_1239 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized27_1240 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized27_1241 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized27_1241 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized23_1242 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               depthx1_balance.delay_lteq_16.out_muxA                                            |                          system_default_chan_block_0_r22_delay_mux__parameterized5_1129 |         22 |         11 |       0 |   11 |    42 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized37_1237 |         11 |          0 |       0 |   11 |    21 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized4_1238 |         11 |         11 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               depthx1_balance.delay_lteq_16.out_muxB                                            |                          system_default_chan_block_0_r22_delay_mux__parameterized6_1130 |         23 |         12 |       0 |   11 |    42 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized37_1235 |         11 |          0 |       0 |   11 |    21 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized4_1236 |         12 |         12 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               in_comm_ctr_del                                                                   |                             system_default_chan_block_0_shift_ram__parameterized34_1131 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               in_commutator_A                                                                   |                             system_default_chan_block_0_shift_ram__parameterized36_1132 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized13__2 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized13__2 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized21_1213 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1214 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1215 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1216 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1217 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1218 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1219 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1220 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1221 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1222 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1223 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1224 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1225 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |                                                     system_default_chan_block_0_sr_1226 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1227 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1228 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1229 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1230 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1231 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1232 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1233 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1234 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               in_commutator_B                                                                   |                             system_default_chan_block_0_shift_ram__parameterized36_1133 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized13__3 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized13__3 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized21_1191 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1192 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1193 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1194 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1195 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1196 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1197 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1198 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1199 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1200 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1201 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1202 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1203 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |                                                     system_default_chan_block_0_sr_1204 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1205 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1206 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1207 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1208 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1209 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1210 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1211 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1212 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               logic_twoscomp.im_cmp                                                             |                      system_default_chan_block_0_r22_twos_comp_mux__parameterized2_1134 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               logic_twoscomp.re_cmp                                                             |                      system_default_chan_block_0_r22_twos_comp_mux__parameterized1_1135 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               mux_in_A                                                                          |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized4_1136 |         16 |         16 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               mux_in_B                                                                          |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized4_1137 |         11 |         11 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               mux_out_A                                                                         |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized4_1138 |         12 |         12 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               mux_out_B                                                                         |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized4_1139 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |                             system_default_chan_block_0_shift_ram__parameterized34_1140 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_2                                                                |                             system_default_chan_block_0_shift_ram__parameterized35_1141 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized12 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized12 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized13_1189 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1190 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               out_commutator_A                                                                  |                             system_default_chan_block_0_shift_ram__parameterized36_1142 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized13__4 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized13__4 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized21_1167 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1168 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1169 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1170 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1171 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1172 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1173 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1174 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1175 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1176 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1177 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1178 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1179 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |                                                     system_default_chan_block_0_sr_1180 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1181 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1182 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1183 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1184 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1185 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1186 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1187 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1188 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               out_commutator_B                                                                  |                             system_default_chan_block_0_shift_ram__parameterized36_1143 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized13 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized13 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized21_1145 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1146 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1147 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1148 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1149 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1150 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1151 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1152 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1153 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1154 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1155 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1156 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1157 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |                                                     system_default_chan_block_0_sr_1158 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1159 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1160 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1161 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1162 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1163 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1164 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1165 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1166 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               sign_sel_gen.fwd_inv_reg                                                          |                             system_default_chan_block_0_shift_ram__parameterized20_1144 |         23 |         23 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             rounding.ROUND_0                                                                    |                         system_default_chan_block_0_unbiased_round__parameterized0_1113 |         18 |          7 |       0 |   11 |    47 |      0 |      0 |    0 |          0 |
|                               (rounding.ROUND_0)                                                                |                         system_default_chan_block_0_unbiased_round__parameterized0_1113 |          1 |          1 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                               gated_incrementer                                                                 |                   system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized15__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized31_1124 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized31_1125 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized31_1126 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               more_than_1_bit.and_lower_fract_bits                                              |                             system_default_chan_block_0_logic_gate__parameterized5_1121 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               pos_fullscale_detect                                                              |                             system_default_chan_block_0_logic_gate__parameterized7_1122 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               reg_gate.delay_d_2                                                                |                             system_default_chan_block_0_shift_ram__parameterized40_1123 |         11 |          0 |       0 |   11 |    21 |      0 |      0 |    0 |          0 |
|                             rounding.ROUND_1                                                                    |                         system_default_chan_block_0_unbiased_round__parameterized0_1114 |         18 |          7 |       0 |   11 |    47 |      0 |      0 |    0 |          0 |
|                               (rounding.ROUND_1)                                                                |                         system_default_chan_block_0_unbiased_round__parameterized0_1114 |          1 |          1 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                               gated_incrementer                                                                 |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized15 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized31_1118 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized31_1119 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized31_1120 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               more_than_1_bit.and_lower_fract_bits                                              |                             system_default_chan_block_0_logic_gate__parameterized5_1115 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               pos_fullscale_detect                                                              |                             system_default_chan_block_0_logic_gate__parameterized7_1116 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               reg_gate.delay_d_2                                                                |                             system_default_chan_block_0_shift_ram__parameterized40_1117 |         11 |          0 |       0 |   11 |    21 |      0 |      0 |    0 |          0 |
|                           pe_gen[2].natural_order_input.PE                                                      |                                  system_default_chan_block_0_r22_pe__parameterized1_843 |        645 |        473 |       0 |  172 |  1309 |      0 |      0 |    0 |          6 |
|                             (pe_gen[2].natural_order_input.PE)                                                  |                                  system_default_chan_block_0_r22_pe__parameterized1_843 |         48 |         48 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                             FW_1.BF_1                                                                           |                               system_default_chan_block_0_r22_bf_sp__parameterized1_884 |        224 |        115 |       0 |  109 |   308 |      0 |      0 |    0 |          0 |
|                               (FW_1.BF_1)                                                                       |                               system_default_chan_block_0_r22_bf_sp__parameterized1_884 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               add_subs.add_i                                                                    |                                   system_default_chan_block_0_adder__parameterized3_981 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized16 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized33_1095 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized33_1096 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized33_1097 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized33_1097 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized27_1098 |          0 |          0 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                               add_subs.add_r                                                                    |                                   system_default_chan_block_0_adder__parameterized3_982 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                   system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized16__2 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |              system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized33_1091 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |       system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized33_1092 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized33_1093 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |         system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized33_1093 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized27_1094 |          0 |          0 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                               depthx1_balance.delay_lteq_16.out_muxA                                            |                           system_default_chan_block_0_r22_delay_mux__parameterized7_983 |         22 |         11 |       0 |   11 |    44 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized50_1089 |         11 |          0 |       0 |   11 |    22 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized6_1090 |         11 |         11 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                               depthx1_balance.delay_lteq_16.out_muxB                                            |                           system_default_chan_block_0_r22_delay_mux__parameterized8_984 |         22 |         11 |       0 |   11 |    44 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                             system_default_chan_block_0_shift_ram__parameterized50_1087 |         11 |          0 |       0 |   11 |    22 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized6_1088 |         11 |         11 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                               in_commutator_A                                                                   |                              system_default_chan_block_0_shift_ram__parameterized48_985 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized21__2 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized21__2 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized21_1065 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1066 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1067 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1068 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1069 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1070 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1071 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1072 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1073 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1074 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1075 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1076 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1077 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |                                                     system_default_chan_block_0_sr_1078 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1079 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1080 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1081 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1082 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1083 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1084 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1085 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1086 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               in_commutator_B                                                                   |                              system_default_chan_block_0_shift_ram__parameterized48_986 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized21 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized21 |         21 |          0 |       0 |   21 |    21 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized21_1043 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1044 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1045 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1046 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1047 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1048 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1049 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1050 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1051 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1052 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1053 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1054 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1055 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |                                                     system_default_chan_block_0_sr_1056 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1057 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1058 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1059 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1060 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1061 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1062 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1063 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1064 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               mux_in_A                                                                          |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized4_987 |         11 |         11 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               mux_in_B                                                                          |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized4_988 |         11 |         11 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                               mux_out_A                                                                         |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized6_989 |         11 |         11 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                               mux_out_B                                                                         |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized6_990 |         13 |         13 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |                              system_default_chan_block_0_shift_ram__parameterized20_991 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_2                                                                |                              system_default_chan_block_0_shift_ram__parameterized47_992 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized20 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized20 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized13_1041 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1042 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               out_commutator_A                                                                  |                              system_default_chan_block_0_shift_ram__parameterized49_993 |         22 |          0 |       0 |   22 |    22 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized22__2 |         22 |          0 |       0 |   22 |    22 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized22__2 |         22 |          0 |       0 |   22 |    22 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                  system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized29_1018 |          0 |          0 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                     system_default_chan_block_0_sr_1019 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                     system_default_chan_block_0_sr_1020 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                     system_default_chan_block_0_sr_1021 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                     system_default_chan_block_0_sr_1022 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1023 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1024 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1025 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1026 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1027 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1028 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1029 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1030 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |                                                     system_default_chan_block_0_sr_1031 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |                                                     system_default_chan_block_0_sr_1032 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1033 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1034 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1035 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1036 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1037 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1038 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1039 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1040 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                               out_commutator_B                                                                  |                              system_default_chan_block_0_shift_ram__parameterized49_994 |         23 |          1 |       0 |   22 |    22 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized22 |         23 |          1 |       0 |   22 |    22 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized22 |         23 |          1 |       0 |   22 |    22 |      0 |      0 |    0 |          0 |
|                                     gen_output_regs.output_regs                                                 |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized29_995 |          1 |          1 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |                                                      system_default_chan_block_0_sr_996 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |                                                      system_default_chan_block_0_sr_997 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |                                                      system_default_chan_block_0_sr_998 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |                                                      system_default_chan_block_0_sr_999 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |                                                     system_default_chan_block_0_sr_1000 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |                                                     system_default_chan_block_0_sr_1001 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |                                                     system_default_chan_block_0_sr_1002 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |                                                     system_default_chan_block_0_sr_1003 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |                                                     system_default_chan_block_0_sr_1004 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |                                                     system_default_chan_block_0_sr_1005 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |                                                     system_default_chan_block_0_sr_1006 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |                                                     system_default_chan_block_0_sr_1007 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |                                                     system_default_chan_block_0_sr_1008 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |                                                     system_default_chan_block_0_sr_1009 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |                                                     system_default_chan_block_0_sr_1010 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |                                                     system_default_chan_block_0_sr_1011 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |                                                     system_default_chan_block_0_sr_1012 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |                                                     system_default_chan_block_0_sr_1013 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |                                                     system_default_chan_block_0_sr_1014 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |                                                     system_default_chan_block_0_sr_1015 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |                                                     system_default_chan_block_0_sr_1016 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                                     lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |                                                     system_default_chan_block_0_sr_1017 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                             delay_addr_bf2                                                                      |                              system_default_chan_block_0_shift_ram__parameterized45_885 |          3 |          1 |       0 |    2 |     3 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.MULT                                                                    |                                    system_default_chan_block_0_cmpy__parameterized1_886 |         47 |         16 |       0 |   31 |   265 |      0 |      0 |    0 |          6 |
|                               i_cmpy                                                                            |                      system_default_chan_block_0_cmpy_v6_0_20_synth__parameterized1_961 |         47 |         16 |       0 |   31 |   265 |      0 |      0 |    0 |          6 |
|                                 three_mult_structure.use_dsp.i_dsp48                                            |                            system_default_chan_block_0_cmpy_3_dsp48__parameterized0_962 |         47 |         16 |       0 |   31 |   265 |      0 |      0 |    0 |          6 |
|                                   dsp_preadder_1.reg_mult1_preadd_d                                             |                 system_default_chan_block_0_cmpy_v6_0_20_delay_line__parameterized5_963 |         10 |          0 |       0 |   10 |    18 |      0 |      0 |    0 |          0 |
|                                   mult1_preadder_d_plus_a.mult1                                                 |                       system_default_chan_block_0_cmpy_3_dsp48_mult__parameterized2_964 |          6 |          0 |       0 |    6 |    98 |      0 |      0 |    0 |          2 |
|                                     mult                                                                        |                                     system_default_chan_block_0_dsp__parameterized2_975 |          6 |          0 |       0 |    6 |    98 |      0 |      0 |    0 |          2 |
|                                       (mult)                                                                    |                                     system_default_chan_block_0_dsp__parameterized2_975 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|                                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay           |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized3_976 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                                       use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay                        |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized4_977 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                                       use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                        |                            system_default_chan_block_0_mult_gen_v12_0_17_delay_line_978 |          0 |          0 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                                       use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized0_979 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                                       use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                       |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized9_980 |          6 |          0 |       0 |    6 |     6 |      0 |      0 |    0 |          0 |
|                                   mult2_preadder_d_plus_a.mult2                                                 |                       system_default_chan_block_0_cmpy_3_dsp48_mult__parameterized3_965 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          2 |
|                                     mult                                                                        |                                     system_default_chan_block_0_dsp__parameterized3_972 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          2 |
|                                       (mult)                                                                    |                                     system_default_chan_block_0_dsp__parameterized3_972 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|                                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay           |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized3_973 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                                       use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay                        |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized4_974 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                   mult3_preadder_d_minus_a.mult3                                                |                       system_default_chan_block_0_cmpy_3_dsp48_mult__parameterized4_966 |         15 |          0 |       0 |   15 |    27 |      0 |      0 |    0 |          2 |
|                                     mult                                                                        |                                     system_default_chan_block_0_dsp__parameterized4_968 |         15 |          0 |       0 |   15 |    27 |      0 |      0 |    0 |          2 |
|                                       (mult)                                                                    |                                     system_default_chan_block_0_dsp__parameterized4_968 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|                                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay           |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized3_969 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                                       use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized0_970 |          9 |          0 |       0 |    9 |    17 |      0 |      0 |    0 |          0 |
|                                       use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                       |            system_default_chan_block_0_mult_gen_v12_0_17_delay_line__parameterized9_971 |          6 |          0 |       0 |    6 |     6 |      0 |      0 |    0 |          0 |
|                                   optionally_negate_inputs                                                      |                          system_default_chan_block_0_input_negation__parameterized0_967 |         16 |         16 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.TW                                                                      |                              system_default_chan_block_0_r22_tw_gen__parameterized1_887 |         26 |         26 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                               (has_TW_mult.TW)                                                                  |                              system_default_chan_block_0_r22_tw_gen__parameterized1_887 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                               ADD0                                                                              |                                   system_default_chan_block_0_adder__parameterized5_953 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized18 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized37_957 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized37_958 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized37_959 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized37_959 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized33_960 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                               MUX0                                                                              |                                system_default_chan_block_0_mux_bus4__parameterized1_954 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                               delay_tw_addr_msb                                                                 |                               system_default_chan_block_0_shift_ram__parameterized9_955 |         21 |         21 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 (delay_tw_addr_msb)                                                             |                               system_default_chan_block_0_shift_ram__parameterized9_955 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |             system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               twiddle_generator                                                                 |                             system_default_chan_block_0_twiddle_gen__parameterized1_956 |          2 |          2 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                                 (twiddle_generator)                                                             |                             system_default_chan_block_0_twiddle_gen__parameterized1_956 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 tw2.twgen2                                                                      |                               system_default_chan_block_0_twgen_distmem__parameterized0 |          2 |          2 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.delay_fwd_inv                                                           |                              system_default_chan_block_0_shift_ram__parameterized55_888 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized23 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized23 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.dynamic.MUX0                                                            |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized8_889 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                             has_TW_mult.sync_tw_addr                                                            |                              system_default_chan_block_0_shift_ram__parameterized54_890 |          2 |          0 |       0 |    2 |     3 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.bf2_addr_gen                                                           |                            system_default_chan_block_0_r22_cnt_ctrl__parameterized4_891 |         16 |         16 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.bf2_addr_gen)                                                       |                            system_default_chan_block_0_r22_cnt_ctrl__parameterized4_891 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt                                                                               |                            system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_946 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                                 (cnt)                                                                           |                            system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_946 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 cnt_addsub                                                                      |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4__5 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |                system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_949 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_950 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |           system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_951 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                                    system_default_chan_block_0_c_reg_fd_v12_0_6_viv_952 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_tc_compare_new                                                                |                                                 system_default_chan_block_0_equ_rtl_948 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               output_cnt.next_start_int_equ                                                     |                                 system_default_chan_block_0_equ_rtl__parameterized0_947 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.next_bf1_addr_delay                                                    |                              system_default_chan_block_0_shift_ram__parameterized41_892 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.next_bf1_addr_delay)                                                |                              system_default_chan_block_0_shift_ram__parameterized41_892 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized16 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized16 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.next_bf2_start_delay                                                   |                              system_default_chan_block_0_shift_ram__parameterized42_893 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.next_bf2_start_delay)                                               |                              system_default_chan_block_0_shift_ram__parameterized42_893 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized17 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized17 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             has_addr_gen.tw_addr_gen                                                            |                            system_default_chan_block_0_r22_cnt_ctrl__parameterized5_894 |         15 |         15 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                               (has_addr_gen.tw_addr_gen)                                                        |                            system_default_chan_block_0_r22_cnt_ctrl__parameterized5_894 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               cnt                                                                               |                            system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_939 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                                 (cnt)                                                                           |                            system_default_chan_block_0_cnt_tc_rtl_a__parameterized0_939 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 cnt_addsub                                                                      |                    system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized4__4 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |                system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized9_942 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |         system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_943 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |           system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_944 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                                    system_default_chan_block_0_c_reg_fd_v12_0_6_viv_945 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                                 i_tc_compare_new                                                                |                                                 system_default_chan_block_0_equ_rtl_941 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               output_cnt.next_start_int_equ                                                     |                                 system_default_chan_block_0_equ_rtl__parameterized0_940 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |                              system_default_chan_block_0_shift_ram__parameterized43_895 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |                   system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized18 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                                 i_bb_inst                                                                       |                system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized18 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                             hasbf2.FW_2.BF_2                                                                    |                               system_default_chan_block_0_r22_bf_sp__parameterized2_896 |        217 |        217 |       0 |    0 |   470 |      0 |      0 |    0 |          0 |
|                               (hasbf2.FW_2.BF_2)                                                                |                               system_default_chan_block_0_r22_bf_sp__parameterized2_896 |          2 |          2 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                               add_subs.add_i                                                                    |                                   system_default_chan_block_0_adder__parameterized4_911 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized17 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized35_935 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized35_936 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized35_937 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized35_937 |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized31_938 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               add_subs.add_r                                                                    |                                   system_default_chan_block_0_adder__parameterized4_912 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                   system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized17__2 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized35_931 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized35_932 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized35_933 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized35_933 |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized31_934 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               depthx1_balance.delay_lteq_16.out_muxA                                            |                           system_default_chan_block_0_r22_delay_mux__parameterized9_913 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized7_930 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               depthx1_balance.delay_lteq_16.out_muxB                                            |                          system_default_chan_block_0_r22_delay_mux__parameterized10_914 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized7_929 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               in_comm_ctr_del                                                                   |                              system_default_chan_block_0_shift_ram__parameterized34_915 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               in_commutator_A                                                                   |                              system_default_chan_block_0_shift_ram__parameterized52_916 |         12 |         12 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                               in_commutator_B                                                                   |                              system_default_chan_block_0_shift_ram__parameterized52_917 |         12 |         12 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                               logic_twoscomp.im_cmp                                                             |                       system_default_chan_block_0_r22_twos_comp_mux__parameterized4_918 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               logic_twoscomp.re_cmp                                                             |                       system_default_chan_block_0_r22_twos_comp_mux__parameterized3_919 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               mux_in_A                                                                          |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized7_920 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               mux_in_B                                                                          |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized7_921 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               mux_out_A                                                                         |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized7_922 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               mux_out_B                                                                         |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized7_923 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |                              system_default_chan_block_0_shift_ram__parameterized34_924 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |                 system_default_chan_block_0_c_shift_ram_v12_0_14_viv__parameterized3__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                                   i_bb_inst                                                                     |              system_default_chan_block_0_c_shift_ram_v12_0_14_legacy__parameterized3__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_2                                                                |                              system_default_chan_block_0_shift_ram__parameterized51_925 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               out_commutator_A                                                                  |                              system_default_chan_block_0_shift_ram__parameterized52_926 |         12 |         12 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                               out_commutator_B                                                                  |                              system_default_chan_block_0_shift_ram__parameterized52_927 |         12 |         12 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                               sign_sel_gen.fwd_inv_reg                                                          |                              system_default_chan_block_0_shift_ram__parameterized20_928 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             rounding.ROUND_0                                                                    |                          system_default_chan_block_0_unbiased_round__parameterized1_897 |         19 |          7 |       0 |   12 |    51 |      0 |      0 |    0 |          0 |
|                               (rounding.ROUND_0)                                                                |                          system_default_chan_block_0_unbiased_round__parameterized1_897 |          1 |          1 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                               gated_incrementer                                                                 |                   system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized19__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized39_908 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized39_909 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized39_910 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               more_than_1_bit.and_lower_fract_bits                                              |                              system_default_chan_block_0_logic_gate__parameterized5_905 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               pos_fullscale_detect                                                              |                              system_default_chan_block_0_logic_gate__parameterized8_906 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               reg_gate.delay_d_2                                                                |                              system_default_chan_block_0_shift_ram__parameterized56_907 |         12 |          0 |       0 |   12 |    23 |      0 |      0 |    0 |          0 |
|                             rounding.ROUND_1                                                                    |                          system_default_chan_block_0_unbiased_round__parameterized1_898 |         20 |          8 |       0 |   12 |    51 |      0 |      0 |    0 |          0 |
|                               (rounding.ROUND_1)                                                                |                          system_default_chan_block_0_unbiased_round__parameterized1_898 |          2 |          2 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                               gated_incrementer                                                                 |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                 i_baseblox.i_baseblox_addsub                                                    |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized39_902 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                   no_pipelining.the_addsub                                                      |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized39_903 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_lut6.i_lut6_addsub                                                        |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized39_904 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               more_than_1_bit.and_lower_fract_bits                                              |                              system_default_chan_block_0_logic_gate__parameterized5_899 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               pos_fullscale_detect                                                              |                              system_default_chan_block_0_logic_gate__parameterized8_900 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                               reg_gate.delay_d_2                                                                |                              system_default_chan_block_0_shift_ram__parameterized56_901 |         12 |          0 |       0 |   12 |    23 |      0 |      0 |    0 |          0 |
|                           pe_gen[3].natural_order_input.PE                                                      |                                  system_default_chan_block_0_r22_pe__parameterized2_844 |        147 |        122 |       0 |   25 |   340 |      0 |      0 |    0 |          0 |
|                             FW_1.BF_1                                                                           |                               system_default_chan_block_0_r22_bf_sp__parameterized3_852 |        145 |        121 |       0 |   24 |   337 |      0 |      0 |    0 |          0 |
|                               (FW_1.BF_1)                                                                       |                               system_default_chan_block_0_r22_bf_sp__parameterized3_852 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                               add_subs.add_i                                                                    |                                   system_default_chan_block_0_adder__parameterized6_857 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                      system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized20 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized41_880 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized41_881 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized41_882 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized41_882 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized35_883 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               add_subs.add_r                                                                    |                                   system_default_chan_block_0_adder__parameterized6_858 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                 adder                                                                           |                   system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized20__2 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                   i_baseblox.i_baseblox_addsub                                                  |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized41_876 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                     no_pipelining.the_addsub                                                    |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized41_877 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                       i_lut6.i_lut6_addsub                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized41_878 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                                         (i_lut6.i_lut6_addsub)                                                  |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized41_878 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                         i_q.i_simple.qreg                                                       |                   system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized35_879 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               bypass_balance.fabric.my_delay_lt_eq_16.out_muxA                                  |                          system_default_chan_block_0_r22_delay_mux__parameterized12_859 |         24 |         12 |       0 |   12 |    48 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                              system_default_chan_block_0_shift_ram__parameterized65_874 |         12 |          0 |       0 |   12 |    24 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized10_875 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               bypass_balance.fabric.my_delay_lt_eq_16.out_muxB                                  |                          system_default_chan_block_0_r22_delay_mux__parameterized13_860 |         24 |         12 |       0 |   12 |    48 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.delay_line                                         |                              system_default_chan_block_0_shift_ram__parameterized65_872 |         12 |          0 |       0 |   12 |    24 |      0 |      0 |    0 |          0 |
|                                 slicel_slicem_implementation.mux                                                |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized10_873 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               in_commutator_A                                                                   |                              system_default_chan_block_0_shift_ram__parameterized63_861 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               in_commutator_B                                                                   |                              system_default_chan_block_0_shift_ram__parameterized63_862 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               mux_in_A                                                                          |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized7_863 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               mux_in_B                                                                          |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized7_864 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                               mux_out_A                                                                         |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized10_865 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               mux_out_B                                                                         |                   system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized10_866 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               need_bypass.bypass_reg                                                            |                              system_default_chan_block_0_shift_ram__parameterized20_867 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |                              system_default_chan_block_0_shift_ram__parameterized20_868 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               out_comm_ctr_del_2                                                                |                              system_default_chan_block_0_shift_ram__parameterized62_869 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                               out_commutator_A                                                                  |                              system_default_chan_block_0_shift_ram__parameterized64_870 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                               out_commutator_B                                                                  |                              system_default_chan_block_0_shift_ram__parameterized64_871 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                             no_addr_gen.final_next_bf2_start_delay                                              |                              system_default_chan_block_0_shift_ram__parameterized58_853 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                             no_addr_gen.var_bf2_start_delay.var_bf2_start_delay_mux                             |                          system_default_chan_block_0_r22_delay_mux__parameterized11_854 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                               slicel_slicem_implementation.delay_line                                           |                              system_default_chan_block_0_shift_ram__parameterized57_855 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                               slicel_slicem_implementation.mux                                                  |                    system_default_chan_block_0_xfft_v9_1_7_mux_bus2__parameterized9_856 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           run_time_1.MUX0                                                                       |                                               system_default_chan_block_0_mux_bus16_845 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                             use_mux8.mux8                                                                       |                                                system_default_chan_block_0_mux_bus8_851 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                           timing_cnts_has_nfft.sub                                                              |                                              system_default_chan_block_0_subtracter_846 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                             (timing_cnts_has_nfft.sub)                                                          |                                              system_default_chan_block_0_subtracter_846 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             subtracter                                                                          |                       system_default_chan_block_0_c_addsub_v12_0_14_viv__parameterized5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                               i_baseblox.i_baseblox_addsub                                                      |               system_default_chan_block_0_c_addsub_v12_0_14_legacy__parameterized11_847 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                                 no_pipelining.the_addsub                                                        |        system_default_chan_block_0_c_addsub_v12_0_14_fabric_legacy__parameterized11_848 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                                   i_lut6.i_lut6_addsub                                                          |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized11_849 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                                     (i_lut6.i_lut6_addsub)                                                      |          system_default_chan_block_0_c_addsub_v12_0_14_lut6_legacy__parameterized11_849 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                                     i_q.i_simple.qreg                                                           |                    system_default_chan_block_0_c_reg_fd_v12_0_6_viv__parameterized1_850 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 u_final_cnt                                                                                     |                                     system_default_chan_block_0_count_cycle_cw16_65_652 |        125 |         85 |      40 |    0 |   256 |      0 |      0 |    0 |          0 |
|                   (u_final_cnt)                                                                                 |                                     system_default_chan_block_0_count_cycle_cw16_65_652 |         55 |         55 |       0 |    0 |   159 |      0 |      0 |    0 |          0 |
|                   u_fifo                                                                                        |                             system_default_chan_block_0_axi_fifo_51__parameterized1_805 |         70 |         30 |      40 |    0 |    97 |      0 |      0 |    0 |          0 |
|                 u_input_buffer                                                                                  |                                         system_default_chan_block_0_input_buffer_1x_653 |        255 |        188 |      64 |    3 |   584 |      0 |      2 |    0 |          0 |
|                   (u_input_buffer)                                                                              |                                         system_default_chan_block_0_input_buffer_1x_653 |         49 |         46 |       0 |    3 |   118 |      0 |      0 |    0 |          0 |
|                   u_in_count                                                                                    |                                      system_default_chan_block_0_count_cycle_cw16_8_799 |         91 |         59 |      32 |    0 |   190 |      0 |      0 |    0 |          0 |
|                     (u_in_count)                                                                                |                                      system_default_chan_block_0_count_cycle_cw16_8_799 |         29 |         29 |       0 |    0 |    93 |      0 |      0 |    0 |          0 |
|                     u_fifo                                                                                      |                                             system_default_chan_block_0_axi_fifo_18_804 |         62 |         30 |      32 |    0 |    97 |      0 |      0 |    0 |          0 |
|                   u_out_count                                                                                   |                                     system_default_chan_block_0_count_cycle_cw16_18_800 |        114 |         82 |      32 |    0 |   214 |      0 |      0 |    0 |          0 |
|                     (u_out_count)                                                                               |                                     system_default_chan_block_0_count_cycle_cw16_18_800 |         27 |         27 |       0 |    0 |   108 |      0 |      0 |    0 |          0 |
|                     u_fifo                                                                                      |                             system_default_chan_block_0_axi_fifo_18__parameterized0_803 |         87 |         55 |      32 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   u_ram_0                                                                                       |                                 system_default_chan_block_0_dp_block_read_first_ram_801 |          1 |          1 |       0 |    0 |    47 |      0 |      1 |    0 |          0 |
|                   u_ram_1                                                                                       |                                 system_default_chan_block_0_dp_block_read_first_ram_802 |          1 |          1 |       0 |    0 |    15 |      0 |      1 |    0 |          0 |
|                 u_pfb                                                                                           |                             system_default_chan_block_0_pfb_128Mmax_16iw_16ow_32tps_654 |        454 |        164 |       0 |  290 |  2216 |      4 |     64 |    0 |         66 |
|                   (u_pfb)                                                                                       |                             system_default_chan_block_0_pfb_128Mmax_16iw_16ow_32tps_654 |        359 |         76 |       0 |  283 |   426 |      0 |      0 |    0 |          0 |
|                   COEFFS[10].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_666 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[11].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_667 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[12].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_668 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[13].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_669 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[14].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_670 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[15].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_671 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[16].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_672 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[17].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_673 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[18].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_674 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[19].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_675 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[1].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_676 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[20].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_677 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[21].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_678 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[22].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_679 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[23].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_680 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[24].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_681 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[25].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_682 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[26].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_683 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[27].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_684 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[28].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_685 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[29].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_686 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[2].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_687 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[30].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_688 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[31].pfb_taps_nn                                                                        |                                system_default_chan_block_0_dp_block_write_first_ram_689 |          0 |          0 |       0 |    0 |    33 |      0 |      1 |    0 |          0 |
|                   COEFFS[3].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_690 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[4].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_691 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[5].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_692 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[6].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_693 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[7].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_694 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[8].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_695 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   COEFFS[9].pfb_taps_nn                                                                         |                                system_default_chan_block_0_dp_block_write_first_ram_696 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   MAC[10].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_697 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[10].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_698 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[11].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_699 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[11].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_700 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[12].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_701 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[12].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_702 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[13].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_703 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[13].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_704 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[14].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_705 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[14].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_706 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[15].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_707 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[15].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_708 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[16].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_709 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[16].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_710 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[17].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_711 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[17].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_712 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[18].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_713 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[18].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_714 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[19].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_715 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[19].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_716 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[1].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_717 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[1].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_718 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[20].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_719 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[20].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_720 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[21].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_721 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[21].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_722 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[22].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_723 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[22].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_724 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[23].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_725 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[23].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_726 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[24].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_727 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[24].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_728 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[25].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_729 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[25].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_730 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[26].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_731 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[26].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_732 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[27].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_733 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[27].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_734 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[28].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_735 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[28].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_736 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[29].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_737 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[29].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_738 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[2].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_739 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[2].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_740 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[30].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_741 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[30].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_742 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[31].pfb_mac_i                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_743 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[31].pfb_mac_q                                                                             |                                           system_default_chan_block_0_dsp48_pfb_mac_744 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[3].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_745 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[3].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_746 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[4].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_747 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[4].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_748 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[5].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_749 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[5].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_750 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[6].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_751 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[6].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_752 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[7].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_753 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[7].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_754 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[8].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_755 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[8].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_756 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[9].pfb_mac_i                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_757 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   MAC[9].pfb_mac_q                                                                              |                                           system_default_chan_block_0_dsp48_pfb_mac_758 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   TAP_DELAY[10].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_759 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[11].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_760 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[12].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_761 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[13].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_762 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[14].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_763 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[15].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_764 |          1 |          1 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[16].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_765 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[17].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_766 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[18].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_767 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[19].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_768 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[1].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_769 |          0 |          0 |       0 |    0 |    68 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[20].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_770 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[21].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_771 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[22].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_772 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[23].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_773 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[24].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_774 |          1 |          1 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[25].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_775 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[26].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_776 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[27].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_777 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[28].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_778 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[29].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_779 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[2].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_780 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[30].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_781 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[31].sample_ram_inst                                                                 |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_782 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[3].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_783 |          8 |          8 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[4].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_784 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[5].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_785 |          2 |          2 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[6].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_786 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[7].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_787 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[8].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_788 |          4 |          4 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   TAP_DELAY[9].sample_ram_inst                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_789 |          0 |          0 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|                   pfb_mac_i_start                                                                               |                                         system_default_chan_block_0_dsp48_pfb_mac_0_790 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   pfb_mac_q_start                                                                               |                                         system_default_chan_block_0_dsp48_pfb_mac_0_791 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   pfb_rnd_i                                                                                     |                                           system_default_chan_block_0_dsp48_pfb_rnd_792 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          1 |
|                   pfb_rnd_q                                                                                     |                                           system_default_chan_block_0_dsp48_pfb_rnd_793 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          1 |
|                   pfb_taps_0                                                                                    |                                system_default_chan_block_0_dp_block_write_first_ram_794 |          0 |          0 |       0 |    0 |     1 |      0 |      1 |    0 |          0 |
|                   sample_ram_0                                                                                  |                 system_default_chan_block_0_dp_block_read_first_ram__parameterized0_795 |          0 |          0 |       0 |    0 |    41 |      0 |      1 |    0 |          0 |
|                   tap_ctrl                                                                                      |                    system_default_chan_block_0_mem_ctrl_pfb_128Mmax_16iw_16ow_32tps_796 |         39 |         32 |       0 |    7 |   145 |      3 |      0 |    0 |          0 |
|                     (tap_ctrl)                                                                                  |                    system_default_chan_block_0_mem_ctrl_pfb_128Mmax_16iw_16ow_32tps_796 |         34 |         27 |       0 |    7 |   102 |      0 |      0 |    0 |          0 |
|                     coeff_mem                                                                                   |                      system_default_chan_block_0_pfb_128Mmax_16iw_16ow_32tps_dp_rom_798 |          5 |          5 |       0 |    0 |    43 |      3 |      0 |    0 |          0 |
|                   u_fifo                                                                                        |                                              system_default_chan_block_0_axi_fifo_3_797 |         40 |         40 |       0 |    0 |    30 |      1 |      0 |    0 |          0 |
|                 u_shifter                                                                                       |                     system_default_chan_block_0_exp_shifter_128Mmax_16iw_256avg_len_655 |        377 |        289 |      32 |   56 |   410 |      1 |      1 |    0 |          3 |
|                   (u_shifter)                                                                                   |                     system_default_chan_block_0_exp_shifter_128Mmax_16iw_256avg_len_655 |        212 |        182 |       0 |   30 |   128 |      0 |      0 |    0 |          0 |
|                   u_avg_filter                                                                                  |                                    system_default_chan_block_0_cic_M256_N1_R1_iw5_0_656 |         91 |         65 |       0 |   26 |   158 |      1 |      1 |    0 |          3 |
|                     (u_avg_filter)                                                                              |                                    system_default_chan_block_0_cic_M256_N1_R1_iw5_0_656 |          2 |          0 |       0 |    2 |     7 |      0 |      0 |    0 |          0 |
|                     comb_section_0                                                                              |                                      system_default_chan_block_0_comb_M256_N1_iw5_0_658 |         51 |         27 |       0 |   24 |    93 |      1 |      0 |    0 |          1 |
|                       (comb_section_0)                                                                          |                                      system_default_chan_block_0_comb_M256_N1_iw5_0_658 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       u_diff_delay                                                                              |                                             system_default_chan_block_0_axi_fifo_64_664 |         27 |         27 |       0 |    0 |    41 |      1 |      0 |    0 |          0 |
|                       u_dsp                                                                                     |                                system_default_chan_block_0_dsp48_comb_M256_N1_iw5_0_665 |         24 |          0 |       0 |   24 |    48 |      0 |      0 |    0 |          1 |
|                     corr_factor_rom                                                                             |                  system_default_chan_block_0_cic_M256_N1_R1_iw5_0_correction_sp_rom_659 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     correction_multiplier                                                                       |                         system_default_chan_block_0_dsp48_cic_M256_N1_R1_iw5_0_corr_660 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     integrator_section_0                                                                        |                              system_default_chan_block_0_dsp48_cic_M256_N1_R1_iw5_0_661 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |    0 |          1 |
|                     slicer                                                                                      |                                            system_default_chan_block_0_slicer_48_13_662 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     u_fifo                                                                                      |                                              system_default_chan_block_0_axi_fifo_2_663 |         37 |         37 |       0 |    0 |    29 |      0 |      1 |    0 |          0 |
|                   u_fifo                                                                                        |                                             system_default_chan_block_0_axi_fifo_51_657 |         74 |         42 |      32 |    0 |   124 |      0 |      0 |    0 |          0 |
|               coeff_int                                                                                         |                          system_default_chan_block_0_coefficient_reload_fifo__xdcDup__1 |         74 |         74 |       0 |    0 |    90 |      0 |      0 |    1 |          0 |
|                 inst                                                                                            |                        system_default_chan_block_0_axis_data_fifo_v2_0_7_top__xdcDup__1 |         74 |         74 |       0 |    0 |    90 |      0 |      0 |    1 |          0 |
|                   gen_fifo.xpm_fifo_axis_inst                                                                   |                                    system_default_chan_block_0_xpm_fifo_axis__xdcDup__1 |         74 |         74 |       0 |    0 |    90 |      0 |      0 |    1 |          0 |
|                     (gen_fifo.xpm_fifo_axis_inst)                                                               |                                    system_default_chan_block_0_xpm_fifo_axis__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                        |                                         system_default_chan_block_0_xpm_cdc_sync_rst__5 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     xpm_fifo_base_inst                                                                          |                                            system_default_chan_block_0_xpm_fifo_base__2 |         72 |         72 |       0 |    0 |    86 |      0 |      0 |    1 |          0 |
|                       (xpm_fifo_base_inst)                                                                      |                                            system_default_chan_block_0_xpm_fifo_base__2 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_sdpram.xpm_memory_base_inst                                                           |                                          system_default_chan_block_0_xpm_memory_base__2 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |    1 |          0 |
|                       rdp_inst                                                                                  |                       system_default_chan_block_0_xpm_counter_updn__parameterized0_1594 |         23 |         23 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                       rdpp1_inst                                                                                |                       system_default_chan_block_0_xpm_counter_updn__parameterized1_1595 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                       rst_d1_inst                                                                               |                                       system_default_chan_block_0_xpm_fifo_reg_bit_1596 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                       wrp_inst                                                                                  |                       system_default_chan_block_0_xpm_counter_updn__parameterized0_1597 |         18 |         18 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                       wrpp1_inst                                                                                |                       system_default_chan_block_0_xpm_counter_updn__parameterized1_1598 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                       xpm_fifo_rst_inst                                                                         |                                           system_default_chan_block_0_xpm_fifo_rst_1599 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               downselect_int                                                                                    |                      system_default_chan_block_0_downselect_mask_reload_fifo__xdcDup__1 |         52 |         26 |      26 |    0 |    98 |      0 |      0 |    0 |          0 |
|                 inst                                                                                            |        system_default_chan_block_0_axis_data_fifo_v2_0_7_top__parameterized0__xdcDup__1 |         52 |         26 |      26 |    0 |    98 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                                        |        system_default_chan_block_0_axis_data_fifo_v2_0_7_top__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   gen_fifo.xpm_fifo_axis_inst                                                                   |                    system_default_chan_block_0_xpm_fifo_axis__parameterized0__xdcDup__1 |         52 |         26 |      26 |    0 |    98 |      0 |      0 |    0 |          0 |
|                     (gen_fifo.xpm_fifo_axis_inst)                                                               |                    system_default_chan_block_0_xpm_fifo_axis__parameterized0__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                        |                                         system_default_chan_block_0_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     xpm_fifo_base_inst                                                                          |                            system_default_chan_block_0_xpm_fifo_base__parameterized0__2 |         50 |         24 |      26 |    0 |    94 |      0 |      0 |    0 |          0 |
|                       (xpm_fifo_base_inst)                                                                      |                            system_default_chan_block_0_xpm_fifo_base__parameterized0__2 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_sdpram.xpm_memory_base_inst                                                           |                          system_default_chan_block_0_xpm_memory_base__parameterized0__2 |         26 |          0 |      26 |    0 |    66 |      0 |      0 |    0 |          0 |
|                       rdp_inst                                                                                  |                       system_default_chan_block_0_xpm_counter_updn__parameterized3_1588 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       rdpp1_inst                                                                                |                       system_default_chan_block_0_xpm_counter_updn__parameterized4_1589 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       rst_d1_inst                                                                               |                                       system_default_chan_block_0_xpm_fifo_reg_bit_1590 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                       wrp_inst                                                                                  |                       system_default_chan_block_0_xpm_counter_updn__parameterized3_1591 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       wrpp1_inst                                                                                |                       system_default_chan_block_0_xpm_counter_updn__parameterized4_1592 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       xpm_fifo_rst_inst                                                                         |                                           system_default_chan_block_0_xpm_fifo_rst_1593 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             chan_2                                                                                              |                                               system_default_chan_block_0_channelizer_m |          0 |          0 |       0 |    0 |    33 |      0 |      1 |    0 |          0 |
|               (chan_2)                                                                                          |                                               system_default_chan_block_0_channelizer_m |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|               channelizer                                                                                       |                               system_default_chan_block_0_chan_top_128M_16iw_16ow_32tps |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|             cic_0                                                                                               |                                                  system_default_chan_block_0_cic_filter |       2251 |       1991 |       0 |  260 |  2275 |      0 |      0 |    0 |          2 |
|               (cic_0)                                                                                           |                                                  system_default_chan_block_0_cic_filter |       1725 |       1725 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|               axi_adc_decimate_filter                                                                           |                                  system_default_chan_block_0_axi_adc_decimate_filter_22 |        996 |        736 |       0 |  260 |  2205 |      0 |      0 |    0 |          2 |
|                 (axi_adc_decimate_filter)                                                                       |                                  system_default_chan_block_0_axi_adc_decimate_filter_22 |         19 |         19 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                 cic_decimation_a                                                                                |                                                system_default_chan_block_0_cic_decim_23 |        442 |        336 |       0 |  106 |  1061 |      0 |      0 |    0 |          0 |
|                   (cic_decimation_a)                                                                            |                                                system_default_chan_block_0_cic_decim_23 |         11 |         11 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                   genblk1[0].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_41 |         10 |         10 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[1].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_42 |          5 |          5 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[2].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_43 |          5 |          5 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[3].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_44 |          5 |          5 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[4].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_45 |          5 |          5 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[5].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_46 |        154 |        154 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   i_comb0                                                                                       |                                                 system_default_chan_block_0_cic_comb_47 |        219 |        113 |       0 |  106 |   216 |      0 |      0 |    0 |          0 |
|                   i_comb1                                                                                       |                                 system_default_chan_block_0_cic_comb__parameterized0_48 |         29 |         29 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|                 cic_decimation_b                                                                                |                                                system_default_chan_block_0_cic_decim_24 |        442 |        336 |       0 |  106 |  1061 |      0 |      0 |    0 |          0 |
|                   (cic_decimation_b)                                                                            |                                                system_default_chan_block_0_cic_decim_24 |         11 |         11 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                   genblk1[0].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_33 |         10 |         10 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[1].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_34 |          5 |          5 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[2].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_35 |          5 |          5 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[3].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_36 |          5 |          5 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[4].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_37 |          5 |          5 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   genblk1[5].i_int                                                                              |                                                  system_default_chan_block_0_cic_int_38 |        154 |        154 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                   i_comb0                                                                                       |                                                 system_default_chan_block_0_cic_comb_39 |        219 |        113 |       0 |  106 |   216 |      0 |      0 |    0 |          0 |
|                   i_comb1                                                                                       |                                 system_default_chan_block_0_cic_comb__parameterized0_40 |         29 |         29 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|                 fir_decimation_a                                                                                |                                                system_default_chan_block_0_fir_decim_25 |         49 |         25 |       0 |   24 |    23 |      0 |      0 |    0 |          1 |
|                 fir_decimation_b                                                                                |                                                system_default_chan_block_0_fir_decim_26 |         48 |         24 |       0 |   24 |    22 |      0 |      0 |    0 |          1 |
|             cic_1                                                                                               |                                                system_default_chan_block_0_cic_filter_0 |          1 |          1 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|             default_chan_block_adc                                                                              |                                      system_default_chan_block_0_default_chan_block_adc |        443 |        299 |     144 |    0 |   481 |      0 |      0 |    0 |          0 |
|               (default_chan_block_adc)                                                                          |                                      system_default_chan_block_0_default_chan_block_adc |         99 |         99 |       0 |    0 |    61 |      0 |      0 |    0 |          0 |
|               adc_tag_insert_mux                                                                                |                                          system_default_chan_block_0_rwt_tag_insert_mux |         73 |         73 |       0 |    0 |   133 |      0 |      0 |    0 |          0 |
|                 (adc_tag_insert_mux)                                                                            |                                          system_default_chan_block_0_rwt_tag_insert_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 flop                                                                                            |                                               system_default_chan_block_0_axis_flipflop |         73 |         73 |       0 |    0 |   132 |      0 |      0 |    0 |          0 |
|               rwt_sample_pack                                                                                   |                                             system_default_chan_block_0_rwt_sample_pack |        271 |        127 |     144 |    0 |   287 |      0 |      0 |    0 |          0 |
|                 (rwt_sample_pack)                                                                               |                                             system_default_chan_block_0_rwt_sample_pack |          0 |          0 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                 post_fifo                                                                                       |                              system_default_chan_block_0_util_axis_fifo__parameterized4 |        107 |         35 |      72 |    0 |   125 |      0 |      0 |    0 |          0 |
|                   (post_fifo)                                                                                   |                              system_default_chan_block_0_util_axis_fifo__parameterized4 |        101 |         29 |      72 |    0 |   121 |      0 |      0 |    0 |          0 |
|                   fifo.i_address_gray                                                                           |          system_default_chan_block_0_util_axis_fifo_address_generator__parameterized1_3 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 pre_fifo                                                                                        |                              system_default_chan_block_0_util_axis_fifo__parameterized3 |        164 |         92 |      72 |    0 |   128 |      0 |      0 |    0 |          0 |
|                   (pre_fifo)                                                                                    |                              system_default_chan_block_0_util_axis_fifo__parameterized3 |        154 |         82 |      72 |    0 |   124 |      0 |      0 |    0 |          0 |
|                   fifo.i_address_gray                                                                           |          system_default_chan_block_0_util_axis_fifo_address_generator__parameterized1_2 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             default_chan_block_dac                                                                              |                                      system_default_chan_block_0_default_chan_block_dac |        397 |        309 |      88 |    0 |   441 |      0 |      0 |    0 |          0 |
|               (default_chan_block_dac)                                                                          |                                      system_default_chan_block_0_default_chan_block_dac |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               dac_hold                                                                                          |                                 system_default_chan_block_0_default_chan_block_dac_hold |        217 |        217 |       0 |    0 |   247 |      0 |      0 |    0 |          0 |
|                 (dac_hold)                                                                                      |                                 system_default_chan_block_0_default_chan_block_dac_hold |         75 |         75 |       0 |    0 |   117 |      0 |      0 |    0 |          0 |
|                 axis_flipflop                                                                                   |                               system_default_chan_block_0_axis_flipflop__parameterized0 |        142 |        142 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|               rwt_sample_unpack                                                                                 |                                           system_default_chan_block_0_rwt_sample_unpack |        181 |         93 |      88 |    0 |   192 |      0 |      0 |    0 |          0 |
|                 (rwt_sample_unpack)                                                                             |                                           system_default_chan_block_0_rwt_sample_unpack |          0 |          0 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                 post_fifo                                                                                       |                              system_default_chan_block_0_util_axis_fifo__parameterized6 |         63 |         19 |      44 |    0 |    77 |      0 |      0 |    0 |          0 |
|                   (post_fifo)                                                                                   |                              system_default_chan_block_0_util_axis_fifo__parameterized6 |         52 |          8 |      44 |    0 |    73 |      0 |      0 |    0 |          0 |
|                   fifo.i_address_gray                                                                           |          system_default_chan_block_0_util_axis_fifo_address_generator__parameterized1_1 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 pre_fifo                                                                                        |                              system_default_chan_block_0_util_axis_fifo__parameterized5 |        118 |         74 |      44 |    0 |    80 |      0 |      0 |    0 |          0 |
|                   (pre_fifo)                                                                                    |                              system_default_chan_block_0_util_axis_fifo__parameterized5 |        112 |         68 |      44 |    0 |    76 |      0 |      0 |    0 |          0 |
|                   fifo.i_address_gray                                                                           |            system_default_chan_block_0_util_axis_fifo_address_generator__parameterized1 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             regs                                                                                                |                                     system_default_chan_block_0_default_chan_block_regs |        366 |        366 |       0 |    0 |   536 |      0 |      0 |    0 |          0 |
|               (regs)                                                                                            |                                     system_default_chan_block_0_default_chan_block_regs |         31 |         31 |       0 |    0 |   343 |      0 |      0 |    0 |          0 |
|               sync_up_bus                                                                                       |                                                 system_default_chan_block_0_sync_up_bus |        335 |        335 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|             sample_clk                                                                                          |                                                  system_default_chan_block_0_sample_clk |        194 |        194 |       0 |    0 |   150 |      0 |      0 |    0 |          0 |
|             sync_overflow                                                                                       |                                       system_default_chan_block_0_sync_event__xdcDup__1 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               (sync_overflow)                                                                                   |                                       system_default_chan_block_0_sync_event__xdcDup__1 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               i_sync_in                                                                                         |                                        system_default_chan_block_0_sync_bits__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_sync_out                                                                                        |                                        system_default_chan_block_0_sync_bits__xdcDup__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             sync_underflow                                                                                      |                                                  system_default_chan_block_0_sync_event |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               (sync_underflow)                                                                                  |                                                  system_default_chan_block_0_sync_event |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               i_sync_in                                                                                         |                                        system_default_chan_block_0_sync_bits__xdcDup__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_sync_out                                                                                        |                                        system_default_chan_block_0_sync_bits__xdcDup__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       rom                                                                                                       |                                                                            system_rom_0 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|         U0                                                                                                      |                                                         system_rom_0_blk_mem_gen_v8_4_5 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|           inst_blk_mem_gen                                                                                      |                                                   system_rom_0_blk_mem_gen_v8_4_5_synth |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                               |                                                            system_rom_0_blk_mem_gen_top |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|               valid.cstr                                                                                        |                                                   system_rom_0_blk_mem_gen_generic_cstr |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|                 ramloop[0].ram.r                                                                                |                                                     system_rom_0_blk_mem_gen_prim_width |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|                   (ramloop[0].ram.r)                                                                            |                                                     system_rom_0_blk_mem_gen_prim_width |          2 |          1 |       0 |    1 |     5 |      0 |      0 |    0 |          0 |
|                   prim_init.ram                                                                                 |                                              system_rom_0_blk_mem_gen_prim_wrapper_init |          2 |          2 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|       sys_concat_intc_1                                                                                         |                                                              system_sys_concat_intc_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       sys_ps8                                                                                                   |                                                                        system_sys_ps8_0 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                    |                                 system_sys_ps8_0_zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       sys_rstgen                                                                                                |                                                                     system_sys_rstgen_0 |         15 |         14 |       0 |    1 |    31 |      0 |      0 |    0 |          0 |
|         U0                                                                                                      |                                                      system_sys_rstgen_0_proc_sys_reset |         15 |         14 |       0 |    1 |    31 |      0 |      0 |    0 |          0 |
|           (U0)                                                                                                  |                                                      system_sys_rstgen_0_proc_sys_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           EXT_LPF                                                                                               |                                                                 system_sys_rstgen_0_lpf |          4 |          3 |       0 |    1 |    14 |      0 |      0 |    0 |          0 |
|             (EXT_LPF)                                                                                           |                                                                 system_sys_rstgen_0_lpf |          2 |          1 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                           |                                                            system_sys_rstgen_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                           |                                                          system_sys_rstgen_0_cdc_sync_0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           SEQ                                                                                                   |                                                        system_sys_rstgen_0_sequence_psr |         11 |         11 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             (SEQ)                                                                                               |                                                        system_sys_rstgen_0_sequence_psr |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             SEQ_COUNTER                                                                                         |                                                             system_sys_rstgen_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|       user_rstgen                                                                                               |                                                                    system_user_rstgen_0 |         16 |         15 |       0 |    1 |    31 |      0 |      0 |    0 |          0 |
|         U0                                                                                                      |                                                     system_user_rstgen_0_proc_sys_reset |         16 |         15 |       0 |    1 |    31 |      0 |      0 |    0 |          0 |
|           (U0)                                                                                                  |                                                     system_user_rstgen_0_proc_sys_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           EXT_LPF                                                                                               |                                                                system_user_rstgen_0_lpf |          5 |          4 |       0 |    1 |    14 |      0 |      0 |    0 |          0 |
|             (EXT_LPF)                                                                                           |                                                                system_user_rstgen_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                           |                                                           system_user_rstgen_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                           |                                                         system_user_rstgen_0_cdc_sync_0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           SEQ                                                                                                   |                                                       system_user_rstgen_0_sequence_psr |         11 |         11 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             (SEQ)                                                                                               |                                                       system_user_rstgen_0_sequence_psr |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             SEQ_COUNTER                                                                                         |                                                            system_user_rstgen_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|       util_ad9361_tdd_sync                                                                                      |                                                           system_util_ad9361_tdd_sync_0 |         49 |         49 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|         inst                                                                                                    |                                             system_util_ad9361_tdd_sync_0_util_tdd_sync |         49 |         49 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                |                                             system_util_ad9361_tdd_sync_0_util_tdd_sync |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           i_tdd_sync                                                                                            |                                            system_util_ad9361_tdd_sync_0_util_pulse_gen |         49 |         49 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


