Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Apr 28 12:44:33 2009
 make -f system.make total_mb0_program started...

mb-gcc -O2 my_sw/dct.o  -o total_mb0/executable.elf \
	    -mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size total_mb0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3074	    296	   1064	   4434	   1152	total_mb0/executable.elf




Done!

At Local date and time: Tue Apr 28 13:04:17 2009
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78008001 key.
Reusing FC008001 key.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------

NFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.


----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   29.21 C, Min. Reading:   24.78 C, Max.
Reading:   29.70 C

5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.487 V, Max.
Reading:   2.496 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Apr 28 13:24:40 2009
 make -f system.make init_bram started...

****************************************************

Creating system netlist for hardware specification..

****************************************************

platgen -p xc5vfx70tff1136-1 -lang vhdl -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/  system.mhs



Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.





Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mhs 



Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_1_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
Address Map for Processor microblaze_2
  (0000000000-0x00003fff) dlmb_cntlr2	mb_dlmb2
  (0000000000-0x00003fff) ilmb_cntlr2	mb_ilmb2
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_2_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb3
  (0000000000-0x00003fff) dlmb_cntlr_mb3	mb_dlmb_mb3
  (0000000000-0x00003fff) ilmb_cntlr_mb3	mb_ilmb_mb3
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb3_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb4
  (0000000000-0x00003fff) dlmb_cntlr_mb4	mb_dlmb_mb4
  (0000000000-0x00003fff) ilmb_cntlr_mb4	mb_ilmb_mb4
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb4_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb5
  (0000000000-0x00003fff) dlmb_cntlr_mb5	mb_dlmb_mb5
  (0000000000-0x00003fff) ilmb_cntlr_mb5	mb_ilmb_mb5
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb5_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb5_plb_bus->mb5_plb_bridge->plb_v46_0

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 554 - tool is overriding PARAMETER C_SPLB7_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 550 - tool is overriding PARAMETER C_SPLB7_DWIDTH value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 552 - tool is overriding PARAMETER C_SPLB7_NUM_MASTERS value to
   8

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 553 - tool is overriding PARAMETER C_SPLB7_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 265 - tcl is overriding PARAMETER C_XCL1_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 310 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 312 - tcl is overriding PARAMETER C_XCL2_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 357 - tcl is overriding PARAMETER C_PIM3_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 359 - tcl is overriding PARAMETER C_XCL3_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 404 - tcl is overriding PARAMETER C_PIM4_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 406 - tcl is overriding PARAMETER C_XCL4_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 451 - tcl is overriding PARAMETER C_PIM5_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 453 - tcl is overriding PARAMETER C_XCL5_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 498 - tcl is overriding PARAMETER C_PIM6_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 500 - tcl is overriding PARAMETER C_XCL6_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 545 - tcl is overriding PARAMETER C_PIM7_SUBTYPE value to PLB
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_plbv46_bridge_0 INSTANCE:opb_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_plbv46_bridge_v1_00_a
   /data/opb_plbv46_bridge_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 6

INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb3_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb4_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb5_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...


Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 68 - 8 master(s) : 12 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 331 - 4 master(s) : 6 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 534 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 541 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 611 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 618 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb0_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 666 - 2 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb1_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 690 - 2 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 723 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 730 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb2_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 778 - 2 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 810 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 817 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb3_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 865 - 2 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 897 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 904 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb4_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 952 - 2 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 983 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 990 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb5_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1022 - 2 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 406 - floating connection!

WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 409 - floating connection!

WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 301 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 377 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 403 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 404 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 412 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 437 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.




Modify defaults ...


Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds


Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 391 - Copying (BBD-specified) netlist files.


Managing cache ...

IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 50 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 88 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:sram_util_bus_split_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 206 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 216 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 226 - Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 236 - Copying cache implementation netlist

IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 276 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 282 - Copying cache implementation netlist

IPNAME:opb_plbv46_bridge INSTANCE:opb_plbv46_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 318 - Copying cache implementation netlist

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 331 - Copying cache implementation netlist

IPNAME:opb_bram_if_cntlr INSTANCE:opb_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 342 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 351 - Copying cache implementation netlist

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 391 - Copying cache implementation netlist

IPNAME:opb_Scheduler_Master INSTANCE:scheduler -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 425 - Copying cache implementation netlist

IPNAME:opb_SynchManager INSTANCE:synch_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 454 - Copying cache implementation netlist
IPNAME:opb_blk_mcvar INSTANCE:cond_vars -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 471 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:hw_thread_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 504 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 534 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 541 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 548 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 557 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 566 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 611 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 618 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 625 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 634 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 643 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_ilmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 723 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_dlmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 730 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 737 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 746 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb_bram2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 755 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 810 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 817 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 824 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 833 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb3_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 842 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 897 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 904 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 911 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 920 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb4_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 929 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 983 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 990 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 997 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1006 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb5_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1015 - Copying cache implementation netlist


Elaborating instances ...

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 88 - elaborating IP

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 351 - elaborating IP

IPNAME:bram_block INSTANCE:hw_thread_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 504 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 566 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 643 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 755 - elaborating IP

IPNAME:bram_block INSTANCE:mb3_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 842 - elaborating IP

IPNAME:bram_block INSTANCE:mb4_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 929 - elaborating IP

IPNAME:bram_block INSTANCE:mb5_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1015 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 4.00 seconds


Constructing platform-level connectivity ...

Completion time: 2.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.

INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 68 - Running XST synthesis

INSTANCE:xps_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 76 - Running XST synthesis

INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 94 - Running XST synthesis

INSTANCE:leds_8bit -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 110 - Running XST synthesis

INSTANCE:sram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 123 - Running XST synthesis

INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 152 - Running XST synthesis

INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 295 - Running XST synthesis

INSTANCE:plbv46_opb_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 308 - Running XST synthesis

INSTANCE:xps_bram_if_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 358 - Running XST synthesis

INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 371 - Running XST synthesis

INSTANCE:xps_timer_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 483 - Running XST synthesis

INSTANCE:xps_hw_thread_bram_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 494 - Running XST synthesis

INSTANCE:microblaze_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 510 - Running XST synthesis

INSTANCE:mdm_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 573 - Running XST synthesis

INSTANCE:microblaze_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 588 - Running XST synthesis

INSTANCE:mb0_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 650 - Running XST synthesis

INSTANCE:mb0_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 666 - Running XST synthesis

INSTANCE:mb1_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 674 - Running XST synthesis

INSTANCE:mb1_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 690 - Running XST synthesis

INSTANCE:microblaze_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 699 - Running XST synthesis

INSTANCE:mb2_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 762 - Running XST synthesis

INSTANCE:mb2_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 778 - Running XST synthesis

INSTANCE:microblaze_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 787 - Running XST synthesis

INSTANCE:mb3_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 849 - Running XST synthesis

INSTANCE:mb3_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 865 - Running XST synthesis

INSTANCE:microblaze_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 874 - Running XST synthesis

INSTANCE:mb4_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 936 - Running XST synthesis

INSTANCE:mb4_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 952 - Running XST synthesis

INSTANCE:microblaze_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 961 - Running XST synthesis

INSTANCE:mb5_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1022 - Running XST synthesis

INSTANCE:mb5_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1030 - Running XST synthesis


Running NGCBUILD ...

IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 94 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../rs232_uart_1_wrapper.ngc" ...


Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...


NGCBUILD done.

IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 152 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ngc" ...



Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../ddr2_sdram_wrapper.ngc" ...



Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.

IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 295 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------


NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...



Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...


NGCBUILD done.


Rebuilding cache ...


Total run time: 2195.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent

Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/10.1/ISE/data/ngcflow.csf>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/synthesis/system.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../implementation/system.ngc" ...



Writing NGCBUILD log file "../implementation/system.blc"...



NGCBUILD done.


*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Using Flow File:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/implementation/fpga.flw 

Using Option File(s): 

 /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xflow.opt 



Creating Script File ... 


#----------------------------------------------#

# Starting program ngdbuild

# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/system.ngc" -uc system.ucf system.ngd 

#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/system.ngc" ...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ppc440_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/plb_v46_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/sram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ddr2_sdram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/sram_util_bus_split_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ddr2_sdram_util_bus_split_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ddr2_sdram_util_bus_split_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/jtagppc_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/plbv46_opb_bridge_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/opb_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/opb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/thread_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/scheduler_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/synch_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/cond_vars_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_hw_thread_bram_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/hw_thread_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_bram1_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb0_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb0_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb1_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb1_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_bram2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb2_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb2_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_mb3_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb_mb3_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb_mb3_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr_mb3_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr_mb3_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb3_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb3_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb3_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb4_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb4_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb4_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb5_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb5_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb5_plb_bridge_wrapper.ngc"...

Gathering constraint information from source properties...

Done.


Applying constraints in "system.ucf" to the design...

WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_DCM_
   ADV.DCM_ADV_INST' of type DCM_ADV has been changed from 'VIRTEX4' to
   'VIRTEX5' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin /
   1.25 PHASE 2000 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin /
   0.625 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_plbv46_bridge_0/opb_plbv46_bridge_0/x_plbv46_master_burst/I_RD_WR_CONTRO
   L/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_GEN[
   0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin

WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I
_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I'
 has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_hw_thread_bram_cntlr/xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SL
   AVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4
   ].FDRE_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S36_
   Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Using
_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36
   _Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36
   _Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36
   .Using_S36_Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S1
   8.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S1
   8.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S36_
   Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36
   _Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36
   _Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S3
   6_Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S3
   6_Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
 
  'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output p
in
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE
_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SI
ZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S3
   6_Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 663

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:950e3228) REAL time: 3 mins 48 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33



Phase 2.7 (Checksum:950e3228) REAL time: 3 mins 49 secs 

Phase 3.31
Phase 3.31 (Checksum:9511719b) REAL time: 3 mins 49 secs 

Phase 4.33

Phase 4.33 (Checksum:9511719b) REAL time: 5 mins 32 secs 

Phase 5.32

Phase 5.32 (Checksum:9511719b) REAL time: 5 mins 44 secs 


Phase 6.2




There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use
      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


.....

Phase 6.2 (Checksum:951d5c7f) REAL time: 5 mins 57 secs 

Phase 7.30
Phase 7.30 (Checksum:951d5c7f) REAL time: 5 mins 57 secs 

Phase 8.3

Phase 8.3 (Checksum:951d5c7f) REAL time: 5 mins 59 secs 

Phase 9.5

Phase 9.5 (Checksum:951d5c7f) REAL time: 6 mins 2 secs 

Phase 10.8

.
.
.
.
..
.
.
.
..
.
.
.
.
..
.
.
.
.
..
.
.
.
.

.....
.....
.....
.....
......
......
......
......
......

..
.....
.......

....
.....
..
.
....
....
....
.
.
....
....
....
....
....
...
....
....
...
..
....
...

.
....
...
.....
......
...

.
...
....
....
...

.....
..
..
......

....
......
.......
.....

Phase 10.8 (Checksum:cbb91fd0) REAL time: 11 mins 13 secs 

Phase 11.29
Phase 11.29 (Checksum:cbb91fd0) REAL time: 11 mins 13 secs 

Phase 12.5

Phase 12.5 (Checksum:cbb91fd0) REAL time: 11 mins 17 secs 

Phase 13.18

Phase 13.18 (Checksum:cca67efa) REAL time: 16 mins 3 secs 

Phase 14.5

Phase 14.5 (Checksum:cca67efa) REAL time: 16 mins 8 secs 

Phase 15.34

Phase 15.34 (Checksum:cca67efa) REAL time: 16 mins 9 secs 


REAL time consumed by placer: 16 mins 13 secs 
CPU  time consumed by placer: 14 mins 44 secs 


Design Summary:
Number of errors:      0
Number of warnings:  302
Slice Logic Utilization:
  Number of Slice Registers:                21,127 out of  44,800   47%
    Number used as Flip Flops:              21,098
    Number used as Latches:                      4
    Number used as Latch-thrus:                 25
  Number of Slice LUTs:                     24,694 out of  44,800   55%
    Number used as logic:                   22,225 out of  44,800   49%
      Number using O6 output only:          19,276
      Number using O5 output only:             843
      Number using O5 and O6:                2,106
    Number used as Memory:                   2,338 out of  13,120   17%
      Number used as Dual Port RAM:            648
        Number using O6 output only:            24
        Number using O5 output only:           108
        Number using O5 and O6:                516
      Number used as Shift Register:         1,690
        Number using O6 output only:         1,686
        Number using O5 output only:             4
    Number used as exclusive route-thru:       131
  Number of route-thrus:                     1,115 out of  89,600    1%
    Number using O6 output only:               936
    Number using O5 output only:               150
    Number using O5 and O6:                     29

Slice Logic Distribution:
  Number of occupied Slices:                10,176 out of  11,200   90%
  Number of LUT Flip Flop pairs used:       31,104
    Number with an unused Flip Flop:         9,977 out of  31,104   32%
    Number with an unused LUT:               6,410 out of  31,104   20%
    Number of fully used LUT-FF pairs:      14,717 out of  31,104   47%
    Number of unique control sets:           2,644
    Number of slice register sites lost
      to control set restrictions:           6,040 out of  44,800   13%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       192 out of     640   30%
    IOB Flip Flops:                            404

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     118 out of     148   79%
    Number using BlockRAM only:                118
    Total primitives used:
      Number of 36k BlockRAM used:             116
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                  4,230 out of   5,328   79%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                            18 out of     128   14%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%

  Number of RPM macros:           64
Peak Memory Usage:  2350 MB
Total REAL time to MAP completion:  19 mins 40 secs 
Total CPU time to MAP completion:   17 mins 57 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#

# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.


Device speed data version:  "PRODUCTION 1.62 2008-08-19".




Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of DSP48Es                        18 out of 128    14%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                       106 out of 800    13%
      Number of LOCed ILOGICs                8 out of 106     7%

   Number of External IOBs                 192 out of 640    30%
      Number of LOCed IOBs                 192 out of 192   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       186 out of 800    23%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB36_EXPs                   116 out of 148    78%
   Number of Slice Registers             21127 out of 44800  47%
      Number used as Flip Flops          21098
      Number used as Latches                 4
      Number used as LatchThrus             25

   Number of Slice LUTS                  24694 out of 44800  55%
   Number of Slice LUT-Flip Flop pairs   31104 out of 44800  69%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 59 secs 

Finished initial Timing Analysis.  REAL time: 2 mins 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:128, FAILED:0


Phase 1: 168439 unrouted;       REAL time: 2 mins 14 secs 


Phase 2: 140001 unrouted;       REAL time: 2 mins 29 secs 


Phase 3: 59263 unrouted;       REAL time: 3 mins 40 secs 


Phase 4: 59263 unrouted; (383373)      REAL time: 3 mins 48 secs 


Phase 5: 59443 unrouted; (14707)      REAL time: 4 mins 8 secs 


Phase 6: 59466 unrouted; (18)      REAL time: 4 mins 11 secs 


Phase 7: 0 unrouted; (43)      REAL time: 6 mins 17 secs 


Updating file: system.ncd with current fully routed design.


Phase 8: 0 unrouted; (43)      REAL time: 6 mins 33 secs 


Phase 9: 0 unrouted; (43)      REAL time: 6 mins 35 secs 


Phase 10: 0 unrouted; (0)      REAL time: 7 mins 40 secs 


Total REAL time to Router completion: 7 mins 50 secs 
Total CPU time to Router completion: 7 mins 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dlmb_cntlr_BRAM_PORT |              |      |      |            |             |
|          1_BRAM_Clk | BUFGCTRL_X0Y0| No   | 9156 |  0.633     |  2.181      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_MPMC_Clk_ |              |      |      |            |             |
|                Div2 | BUFGCTRL_X0Y8| No   |  455 |  0.307     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                90_s | BUFGCTRL_X0Y3| No   |  159 |  0.262     |  2.036      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|      _I/control0<0> | BUFGCTRL_X0Y2| No   |   75 |  0.401     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_3 | BUFGCTRL_X0Y1| No   |  169 |  0.407     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s | BUFGCTRL_X0Y7| No   |    6 |  0.104     |  1.746      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_200mhz_s | BUFGCTRL_X0Y5| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_3 |         Local|      |   24 |  3.458     |  4.785      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_cntlr_0_0_JT |              |      |      |            |             |
|            GC405TCK |         Local|      |    1 |  0.000     |  1.680      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|_I/i_icon/U0/iUPDATE |              |      |      |            |             |
|                _OUT |         Local|      |    1 |  0.000     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0/plb_v46_0/ |              |      |      |            |             |
|GEN_SHARED.I_PLB_ARB |              |      |      |            |             |
|ITER_LOGIC/I_ARB_ENC |              |      |      |            |             |
|ODER/GTR_ONE_MASTER. |              |      |      |            |             |
|RR_ARB_GEN.I_RR_SELE |              |      |      |            |             |
|CT/new_mstr_index<0> |              |      |      |            |             |
|                     |         Local|      |   84 |  0.582     |  1.245      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.018ns|     1.882ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.020ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.026ns|     7.974ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD    |     0.049ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.164ns|     6.448ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.428ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  PHASE 2 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.336ns|    13.328ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.428ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         0.625 |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |     5.961ns|     6.039ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.197ns|            |       0|           0
     12 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     6.053ns|     1.947ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.485ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |     6.631ns|     5.369ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.195ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     8.234ns|     3.766ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.116ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    10.095ns|     1.905ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.013ns|            |       0|           0
       12 ns                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    10.464ns|     1.536ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.030ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.967ns|            0|            0|            0|      1876340|
| TS_clock_generator_0_clock_gen|      8.000ns|      1.947ns|          N/A|            0|            0|            4|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.974ns|          N/A|            0|            0|      1858548|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      6.448ns|          N/A|            0|            0|          894|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     13.328ns|          N/A|            0|            0|        16894|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 102 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
INFO:ParHelpers:199 - All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints
   found: 128, number successful: 128
Total REAL time to PAR completion: 8 mins 19 secs 
Total CPU time to PAR completion: 7 mins 57 secs 

Peak Memory Usage:  1787 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 104
Number of info messages: 5


Writing design to file system.ncd





PAR done!





#----------------------------------------------#

# Starting program post_par_trce

# trce -e 3 -xml system.twx system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx system.ncd
system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1876943 paths, 16 nets, and 144016 connections

Design statistics:
   Minimum period:  13.328ns (Maximum frequency:  75.030MHz)
   Maximum path delay from/to any node:   6.039ns
   Maximum net delay:   0.838ns


Analysis completed Tue Apr 28 14:39:32 2009
--------------------------------------------------------------------------------

Generating Report ...


Number of warnings: 0
Number of info messages: 3
Total time: 2 mins 14 secs 




xflow done!

touch __xps/system_routed

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..

*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

Opened constraints file system.pcf.


Tue Apr 28 14:40:04 2009



INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_0' updated to placement 'RAMB36_X2Y2' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_1' updated to placement 'RAMB36_X2Y3' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_2' updated to placement 'RAMB36_X2Y4' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_3' updated to placement 'RAMB36_X2Y1' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to p
lacement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_0' updated to placement 'RAMB36_X3Y5' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_1' updated to placement 'RAMB36_X3Y3' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_2' updated to placement 'RAMB36_X3Y6' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_3' updated to placement 'RAMB36_X3Y4' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2/mb_bram2/ramb36_0' updated to placement 'RAMB36_X4Y28' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2/mb_bram2/ramb36_1' updated to placement 'RAMB36_X3Y29' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2/mb_bram2/ramb36_2' updated to placement 'RAMB36_X3Y28' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2/mb_bram2/ramb36_3' updated to placement 'RAMB36_X4Y29' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'mb3_bram/mb3_bram/ramb36_0' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'mb3_bram/mb3_bram/ramb36_1' updated to placement 'RAMB36_X1Y25' from design.


INFO:Data2MEM:100 - BRAM 'mb3_bram/mb3_bram/ramb36_2' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'mb3_bram/mb3_bram/ramb36_3' updated to placement 'RAMB36_X3Y26' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'mb4_bram/mb4_bram/ramb36_0' updated to placement 'RAMB36_X2Y29' from design.


INFO:Data2MEM:100 - BRAM 'mb4_bram/mb4_bram/ramb36_1' updated to placement 'RAMB36_X2Y28' from design.


INFO:Data2MEM:100 - BRAM 'mb4_bram/mb4_bram/ramb36_2' updated to placement 'RAMB36_X2Y27' from design.


INFO:Data2MEM:100 - BRAM 'mb4_bram/mb4_bram/ramb36_3' updated to placement 'RAMB36_X1Y29' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'mb5_bram/mb5_bram/ramb36_0' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'mb5_bram/mb5_bram/ramb36_1' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'mb5_bram/mb5_bram/ramb36_2' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'mb5_bram/mb5_bram/ramb36_3' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'Running DRC.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<31>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<30>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y22' from design.


*********************************************

Creating software libraries...

*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/       system.mss

libgen
Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 


Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/

Part (-p)			: virtex5



Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0

  (0x11100000-0x1117ffff)
cond_vars	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_1_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
Address Map for Processor microblaze_2
  (0000000000-0x00003fff) dlmb_cntlr2	mb_dlmb2
  (0000000000-0x00003fff) ilmb_cntlr2	mb_ilmb2
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_2_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb3
  (0000000000-0x00003fff) dlmb_cntlr_mb3	mb_dlmb_mb3
  (0000000000-0x00003fff) ilmb_cntlr_mb3	mb_ilmb_mb3
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb3_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb4
  (0000000000-0x00003fff) dlmb_cntlr_mb4	mb_dlmb_mb4
  (0000000000-0x00003fff) ilmb_cntlr_mb4	mb_ilmb_mb4
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb4_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb5
  (0000000000-0x00003fff) dlmb_cntlr_mb5	mb_dlmb_mb5
  (0000000000-0x00003fff) ilmb_cntlr_mb5	mb_ilmb_mb5
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb5_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb5_plb_bus->mb5_plb_bridge->plb_v46_0


Check platform address map ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 554 - tool is overriding PARAMETER C_SPLB7_P2P value to 0


Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 550 - tool is overriding PARAMETER C_SPLB7_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 552 - tool is overriding PARAMETER C_SPLB7_NUM_MASTERS value to
   8
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 553 - tool is overriding PARAMETER C_SPLB7_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 265 - tcl is overriding PARAMETER C_XCL1_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 310 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 312 - tcl is overriding PARAMETER C_XCL2_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 357 - tcl is overriding PARAMETER C_PIM3_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 359 - tcl is overriding PARAMETER C_XCL3_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 404 - tcl is overriding PARAMETER C_PIM4_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 406 - tcl is overriding PARAMETER C_XCL4_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 451 - tcl is overriding PARAMETER C_PIM5_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 453 - tcl is overriding PARAMETER C_XCL5_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 498 - tcl is overriding PARAMETER C_PIM6_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 500 - tcl is overriding PARAMETER C_XCL6_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 545 - tcl is overriding PARAMETER C_PIM7_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110

INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_plbv46_bridge_0 INSTANCE:opb_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_plbv46_bridge_v1_00_a
   /data/opb_plbv46_bridge_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 6
INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb3_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb4_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb5_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...


Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 68 - 8 master(s) : 12 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 331 - 4 master(s) : 6 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 534 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 541 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 611 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 618 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb0_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 666 - 2 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb1_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 690 - 2 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 723 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 730 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb2_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 778 - 2 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 810 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 817 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb3_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 865 - 2 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 897 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 904 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb4_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 952 - 2 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 983 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 990 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb5_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1022 - 2 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 406 - floating connection!
WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 409 - floating connection!
WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 301 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 377 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 403 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 404 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 412 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 437 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 
  - xps_bram_if_cntlr_1

  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0

  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler

  - synch_manager

  - cond_vars

  - xps_bram_if_cntlr_0

WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 358 - No Driver Found for instance
   xps_bram_if_cntlr_0. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance xps_bram_if_cntlr_0


  - plb_hthread_reset_core_0

  - xps_timer_0

  - xps_hw_thread_bram_cntlr

  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_2
   : 
  - dlmb_cntlr2
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 746 - No Driver Found for instance
   dlmb_cntlr2. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance dlmb_cntlr2

  - ilmb_cntlr2
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 737 - No Driver Found for instance
   ilmb_cntlr2. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance ilmb_cntlr2

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb3 : 
  - dlmb_cntlr_mb3
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 833 - No Driver Found for instance
   dlmb_cntlr_mb3. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb3

  - ilmb_cntlr_mb3
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 824 - No Driver Found for instance
   ilmb_cntlr_mb3. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb3

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb4 : 
  - dlmb_cntlr_mb4
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 920 - No Driver Found for instance
   dlmb_cntlr_mb4. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb4

  - ilmb_cntlr_mb4
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 911 - No Driver Found for instance
   ilmb_cntlr_mb4. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb4

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb5 : 
  - dlmb_cntlr_mb5
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 1006 - No Driver Found for instance
   dlmb_cntlr_mb5. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb5

  - ilmb_cntlr_mb5
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 997 - No Driver Found for instance
   ilmb_cntlr_mb5. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb5

  - xps_hw_thread_bram_cntlr

  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0


Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:

gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 
ERROR:MDT - standalone () - No driver for stdin peripheral RS232_Uart_1. Check
   the following reasons: 
    1. RS232_Uart_1 is not accessible from processor microblaze_0.
    2. No Driver block is defined for RS232_Uart_1 in MSS file.
       while executing
   "error "No driver for stdin peripheral $stdin. Check the following reasons:
   \n 1. $stdin is not accessible from processor $processor.\n 2. No Driver
   bl..."
       (procedure "xhandle_stdin" line 12)
       invoked from within
   "xhandle_stdin $os_handle"
       (procedure "::sw_standalone_v2_00_a::generate" line 78)
       invoked from within
   "::sw_standalone_v2_00_a::generate 544084880" 

Copying Library Files ...


ERROR:MDT - Error while running "generate" for processor microblaze_0...

make: *** [ppc440_0/lib/libxil.a] Error 2



Done!

At Local date and time: Tue Apr 28 14:45:32 2009
 make -f system.make init_bram started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/       system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 



Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/

Part (-p)			: virtex5



Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_1_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
Address Map for Processor microblaze_2
  (0000000000-0x00003fff) dlmb_cntlr2	mb_dlmb2
  (0000000000-0x00003fff) ilmb_cntlr2	mb_ilmb2
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_2_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb3
  (0000000000-0x00003fff) dlmb_cntlr_mb3	mb_dlmb_mb3
  (0000000000-0x00003fff) ilmb_cntlr_mb3	mb_ilmb_mb3
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb3_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb4
  (0000000000-0x00003fff) dlmb_cntlr_mb4	mb_dlmb_mb4
  (0000000000-0x00003fff) ilmb_cntlr_mb4	mb_ilmb_mb4
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb4_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb5
  (0000000000-0x00003fff) dlmb_cntlr_mb5	mb_dlmb_mb5
  (0000000000-0x00003fff) ilmb_cntlr_mb5	mb_ilmb_mb5
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb5_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb5_plb_bus->mb5_plb_bridge->plb_v46_0


Check platform address map ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 554 - tool is overriding PARAMETER C_SPLB7_P2P value to 0


Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 550 - tool is overriding PARAMETER C_SPLB7_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 552 - tool is overriding PARAMETER C_SPLB7_NUM_MASTERS value to
   8
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 553 - tool is overriding PARAMETER C_SPLB7_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 265 - tcl is overriding PARAMETER C_XCL1_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 310 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 312 - tcl is overriding PARAMETER C_XCL2_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 357 - tcl is overriding PARAMETER C_PIM3_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 359 - tcl is overriding PARAMETER C_XCL3_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 404 - tcl is overriding PARAMETER C_PIM4_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 406 - tcl is overriding PARAMETER C_XCL4_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 451 - tcl is overriding PARAMETER C_PIM5_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 453 - tcl is overriding PARAMETER C_XCL5_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 498 - tcl is overriding PARAMETER C_PIM6_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 500 - tcl is overriding PARAMETER C_XCL6_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 545 - tcl is overriding PARAMETER C_PIM7_SUBTYPE value to PLB
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_plbv46_bridge_0 INSTANCE:opb_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_plbv46_bridge_v1_00_a
   /data/opb_plbv46_bridge_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 6
INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb3_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb4_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb5_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 68 - 8 master(s) : 12 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 331 - 4 master(s) : 6 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 534 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 541 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 611 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 618 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb0_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 666 - 2 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 690 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 723 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 730 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb2_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 778 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 810 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 817 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb3_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 865 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 897 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 904 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb4_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 952 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 983 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 990 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb5_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1022 - 2 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 406 - floating connection!
WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 409 - floating connection!
WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 301 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 377 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 403 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 404 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 412 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 437 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 

  - xps_bram_if_cntlr_1

  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 358 - No Driver Found for instance
   xps_bram_if_cntlr_0. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - xps_hw_thread_bram_cntlr
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_2
   : 
  - dlmb_cntlr2
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 746 - No Driver Found for instance
   dlmb_cntlr2. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance dlmb_cntlr2

  - ilmb_cntlr2
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 737 - No Driver Found for instance
   ilmb_cntlr2. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance ilmb_cntlr2

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb3 : 
  - dlmb_cntlr_mb3
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 833 - No Driver Found for instance
   dlmb_cntlr_mb3. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb3

  - ilmb_cntlr_mb3
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 824 - No Driver Found for instance
   ilmb_cntlr_mb3. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb3

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb4 : 
  - dlmb_cntlr_mb4
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 920 - No Driver Found for instance
   dlmb_cntlr_mb4. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb4

  - ilmb_cntlr_mb4
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 911 - No Driver Found for instance
   ilmb_cntlr_mb4. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb4

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb5 : 
  - dlmb_cntlr_mb5
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 1006 - No Driver Found for instance
   dlmb_cntlr_mb5. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb5

  - ilmb_cntlr_mb5
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 997 - No Driver Found for instance
   ilmb_cntlr_mb5. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb5

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0

Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: 
creating ../../../lib/libxil.a

Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

ERROR:MDT - standalone () - No driver for stdin peripheral RS232_Uart_1. Check
   the following reasons: 
    1. RS232_Uart_1 is not accessible from processor microblaze_0.
    2. No Driver block is defined for RS232_Uart_1 in MSS file.
       while executing
   "error "No driver for stdin peripheral $stdin. Check the following reasons:
   \n 1. $stdin is not accessible from processor $processor.\n 2. No Driver
   bl..."
       (procedure "xhandle_stdin" line 12)
       invoked from within
   "xhandle_stdin $os_handle"
       (procedure "::sw_standalone_v2_00_a::generate" line 78)
       invoked from within
   "::sw_standalone_v2_00_a::generate 377918352" 

Copying Library Files ...
ERROR:MDT - Error while running "generate" for processor microblaze_0...

make: 
*** [ppc440_0/lib/libxil.a] Error 2




Done!

Saved MSS File.

Saved MSS File.

Saved MSS File.

Saved MSS File.

Saved MSS File.

Saved MSS File.

At Local date and time: Tue Apr 28 14:47:37 2009
 make -f system.make init_bram started...

*********************************************

Creating software libraries...

*********************************************

libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/       system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 



Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/

Part (-p)			: virtex5



Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_1_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
Address Map for Processor microblaze_2
  (0000000000-0x00003fff) dlmb_cntlr2	mb_dlmb2
  (0000000000-0x00003fff) ilmb_cntlr2	mb_ilmb2
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_2_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb3
  (0000000000-0x00003fff) dlmb_cntlr_mb3	mb_dlmb_mb3
  (0000000000-0x00003fff) ilmb_cntlr_mb3	mb_ilmb_mb3
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb3_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb4
  (0000000000-0x00003fff) dlmb_cntlr_mb4	mb_dlmb_mb4
  (0000000000-0x00003fff) ilmb_cntlr_mb4	mb_ilmb_mb4
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb4_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb5
  (0000000000-0x00003fff) dlmb_cntlr_mb5	mb_dlmb_mb5
  (0000000000-0x00003fff) ilmb_cntlr_mb5	mb_ilmb_mb5
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb5_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb5_plb_bus->mb5_plb_bridge->plb_v46_0

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 554 - tool is overriding PARAMETER C_SPLB7_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 550 - tool is overriding PARAMETER C_SPLB7_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 552 - tool is overriding PARAMETER C_SPLB7_NUM_MASTERS value to
   8
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 553 - tool is overriding PARAMETER C_SPLB7_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 265 - tcl is overriding PARAMETER C_XCL1_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 310 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 312 - tcl is overriding PARAMETER C_XCL2_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 357 - tcl is overriding PARAMETER C_PIM3_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 359 - tcl is overriding PARAMETER C_XCL3_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 404 - tcl is overriding PARAMETER C_PIM4_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 406 - tcl is overriding PARAMETER C_XCL4_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 451 - tcl is overriding PARAMETER C_PIM5_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 453 - tcl is overriding PARAMETER C_XCL5_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 498 - tcl is overriding PARAMETER C_PIM6_SUBTYPE value to IXCL
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 500 - tcl is overriding PARAMETER C_XCL6_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 545 - tcl is overriding PARAMETER C_PIM7_SUBTYPE value to PLB
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_plbv46_bridge_0 INSTANCE:opb_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_plbv46_bridge_v1_00_a
   /data/opb_plbv46_bridge_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 6
INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb3_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb4_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb5_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128


Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 68 - 8 master(s) : 12 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 331 - 4 master(s) : 6 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 534 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 541 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 611 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 618 - 1 master(s) : 1 slave(s)

IPNAME:plb_v46 INSTANCE:mb0_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 666 - 2 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 690 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 723 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 730 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb2_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 778 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 810 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 817 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb3_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 865 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 897 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 904 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb4_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 952 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 983 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 990 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb5_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1022 - 2 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 406 - floating connection!
WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 409 - floating connection!
WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 301 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 377 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 403 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 404 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 412 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 437 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!

WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 

  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit

  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 358 - No Driver Found for instance
   xps_bram_if_cntlr_0. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - xps_hw_thread_bram_cntlr
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_2
   : 
  - dlmb_cntlr2
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 746 - No Driver Found for instance
   dlmb_cntlr2. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance dlmb_cntlr2

  - ilmb_cntlr2
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 737 - No Driver Found for instance
   ilmb_cntlr2. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance ilmb_cntlr2

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb3 : 
  - dlmb_cntlr_mb3
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 833 - No Driver Found for instance
   dlmb_cntlr_mb3. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb3

  - ilmb_cntlr_mb3
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 824 - No Driver Found for instance
   ilmb_cntlr_mb3. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb3

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb4 : 
  - dlmb_cntlr_mb4
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 920 - No Driver Found for instance
   dlmb_cntlr_mb4. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb4

  - ilmb_cntlr_mb4
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 911 - No Driver Found for instance
   ilmb_cntlr_mb4. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb4

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb5 : 
  - dlmb_cntlr_mb5
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 1006 - No Driver Found for instance
   dlmb_cntlr_mb5. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb5

  - ilmb_cntlr_mb5
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 997 - No Driver Found for instance
   ilmb_cntlr_mb5. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb5

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0

Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: 
creating ../../../lib/libxil.a


Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...

Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_1


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_2


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:

gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_mb3


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_mb4


Generating platform libraries and device drivers ...

Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_mb5


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:

gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \

	  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5482	    316	   2084	   7882	   1eca	TestApp_Memory/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

./microblaze_0/lib//libxil.a(xil_printf.o): In function `padding':
/proj/fv1/gnu_builds/head/mb/build/lin/bld_gcc/gcc/libgloss/microblaze/xil_printf.c:50: undefined reference to `outbyte'
./microblaze_0/lib//libxil.a(xil_printf.o): In function `outnum':
/proj/fv1/gnu_builds/head/mb/build/lin/bld_gcc/gcc/libgloss/microblaze/xil_printf.c:110: undefined reference to `outbyte'
./microblaze_0/lib//libxil.a(xil_printf.o): In function `xil_printf':
/proj/fv1/gnu_builds/head/mb/build/lin/bld_gcc/gcc/libgloss/microblaze/xil_printf.c:150: undefined reference to `outbyte'
/proj/fv1/gnu_builds/head/mb/build/lin/bld_gcc/gcc/libgloss/microblaze/xil_printf.c:182: undefined reference to `outbyte'
/proj/fv1/gnu_builds/head/mb/build/lin/bld_gcc/gcc/libgloss/microblaze/xil_printf.c:200: undefined reference to `outbyte'
./microblaze_0/lib//libxil.a(xil_printf.o):/proj/fv1/gnu_builds/head/mb/build/lin/bld_gcc/gcc/libgloss/microblaze/xil_printf.c:248: more undefined references to `outbyte' follow

collect2: ld returned 1 exit status
make: *** [MB_HWT/executable.elf] Error 1



Done!

At Local date and time: Tue Apr 28 14:48:49 2009
 make -f system.make init_bram started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \
	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT/executable.elf


mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \
	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT1/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \
	    -mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_2/include/  -Imy_sw/  -L./microblaze_2/lib/  \

	  

mb-size MB_HWT2/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT2/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT3/executable.elf \
	    -mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d  -Wl,-T -Wl,MB_HWT3/MB_HWT3_linker_script.ld  -g    -I./microblaze_mb3/include/  -Imy_sw/  -L./microblaze_mb3/lib/  \
	  

mb-size MB_HWT3/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1068	   3686	    e66	MB_HWT3/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT4/executable.elf \
	    -mno-xl-soft-mul -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_mb4/include/  -Imy_sw/  -L./microblaze_mb4/lib/  \

	  

mb-size MB_HWT4/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT4/executable.elf


mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT5/executable.elf \
	    -mno-xl-soft-mul -mcpu=v7.10.d   -g    -I./microblaze_mb5/include/  -Imy_sw/  -L./microblaze_mb5/lib/  \
	  

mb-size MB_HWT5/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT5/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2 MB_HWT2/executable.elf  -pe microblaze_mb3 MB_HWT3/executable.elf  -pe microblaze_mb4 MB_HWT4/executable.elf  -pe microblaze_mb5 MB_HWT5/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15
INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_1_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
Address Map for Processor microblaze_2
  (0000000000-0x00003fff) dlmb_cntlr2	mb_dlmb2
  (0000000000-0x00003fff) ilmb_cntlr2	mb_ilmb2
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_2_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb3
  (0000000000-0x00003fff) dlmb_cntlr_mb3	mb_dlmb_mb3
  (0000000000-0x00003fff) ilmb_cntlr_mb3	mb_ilmb_mb3
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb3_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb4
  (0000000000-0x00003fff) dlmb_cntlr_mb4	mb_dlmb_mb4
  (0000000000-0x00003fff) ilmb_cntlr_mb4	mb_ilmb_mb4
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb4_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb5
  (0000000000-0x00003fff) dlmb_cntlr_mb5	mb_dlmb_mb5
  (0000000000-0x00003fff) ilmb_cntlr_mb5	mb_ilmb_mb5
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb5_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb5_plb_bus->mb5_plb_bridge->plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2 for overlap...


Analyzing file MB_HWT2/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_mb3 for overlap...


Analyzing file MB_HWT3/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_mb4 for overlap...


Analyzing file MB_HWT4/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_mb5 for overlap...


Analyzing file MB_HWT5/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
MB_HWT2/executable.elf tag microblaze_2  -bd MB_HWT3/executable.elf tag
microblaze_mb3  -bd MB_HWT4/executable.elf tag microblaze_mb4  -bd
MB_HWT5/executable.elf tag microblaze_mb5  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Tue Apr 28 14:49:02 2009
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.

Connecting to cable (Parallel Port - parport0).

 Linux release = 2.6.18-128.el5.

W
ARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.18-128.el5.

i
MPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.

File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------

FO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   42.01 C, Min. Reading:   25.27 C, Max.
Reading:   42.01 C

5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.487 V, Max.
Reading:   2.496 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1

Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

I
N
F
O
:
'5': Programmed successfully.
Elapsed time =     12 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Apr 28 15:54:40 2009
 make -f system.make init_bram started...

****************************************************

Creating system netlist for hardware specification..

****************************************************

platgen -p xc5vfx70tff1136-1 -lang vhdl -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/  system.mhs



Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.





Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mhs 



Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_1_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
Address Map for Processor microblaze_2
  (0000000000-0x00003fff) dlmb_cntlr2	mb_dlmb2
  (0000000000-0x00003fff) ilmb_cntlr2	mb_ilmb2
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_2_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb3
  (0000000000-0x00003fff) dlmb_cntlr_mb3	mb_dlmb_mb3
  (0000000000-0x00003fff) ilmb_cntlr_mb3	mb_ilmb_mb3
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb3_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb4
  (0000000000-0x00003fff) dlmb_cntlr_mb4	mb_dlmb_mb4
  (0000000000-0x00003fff) ilmb_cntlr_mb4	mb_ilmb_mb4
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb4_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb5
  (0000000000-0x00003fff) dlmb_cntlr_mb5	mb_dlmb_mb5
  (0000000000-0x00003fff) ilmb_cntlr_mb5	mb_ilmb_mb5
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb5_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb5_plb_bus->mb5_plb_bridge->plb_v46_0

Check platform address map ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 554 - tool is overriding PARAMETER C_SPLB7_P2P value to 0


Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 550 - tool is overriding PARAMETER C_SPLB7_DWIDTH value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 552 - tool is overriding PARAMETER C_SPLB7_NUM_MASTERS value to
   8

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 553 - tool is overriding PARAMETER C_SPLB7_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 265 - tcl is overriding PARAMETER C_XCL1_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 310 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 312 - tcl is overriding PARAMETER C_XCL2_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 357 - tcl is overriding PARAMETER C_PIM3_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 359 - tcl is overriding PARAMETER C_XCL3_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 404 - tcl is overriding PARAMETER C_PIM4_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 406 - tcl is overriding PARAMETER C_XCL4_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 451 - tcl is overriding PARAMETER C_PIM5_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 453 - tcl is overriding PARAMETER C_XCL5_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 498 - tcl is overriding PARAMETER C_PIM6_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 500 - tcl is overriding PARAMETER C_XCL6_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 545 - tcl is overriding PARAMETER C_PIM7_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110

INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_plbv46_bridge_0 INSTANCE:opb_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_plbv46_bridge_v1_00_a
   /data/opb_plbv46_bridge_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 6

INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb3_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb4_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb5_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...


Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 68 - 8 master(s) : 12 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 331 - 4 master(s) : 6 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 535 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 542 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 613 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 620 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb0_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 668 - 2 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 692 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 726 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 733 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb2_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 781 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 814 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 821 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb3_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 869 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 902 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 909 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb4_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 957 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 989 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 996 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb5_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1028 - 2 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 406 - floating connection!

WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 409 - floating connection!

WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 301 - floating connection!

WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 377 - floating connection!

WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 403 - floating connection!

WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 404 - floating connection!

WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 412 - floating connection!

WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 437 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!

WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!

WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!

WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!

WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!

WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!

WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.




Modify defaults ...


Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds


Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 391 - Copying (BBD-specified) netlist files.


Managing cache ...

IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 50 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 68 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 76 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 88 - Copying cache implementation netlist

IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 94 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 110 - Copying cache implementation netlist

IPNAME:xps_mch_emc INSTANCE:sram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 123 - Copying cache implementation netlist

IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 152 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:sram_util_bus_split_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 206 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 216 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 226 - Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 236 - Copying cache implementation netlist

IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 276 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 282 - Copying cache implementation netlist

IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 295 - Copying cache implementation netlist

IPNAME:plbv46_opb_bridge INSTANCE:plbv46_opb_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 308 - Copying cache implementation netlist

IPNAME:opb_plbv46_bridge INSTANCE:opb_plbv46_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 318 - Copying cache implementation netlist

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 331 - Copying cache implementation netlist

IPNAME:opb_bram_if_cntlr INSTANCE:opb_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 342 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 351 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 358 - Copying cache implementation netlist

IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 371 - Copying cache implementation netlist

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 391 - Copying cache implementation netlist

IPNAME:opb_Scheduler_Master INSTANCE:scheduler -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 425 - Copying cache implementation netlist

IPNAME:opb_SynchManager INSTANCE:synch_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 454 - Copying cache implementation netlist

IPNAME:opb_blk_mcvar INSTANCE:cond_vars -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 471 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 483 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_hw_thread_bram_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 494 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:hw_thread_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 504 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 535 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 542 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 549 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 558 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 567 - Copying cache implementation netlist

IPNAME:mdm INSTANCE:mdm_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 574 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 613 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 620 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 627 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 636 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 645 - Copying cache implementation netlist

IPNAME:plbv46_plbv46_bridge INSTANCE:mb0_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 652 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb0_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 668 - Copying cache implementation netlist

IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 676 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb1_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 692 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 726 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 733 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 740 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 749 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 758 - Copying cache implementation netlist

IPNAME:plbv46_plbv46_bridge INSTANCE:mb2_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 765 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb2_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 781 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 814 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 821 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 828 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 837 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb3_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 846 - Copying cache implementation netlist

IPNAME:plbv46_plbv46_bridge INSTANCE:mb3_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 853 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb3_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 869 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 902 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 909 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 916 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 925 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb4_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 934 - Copying cache implementation netlist

IPNAME:plbv46_plbv46_bridge INSTANCE:mb4_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 941 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb4_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 957 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 989 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 996 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1003 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1012 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb5_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1021 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb5_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1028 - Copying cache implementation netlist

IPNAME:plbv46_plbv46_bridge INSTANCE:mb5_plb_bridge -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1036 - Copying cache implementation netlist


Elaborating instances ...

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 88 - elaborating IP

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 351 - elaborating IP

IPNAME:bram_block INSTANCE:hw_thread_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 504 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 567 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 645 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 758 - elaborating IP

IPNAME:bram_block INSTANCE:mb3_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 846 - elaborating IP

IPNAME:bram_block INSTANCE:mb4_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 934 - elaborating IP

IPNAME:bram_block INSTANCE:mb5_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1021 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 4.00 seconds


Constructing platform-level connectivity ...

Completion time: 2.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.

INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 371 - Running XST synthesis

INSTANCE:microblaze_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 510 - Running XST synthesis

INSTANCE:microblaze_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 589 - Running XST synthesis

INSTANCE:microblaze_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 701 - Running XST synthesis

INSTANCE:microblaze_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 790 - Running XST synthesis

INSTANCE:microblaze_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 878 - Running XST synthesis

INSTANCE:microblaze_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 966 - Running XST synthesis


Running NGCBUILD ...


Rebuilding cache ...


Total run time: 1371.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent

Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/10.1/ISE/data/ngcflow.csf>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/synthesis/system.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../implementation/system.ngc" ...



Writing NGCBUILD log file "../implementation/system.blc"...



NGCBUILD done.


*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Using Flow File:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/implementation/fpga.flw 

Using Option File(s): 

 /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xflow.opt 



Creating Script File ... 


#----------------------------------------------#

# Starting program ngdbuild

# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/system.ngc" -uc system.ucf system.ngd 

#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/system.ngc" ...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ppc440_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/plb_v46_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/leds_8bit_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/sram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ddr2_sdram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/sram_util_bus_split_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ddr2_sdram_util_bus_split_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ddr2_sdram_util_bus_split_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/jtagppc_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/plbv46_opb_bridge_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/opb_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/opb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/thread_manager_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/scheduler_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/synch_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/cond_vars_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/xps_hw_thread_bram_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/hw_thread_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mdm_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_bram1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb0_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb0_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb1_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb1_plb_bus_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_bram2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb2_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb2_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_mb3_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb_mb3_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb_mb3_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr_mb3_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr_mb3_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb3_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb3_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb3_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr_mb4_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr_mb4_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb4_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb4_plb_bridge_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb4_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/microblaze_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_ilmb_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb_dlmb_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/ilmb_cntlr_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/dlmb_cntlr_mb5_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb5_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb5_plb_bus_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shar
ed_data/design/implementation/mb5_plb_bridge_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "system.ucf" to the design...

WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_DCM_
   ADV.DCM_ADV_INST' of type DCM_ADV has been changed from 'VIRTEX4' to
   'VIRTEX5' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin /
   1.25 PHASE 2000 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin /
   0.625 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_plbv46_bridge_0/opb_plbv46_bridge_0/x_plbv46_master_burst/I_RD_WR_CONTRO
   L/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_GEN[
   0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
 
  'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdB
uild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnecte
d output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_hw_thread_bram_cntlr/xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SL
   AVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4
   ].FDRE_I' has unconnected output pin

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex5.
   dsp_module_lower/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex5.
   dsp_module_upper/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S36_
   Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36
   _Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36
   _Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex5.dsp
   _module_lower/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex5.dsp
   _module_upper/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute will
   be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36
   .Using_S36_Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S1
   8.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S1
   8.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_A
SSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SL
AVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_b
ridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb0_plb_bridge/mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_
plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive

   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output
 pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_C
E_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_plb_bridge/mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architecture
   s.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex5.
   dsp_module_lower/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex5.
   dsp_module_upper/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S36_
   Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36
   _Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36
   _Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
s[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE

   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/
I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb2_plb_bridge/mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.dsp_module_I1/Using_Virtex5.DSP48E_I1" of t
ype "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex
   5.dsp_module_lower/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex
   5.dsp_module_upper/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S3
   6_Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb3/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.

WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:Ng
dBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_
REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTR
PT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb3_plb_bridge/mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex
   5.dsp_module_lower/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex
   5.dsp_module_upper/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S3
   6_Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb4/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb4_plb_bridge/mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectu
   res.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex
   5.dsp_module_lower/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Use_Virtex
   5.dsp_module_upper/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This attribute
   will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S3
   6_Virtex5.RAMB36_I1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[1].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_mb5/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S
   36_Virtex5.The_BRAMs[0].RAMB36_I1" of type "RAMB36_EXP".  This attribute will
   be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_
ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/ME
   M_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GE
   N_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRS
   E_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb5_plb_bridge/mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MOD
   E_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver

WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 675

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.





#----------------------------------------------#

# Starting program map

# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:c6d03967) REAL time: 5 mins 3 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7 (Checksum:c6d03967) REAL time: 5 mins 4 secs 

Phase 3.31
Phase 3.31 (Checksum:c6d378da) REAL time: 5 mins 4 secs 

Phase 4.33

Phase 4.33 (Checksum:c6d378da) REAL time: 7 mins 17 secs 

Phase 5.32

Phase 5.32 (Checksum:c6d378da) REAL time: 7 mins 31 secs 

Phase 6.2





There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use
      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


.....

Phase 6.2 (Checksum:c6df63be) REAL time: 7 mins 49 secs 

Phase 7.30
Phase 7.30 (Checksum:c6df63be) REAL time: 7 mins 49 secs 

Phase 8.3

Phase 8.3 (Checksum:c6df63be) REAL time: 7 mins 52 secs 

Phase 9.5

Phase 9.5 (Checksum:c6df63be) REAL time: 7 mins 55 secs 

Phase 10.8

..
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
..
.
.
.
.
.

...
...
....
....
...
....
....
....
....
.....
.....
.....
....

....
.....

.
....
...
....
...
...
.
..
..
...
...
....
..
...
...
....
..
.
....
....
...
...
..

.
.
....
..
..
.....

.
..
....
.
..
.....

..
.....
.....
...

.
.....
.....
.....
......
.......
.......
.......
........
.....

Phase 10.8 (Checksum:2a9cd959) REAL time: 15 mins 17 secs 

Phase 11.29
Phase 11.29 (Checksum:2a9cd959) REAL time: 15 mins 17 secs 

Phase 12.5

Phase 12.5 (Checksum:2a9cd959) REAL time: 15 mins 23 secs 

Phase 13.18

Phase 13.18 (Checksum:2b51b596) REAL time: 20 mins 50 secs 

Phase 14.5

Phase 14.5 (Checksum:2b51b596) REAL time: 20 mins 55 secs 

Phase 15.34

Phase 15.34 (Checksum:2b51b596) REAL time: 20 mins 58 secs 


REAL time consumed by placer: 21 mins 4 secs 
CPU  time consumed by placer: 16 mins 39 secs 


Design Summary:
Number of errors:      0
Number of warnings:  302
Slice Logic Utilization:
  Number of Slice Registers:                23,673 out of  44,800   52%
    Number used as Flip Flops:              23,638
    Number used as Latches:                      4
    Number used as Latch-thrus:                 31
  Number of Slice LUTs:                     28,921 out of  44,800   64%
    Number used as logic:                   26,353 out of  44,800   58%
      Number using O6 output only:          22,973
      Number using O5 output only:             971
      Number using O5 and O6:                2,409
    Number used as Memory:                   2,409 out of  13,120   18%
      Number used as Dual Port RAM:            648
        Number using O6 output only:            24
        Number using O5 output only:           108
        Number using O5 and O6:                516
      Number used as Shift Register:         1,761
        Number using O6 output only:         1,756
        Number using O5 output only:             4
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       159
  Number of route-thrus:                     1,425 out of  89,600    1%
    Number using O6 output only:             1,079
    Number using O5 output only:               308
    Number using O5 and O6:                     38

Slice Logic Distribution:
  Number of occupied Slices:                10,918 out of  11,200   97%
  Number of LUT Flip Flop pairs used:       34,730
    Number with an unused Flip Flop:        11,057 out of  34,730   31%
    Number with an unused LUT:               5,809 out of  34,730   16%
    Number of fully used LUT-FF pairs:      17,864 out of  34,730   51%
    Number of unique control sets:           2,877
    Number of slice register sites lost
      to control set restrictions:           6,644 out of  44,800   14%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       192 out of     640   30%
    IOB Flip Flops:                            404

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     118 out of     148   79%
    Number using BlockRAM only:                118
    Total primitives used:
      Number of 36k BlockRAM used:             116
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                  4,230 out of   5,328   79%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                            30 out of     128   23%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%

  Number of RPM macros:           64
Peak Memory Usage:  2526 MB
Total REAL time to MAP completion:  26 mins 9 secs 
Total CPU time to MAP completion:   20 mins 27 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#

# Starting program par

# par -w -ol high system_map.ncd system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.


Device speed data version:  "PRODUCTION 1.62 2008-08-19".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of DSP48Es                        30 out of 128    23%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                       106 out of 800    13%
      Number of LOCed ILOGICs                8 out of 106     7%

   Number of External IOBs                 192 out of 640    30%
      Number of LOCed IOBs                 192 out of 192   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       186 out of 800    23%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB36_EXPs                   116 out of 148    78%
   Number of Slice Registers             23673 out of 44800  52%
      Number used as Flip Flops          23638
      Number used as Latches                 4
      Number used as LatchThrus             31

   Number of Slice LUTS                  28921 out of 44800  64%
   Number of Slice LUT-Flip Flop pairs   34730 out of 44800  77%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 mins 56 secs 

Finished initial Timing Analysis.  REAL time: 2 mins 59 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<31> has no load.  PAR will not attempt to route
   this signal.

Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:128, FAILED:0


Phase 1: 192693 unrouted;       REAL time: 3 mins 17 secs 


Phase 2: 160973 unrouted;       REAL time: 3 mins 38 secs 


Phase 3: 72369 unrouted;       REAL time: 5 mins 39 secs 


Phase 4: 72369 unrouted; (573966)      REAL time: 5 mins 51 secs 


Phase 5: 72540 unrouted; (2032)      REAL time: 6 mins 26 secs 


Phase 6: 72545 unrouted; (404)      REAL time: 6 mins 30 secs 


Phase 7: 0 unrouted; (84)      REAL time: 10 mins 28 secs 


Updating file: system.ncd with current fully routed design.


Phase 8: 0 unrouted; (76)      REAL time: 11 mins 18 secs 


Phase 9: 0 unrouted; (76)      REAL time: 11 mins 22 secs 


Phase 10: 0 unrouted; (0)      REAL time: 13 mins 10 secs 


Total REAL time to Router completion: 13 mins 28 secs 
Total CPU time to Router completion: 9 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dlmb_cntlr_BRAM_PORT |              |      |      |            |             |
|          1_BRAM_Clk | BUFGCTRL_X0Y0| No   |10162 |  0.623     |  2.171      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_MPMC_Clk_ |              |      |      |            |             |
|                Div2 | BUFGCTRL_X0Y8| No   |  447 |  0.513     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_3 | BUFGCTRL_X0Y1| No   |  156 |  0.498     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                90_s | BUFGCTRL_X0Y3| No   |  148 |  0.490     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|      _I/control0<0> | BUFGCTRL_X0Y2| No   |   74 |  0.387     |  2.171      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s | BUFGCTRL_X0Y7| No   |    6 |  0.076     |  1.815      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2
_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_200mhz_s | BUFGCTRL_X0Y5| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_3 |         Local|      |   24 |  3.943     |  5.499      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|_I/i_icon/U0/iUPDATE |              |      |      |            |             |
|                _OUT |         Local|      |    1 |  0.000     |  3.154      |
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0/plb_v46_0/ |              |      |      |            |             |
|GEN_SHARED.I_PLB_ARB |              |      |      |            |             |
|ITER_LOGIC/I_ARB_ENC |              |      |      |            |             |
|ODER/GTR_ONE_MASTER. |              |      |      |            |             |
|RR_ARB_GEN.I_RR_SELE |              |      |      |            |             |
|CT/new_mstr_index<0> |              |      |      |            |             |
|                     |         Local|      |   84 |  0.222     |  1.042      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_cntlr_0_0_JT |              |      |      |            |             |
|            GC405TCK |         Local|      |    1 |  0.000     |  1.526      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
---------------
---------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.018ns|     1.882ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.020ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.028ns|     7.972ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD    |     0.004ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |    
        
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.518ns|     6.964ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.474ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  PHASE 2 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.467ns|    13.066ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.270ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         0.625 |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     5.492ns|     2.508ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.525ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |     6.106ns|     5.894ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.223ns|            |       0|           0
     12 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |     6.614ns|     5.386ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.864ns|  
          |       0|           0
      TIMEGRP "FFS" 12 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     8.705ns|     3.295ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.139ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     9.925ns|     2.075ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.322ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    10.162ns|     1.838ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.182ns|            |       0|           0
       12 ns                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.965ns|            0|            0|            0|      2096503|
| TS_clock_generator_0_clock_gen|      8.000ns|      2.508ns|          N/A|            0|            0|            4|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.972ns|          N/A|            0|            0|      2078711|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      6.964ns|          N/A|            0|            0|          894|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     13.066ns|          N/A|            0|            0|        16894|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 102 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.


Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
INFO:ParHelpers:199 - All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints
   found: 128, number successful: 128
Total REAL time to PAR completion: 14 mins 10 secs 
Total CPU time to PAR completion: 10 mins 10 secs 

Peak Memory Usage:  2025 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 104
Number of info messages: 5


Writing design to file system.ncd





PAR done!





#----------------------------------------------#

# Starting program post_par_trce

# trce -e 3 -xml system.twx system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx system.ncd
system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 2097106 paths, 16 nets, and 166408 connections

Design statistics:
   Minimum period:  13.066ns (Maximum frequency:  76.535MHz)
   Maximum path delay from/to any node:   5.894ns
   Maximum net delay:   0.838ns


Analysis completed Tue Apr 28 17:13:40 2009
--------------------------------------------------------------------------------

Generating Report ...


Number of warnings: 0
Number of info messages: 3
Total time: 3 mins 54 secs 




xflow done!

touch __xps/system_routed

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..

*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

Opened constraints file system.pcf.


Tue Apr 28 17:14:24 2009



INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y23' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_0' updated to placement 'RAMB36_X2Y1' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_1' updated to placement 'RAMB36_X2Y2' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_2' updated to placement 'RAMB36_X1Y2' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_3' updated to placement 'RAMB36_X2Y3' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to p
lacement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y23' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_0' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_1' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_2' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_3' updated to placement 'RAMB36_X1Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y23' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2/mb_bram2/ramb36_0' updated to placement 'RAMB36_X2Y5' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2/mb_bram2/ramb36_1' updated to placement 'RAMB36_X1Y6' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2/mb_bram2/ramb36_2' updated to placement 'RAMB36_X2Y4' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2/mb_bram2/ramb36_3' updated to placement 'RAMB36_X2Y6' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bra
m_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y23' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb3_bram/mb3_bram/ramb36_0' updated to placement 'RAMB36_X4Y27' from design.


INFO:Data2MEM:100 - BRAM 'mb3_bram/mb3_bram/ramb36_1' updated to placement 'RAMB36_X3Y28' from design.


INFO:Data2MEM:100 - BRAM 'mb3_bram/mb3_bram/ramb36_2' updated to placement 'RAMB36_X2Y27' from design.


INFO:Data2MEM:100 - BRAM 'mb3_bram/mb3_bram/ramb36_3' updated to placement 'RAMB36_X3Y29' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y23' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' upd
ated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb4_bram/mb4_bram/ramb36_0' updated to placement 'RAMB36_X4Y7' from design.


INFO:Data2MEM:100 - BRAM 'mb4_bram/mb4_bram/ramb36_1' updated to placement 'RAMB36_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'mb4_bram/mb4_bram/ramb36_2' updated to placement 'RAMB36_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'mb4_bram/mb4_bram/ramb36_3' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y23' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb5_bram/mb5_bram/ramb36_0' updated to placement 'RAMB36_X3Y3' from design.


INFO:Data2MEM:100 - BRAM 'mb5_bram/mb5_bram/ramb36_1' updated to placement 'RAMB36_X4Y3' from design.


INFO:Data2MEM:100 - BRAM 'mb5_bram/mb5_bram/ramb36_2' updated to placement 'RAMB36_X3Y5' from design.


INFO:Data2MEM:100 - BRAM 'mb5_bram/mb5_bram/ramb36_3' updated to placement 'RAMB36_X3Y4' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_bl
Running DRC.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<31>> is incomplete. The signal does
   not drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<30>> is incomplete. The signal does
   not drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

ock_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X4Y23' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


*********************************************

Creating software libraries...

*********************************************

libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/       system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 



Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/

Part (-p)			: virtex5



Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0

  (0x11100000-0x1117ffff)
cond_vars	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff)
scheduler	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0

  (0x20400000-0x204000ff) xps_timer_0	mb0_plb_bus->mb0_plb_bridge->plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	mb0_plb_bus->mb0_plb_bridge->plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_1_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
Address Map for Processor microblaze_2
  (0000000000-0x00003fff) dlmb_cntlr2	mb_dlmb2
  (0000000000-0x00003fff) ilmb_cntlr2	mb_ilmb2
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_2_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb3
  (0000000000-0x00003fff) dlmb_cntlr_mb3	mb_dlmb_mb3
  (0000000000-0x00003fff) ilmb_cntlr_mb3	mb_ilmb_mb3
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb3_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb4
  (0000000000-0x00003fff) dlmb_cntlr_mb4	mb_dlmb_mb4
  (0000000000-0x00003fff) ilmb_cntlr_mb4	mb_ilmb_mb4
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb4_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb5
  (0000000000-0x00003fff) dlmb_cntlr_mb5	mb_dlmb_mb5
  (0000000000-0x00003fff) ilmb_cntlr_mb5	mb_ilmb_mb5
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb5_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb5_plb_bus->mb5_plb_bridge->plb_v46_0


Check platform address map ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 554 - tool is overriding PARAMETER C_SPLB7_P2P value to 0


Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 550 - tool is overriding PARAMETER C_SPLB7_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 552 - tool is overriding PARAMETER C_SPLB7_NUM_MASTERS value to
   8
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 553 - tool is overriding PARAMETER C_SPLB7_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 265 - tcl is overriding PARAMETER C_XCL1_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 310 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 312 - tcl is overriding PARAMETER C_XCL2_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 357 - tcl is overriding PARAMETER C_PIM3_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 359 - tcl is overriding PARAMETER C_XCL3_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 404 - tcl is overriding PARAMETER C_PIM4_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 406 - tcl is overriding PARAMETER C_XCL4_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 451 - tcl is overriding PARAMETER C_PIM5_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 453 - tcl is overriding PARAMETER C_XCL5_WRITEXFER value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 498 - tcl is overriding PARAMETER C_PIM6_SUBTYPE value to IXCL

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 500 - tcl is overriding PARAMETER C_XCL6_WRITEXFER value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 545 - tcl is overriding PARAMETER C_PIM7_SUBTYPE value to PLB
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_plbv46_bridge_0 INSTANCE:opb_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_plbv46_bridge_v1_00_a
   /data/opb_plbv46_bridge_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 6

INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb0_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb0_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb1_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:mb1_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb2 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb2_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb2_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb3 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb3 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb3_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb3_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb3_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb4 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb4 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb4_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb4_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb4_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb_mb5 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr_mb5 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb5_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:mb5_plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 32

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 48 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:mb5_plb_bridge INSTANCE:plbv46_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_0
   1_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 54 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 128


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 68 - 8 master(s) : 12 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 331 - 4 master(s) : 6 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 535 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 542 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 613 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 620 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb0_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 668 - 2 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 692 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 726 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 733 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb2_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 781 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 814 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb3 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 821 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb3_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 869 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 902 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb4 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 909 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb4_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 957 - 2 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 989 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb_mb5 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 996 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb5_plb_bus -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/system.mhs line 1028 - 2 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb3_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb4_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_mb5_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 406 - floating connection!

WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 409 - floating connection!

WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 301 - floating connection!

WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 377 - floating connection!

WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 403 - floating connection!

WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 404 - floating connection!

WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 412 - floating connection!

WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 437 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!

WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!

WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!

WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!

WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!

WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!

WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb3_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb4_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_mb5_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 

  - xps_bram_if_cntlr_1

  - RS232_Uart_1

  - LEDs_8Bit

  - SRAM

  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 358 - No Driver Found for instance
   xps_bram_if_cntlr_0. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - xps_hw_thread_bram_cntlr
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_2
   : 
  - dlmb_cntlr2
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 749 - No Driver Found for instance
   dlmb_cntlr2. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance dlmb_cntlr2

  - ilmb_cntlr2
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 740 - No Driver Found for instance
   ilmb_cntlr2. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance ilmb_cntlr2

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb3 : 
  - dlmb_cntlr_mb3
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 837 - No Driver Found for instance
   dlmb_cntlr_mb3. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb3

  - ilmb_cntlr_mb3
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 828 - No Driver Found for instance
   ilmb_cntlr_mb3. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb3

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb4 : 
  - dlmb_cntlr_mb4
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 925 - No Driver Found for instance
   dlmb_cntlr_mb4. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb4

  - ilmb_cntlr_mb4
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 916 - No Driver Found for instance
   ilmb_cntlr_mb4. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb4

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0
INFO:MDT - List of peripherals addressable from processor instance
   microblaze_mb5 : 
  - dlmb_cntlr_mb5
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 1012 - No Driver Found for instance
   dlmb_cntlr_mb5. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance dlmb_cntlr_mb5

  - ilmb_cntlr_mb5
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 1003 - No Driver Found for instance
   ilmb_cntlr_mb5. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance ilmb_cntlr_mb5

  - xps_hw_thread_bram_cntlr
  - DDR2_SDRAM
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 331 - No Driver Found for instance
   opb_v20_0. To avoid seeing this warning, assign the appropriate driver or
   driver "generic 1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_sh
   ared_data/design/system.mhs line 342 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_timer_0


Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: 
creating ../../../lib/libxil.a


Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_1


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_1/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_2


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_2/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_mb3


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb3/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_mb4


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb4/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_mb5


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/libsrc/standalone_v2_00_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/libsrc/mpmc_v2_00_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling mpmc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_share
d_data/design/microblaze_mb5/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \

	  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5482	    316	   2084	   7882	   1eca	TestApp_Memory/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT1/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_2/include/  -Imy_sw/  -L./microblaze_2/lib/  \

	  

mb-size MB_HWT2/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT2/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT3/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d  -Wl,-T -Wl,MB_HWT3/MB_HWT3_linker_script.ld  -g    -I./microblaze_mb3/include/  -Imy_sw/  -L./microblaze_mb3/lib/  \

	  

mb-size MB_HWT3/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1068	   3686	    e66	MB_HWT3/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT4/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mno-xl-soft-div -mcpu=v7.10.d   -g    -I./microblaze_mb4/include/  -Imy_sw/  -L./microblaze_mb4/lib/  \

	  

mb-size MB_HWT4/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT4/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT5/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mcpu=v7.10.d   -g    -I./microblaze_mb5/include/  -Imy_sw/  -L./microblaze_mb5/lib/  \

	  

mb-size MB_HWT5/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2322	    296	   1064	   3682	    e62	MB_HWT5/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2 MB_HWT2/executable.elf  -pe microblaze_mb3 MB_HWT3/executable.elf  -pe microblaze_mb4 MB_HWT4/executable.elf  -pe microblaze_mb5 MB_HWT5/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_2 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb3 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb4 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 15

INFO:MDT - IPNAME:microblaze_mb5 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb0_plb_bus->mb0_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb0_plb_bus->mb0_plb_bridge->plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb1_plb_bus->mb1_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_1_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb1_plb_bus->mb1_plb_bridge->plb_v46_0
Address Map for Processor microblaze_2
  (0000000000-0x00003fff) dlmb_cntlr2	mb_dlmb2
  (0000000000-0x00003fff) ilmb_cntlr2	mb_ilmb2
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb2_plb_bus->mb2_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_2_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb2_plb_bus->mb2_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb3
  (0000000000-0x00003fff) dlmb_cntlr_mb3	mb_dlmb_mb3
  (0000000000-0x00003fff) ilmb_cntlr_mb3	mb_ilmb_mb3
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb3_plb_bus->mb3_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb3_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb3_plb_bus->mb3_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb4
  (0000000000-0x00003fff) dlmb_cntlr_mb4	mb_dlmb_mb4
  (0000000000-0x00003fff) ilmb_cntlr_mb4	mb_ilmb_mb4
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb4_plb_bus->mb4_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb4_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb4_plb_bus->mb4_plb_bridge->plb_v46_0
Address Map for Processor microblaze_mb5
  (0000000000-0x00003fff) dlmb_cntlr_mb5	mb_dlmb_mb5
  (0000000000-0x00003fff) ilmb_cntlr_mb5	mb_ilmb_mb5
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0-
>opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_
v20_0
  (0x11100000-0x1117ffff)
cond_vars	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff)
scheduler	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	mb5_plb_bus->mb5_plb_bridge->plb_v46_0->plbv46_opb_bridge_0->opb_v
20_0
  (0x20400000-0x204000ff) xps_timer_0	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	mb5_plb_bus->mb5_plb_bridge->plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	microblaze_mb5_IXCL
  (0xb0000000-0xb0001fff)
xps_hw_thread_bram_cntlr	mb5_plb_bus->mb5_plb_bridge->plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2 for overlap...


Analyzing file MB_HWT2/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_mb3 for overlap...


Analyzing file MB_HWT3/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_mb4 for overlap...


Analyzing file MB_HWT4/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_mb5 for overlap...


Analyzing file MB_HWT5/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
MB_HWT2/executable.elf tag microblaze_2  -bd MB_HWT3/executable.elf tag
microblaze_mb3  -bd MB_HWT4/executable.elf tag microblaze_mb4  -bd
MB_HWT5/executable.elf tag microblaze_mb5  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Tue Apr 28 17:20:13 2009
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               

ConfigOnFailure      Stop                

UserLevel            Novice              

MessageLevel         Detailed            

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78008001 key.
Reusing FC008001 key.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.18-128.el5.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.18-128.el5.

:
i
M
P
A
C
T
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.

 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.

File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.

 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c
5
v
f
x
7
0
t
 
s
u
c
c
----------------------------------------------------------------------
----------------------------------------------------------------------

essfully.

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
eading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

I
NFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
----------------------------------------------------------------------
----------------------------------------------------------------------

: Added Device xc95144xl successfully.

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/
o
p
t
/
X
i
l
i
n
x
/
1
0
.
1
/
I
S
E
/
x
c
f
p
/
d
a
t
a/xcf32p.bsd...

I
N
F
O
:
i
M
P
ACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      5 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   63.17 C, Min. Reading:   31.18 C, Max.
Reading:   63.66 C

5: VCCINT Supply: Current Reading:   0.990 V, Min. Reading:   0.990 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.496 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1

value of MODE pin M0                              :         1

value of MODE pin M1                              :         0

Value of MODE pin M2                              :         1

Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

I
N
F
O
:
i
M
P
A
C
T
 
-
 
'
5
'
:
 
C
h
e
c
k
i
n
g
 
d
o
n
e
 
p
i
n
.
.
.
.
d
o
n
e
.


'5': Programmed successfully.

Elapsed time =     17 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

