<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>kmeans</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>kmeans</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>7.16</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1246723</Best-caseLatency>
<Average-caseLatency>1246723</Average-caseLatency>
<Worst-caseLatency>1246723</Worst-caseLatency>
<PipelineInitiationInterval>1246724</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>256</TripCount>
<Latency>66048</Latency>
<IterationLatency>258</IterationLatency>
<PipelineDepth>258</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1.1>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>256</TripCount>
<Latency>721408</Latency>
<IterationLatency>2818</IterationLatency>
<PipelineDepth>2818</PipelineDepth>
<Loop2.1>
<Name>Loop 2.1</Name>
<TripCount>256</TripCount>
<Latency>2816</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<Loop2.1.1>
<Name>Loop 2.1.1</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop2.1.1>
<Loop2.1.2>
<Name>Loop 2.1.2</Name>
<TripCount>3</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop2.1.2>
</Loop2.1>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>256</TripCount>
<Latency>459264</Latency>
<IterationLatency>1794</IterationLatency>
<PipelineDepth>1794</PipelineDepth>
<Loop3.1>
<Name>Loop 3.1</Name>
<TripCount>256</TripCount>
<Latency>1792</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</Loop3.1>
</Loop3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>256</BRAM_18K>
<FF>412</FF>
<LUT>863</LUT>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kmeans</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kmeans</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kmeans</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kmeans</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kmeans</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kmeans</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>image_in_address0</name>
<Object>image_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>image_in_ce0</name>
<Object>image_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>image_in_q0</name>
<Object>image_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>final_address0</name>
<Object>final</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>final_ce0</name>
<Object>final</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>final_we0</name>
<Object>final</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>final_d0</name>
<Object>final</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
