<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_E_U_U_500b4359</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_E_U_U_500b4359'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_E_U_U_500b4359')">rsnoc_z_H_R_O_E_U_U_500b4359</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.53</td>
<td class="s8 cl rt"><a href="mod278.html#Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#Toggle" >  1.08</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod278.html#inst_tag_17895"  onclick="showContent('inst_tag_17895')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod278.html#inst_tag_17895_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#inst_tag_17895_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#inst_tag_17895_Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#inst_tag_17895_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod278.html#inst_tag_17896"  onclick="showContent('inst_tag_17896')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod278.html#inst_tag_17896_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#inst_tag_17896_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#inst_tag_17896_Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#inst_tag_17896_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod278.html#inst_tag_17897"  onclick="showContent('inst_tag_17897')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod278.html#inst_tag_17897_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#inst_tag_17897_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#inst_tag_17897_Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#inst_tag_17897_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod278.html#inst_tag_17898"  onclick="showContent('inst_tag_17898')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.53</td>
<td class="s8 cl rt"><a href="mod278.html#inst_tag_17898_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#inst_tag_17898_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#inst_tag_17898_Toggle" >  1.08</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#inst_tag_17898_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_17895'>
<hr>
<a name="inst_tag_17895"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_17895" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod278.html#inst_tag_17895_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#inst_tag_17895_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#inst_tag_17895_Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#inst_tag_17895_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.03</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.74</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod412.html#inst_tag_31730" >ddr_axi_s2_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85515" id="tag_urg_inst_85515">FsmCurState</a></td>
<td class="s2 cl rt"> 21.69</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.47</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2176.html#inst_tag_196308" id="tag_urg_inst_196308">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240318" id="tag_urg_inst_240318">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_1.html#inst_tag_261501" id="tag_urg_inst_261501">ursrrrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_17896'>
<hr>
<a name="inst_tag_17896"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_17896" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod278.html#inst_tag_17896_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#inst_tag_17896_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#inst_tag_17896_Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#inst_tag_17896_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.03</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.74</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod15.html#inst_tag_127" >ddr_axi_s3_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85518" id="tag_urg_inst_85518">FsmCurState</a></td>
<td class="s2 cl rt"> 21.69</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.47</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2176.html#inst_tag_196310" id="tag_urg_inst_196310">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240425" id="tag_urg_inst_240425">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_2.html#inst_tag_261616" id="tag_urg_inst_261616">ursrrrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_17897'>
<hr>
<a name="inst_tag_17897"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_17897" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod278.html#inst_tag_17897_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#inst_tag_17897_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#inst_tag_17897_Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#inst_tag_17897_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.03</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.74</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2209.html#inst_tag_197087" >ddr_axi_s0_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85519" id="tag_urg_inst_85519">FsmCurState</a></td>
<td class="s2 cl rt"> 21.69</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.47</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2176.html#inst_tag_196312" id="tag_urg_inst_196312">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240444" id="tag_urg_inst_240444">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_3.html#inst_tag_261644" id="tag_urg_inst_261644">ursrrrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_17898'>
<hr>
<a name="inst_tag_17898"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy37.html#tag_urg_inst_17898" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.53</td>
<td class="s8 cl rt"><a href="mod278.html#inst_tag_17898_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod278.html#inst_tag_17898_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod278.html#inst_tag_17898_Toggle" >  1.08</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod278.html#inst_tag_17898_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.08</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.95</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1777.html#inst_tag_150672" >ddr_axi_s1_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85521" id="tag_urg_inst_85521">FsmCurState</a></td>
<td class="s2 cl rt"> 22.43</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.41</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2176.html#inst_tag_196314" id="tag_urg_inst_196314">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240462" id="tag_urg_inst_240462">ursrrerg</a></td>
<td class="s5 cl rt"> 59.34</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.36</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_3.html#inst_tag_261655" id="tag_urg_inst_261655">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_E_U_U_500b4359'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod278.html" >rsnoc_z_H_R_O_E_U_U_500b4359</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157950</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158016</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158021</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158026</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158031</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158059</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158064</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
157949                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
157950     1/1          		if ( ! Sys_Clk_RstN )
157951     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
157952     1/1          		else if ( HdrCe_0 )
157953     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_d924 );</font>
                        MISSING_ELSE
157954                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
157955                  		.Clk( Sys_Clk )
157956                  	,	.Clk_ClkS( Sys_Clk_ClkS )
157957                  	,	.Clk_En( Sys_Clk_En )
157958                  	,	.Clk_EnS( Sys_Clk_EnS )
157959                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
157960                  	,	.Clk_RstN( Sys_Clk_RstN )
157961                  	,	.Clk_Tm( Sys_Clk_Tm )
157962                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
157963                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
157964                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
157965                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
157966                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
157967                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
157968                  	,	.CurState( u_bdb6 )
157969                  	,	.NextState( u_b9ec )
157970                  	);
157971                  	assign CurState = u_bdb6;
157972                  	assign Sm_IDLE = CurState == 2'b00;
157973                  	assign Sm_ERR = CurState == 2'b10;
157974                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
157975                  	assign HdrSel_0 = SampleHdr;
157976                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
157977                  	assign HdrReg1_RouteId = u_7c15;
157978                  	assign HdrReg_RouteId = HdrReg1_RouteId;
157979                  	assign HdrReg1_Opc = u_ad40;
157980                  	assign HdrReg_Opc = HdrReg1_Opc;
157981                  	assign HdrReg1_Len1 = u_c280;
157982                  	assign HdrReg_Len1 = HdrReg1_Len1;
157983                  	assign HdrReg1_Addr = u_5057;
157984                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
157985                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
157986                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
157987                  	assign PreDataCe_0 = FirstDataCy;
157988                  	assign PreDataFld = PreDataWord_0;
157989                  	assign u_3795 = PreDataFld;
157990                  	assign u_828c = u_3795 [63:32];
157991                  	assign upreStrm_AddrLsb = u_828c [18:12];
157992                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
157993                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
157994                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
157995                  	assign RxPld = Rx_Data [73:0];
157996                  	assign u_324d = RxPld [71:0];
157997                  	assign u_2393 = u_324d;
157998                  	assign u_e423 = u_2393 [70:67];
157999                  	assign u_b175 = u_e423;
158000                  	assign IsStrmFld = u_b175 == 4'b1101;
158001                  	assign u_1b67 = Rx_Data [129:126];
158002                  	assign u_2c21 = Rx_Data [123:117];
158003                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
158004                  	assign HdrReg_Addr =
158005                  		ObsStrm ?
158006                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
158007                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
158008                  	assign HdrReg1_User = u_9d98;
158009                  	assign HdrReg_User = HdrReg1_User;
158010                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
158011                  	assign Sm_HDR = CurState == 2'b01;
158012                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
158013                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
158014                  	assign ObsTx_Data = { ObsLcl_Data };
158015                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158016     1/1          		if ( ! Sys_Clk_RstN )
158017     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
158018     1/1          		else if ( HdrCe_0 )
158019     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );</font>
                        MISSING_ELSE
158020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158021     1/1          		if ( ! Sys_Clk_RstN )
158022     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
158023     1/1          		else if ( HdrCe_0 )
158024     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );</font>
                        MISSING_ELSE
158025                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158026     1/1          		if ( ! Sys_Clk_RstN )
158027     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
158028     1/1          		else if ( HdrCe_0 )
158029     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );</font>
                        MISSING_ELSE
158030                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158031     1/1          		if ( ! Sys_Clk_RstN )
158032     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
158033     1/1          		else if ( HdrCe_0 )
158034     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );</font>
                        MISSING_ELSE
158035                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158036     1/1          		if ( ! Sys_Clk_RstN )
158037     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
158038     1/1          		else if ( PreDataCe_0 )
158039     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
158040                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158041     1/1          		if ( ! Sys_Clk_RstN )
158042     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
158043     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158044     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
158045                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
158046                  		.Clk( Sys_Clk )
158047                  	,	.Clk_ClkS( Sys_Clk_ClkS )
158048                  	,	.Clk_En( Sys_Clk_En )
158049                  	,	.Clk_EnS( Sys_Clk_EnS )
158050                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
158051                  	,	.Clk_RstN( Sys_Clk_RstN )
158052                  	,	.Clk_Tm( Sys_Clk_Tm )
158053                  	,	.En( Rx_Vld &amp; Rx_Rdy )
158054                  	,	.O( OnGoingStrm )
158055                  	,	.Reset( CurIsUnLock )
158056                  	,	.Set( CurIsStrm )
158057                  	);
158058                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158059     1/1          		if ( ! Sys_Clk_RstN )
158060     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
158061     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158062     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
158063                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158064     1/1          		if ( ! Sys_Clk_RstN )
158065     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
158066     1/1          		else if ( HdrCe_0 )
158067     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod278.html" >rsnoc_z_H_R_O_E_U_U_500b4359</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157924
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod278.html" >rsnoc_z_H_R_O_E_U_U_500b4359</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">10</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">10</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod278.html" >rsnoc_z_H_R_O_E_U_U_500b4359</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">157924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">158004</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157950</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158016</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158021</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158026</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158031</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158059</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158064</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157924     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158004     	assign HdrReg_Addr =
           	                    
158005     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
158006     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
158007     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157950     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
157951     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
157952     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
157953     			u_a43 <= #1.0 ( u_d924 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158016     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158017     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
158018     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158019     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158022     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
158023     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158024     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158026     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158027     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158028     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158029     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158031     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158032     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
158033     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158034     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158036     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158037     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158038     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
158039     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158041     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158042     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158043     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158044     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158059     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158060     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158061     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158062     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158064     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158065     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158066     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158067     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_17895'>
<a name="inst_tag_17895_Line"></a>
<b>Line Coverage for Instance : <a href="mod278.html#inst_tag_17895" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157950</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158016</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158021</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158026</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158031</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158059</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158064</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
157949                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
157950     1/1          		if ( ! Sys_Clk_RstN )
157951     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
157952     1/1          		else if ( HdrCe_0 )
157953     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_d924 );</font>
                        MISSING_ELSE
157954                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
157955                  		.Clk( Sys_Clk )
157956                  	,	.Clk_ClkS( Sys_Clk_ClkS )
157957                  	,	.Clk_En( Sys_Clk_En )
157958                  	,	.Clk_EnS( Sys_Clk_EnS )
157959                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
157960                  	,	.Clk_RstN( Sys_Clk_RstN )
157961                  	,	.Clk_Tm( Sys_Clk_Tm )
157962                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
157963                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
157964                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
157965                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
157966                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
157967                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
157968                  	,	.CurState( u_bdb6 )
157969                  	,	.NextState( u_b9ec )
157970                  	);
157971                  	assign CurState = u_bdb6;
157972                  	assign Sm_IDLE = CurState == 2'b00;
157973                  	assign Sm_ERR = CurState == 2'b10;
157974                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
157975                  	assign HdrSel_0 = SampleHdr;
157976                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
157977                  	assign HdrReg1_RouteId = u_7c15;
157978                  	assign HdrReg_RouteId = HdrReg1_RouteId;
157979                  	assign HdrReg1_Opc = u_ad40;
157980                  	assign HdrReg_Opc = HdrReg1_Opc;
157981                  	assign HdrReg1_Len1 = u_c280;
157982                  	assign HdrReg_Len1 = HdrReg1_Len1;
157983                  	assign HdrReg1_Addr = u_5057;
157984                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
157985                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
157986                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
157987                  	assign PreDataCe_0 = FirstDataCy;
157988                  	assign PreDataFld = PreDataWord_0;
157989                  	assign u_3795 = PreDataFld;
157990                  	assign u_828c = u_3795 [63:32];
157991                  	assign upreStrm_AddrLsb = u_828c [18:12];
157992                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
157993                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
157994                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
157995                  	assign RxPld = Rx_Data [73:0];
157996                  	assign u_324d = RxPld [71:0];
157997                  	assign u_2393 = u_324d;
157998                  	assign u_e423 = u_2393 [70:67];
157999                  	assign u_b175 = u_e423;
158000                  	assign IsStrmFld = u_b175 == 4'b1101;
158001                  	assign u_1b67 = Rx_Data [129:126];
158002                  	assign u_2c21 = Rx_Data [123:117];
158003                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
158004                  	assign HdrReg_Addr =
158005                  		ObsStrm ?
158006                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
158007                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
158008                  	assign HdrReg1_User = u_9d98;
158009                  	assign HdrReg_User = HdrReg1_User;
158010                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
158011                  	assign Sm_HDR = CurState == 2'b01;
158012                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
158013                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
158014                  	assign ObsTx_Data = { ObsLcl_Data };
158015                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158016     1/1          		if ( ! Sys_Clk_RstN )
158017     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
158018     1/1          		else if ( HdrCe_0 )
158019     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );</font>
                        MISSING_ELSE
158020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158021     1/1          		if ( ! Sys_Clk_RstN )
158022     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
158023     1/1          		else if ( HdrCe_0 )
158024     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );</font>
                        MISSING_ELSE
158025                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158026     1/1          		if ( ! Sys_Clk_RstN )
158027     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
158028     1/1          		else if ( HdrCe_0 )
158029     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );</font>
                        MISSING_ELSE
158030                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158031     1/1          		if ( ! Sys_Clk_RstN )
158032     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
158033     1/1          		else if ( HdrCe_0 )
158034     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );</font>
                        MISSING_ELSE
158035                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158036     1/1          		if ( ! Sys_Clk_RstN )
158037     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
158038     1/1          		else if ( PreDataCe_0 )
158039     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
158040                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158041     1/1          		if ( ! Sys_Clk_RstN )
158042     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
158043     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158044     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
158045                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
158046                  		.Clk( Sys_Clk )
158047                  	,	.Clk_ClkS( Sys_Clk_ClkS )
158048                  	,	.Clk_En( Sys_Clk_En )
158049                  	,	.Clk_EnS( Sys_Clk_EnS )
158050                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
158051                  	,	.Clk_RstN( Sys_Clk_RstN )
158052                  	,	.Clk_Tm( Sys_Clk_Tm )
158053                  	,	.En( Rx_Vld &amp; Rx_Rdy )
158054                  	,	.O( OnGoingStrm )
158055                  	,	.Reset( CurIsUnLock )
158056                  	,	.Set( CurIsStrm )
158057                  	);
158058                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158059     1/1          		if ( ! Sys_Clk_RstN )
158060     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
158061     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158062     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
158063                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158064     1/1          		if ( ! Sys_Clk_RstN )
158065     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
158066     1/1          		else if ( HdrCe_0 )
158067     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_17895_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod278.html#inst_tag_17895" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157924
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_17895_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod278.html#inst_tag_17895" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">9</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">5</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">9</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">5</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_17895_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod278.html#inst_tag_17895" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">157924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">158004</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157950</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158016</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158021</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158026</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158031</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158059</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158064</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157924     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158004     	assign HdrReg_Addr =
           	                    
158005     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
158006     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
158007     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157950     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
157951     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
157952     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
157953     			u_a43 <= #1.0 ( u_d924 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158016     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158017     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
158018     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158019     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158022     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
158023     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158024     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158026     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158027     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158028     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158029     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158031     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158032     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
158033     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158034     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158036     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158037     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158038     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
158039     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158041     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158042     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158043     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158044     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158059     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158060     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158061     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158062     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158064     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158065     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158066     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158067     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_17896'>
<a name="inst_tag_17896_Line"></a>
<b>Line Coverage for Instance : <a href="mod278.html#inst_tag_17896" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157950</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158016</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158021</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158026</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158031</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158059</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158064</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
157949                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
157950     1/1          		if ( ! Sys_Clk_RstN )
157951     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
157952     1/1          		else if ( HdrCe_0 )
157953     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_d924 );</font>
                        MISSING_ELSE
157954                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
157955                  		.Clk( Sys_Clk )
157956                  	,	.Clk_ClkS( Sys_Clk_ClkS )
157957                  	,	.Clk_En( Sys_Clk_En )
157958                  	,	.Clk_EnS( Sys_Clk_EnS )
157959                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
157960                  	,	.Clk_RstN( Sys_Clk_RstN )
157961                  	,	.Clk_Tm( Sys_Clk_Tm )
157962                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
157963                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
157964                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
157965                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
157966                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
157967                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
157968                  	,	.CurState( u_bdb6 )
157969                  	,	.NextState( u_b9ec )
157970                  	);
157971                  	assign CurState = u_bdb6;
157972                  	assign Sm_IDLE = CurState == 2'b00;
157973                  	assign Sm_ERR = CurState == 2'b10;
157974                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
157975                  	assign HdrSel_0 = SampleHdr;
157976                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
157977                  	assign HdrReg1_RouteId = u_7c15;
157978                  	assign HdrReg_RouteId = HdrReg1_RouteId;
157979                  	assign HdrReg1_Opc = u_ad40;
157980                  	assign HdrReg_Opc = HdrReg1_Opc;
157981                  	assign HdrReg1_Len1 = u_c280;
157982                  	assign HdrReg_Len1 = HdrReg1_Len1;
157983                  	assign HdrReg1_Addr = u_5057;
157984                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
157985                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
157986                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
157987                  	assign PreDataCe_0 = FirstDataCy;
157988                  	assign PreDataFld = PreDataWord_0;
157989                  	assign u_3795 = PreDataFld;
157990                  	assign u_828c = u_3795 [63:32];
157991                  	assign upreStrm_AddrLsb = u_828c [18:12];
157992                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
157993                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
157994                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
157995                  	assign RxPld = Rx_Data [73:0];
157996                  	assign u_324d = RxPld [71:0];
157997                  	assign u_2393 = u_324d;
157998                  	assign u_e423 = u_2393 [70:67];
157999                  	assign u_b175 = u_e423;
158000                  	assign IsStrmFld = u_b175 == 4'b1101;
158001                  	assign u_1b67 = Rx_Data [129:126];
158002                  	assign u_2c21 = Rx_Data [123:117];
158003                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
158004                  	assign HdrReg_Addr =
158005                  		ObsStrm ?
158006                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
158007                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
158008                  	assign HdrReg1_User = u_9d98;
158009                  	assign HdrReg_User = HdrReg1_User;
158010                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
158011                  	assign Sm_HDR = CurState == 2'b01;
158012                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
158013                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
158014                  	assign ObsTx_Data = { ObsLcl_Data };
158015                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158016     1/1          		if ( ! Sys_Clk_RstN )
158017     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
158018     1/1          		else if ( HdrCe_0 )
158019     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );</font>
                        MISSING_ELSE
158020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158021     1/1          		if ( ! Sys_Clk_RstN )
158022     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
158023     1/1          		else if ( HdrCe_0 )
158024     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );</font>
                        MISSING_ELSE
158025                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158026     1/1          		if ( ! Sys_Clk_RstN )
158027     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
158028     1/1          		else if ( HdrCe_0 )
158029     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );</font>
                        MISSING_ELSE
158030                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158031     1/1          		if ( ! Sys_Clk_RstN )
158032     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
158033     1/1          		else if ( HdrCe_0 )
158034     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );</font>
                        MISSING_ELSE
158035                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158036     1/1          		if ( ! Sys_Clk_RstN )
158037     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
158038     1/1          		else if ( PreDataCe_0 )
158039     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
158040                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158041     1/1          		if ( ! Sys_Clk_RstN )
158042     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
158043     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158044     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
158045                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
158046                  		.Clk( Sys_Clk )
158047                  	,	.Clk_ClkS( Sys_Clk_ClkS )
158048                  	,	.Clk_En( Sys_Clk_En )
158049                  	,	.Clk_EnS( Sys_Clk_EnS )
158050                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
158051                  	,	.Clk_RstN( Sys_Clk_RstN )
158052                  	,	.Clk_Tm( Sys_Clk_Tm )
158053                  	,	.En( Rx_Vld &amp; Rx_Rdy )
158054                  	,	.O( OnGoingStrm )
158055                  	,	.Reset( CurIsUnLock )
158056                  	,	.Set( CurIsStrm )
158057                  	);
158058                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158059     1/1          		if ( ! Sys_Clk_RstN )
158060     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
158061     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158062     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
158063                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158064     1/1          		if ( ! Sys_Clk_RstN )
158065     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
158066     1/1          		else if ( HdrCe_0 )
158067     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_17896_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod278.html#inst_tag_17896" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157924
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_17896_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod278.html#inst_tag_17896" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">9</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">5</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">9</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">5</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_17896_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod278.html#inst_tag_17896" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">157924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">158004</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157950</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158016</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158021</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158026</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158031</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158059</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158064</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157924     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158004     	assign HdrReg_Addr =
           	                    
158005     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
158006     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
158007     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157950     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
157951     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
157952     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
157953     			u_a43 <= #1.0 ( u_d924 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158016     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158017     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
158018     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158019     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158022     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
158023     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158024     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158026     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158027     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158028     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158029     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158031     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158032     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
158033     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158034     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158036     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158037     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158038     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
158039     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158041     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158042     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158043     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158044     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158059     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158060     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158061     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158062     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158064     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158065     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158066     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158067     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_17897'>
<a name="inst_tag_17897_Line"></a>
<b>Line Coverage for Instance : <a href="mod278.html#inst_tag_17897" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157950</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158016</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158021</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158026</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158031</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158059</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158064</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
157949                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
157950     1/1          		if ( ! Sys_Clk_RstN )
157951     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
157952     1/1          		else if ( HdrCe_0 )
157953     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_d924 );</font>
                        MISSING_ELSE
157954                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
157955                  		.Clk( Sys_Clk )
157956                  	,	.Clk_ClkS( Sys_Clk_ClkS )
157957                  	,	.Clk_En( Sys_Clk_En )
157958                  	,	.Clk_EnS( Sys_Clk_EnS )
157959                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
157960                  	,	.Clk_RstN( Sys_Clk_RstN )
157961                  	,	.Clk_Tm( Sys_Clk_Tm )
157962                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
157963                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
157964                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
157965                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
157966                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
157967                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
157968                  	,	.CurState( u_bdb6 )
157969                  	,	.NextState( u_b9ec )
157970                  	);
157971                  	assign CurState = u_bdb6;
157972                  	assign Sm_IDLE = CurState == 2'b00;
157973                  	assign Sm_ERR = CurState == 2'b10;
157974                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
157975                  	assign HdrSel_0 = SampleHdr;
157976                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
157977                  	assign HdrReg1_RouteId = u_7c15;
157978                  	assign HdrReg_RouteId = HdrReg1_RouteId;
157979                  	assign HdrReg1_Opc = u_ad40;
157980                  	assign HdrReg_Opc = HdrReg1_Opc;
157981                  	assign HdrReg1_Len1 = u_c280;
157982                  	assign HdrReg_Len1 = HdrReg1_Len1;
157983                  	assign HdrReg1_Addr = u_5057;
157984                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
157985                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
157986                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
157987                  	assign PreDataCe_0 = FirstDataCy;
157988                  	assign PreDataFld = PreDataWord_0;
157989                  	assign u_3795 = PreDataFld;
157990                  	assign u_828c = u_3795 [63:32];
157991                  	assign upreStrm_AddrLsb = u_828c [18:12];
157992                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
157993                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
157994                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
157995                  	assign RxPld = Rx_Data [73:0];
157996                  	assign u_324d = RxPld [71:0];
157997                  	assign u_2393 = u_324d;
157998                  	assign u_e423 = u_2393 [70:67];
157999                  	assign u_b175 = u_e423;
158000                  	assign IsStrmFld = u_b175 == 4'b1101;
158001                  	assign u_1b67 = Rx_Data [129:126];
158002                  	assign u_2c21 = Rx_Data [123:117];
158003                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
158004                  	assign HdrReg_Addr =
158005                  		ObsStrm ?
158006                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
158007                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
158008                  	assign HdrReg1_User = u_9d98;
158009                  	assign HdrReg_User = HdrReg1_User;
158010                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
158011                  	assign Sm_HDR = CurState == 2'b01;
158012                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
158013                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
158014                  	assign ObsTx_Data = { ObsLcl_Data };
158015                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158016     1/1          		if ( ! Sys_Clk_RstN )
158017     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
158018     1/1          		else if ( HdrCe_0 )
158019     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );</font>
                        MISSING_ELSE
158020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158021     1/1          		if ( ! Sys_Clk_RstN )
158022     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
158023     1/1          		else if ( HdrCe_0 )
158024     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );</font>
                        MISSING_ELSE
158025                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158026     1/1          		if ( ! Sys_Clk_RstN )
158027     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
158028     1/1          		else if ( HdrCe_0 )
158029     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );</font>
                        MISSING_ELSE
158030                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158031     1/1          		if ( ! Sys_Clk_RstN )
158032     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
158033     1/1          		else if ( HdrCe_0 )
158034     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );</font>
                        MISSING_ELSE
158035                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158036     1/1          		if ( ! Sys_Clk_RstN )
158037     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
158038     1/1          		else if ( PreDataCe_0 )
158039     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
158040                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158041     1/1          		if ( ! Sys_Clk_RstN )
158042     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
158043     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158044     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
158045                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
158046                  		.Clk( Sys_Clk )
158047                  	,	.Clk_ClkS( Sys_Clk_ClkS )
158048                  	,	.Clk_En( Sys_Clk_En )
158049                  	,	.Clk_EnS( Sys_Clk_EnS )
158050                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
158051                  	,	.Clk_RstN( Sys_Clk_RstN )
158052                  	,	.Clk_Tm( Sys_Clk_Tm )
158053                  	,	.En( Rx_Vld &amp; Rx_Rdy )
158054                  	,	.O( OnGoingStrm )
158055                  	,	.Reset( CurIsUnLock )
158056                  	,	.Set( CurIsStrm )
158057                  	);
158058                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158059     1/1          		if ( ! Sys_Clk_RstN )
158060     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
158061     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158062     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
158063                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158064     1/1          		if ( ! Sys_Clk_RstN )
158065     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
158066     1/1          		else if ( HdrCe_0 )
158067     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_17897_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod278.html#inst_tag_17897" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157924
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_17897_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod278.html#inst_tag_17897" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">9</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">5</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">9</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">5</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_17897_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod278.html#inst_tag_17897" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">157924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">158004</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157950</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158016</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158021</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158026</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158031</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158059</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158064</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157924     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158004     	assign HdrReg_Addr =
           	                    
158005     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
158006     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
158007     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157950     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
157951     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
157952     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
157953     			u_a43 <= #1.0 ( u_d924 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158016     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158017     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
158018     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158019     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158022     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
158023     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158024     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158026     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158027     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158028     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158029     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158031     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158032     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
158033     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158034     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158036     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158037     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158038     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
158039     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158041     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158042     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158043     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158044     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158059     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158060     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158061     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158062     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158064     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158065     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158066     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158067     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_17898'>
<a name="inst_tag_17898_Line"></a>
<b>Line Coverage for Instance : <a href="mod278.html#inst_tag_17898" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157950</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158016</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158021</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158026</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158031</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158059</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>158064</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
157949                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
157950     1/1          		if ( ! Sys_Clk_RstN )
157951     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
157952     1/1          		else if ( HdrCe_0 )
157953     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_d924 );</font>
                        MISSING_ELSE
157954                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
157955                  		.Clk( Sys_Clk )
157956                  	,	.Clk_ClkS( Sys_Clk_ClkS )
157957                  	,	.Clk_En( Sys_Clk_En )
157958                  	,	.Clk_EnS( Sys_Clk_EnS )
157959                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
157960                  	,	.Clk_RstN( Sys_Clk_RstN )
157961                  	,	.Clk_Tm( Sys_Clk_Tm )
157962                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
157963                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
157964                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
157965                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
157966                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
157967                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
157968                  	,	.CurState( u_bdb6 )
157969                  	,	.NextState( u_b9ec )
157970                  	);
157971                  	assign CurState = u_bdb6;
157972                  	assign Sm_IDLE = CurState == 2'b00;
157973                  	assign Sm_ERR = CurState == 2'b10;
157974                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
157975                  	assign HdrSel_0 = SampleHdr;
157976                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
157977                  	assign HdrReg1_RouteId = u_7c15;
157978                  	assign HdrReg_RouteId = HdrReg1_RouteId;
157979                  	assign HdrReg1_Opc = u_ad40;
157980                  	assign HdrReg_Opc = HdrReg1_Opc;
157981                  	assign HdrReg1_Len1 = u_c280;
157982                  	assign HdrReg_Len1 = HdrReg1_Len1;
157983                  	assign HdrReg1_Addr = u_5057;
157984                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
157985                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
157986                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
157987                  	assign PreDataCe_0 = FirstDataCy;
157988                  	assign PreDataFld = PreDataWord_0;
157989                  	assign u_3795 = PreDataFld;
157990                  	assign u_828c = u_3795 [63:32];
157991                  	assign upreStrm_AddrLsb = u_828c [18:12];
157992                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
157993                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
157994                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
157995                  	assign RxPld = Rx_Data [73:0];
157996                  	assign u_324d = RxPld [71:0];
157997                  	assign u_2393 = u_324d;
157998                  	assign u_e423 = u_2393 [70:67];
157999                  	assign u_b175 = u_e423;
158000                  	assign IsStrmFld = u_b175 == 4'b1101;
158001                  	assign u_1b67 = Rx_Data [129:126];
158002                  	assign u_2c21 = Rx_Data [123:117];
158003                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
158004                  	assign HdrReg_Addr =
158005                  		ObsStrm ?
158006                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
158007                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
158008                  	assign HdrReg1_User = u_9d98;
158009                  	assign HdrReg_User = HdrReg1_User;
158010                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
158011                  	assign Sm_HDR = CurState == 2'b01;
158012                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
158013                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
158014                  	assign ObsTx_Data = { ObsLcl_Data };
158015                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158016     1/1          		if ( ! Sys_Clk_RstN )
158017     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
158018     1/1          		else if ( HdrCe_0 )
158019     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );</font>
                        MISSING_ELSE
158020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158021     1/1          		if ( ! Sys_Clk_RstN )
158022     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
158023     1/1          		else if ( HdrCe_0 )
158024     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );</font>
                        MISSING_ELSE
158025                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158026     1/1          		if ( ! Sys_Clk_RstN )
158027     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
158028     1/1          		else if ( HdrCe_0 )
158029     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );</font>
                        MISSING_ELSE
158030                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158031     1/1          		if ( ! Sys_Clk_RstN )
158032     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
158033     1/1          		else if ( HdrCe_0 )
158034     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );</font>
                        MISSING_ELSE
158035                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158036     1/1          		if ( ! Sys_Clk_RstN )
158037     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
158038     1/1          		else if ( PreDataCe_0 )
158039     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
158040                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158041     1/1          		if ( ! Sys_Clk_RstN )
158042     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
158043     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158044     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
158045                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
158046                  		.Clk( Sys_Clk )
158047                  	,	.Clk_ClkS( Sys_Clk_ClkS )
158048                  	,	.Clk_En( Sys_Clk_En )
158049                  	,	.Clk_EnS( Sys_Clk_EnS )
158050                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
158051                  	,	.Clk_RstN( Sys_Clk_RstN )
158052                  	,	.Clk_Tm( Sys_Clk_Tm )
158053                  	,	.En( Rx_Vld &amp; Rx_Rdy )
158054                  	,	.O( OnGoingStrm )
158055                  	,	.Reset( CurIsUnLock )
158056                  	,	.Set( CurIsStrm )
158057                  	);
158058                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158059     1/1          		if ( ! Sys_Clk_RstN )
158060     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
158061     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
158062     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
158063                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158064     1/1          		if ( ! Sys_Clk_RstN )
158065     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
158066     1/1          		else if ( HdrCe_0 )
158067     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_17898_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod278.html#inst_tag_17898" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157924
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158004
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_17898_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod278.html#inst_tag_17898" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">10</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">10</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_17898_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod278.html#inst_tag_17898" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">157924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">158004</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157950</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158016</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158021</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158026</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158031</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158059</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">158064</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157924     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158004     	assign HdrReg_Addr =
           	                    
158005     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
158006     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
158007     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157950     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
157951     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
157952     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
157953     			u_a43 <= #1.0 ( u_d924 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158016     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158017     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
158018     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158019     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158022     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
158023     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158024     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158026     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158027     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158028     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158029     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158031     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158032     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
158033     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158034     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158036     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158037     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158038     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
158039     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158041     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158042     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
158043     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158044     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158059     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158060     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158061     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
158062     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158064     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158065     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158066     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
158067     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_17895">
    <li>
      <a href="#inst_tag_17895_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_17895_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_17895_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_17895_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_17896">
    <li>
      <a href="#inst_tag_17896_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_17896_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_17896_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_17896_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_17897">
    <li>
      <a href="#inst_tag_17897_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_17897_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_17897_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_17897_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_17898">
    <li>
      <a href="#inst_tag_17898_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_17898_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_17898_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_17898_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_E_U_U_500b4359">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
