/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] _00_;
  wire [12:0] _01_;
  reg [12:0] _02_;
  wire [9:0] _03_;
  reg [7:0] _04_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [31:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_15z | celloutsig_1_3z);
  assign celloutsig_0_27z = ~(celloutsig_0_5z | celloutsig_0_22z);
  assign celloutsig_0_3z = ~celloutsig_0_2z;
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_1_4z = ~in_data[138];
  assign celloutsig_0_5z = ~celloutsig_0_4z;
  assign celloutsig_1_19z = ~in_data[97];
  assign celloutsig_0_7z = ~celloutsig_0_1z;
  assign celloutsig_0_28z = ~celloutsig_0_17z;
  assign celloutsig_0_17z = ~((celloutsig_0_5z | celloutsig_0_15z) & (celloutsig_0_12z | celloutsig_0_16z));
  assign celloutsig_0_19z = ~((celloutsig_0_16z | celloutsig_0_8z[4]) & (celloutsig_0_12z | celloutsig_0_16z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[0] | celloutsig_0_0z[0]) & (in_data[13] | celloutsig_0_1z));
  assign celloutsig_0_6z = celloutsig_0_2z | ~(celloutsig_0_4z);
  assign celloutsig_0_10z = celloutsig_0_3z | ~(celloutsig_0_8z[7]);
  assign celloutsig_0_11z = celloutsig_0_1z | ~(celloutsig_0_10z);
  assign celloutsig_0_26z = celloutsig_0_1z | ~(celloutsig_0_17z);
  assign celloutsig_0_0z = in_data[74:69] + in_data[62:57];
  assign celloutsig_0_36z = in_data[49:43] + { celloutsig_0_23z[0], celloutsig_0_12z, celloutsig_0_23z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 13'h0000;
    else _02_ <= { in_data[140:129], celloutsig_1_1z };
  reg [4:0] _24_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _24_ <= 5'h00;
    else _24_ <= { celloutsig_0_0z[0], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z };
  assign _00_[11:7] = _24_;
  reg [9:0] _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _25_ <= 10'h000;
    else _25_ <= { _00_[11:7], celloutsig_0_17z, celloutsig_0_9z };
  assign { _03_[9:8], _01_[12], _00_[12], _01_[10:7], _03_[1:0] } = _25_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 8'h00;
    else _04_ <= { _00_[11:7], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, in_data[15:8] };
  assign celloutsig_0_9z = in_data[15:12] / { 1'h1, celloutsig_0_0z[4:2] };
  assign celloutsig_1_1z = ! celloutsig_1_0z[10:4];
  assign celloutsig_0_21z = ! { in_data[90:79], celloutsig_0_3z };
  assign celloutsig_0_22z = ! { celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_25z = ! { celloutsig_0_13z[5:2], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_30z = ! celloutsig_0_8z[4:0];
  assign celloutsig_0_15z = { _00_[11:10], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z } || { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_31z = { in_data[10:9], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_28z } || { _04_[7:5], _04_, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_3z);
  assign celloutsig_1_5z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_1_15z = celloutsig_1_14z & ~(in_data[159]);
  assign celloutsig_0_12z = celloutsig_0_11z & ~(celloutsig_0_1z);
  assign celloutsig_0_1z = celloutsig_0_0z[0] & ~(celloutsig_0_0z[1]);
  assign celloutsig_0_16z = celloutsig_0_8z[7] & ~(celloutsig_0_0z[0]);
  assign celloutsig_0_20z = celloutsig_0_1z & ~(celloutsig_0_6z);
  assign celloutsig_0_33z = celloutsig_0_27z ? { celloutsig_0_8z[4:1], celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_19z, _00_[11:7], celloutsig_0_19z } : { celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_30z };
  assign celloutsig_0_39z = celloutsig_0_1z ? { _00_[11:7], celloutsig_0_25z } : { _01_[10], celloutsig_0_5z, celloutsig_0_9z };
  assign { out_data[41:39], out_data[37:32] } = celloutsig_0_34z ? { celloutsig_0_36z[4:2], celloutsig_0_39z } : { _04_[4:2], _00_[11:7], celloutsig_0_26z };
  assign celloutsig_0_47z = celloutsig_0_29z[7] ? celloutsig_0_8z[6:3] : in_data[51:48];
  assign celloutsig_1_0z = in_data[111] ? { in_data[117:112], 1'h1, in_data[110:104] } : in_data[141:128];
  assign celloutsig_1_6z = celloutsig_1_0z[12] ? { celloutsig_1_0z[2:0], celloutsig_1_5z, _02_ } : { _02_[11], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z[13], 1'h0, celloutsig_1_0z[11:0] };
  assign celloutsig_0_23z = celloutsig_0_4z ? celloutsig_0_0z[4:0] : { celloutsig_0_13z[2:0], celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_0_13z = - { celloutsig_0_8z[8:4], celloutsig_0_6z };
  assign celloutsig_0_29z = - { celloutsig_0_23z[3:1], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_26z };
  assign celloutsig_0_34z = ~((celloutsig_0_12z & celloutsig_0_23z[0]) | (celloutsig_0_20z & celloutsig_0_33z[15]));
  assign celloutsig_1_14z = ~((celloutsig_1_6z[13] & celloutsig_1_1z) | (celloutsig_1_6z[10] & celloutsig_1_0z[8]));
  assign _00_[5:0] = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z };
  assign { _01_[11], _01_[6:0] } = { _00_[12], celloutsig_0_36z };
  assign _03_[7:2] = { _01_[12], _00_[12], _01_[10:7] };
  assign { out_data[128], out_data[96], out_data[38], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_47z };
endmodule
