
BikeSafetySTM32F042K6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f60  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003020  08003020  00013020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003058  08003058  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08003058  08003058  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003058  08003058  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003058  08003058  00013058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800305c  0800305c  0001305c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08003060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  20000040  0800309c  00020040  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  0800309c  000201dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ccbf  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a54  00000000  00000000  0002cd23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  0002e778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  0002f260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bb1  00000000  00000000  0002fca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000df96  00000000  00000000  00047851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000887fd  00000000  00000000  000557e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ddfe4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026e8  00000000  00000000  000de038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000040 	.word	0x20000040
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003008 	.word	0x08003008

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000044 	.word	0x20000044
 8000104:	08003008 	.word	0x08003008

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b08c      	sub	sp, #48	; 0x30
 8000224:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fcc5 	bl	8000bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f9f7 	bl	800061c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 fb09 	bl	8000844 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000232:	f000 fa59 	bl	80006e8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000236:	f000 fa97 	bl	8000768 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800023a:	f000 fad3 	bl	80007e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, PWR_MGMT_1, (uint8_t)2, 10);
 800023e:	4bdd      	ldr	r3, [pc, #884]	; (80005b4 <main+0x394>)
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	b299      	uxth	r1, r3
 8000244:	4adc      	ldr	r2, [pc, #880]	; (80005b8 <main+0x398>)
 8000246:	48dd      	ldr	r0, [pc, #884]	; (80005bc <main+0x39c>)
 8000248:	230a      	movs	r3, #10
 800024a:	9300      	str	r3, [sp, #0]
 800024c:	2302      	movs	r3, #2
 800024e:	f001 f809 	bl	8001264 <HAL_I2C_Master_Transmit>
 8000252:	0003      	movs	r3, r0
 8000254:	4ada      	ldr	r2, [pc, #872]	; (80005c0 <main+0x3a0>)
 8000256:	7013      	strb	r3, [r2, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferLow, (uint8_t)1, 1000);
 8000258:	4bd6      	ldr	r3, [pc, #856]	; (80005b4 <main+0x394>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	b299      	uxth	r1, r3
 800025e:	4ad9      	ldr	r2, [pc, #868]	; (80005c4 <main+0x3a4>)
 8000260:	48d6      	ldr	r0, [pc, #856]	; (80005bc <main+0x39c>)
 8000262:	23fa      	movs	r3, #250	; 0xfa
 8000264:	009b      	lsls	r3, r3, #2
 8000266:	9300      	str	r3, [sp, #0]
 8000268:	2301      	movs	r3, #1
 800026a:	f001 f903 	bl	8001474 <HAL_I2C_Master_Receive>
 800026e:	0003      	movs	r3, r0
 8000270:	4ad3      	ldr	r2, [pc, #844]	; (80005c0 <main+0x3a0>)
 8000272:	7013      	strb	r3, [r2, #0]

  HAL_Delay(10);
 8000274:	200a      	movs	r0, #10
 8000276:	f000 fd01 	bl	8000c7c <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, PWR_MGMT_2, (uint8_t)2, 10);
 800027a:	4bce      	ldr	r3, [pc, #824]	; (80005b4 <main+0x394>)
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	b299      	uxth	r1, r3
 8000280:	4ad1      	ldr	r2, [pc, #836]	; (80005c8 <main+0x3a8>)
 8000282:	48ce      	ldr	r0, [pc, #824]	; (80005bc <main+0x39c>)
 8000284:	230a      	movs	r3, #10
 8000286:	9300      	str	r3, [sp, #0]
 8000288:	2302      	movs	r3, #2
 800028a:	f000 ffeb 	bl	8001264 <HAL_I2C_Master_Transmit>
 800028e:	0003      	movs	r3, r0
 8000290:	4acb      	ldr	r2, [pc, #812]	; (80005c0 <main+0x3a0>)
 8000292:	7013      	strb	r3, [r2, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferLow, (uint8_t)1, 1000);
 8000294:	4bc7      	ldr	r3, [pc, #796]	; (80005b4 <main+0x394>)
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	b299      	uxth	r1, r3
 800029a:	4aca      	ldr	r2, [pc, #808]	; (80005c4 <main+0x3a4>)
 800029c:	48c7      	ldr	r0, [pc, #796]	; (80005bc <main+0x39c>)
 800029e:	23fa      	movs	r3, #250	; 0xfa
 80002a0:	009b      	lsls	r3, r3, #2
 80002a2:	9300      	str	r3, [sp, #0]
 80002a4:	2301      	movs	r3, #1
 80002a6:	f001 f8e5 	bl	8001474 <HAL_I2C_Master_Receive>
 80002aa:	0003      	movs	r3, r0
 80002ac:	4ac4      	ldr	r2, [pc, #784]	; (80005c0 <main+0x3a0>)
 80002ae:	7013      	strb	r3, [r2, #0]

  HAL_Delay(10);
 80002b0:	200a      	movs	r0, #10
 80002b2:	f000 fce3 	bl	8000c7c <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, WHO_AM_I, (uint8_t)1, 10);
 80002b6:	4bbf      	ldr	r3, [pc, #764]	; (80005b4 <main+0x394>)
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	b299      	uxth	r1, r3
 80002bc:	4ac3      	ldr	r2, [pc, #780]	; (80005cc <main+0x3ac>)
 80002be:	48bf      	ldr	r0, [pc, #764]	; (80005bc <main+0x39c>)
 80002c0:	230a      	movs	r3, #10
 80002c2:	9300      	str	r3, [sp, #0]
 80002c4:	2301      	movs	r3, #1
 80002c6:	f000 ffcd 	bl	8001264 <HAL_I2C_Master_Transmit>
 80002ca:	0003      	movs	r3, r0
 80002cc:	4abc      	ldr	r2, [pc, #752]	; (80005c0 <main+0x3a0>)
 80002ce:	7013      	strb	r3, [r2, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferLow, (uint8_t)1, 1000);
 80002d0:	4bb8      	ldr	r3, [pc, #736]	; (80005b4 <main+0x394>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	b299      	uxth	r1, r3
 80002d6:	4abb      	ldr	r2, [pc, #748]	; (80005c4 <main+0x3a4>)
 80002d8:	48b8      	ldr	r0, [pc, #736]	; (80005bc <main+0x39c>)
 80002da:	23fa      	movs	r3, #250	; 0xfa
 80002dc:	009b      	lsls	r3, r3, #2
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	2301      	movs	r3, #1
 80002e2:	f001 f8c7 	bl	8001474 <HAL_I2C_Master_Receive>
 80002e6:	0003      	movs	r3, r0
 80002e8:	4ab5      	ldr	r2, [pc, #724]	; (80005c0 <main+0x3a0>)
 80002ea:	7013      	strb	r3, [r2, #0]

  HAL_Delay(10);
 80002ec:	200a      	movs	r0, #10
 80002ee:	f000 fcc5 	bl	8000c7c <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, LP_ACCEL_ODR, (uint8_t)2, 10);
 80002f2:	4bb0      	ldr	r3, [pc, #704]	; (80005b4 <main+0x394>)
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	b299      	uxth	r1, r3
 80002f8:	4ab5      	ldr	r2, [pc, #724]	; (80005d0 <main+0x3b0>)
 80002fa:	48b0      	ldr	r0, [pc, #704]	; (80005bc <main+0x39c>)
 80002fc:	230a      	movs	r3, #10
 80002fe:	9300      	str	r3, [sp, #0]
 8000300:	2302      	movs	r3, #2
 8000302:	f000 ffaf 	bl	8001264 <HAL_I2C_Master_Transmit>
 8000306:	0003      	movs	r3, r0
 8000308:	4aad      	ldr	r2, [pc, #692]	; (80005c0 <main+0x3a0>)
 800030a:	7013      	strb	r3, [r2, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferLow, (uint8_t)1, 1000);
 800030c:	4ba9      	ldr	r3, [pc, #676]	; (80005b4 <main+0x394>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	b299      	uxth	r1, r3
 8000312:	4aac      	ldr	r2, [pc, #688]	; (80005c4 <main+0x3a4>)
 8000314:	48a9      	ldr	r0, [pc, #676]	; (80005bc <main+0x39c>)
 8000316:	23fa      	movs	r3, #250	; 0xfa
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	9300      	str	r3, [sp, #0]
 800031c:	2301      	movs	r3, #1
 800031e:	f001 f8a9 	bl	8001474 <HAL_I2C_Master_Receive>
 8000322:	0003      	movs	r3, r0
 8000324:	4aa6      	ldr	r2, [pc, #664]	; (80005c0 <main+0x3a0>)
 8000326:	7013      	strb	r3, [r2, #0]

  HAL_Delay(10);
 8000328:	200a      	movs	r0, #10
 800032a:	f000 fca7 	bl	8000c7c <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_CONFIG, (uint8_t)2, 10);
 800032e:	4ba1      	ldr	r3, [pc, #644]	; (80005b4 <main+0x394>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	b299      	uxth	r1, r3
 8000334:	4aa7      	ldr	r2, [pc, #668]	; (80005d4 <main+0x3b4>)
 8000336:	48a1      	ldr	r0, [pc, #644]	; (80005bc <main+0x39c>)
 8000338:	230a      	movs	r3, #10
 800033a:	9300      	str	r3, [sp, #0]
 800033c:	2302      	movs	r3, #2
 800033e:	f000 ff91 	bl	8001264 <HAL_I2C_Master_Transmit>
 8000342:	0003      	movs	r3, r0
 8000344:	4a9e      	ldr	r2, [pc, #632]	; (80005c0 <main+0x3a0>)
 8000346:	7013      	strb	r3, [r2, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferLow, (uint8_t)1, 1000);
 8000348:	4b9a      	ldr	r3, [pc, #616]	; (80005b4 <main+0x394>)
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	b299      	uxth	r1, r3
 800034e:	4a9d      	ldr	r2, [pc, #628]	; (80005c4 <main+0x3a4>)
 8000350:	489a      	ldr	r0, [pc, #616]	; (80005bc <main+0x39c>)
 8000352:	23fa      	movs	r3, #250	; 0xfa
 8000354:	009b      	lsls	r3, r3, #2
 8000356:	9300      	str	r3, [sp, #0]
 8000358:	2301      	movs	r3, #1
 800035a:	f001 f88b 	bl	8001474 <HAL_I2C_Master_Receive>
 800035e:	0003      	movs	r3, r0
 8000360:	4a97      	ldr	r2, [pc, #604]	; (80005c0 <main+0x3a0>)
 8000362:	7013      	strb	r3, [r2, #0]


  while (1)
  {
	  //break;
	  i2cState = HAL_I2C_GetState(&hi2c1);
 8000364:	4b95      	ldr	r3, [pc, #596]	; (80005bc <main+0x39c>)
 8000366:	0018      	movs	r0, r3
 8000368:	f001 f98c 	bl	8001684 <HAL_I2C_GetState>
 800036c:	0003      	movs	r3, r0
 800036e:	4a9a      	ldr	r2, [pc, #616]	; (80005d8 <main+0x3b8>)
 8000370:	7013      	strb	r3, [r2, #0]
		  }
		  //HAL_Delay(200);
		  counter2 = counter2 +1;
	  }
	  */
	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_XOUT_L, (uint8_t)1, 10);
 8000372:	4b90      	ldr	r3, [pc, #576]	; (80005b4 <main+0x394>)
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	b299      	uxth	r1, r3
 8000378:	4a98      	ldr	r2, [pc, #608]	; (80005dc <main+0x3bc>)
 800037a:	4890      	ldr	r0, [pc, #576]	; (80005bc <main+0x39c>)
 800037c:	230a      	movs	r3, #10
 800037e:	9300      	str	r3, [sp, #0]
 8000380:	2301      	movs	r3, #1
 8000382:	f000 ff6f 	bl	8001264 <HAL_I2C_Master_Transmit>
 8000386:	0003      	movs	r3, r0
 8000388:	4a8d      	ldr	r2, [pc, #564]	; (80005c0 <main+0x3a0>)
 800038a:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferLow, (uint8_t)1, 1000);
 800038c:	4b89      	ldr	r3, [pc, #548]	; (80005b4 <main+0x394>)
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	b299      	uxth	r1, r3
 8000392:	4a8c      	ldr	r2, [pc, #560]	; (80005c4 <main+0x3a4>)
 8000394:	4889      	ldr	r0, [pc, #548]	; (80005bc <main+0x39c>)
 8000396:	23fa      	movs	r3, #250	; 0xfa
 8000398:	009b      	lsls	r3, r3, #2
 800039a:	9300      	str	r3, [sp, #0]
 800039c:	2301      	movs	r3, #1
 800039e:	f001 f869 	bl	8001474 <HAL_I2C_Master_Receive>
 80003a2:	0003      	movs	r3, r0
 80003a4:	4a86      	ldr	r2, [pc, #536]	; (80005c0 <main+0x3a0>)
 80003a6:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_XOUT_H, (uint8_t)1, 10);
 80003a8:	4b82      	ldr	r3, [pc, #520]	; (80005b4 <main+0x394>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	b299      	uxth	r1, r3
 80003ae:	4a8c      	ldr	r2, [pc, #560]	; (80005e0 <main+0x3c0>)
 80003b0:	4882      	ldr	r0, [pc, #520]	; (80005bc <main+0x39c>)
 80003b2:	230a      	movs	r3, #10
 80003b4:	9300      	str	r3, [sp, #0]
 80003b6:	2301      	movs	r3, #1
 80003b8:	f000 ff54 	bl	8001264 <HAL_I2C_Master_Transmit>
 80003bc:	0003      	movs	r3, r0
 80003be:	4a80      	ldr	r2, [pc, #512]	; (80005c0 <main+0x3a0>)
 80003c0:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferHigh, (uint8_t)1, 1000);
 80003c2:	4b7c      	ldr	r3, [pc, #496]	; (80005b4 <main+0x394>)
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	b299      	uxth	r1, r3
 80003c8:	4a86      	ldr	r2, [pc, #536]	; (80005e4 <main+0x3c4>)
 80003ca:	487c      	ldr	r0, [pc, #496]	; (80005bc <main+0x39c>)
 80003cc:	23fa      	movs	r3, #250	; 0xfa
 80003ce:	009b      	lsls	r3, r3, #2
 80003d0:	9300      	str	r3, [sp, #0]
 80003d2:	2301      	movs	r3, #1
 80003d4:	f001 f84e 	bl	8001474 <HAL_I2C_Master_Receive>
 80003d8:	0003      	movs	r3, r0
 80003da:	4a79      	ldr	r2, [pc, #484]	; (80005c0 <main+0x3a0>)
 80003dc:	7013      	strb	r3, [r2, #0]
	  finalXAccValue = dataReceiveI2cBufferHigh[0] << 8;
 80003de:	4b81      	ldr	r3, [pc, #516]	; (80005e4 <main+0x3c4>)
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	021b      	lsls	r3, r3, #8
 80003e4:	623b      	str	r3, [r7, #32]
 80003e6:	17db      	asrs	r3, r3, #31
 80003e8:	627b      	str	r3, [r7, #36]	; 0x24
 80003ea:	4b7f      	ldr	r3, [pc, #508]	; (80005e8 <main+0x3c8>)
 80003ec:	6a39      	ldr	r1, [r7, #32]
 80003ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003f0:	6019      	str	r1, [r3, #0]
 80003f2:	605a      	str	r2, [r3, #4]
	  finalXAccValue = finalXAccValue + dataReceiveI2cBufferLow[0];
 80003f4:	4b73      	ldr	r3, [pc, #460]	; (80005c4 <main+0x3a4>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	61bb      	str	r3, [r7, #24]
 80003fa:	2300      	movs	r3, #0
 80003fc:	61fb      	str	r3, [r7, #28]
 80003fe:	4b7a      	ldr	r3, [pc, #488]	; (80005e8 <main+0x3c8>)
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	685b      	ldr	r3, [r3, #4]
 8000404:	69b8      	ldr	r0, [r7, #24]
 8000406:	69f9      	ldr	r1, [r7, #28]
 8000408:	1812      	adds	r2, r2, r0
 800040a:	414b      	adcs	r3, r1
 800040c:	4976      	ldr	r1, [pc, #472]	; (80005e8 <main+0x3c8>)
 800040e:	600a      	str	r2, [r1, #0]
 8000410:	604b      	str	r3, [r1, #4]
	  finalXAccValueWithOffset = finalXAccValue + 40000;
 8000412:	4b75      	ldr	r3, [pc, #468]	; (80005e8 <main+0x3c8>)
 8000414:	6818      	ldr	r0, [r3, #0]
 8000416:	6859      	ldr	r1, [r3, #4]
 8000418:	4a74      	ldr	r2, [pc, #464]	; (80005ec <main+0x3cc>)
 800041a:	2300      	movs	r3, #0
 800041c:	1812      	adds	r2, r2, r0
 800041e:	414b      	adcs	r3, r1
 8000420:	4973      	ldr	r1, [pc, #460]	; (80005f0 <main+0x3d0>)
 8000422:	600a      	str	r2, [r1, #0]
 8000424:	604b      	str	r3, [r1, #4]

	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_YOUT_L, (uint8_t)1, 10);
 8000426:	4b63      	ldr	r3, [pc, #396]	; (80005b4 <main+0x394>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	b299      	uxth	r1, r3
 800042c:	4a71      	ldr	r2, [pc, #452]	; (80005f4 <main+0x3d4>)
 800042e:	4863      	ldr	r0, [pc, #396]	; (80005bc <main+0x39c>)
 8000430:	230a      	movs	r3, #10
 8000432:	9300      	str	r3, [sp, #0]
 8000434:	2301      	movs	r3, #1
 8000436:	f000 ff15 	bl	8001264 <HAL_I2C_Master_Transmit>
 800043a:	0003      	movs	r3, r0
 800043c:	4a60      	ldr	r2, [pc, #384]	; (80005c0 <main+0x3a0>)
 800043e:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferLow, (uint8_t)1, 1000);
 8000440:	4b5c      	ldr	r3, [pc, #368]	; (80005b4 <main+0x394>)
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	b299      	uxth	r1, r3
 8000446:	4a5f      	ldr	r2, [pc, #380]	; (80005c4 <main+0x3a4>)
 8000448:	485c      	ldr	r0, [pc, #368]	; (80005bc <main+0x39c>)
 800044a:	23fa      	movs	r3, #250	; 0xfa
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	9300      	str	r3, [sp, #0]
 8000450:	2301      	movs	r3, #1
 8000452:	f001 f80f 	bl	8001474 <HAL_I2C_Master_Receive>
 8000456:	0003      	movs	r3, r0
 8000458:	4a59      	ldr	r2, [pc, #356]	; (80005c0 <main+0x3a0>)
 800045a:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_YOUT_H, (uint8_t)1, 10);
 800045c:	4b55      	ldr	r3, [pc, #340]	; (80005b4 <main+0x394>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	b299      	uxth	r1, r3
 8000462:	4a65      	ldr	r2, [pc, #404]	; (80005f8 <main+0x3d8>)
 8000464:	4855      	ldr	r0, [pc, #340]	; (80005bc <main+0x39c>)
 8000466:	230a      	movs	r3, #10
 8000468:	9300      	str	r3, [sp, #0]
 800046a:	2301      	movs	r3, #1
 800046c:	f000 fefa 	bl	8001264 <HAL_I2C_Master_Transmit>
 8000470:	0003      	movs	r3, r0
 8000472:	4a53      	ldr	r2, [pc, #332]	; (80005c0 <main+0x3a0>)
 8000474:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferHigh, (uint8_t)1, 1000);
 8000476:	4b4f      	ldr	r3, [pc, #316]	; (80005b4 <main+0x394>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	b299      	uxth	r1, r3
 800047c:	4a59      	ldr	r2, [pc, #356]	; (80005e4 <main+0x3c4>)
 800047e:	484f      	ldr	r0, [pc, #316]	; (80005bc <main+0x39c>)
 8000480:	23fa      	movs	r3, #250	; 0xfa
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	9300      	str	r3, [sp, #0]
 8000486:	2301      	movs	r3, #1
 8000488:	f000 fff4 	bl	8001474 <HAL_I2C_Master_Receive>
 800048c:	0003      	movs	r3, r0
 800048e:	4a4c      	ldr	r2, [pc, #304]	; (80005c0 <main+0x3a0>)
 8000490:	7013      	strb	r3, [r2, #0]
	  finalYAccValue = dataReceiveI2cBufferHigh[0] << 8;
 8000492:	4b54      	ldr	r3, [pc, #336]	; (80005e4 <main+0x3c4>)
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	021b      	lsls	r3, r3, #8
 8000498:	613b      	str	r3, [r7, #16]
 800049a:	17db      	asrs	r3, r3, #31
 800049c:	617b      	str	r3, [r7, #20]
 800049e:	4b57      	ldr	r3, [pc, #348]	; (80005fc <main+0x3dc>)
 80004a0:	6939      	ldr	r1, [r7, #16]
 80004a2:	697a      	ldr	r2, [r7, #20]
 80004a4:	6019      	str	r1, [r3, #0]
 80004a6:	605a      	str	r2, [r3, #4]
	  finalYAccValue = finalYAccValue + dataReceiveI2cBufferLow[0];
 80004a8:	4b46      	ldr	r3, [pc, #280]	; (80005c4 <main+0x3a4>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	60bb      	str	r3, [r7, #8]
 80004ae:	2300      	movs	r3, #0
 80004b0:	60fb      	str	r3, [r7, #12]
 80004b2:	4b52      	ldr	r3, [pc, #328]	; (80005fc <main+0x3dc>)
 80004b4:	681a      	ldr	r2, [r3, #0]
 80004b6:	685b      	ldr	r3, [r3, #4]
 80004b8:	68b8      	ldr	r0, [r7, #8]
 80004ba:	68f9      	ldr	r1, [r7, #12]
 80004bc:	1812      	adds	r2, r2, r0
 80004be:	414b      	adcs	r3, r1
 80004c0:	494e      	ldr	r1, [pc, #312]	; (80005fc <main+0x3dc>)
 80004c2:	600a      	str	r2, [r1, #0]
 80004c4:	604b      	str	r3, [r1, #4]
	  finalYAccValueWithOffset = finalYAccValue + 40000;
 80004c6:	4b4d      	ldr	r3, [pc, #308]	; (80005fc <main+0x3dc>)
 80004c8:	6818      	ldr	r0, [r3, #0]
 80004ca:	6859      	ldr	r1, [r3, #4]
 80004cc:	4a47      	ldr	r2, [pc, #284]	; (80005ec <main+0x3cc>)
 80004ce:	2300      	movs	r3, #0
 80004d0:	1812      	adds	r2, r2, r0
 80004d2:	414b      	adcs	r3, r1
 80004d4:	494a      	ldr	r1, [pc, #296]	; (8000600 <main+0x3e0>)
 80004d6:	600a      	str	r2, [r1, #0]
 80004d8:	604b      	str	r3, [r1, #4]

	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_ZOUT_L, (uint8_t)1, 10);
 80004da:	4b36      	ldr	r3, [pc, #216]	; (80005b4 <main+0x394>)
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	b299      	uxth	r1, r3
 80004e0:	4a48      	ldr	r2, [pc, #288]	; (8000604 <main+0x3e4>)
 80004e2:	4836      	ldr	r0, [pc, #216]	; (80005bc <main+0x39c>)
 80004e4:	230a      	movs	r3, #10
 80004e6:	9300      	str	r3, [sp, #0]
 80004e8:	2301      	movs	r3, #1
 80004ea:	f000 febb 	bl	8001264 <HAL_I2C_Master_Transmit>
 80004ee:	0003      	movs	r3, r0
 80004f0:	4a33      	ldr	r2, [pc, #204]	; (80005c0 <main+0x3a0>)
 80004f2:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferLow, (uint8_t)1, 1000);
 80004f4:	4b2f      	ldr	r3, [pc, #188]	; (80005b4 <main+0x394>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	b299      	uxth	r1, r3
 80004fa:	4a32      	ldr	r2, [pc, #200]	; (80005c4 <main+0x3a4>)
 80004fc:	482f      	ldr	r0, [pc, #188]	; (80005bc <main+0x39c>)
 80004fe:	23fa      	movs	r3, #250	; 0xfa
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	9300      	str	r3, [sp, #0]
 8000504:	2301      	movs	r3, #1
 8000506:	f000 ffb5 	bl	8001474 <HAL_I2C_Master_Receive>
 800050a:	0003      	movs	r3, r0
 800050c:	4a2c      	ldr	r2, [pc, #176]	; (80005c0 <main+0x3a0>)
 800050e:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_ZOUT_H, (uint8_t)1, 10);
 8000510:	4b28      	ldr	r3, [pc, #160]	; (80005b4 <main+0x394>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	b299      	uxth	r1, r3
 8000516:	4a3c      	ldr	r2, [pc, #240]	; (8000608 <main+0x3e8>)
 8000518:	4828      	ldr	r0, [pc, #160]	; (80005bc <main+0x39c>)
 800051a:	230a      	movs	r3, #10
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	2301      	movs	r3, #1
 8000520:	f000 fea0 	bl	8001264 <HAL_I2C_Master_Transmit>
 8000524:	0003      	movs	r3, r0
 8000526:	4a26      	ldr	r2, [pc, #152]	; (80005c0 <main+0x3a0>)
 8000528:	7013      	strb	r3, [r2, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, dataReceiveI2cBufferHigh, (uint8_t)1, 1000);
 800052a:	4b22      	ldr	r3, [pc, #136]	; (80005b4 <main+0x394>)
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	b299      	uxth	r1, r3
 8000530:	4a2c      	ldr	r2, [pc, #176]	; (80005e4 <main+0x3c4>)
 8000532:	4822      	ldr	r0, [pc, #136]	; (80005bc <main+0x39c>)
 8000534:	23fa      	movs	r3, #250	; 0xfa
 8000536:	009b      	lsls	r3, r3, #2
 8000538:	9300      	str	r3, [sp, #0]
 800053a:	2301      	movs	r3, #1
 800053c:	f000 ff9a 	bl	8001474 <HAL_I2C_Master_Receive>
 8000540:	0003      	movs	r3, r0
 8000542:	4a1f      	ldr	r2, [pc, #124]	; (80005c0 <main+0x3a0>)
 8000544:	7013      	strb	r3, [r2, #0]
	  finalZAccValue = dataReceiveI2cBufferHigh[0] << 8;
 8000546:	4b27      	ldr	r3, [pc, #156]	; (80005e4 <main+0x3c4>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	021b      	lsls	r3, r3, #8
 800054c:	603b      	str	r3, [r7, #0]
 800054e:	17db      	asrs	r3, r3, #31
 8000550:	607b      	str	r3, [r7, #4]
 8000552:	4b2e      	ldr	r3, [pc, #184]	; (800060c <main+0x3ec>)
 8000554:	6839      	ldr	r1, [r7, #0]
 8000556:	687a      	ldr	r2, [r7, #4]
 8000558:	6019      	str	r1, [r3, #0]
 800055a:	605a      	str	r2, [r3, #4]
	  finalZAccValue = finalZAccValue + dataReceiveI2cBufferLow[0];
 800055c:	4b19      	ldr	r3, [pc, #100]	; (80005c4 <main+0x3a4>)
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	001c      	movs	r4, r3
 8000562:	2300      	movs	r3, #0
 8000564:	001d      	movs	r5, r3
 8000566:	4b29      	ldr	r3, [pc, #164]	; (800060c <main+0x3ec>)
 8000568:	681a      	ldr	r2, [r3, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
 800056c:	1912      	adds	r2, r2, r4
 800056e:	416b      	adcs	r3, r5
 8000570:	4926      	ldr	r1, [pc, #152]	; (800060c <main+0x3ec>)
 8000572:	600a      	str	r2, [r1, #0]
 8000574:	604b      	str	r3, [r1, #4]
	  finalZAccValueWithOffset = finalZAccValue + 88000;
 8000576:	4b25      	ldr	r3, [pc, #148]	; (800060c <main+0x3ec>)
 8000578:	6818      	ldr	r0, [r3, #0]
 800057a:	6859      	ldr	r1, [r3, #4]
 800057c:	4a24      	ldr	r2, [pc, #144]	; (8000610 <main+0x3f0>)
 800057e:	2300      	movs	r3, #0
 8000580:	1812      	adds	r2, r2, r0
 8000582:	414b      	adcs	r3, r1
 8000584:	4923      	ldr	r1, [pc, #140]	; (8000614 <main+0x3f4>)
 8000586:	600a      	str	r2, [r1, #0]
 8000588:	604b      	str	r3, [r1, #4]

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 800058a:	2390      	movs	r3, #144	; 0x90
 800058c:	05db      	lsls	r3, r3, #23
 800058e:	2201      	movs	r2, #1
 8000590:	2101      	movs	r1, #1
 8000592:	0018      	movs	r0, r3
 8000594:	f000 fdb2 	bl	80010fc <HAL_GPIO_WritePin>
	  //HAL_Delay(500);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000598:	2390      	movs	r3, #144	; 0x90
 800059a:	05db      	lsls	r3, r3, #23
 800059c:	2200      	movs	r2, #0
 800059e:	2101      	movs	r1, #1
 80005a0:	0018      	movs	r0, r3
 80005a2:	f000 fdab 	bl	80010fc <HAL_GPIO_WritePin>
	  */

	  //HAL_SPI_Transmit(hspi, pData, Size, Timeout)

	  //****************************RFID
	  counter = counter +1;
 80005a6:	4b1c      	ldr	r3, [pc, #112]	; (8000618 <main+0x3f8>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	1c5a      	adds	r2, r3, #1
 80005ac:	4b1a      	ldr	r3, [pc, #104]	; (8000618 <main+0x3f8>)
 80005ae:	601a      	str	r2, [r3, #0]
	  i2cState = HAL_I2C_GetState(&hi2c1);
 80005b0:	e6d8      	b.n	8000364 <main+0x144>
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	20000000 	.word	0x20000000
 80005b8:	20000004 	.word	0x20000004
 80005bc:	2000009c 	.word	0x2000009c
 80005c0:	20000098 	.word	0x20000098
 80005c4:	20000060 	.word	0x20000060
 80005c8:	20000008 	.word	0x20000008
 80005cc:	2000000c 	.word	0x2000000c
 80005d0:	20000010 	.word	0x20000010
 80005d4:	20000014 	.word	0x20000014
 80005d8:	200001d4 	.word	0x200001d4
 80005dc:	20000018 	.word	0x20000018
 80005e0:	2000001c 	.word	0x2000001c
 80005e4:	20000064 	.word	0x20000064
 80005e8:	20000068 	.word	0x20000068
 80005ec:	00009c40 	.word	0x00009c40
 80005f0:	20000070 	.word	0x20000070
 80005f4:	20000020 	.word	0x20000020
 80005f8:	20000024 	.word	0x20000024
 80005fc:	20000078 	.word	0x20000078
 8000600:	20000080 	.word	0x20000080
 8000604:	20000028 	.word	0x20000028
 8000608:	2000002c 	.word	0x2000002c
 800060c:	20000088 	.word	0x20000088
 8000610:	000157c0 	.word	0x000157c0
 8000614:	20000090 	.word	0x20000090
 8000618:	2000005c 	.word	0x2000005c

0800061c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b099      	sub	sp, #100	; 0x64
 8000620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000622:	242c      	movs	r4, #44	; 0x2c
 8000624:	193b      	adds	r3, r7, r4
 8000626:	0018      	movs	r0, r3
 8000628:	2334      	movs	r3, #52	; 0x34
 800062a:	001a      	movs	r2, r3
 800062c:	2100      	movs	r1, #0
 800062e:	f002 fce3 	bl	8002ff8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000632:	231c      	movs	r3, #28
 8000634:	18fb      	adds	r3, r7, r3
 8000636:	0018      	movs	r0, r3
 8000638:	2310      	movs	r3, #16
 800063a:	001a      	movs	r2, r3
 800063c:	2100      	movs	r1, #0
 800063e:	f002 fcdb 	bl	8002ff8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	0018      	movs	r0, r3
 8000646:	2318      	movs	r3, #24
 8000648:	001a      	movs	r2, r3
 800064a:	2100      	movs	r1, #0
 800064c:	f002 fcd4 	bl	8002ff8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000650:	0021      	movs	r1, r4
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2202      	movs	r2, #2
 8000656:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2201      	movs	r2, #1
 800065c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800065e:	187b      	adds	r3, r7, r1
 8000660:	2210      	movs	r2, #16
 8000662:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000664:	187b      	adds	r3, r7, r1
 8000666:	2202      	movs	r2, #2
 8000668:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800066a:	187b      	adds	r3, r7, r1
 800066c:	2280      	movs	r2, #128	; 0x80
 800066e:	0212      	lsls	r2, r2, #8
 8000670:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000672:	187b      	adds	r3, r7, r1
 8000674:	2280      	movs	r2, #128	; 0x80
 8000676:	0352      	lsls	r2, r2, #13
 8000678:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800067a:	187b      	adds	r3, r7, r1
 800067c:	2200      	movs	r2, #0
 800067e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000680:	187b      	adds	r3, r7, r1
 8000682:	0018      	movs	r0, r3
 8000684:	f001 fa9a 	bl	8001bbc <HAL_RCC_OscConfig>
 8000688:	1e03      	subs	r3, r0, #0
 800068a:	d001      	beq.n	8000690 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800068c:	f000 f922 	bl	80008d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000690:	211c      	movs	r1, #28
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2207      	movs	r2, #7
 8000696:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2202      	movs	r2, #2
 800069c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2200      	movs	r2, #0
 80006a8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2101      	movs	r1, #1
 80006ae:	0018      	movs	r0, r3
 80006b0:	f001 fe0a 	bl	80022c8 <HAL_RCC_ClockConfig>
 80006b4:	1e03      	subs	r3, r0, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80006b8:	f000 f90c 	bl	80008d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	2221      	movs	r2, #33	; 0x21
 80006c0:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	0018      	movs	r0, r3
 80006d2:	f001 ff73 	bl	80025bc <HAL_RCCEx_PeriphCLKConfig>
 80006d6:	1e03      	subs	r3, r0, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006da:	f000 f8fb 	bl	80008d4 <Error_Handler>
  }
}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b019      	add	sp, #100	; 0x64
 80006e4:	bd90      	pop	{r4, r7, pc}
	...

080006e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006ec:	4b1b      	ldr	r3, [pc, #108]	; (800075c <MX_I2C1_Init+0x74>)
 80006ee:	4a1c      	ldr	r2, [pc, #112]	; (8000760 <MX_I2C1_Init+0x78>)
 80006f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80006f2:	4b1a      	ldr	r3, [pc, #104]	; (800075c <MX_I2C1_Init+0x74>)
 80006f4:	4a1b      	ldr	r2, [pc, #108]	; (8000764 <MX_I2C1_Init+0x7c>)
 80006f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006f8:	4b18      	ldr	r3, [pc, #96]	; (800075c <MX_I2C1_Init+0x74>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006fe:	4b17      	ldr	r3, [pc, #92]	; (800075c <MX_I2C1_Init+0x74>)
 8000700:	2201      	movs	r2, #1
 8000702:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000704:	4b15      	ldr	r3, [pc, #84]	; (800075c <MX_I2C1_Init+0x74>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800070a:	4b14      	ldr	r3, [pc, #80]	; (800075c <MX_I2C1_Init+0x74>)
 800070c:	2200      	movs	r2, #0
 800070e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000710:	4b12      	ldr	r3, [pc, #72]	; (800075c <MX_I2C1_Init+0x74>)
 8000712:	2200      	movs	r2, #0
 8000714:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000716:	4b11      	ldr	r3, [pc, #68]	; (800075c <MX_I2C1_Init+0x74>)
 8000718:	2200      	movs	r2, #0
 800071a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800071c:	4b0f      	ldr	r3, [pc, #60]	; (800075c <MX_I2C1_Init+0x74>)
 800071e:	2200      	movs	r2, #0
 8000720:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <MX_I2C1_Init+0x74>)
 8000724:	0018      	movs	r0, r3
 8000726:	f000 fd07 	bl	8001138 <HAL_I2C_Init>
 800072a:	1e03      	subs	r3, r0, #0
 800072c:	d001      	beq.n	8000732 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800072e:	f000 f8d1 	bl	80008d4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000732:	4b0a      	ldr	r3, [pc, #40]	; (800075c <MX_I2C1_Init+0x74>)
 8000734:	2100      	movs	r1, #0
 8000736:	0018      	movs	r0, r3
 8000738:	f001 f9a8 	bl	8001a8c <HAL_I2CEx_ConfigAnalogFilter>
 800073c:	1e03      	subs	r3, r0, #0
 800073e:	d001      	beq.n	8000744 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000740:	f000 f8c8 	bl	80008d4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000744:	4b05      	ldr	r3, [pc, #20]	; (800075c <MX_I2C1_Init+0x74>)
 8000746:	2100      	movs	r1, #0
 8000748:	0018      	movs	r0, r3
 800074a:	f001 f9eb 	bl	8001b24 <HAL_I2CEx_ConfigDigitalFilter>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d001      	beq.n	8000756 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000752:	f000 f8bf 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	2000009c 	.word	0x2000009c
 8000760:	40005400 	.word	0x40005400
 8000764:	2000090e 	.word	0x2000090e

08000768 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800076c:	4b1b      	ldr	r3, [pc, #108]	; (80007dc <MX_SPI1_Init+0x74>)
 800076e:	4a1c      	ldr	r2, [pc, #112]	; (80007e0 <MX_SPI1_Init+0x78>)
 8000770:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000772:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <MX_SPI1_Init+0x74>)
 8000774:	2282      	movs	r2, #130	; 0x82
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800077a:	4b18      	ldr	r3, [pc, #96]	; (80007dc <MX_SPI1_Init+0x74>)
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000780:	4b16      	ldr	r3, [pc, #88]	; (80007dc <MX_SPI1_Init+0x74>)
 8000782:	22e0      	movs	r2, #224	; 0xe0
 8000784:	00d2      	lsls	r2, r2, #3
 8000786:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000788:	4b14      	ldr	r3, [pc, #80]	; (80007dc <MX_SPI1_Init+0x74>)
 800078a:	2200      	movs	r2, #0
 800078c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800078e:	4b13      	ldr	r3, [pc, #76]	; (80007dc <MX_SPI1_Init+0x74>)
 8000790:	2200      	movs	r2, #0
 8000792:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000794:	4b11      	ldr	r3, [pc, #68]	; (80007dc <MX_SPI1_Init+0x74>)
 8000796:	2280      	movs	r2, #128	; 0x80
 8000798:	0092      	lsls	r2, r2, #2
 800079a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_SPI1_Init+0x74>)
 800079e:	2210      	movs	r2, #16
 80007a0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <MX_SPI1_Init+0x74>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_SPI1_Init+0x74>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007ae:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <MX_SPI1_Init+0x74>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_SPI1_Init+0x74>)
 80007b6:	2207      	movs	r2, #7
 80007b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_SPI1_Init+0x74>)
 80007bc:	2200      	movs	r2, #0
 80007be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_SPI1_Init+0x74>)
 80007c2:	2208      	movs	r2, #8
 80007c4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <MX_SPI1_Init+0x74>)
 80007c8:	0018      	movs	r0, r3
 80007ca:	f001 ffe5 	bl	8002798 <HAL_SPI_Init>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80007d2:	f000 f87f 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20000170 	.word	0x20000170
 80007e0:	40013000 	.word	0x40013000

080007e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007e8:	4b14      	ldr	r3, [pc, #80]	; (800083c <MX_USART1_UART_Init+0x58>)
 80007ea:	4a15      	ldr	r2, [pc, #84]	; (8000840 <MX_USART1_UART_Init+0x5c>)
 80007ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80007ee:	4b13      	ldr	r3, [pc, #76]	; (800083c <MX_USART1_UART_Init+0x58>)
 80007f0:	2296      	movs	r2, #150	; 0x96
 80007f2:	0192      	lsls	r2, r2, #6
 80007f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007f6:	4b11      	ldr	r3, [pc, #68]	; (800083c <MX_USART1_UART_Init+0x58>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007fc:	4b0f      	ldr	r3, [pc, #60]	; (800083c <MX_USART1_UART_Init+0x58>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000802:	4b0e      	ldr	r3, [pc, #56]	; (800083c <MX_USART1_UART_Init+0x58>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000808:	4b0c      	ldr	r3, [pc, #48]	; (800083c <MX_USART1_UART_Init+0x58>)
 800080a:	220c      	movs	r2, #12
 800080c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080e:	4b0b      	ldr	r3, [pc, #44]	; (800083c <MX_USART1_UART_Init+0x58>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000814:	4b09      	ldr	r3, [pc, #36]	; (800083c <MX_USART1_UART_Init+0x58>)
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800081a:	4b08      	ldr	r3, [pc, #32]	; (800083c <MX_USART1_UART_Init+0x58>)
 800081c:	2200      	movs	r2, #0
 800081e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000820:	4b06      	ldr	r3, [pc, #24]	; (800083c <MX_USART1_UART_Init+0x58>)
 8000822:	2200      	movs	r2, #0
 8000824:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000826:	4b05      	ldr	r3, [pc, #20]	; (800083c <MX_USART1_UART_Init+0x58>)
 8000828:	0018      	movs	r0, r3
 800082a:	f002 f86d 	bl	8002908 <HAL_UART_Init>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000832:	f000 f84f 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200000e8 	.word	0x200000e8
 8000840:	40013800 	.word	0x40013800

08000844 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b089      	sub	sp, #36	; 0x24
 8000848:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084a:	240c      	movs	r4, #12
 800084c:	193b      	adds	r3, r7, r4
 800084e:	0018      	movs	r0, r3
 8000850:	2314      	movs	r3, #20
 8000852:	001a      	movs	r2, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f002 fbcf 	bl	8002ff8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800085a:	4b1d      	ldr	r3, [pc, #116]	; (80008d0 <MX_GPIO_Init+0x8c>)
 800085c:	695a      	ldr	r2, [r3, #20]
 800085e:	4b1c      	ldr	r3, [pc, #112]	; (80008d0 <MX_GPIO_Init+0x8c>)
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	03c9      	lsls	r1, r1, #15
 8000864:	430a      	orrs	r2, r1
 8000866:	615a      	str	r2, [r3, #20]
 8000868:	4b19      	ldr	r3, [pc, #100]	; (80008d0 <MX_GPIO_Init+0x8c>)
 800086a:	695a      	ldr	r2, [r3, #20]
 800086c:	2380      	movs	r3, #128	; 0x80
 800086e:	03db      	lsls	r3, r3, #15
 8000870:	4013      	ands	r3, r2
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000876:	4b16      	ldr	r3, [pc, #88]	; (80008d0 <MX_GPIO_Init+0x8c>)
 8000878:	695a      	ldr	r2, [r3, #20]
 800087a:	4b15      	ldr	r3, [pc, #84]	; (80008d0 <MX_GPIO_Init+0x8c>)
 800087c:	2180      	movs	r1, #128	; 0x80
 800087e:	0289      	lsls	r1, r1, #10
 8000880:	430a      	orrs	r2, r1
 8000882:	615a      	str	r2, [r3, #20]
 8000884:	4b12      	ldr	r3, [pc, #72]	; (80008d0 <MX_GPIO_Init+0x8c>)
 8000886:	695a      	ldr	r2, [r3, #20]
 8000888:	2380      	movs	r3, #128	; 0x80
 800088a:	029b      	lsls	r3, r3, #10
 800088c:	4013      	ands	r3, r2
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000892:	2390      	movs	r3, #144	; 0x90
 8000894:	05db      	lsls	r3, r3, #23
 8000896:	2200      	movs	r2, #0
 8000898:	2119      	movs	r1, #25
 800089a:	0018      	movs	r0, r3
 800089c:	f000 fc2e 	bl	80010fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 80008a0:	0021      	movs	r1, r4
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	2219      	movs	r2, #25
 80008a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2201      	movs	r2, #1
 80008ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	187b      	adds	r3, r7, r1
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b4:	187b      	adds	r3, r7, r1
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ba:	187a      	adds	r2, r7, r1
 80008bc:	2390      	movs	r3, #144	; 0x90
 80008be:	05db      	lsls	r3, r3, #23
 80008c0:	0011      	movs	r1, r2
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 fab2 	bl	8000e2c <HAL_GPIO_Init>

}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	b009      	add	sp, #36	; 0x24
 80008ce:	bd90      	pop	{r4, r7, pc}
 80008d0:	40021000 	.word	0x40021000

080008d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d8:	b672      	cpsid	i
}
 80008da:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008dc:	e7fe      	b.n	80008dc <Error_Handler+0x8>
	...

080008e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008e6:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <HAL_MspInit+0x44>)
 80008e8:	699a      	ldr	r2, [r3, #24]
 80008ea:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <HAL_MspInit+0x44>)
 80008ec:	2101      	movs	r1, #1
 80008ee:	430a      	orrs	r2, r1
 80008f0:	619a      	str	r2, [r3, #24]
 80008f2:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <HAL_MspInit+0x44>)
 80008f4:	699b      	ldr	r3, [r3, #24]
 80008f6:	2201      	movs	r2, #1
 80008f8:	4013      	ands	r3, r2
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fe:	4b09      	ldr	r3, [pc, #36]	; (8000924 <HAL_MspInit+0x44>)
 8000900:	69da      	ldr	r2, [r3, #28]
 8000902:	4b08      	ldr	r3, [pc, #32]	; (8000924 <HAL_MspInit+0x44>)
 8000904:	2180      	movs	r1, #128	; 0x80
 8000906:	0549      	lsls	r1, r1, #21
 8000908:	430a      	orrs	r2, r1
 800090a:	61da      	str	r2, [r3, #28]
 800090c:	4b05      	ldr	r3, [pc, #20]	; (8000924 <HAL_MspInit+0x44>)
 800090e:	69da      	ldr	r2, [r3, #28]
 8000910:	2380      	movs	r3, #128	; 0x80
 8000912:	055b      	lsls	r3, r3, #21
 8000914:	4013      	ands	r3, r2
 8000916:	603b      	str	r3, [r7, #0]
 8000918:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	b002      	add	sp, #8
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	40021000 	.word	0x40021000

08000928 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b08b      	sub	sp, #44	; 0x2c
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000930:	2414      	movs	r4, #20
 8000932:	193b      	adds	r3, r7, r4
 8000934:	0018      	movs	r0, r3
 8000936:	2314      	movs	r3, #20
 8000938:	001a      	movs	r2, r3
 800093a:	2100      	movs	r1, #0
 800093c:	f002 fb5c 	bl	8002ff8 <memset>
  if(hi2c->Instance==I2C1)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a1c      	ldr	r2, [pc, #112]	; (80009b8 <HAL_I2C_MspInit+0x90>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d131      	bne.n	80009ae <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800094a:	4b1c      	ldr	r3, [pc, #112]	; (80009bc <HAL_I2C_MspInit+0x94>)
 800094c:	695a      	ldr	r2, [r3, #20]
 800094e:	4b1b      	ldr	r3, [pc, #108]	; (80009bc <HAL_I2C_MspInit+0x94>)
 8000950:	2180      	movs	r1, #128	; 0x80
 8000952:	03c9      	lsls	r1, r1, #15
 8000954:	430a      	orrs	r2, r1
 8000956:	615a      	str	r2, [r3, #20]
 8000958:	4b18      	ldr	r3, [pc, #96]	; (80009bc <HAL_I2C_MspInit+0x94>)
 800095a:	695a      	ldr	r2, [r3, #20]
 800095c:	2380      	movs	r3, #128	; 0x80
 800095e:	03db      	lsls	r3, r3, #15
 8000960:	4013      	ands	r3, r2
 8000962:	613b      	str	r3, [r7, #16]
 8000964:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PF0-OSC_IN     ------> I2C1_SDA
    PF1-OSC_OUT     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000966:	0021      	movs	r1, r4
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2203      	movs	r2, #3
 800096c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2212      	movs	r2, #18
 8000972:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2201      	movs	r2, #1
 8000978:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2203      	movs	r2, #3
 800097e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2201      	movs	r2, #1
 8000984:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000986:	187b      	adds	r3, r7, r1
 8000988:	4a0d      	ldr	r2, [pc, #52]	; (80009c0 <HAL_I2C_MspInit+0x98>)
 800098a:	0019      	movs	r1, r3
 800098c:	0010      	movs	r0, r2
 800098e:	f000 fa4d 	bl	8000e2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000992:	4b0a      	ldr	r3, [pc, #40]	; (80009bc <HAL_I2C_MspInit+0x94>)
 8000994:	69da      	ldr	r2, [r3, #28]
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <HAL_I2C_MspInit+0x94>)
 8000998:	2180      	movs	r1, #128	; 0x80
 800099a:	0389      	lsls	r1, r1, #14
 800099c:	430a      	orrs	r2, r1
 800099e:	61da      	str	r2, [r3, #28]
 80009a0:	4b06      	ldr	r3, [pc, #24]	; (80009bc <HAL_I2C_MspInit+0x94>)
 80009a2:	69da      	ldr	r2, [r3, #28]
 80009a4:	2380      	movs	r3, #128	; 0x80
 80009a6:	039b      	lsls	r3, r3, #14
 80009a8:	4013      	ands	r3, r2
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b00b      	add	sp, #44	; 0x2c
 80009b4:	bd90      	pop	{r4, r7, pc}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	40005400 	.word	0x40005400
 80009bc:	40021000 	.word	0x40021000
 80009c0:	48001400 	.word	0x48001400

080009c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009c4:	b590      	push	{r4, r7, lr}
 80009c6:	b08b      	sub	sp, #44	; 0x2c
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	2414      	movs	r4, #20
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	0018      	movs	r0, r3
 80009d2:	2314      	movs	r3, #20
 80009d4:	001a      	movs	r2, r3
 80009d6:	2100      	movs	r1, #0
 80009d8:	f002 fb0e 	bl	8002ff8 <memset>
  if(hspi->Instance==SPI1)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a1c      	ldr	r2, [pc, #112]	; (8000a54 <HAL_SPI_MspInit+0x90>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d132      	bne.n	8000a4c <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009e6:	4b1c      	ldr	r3, [pc, #112]	; (8000a58 <HAL_SPI_MspInit+0x94>)
 80009e8:	699a      	ldr	r2, [r3, #24]
 80009ea:	4b1b      	ldr	r3, [pc, #108]	; (8000a58 <HAL_SPI_MspInit+0x94>)
 80009ec:	2180      	movs	r1, #128	; 0x80
 80009ee:	0149      	lsls	r1, r1, #5
 80009f0:	430a      	orrs	r2, r1
 80009f2:	619a      	str	r2, [r3, #24]
 80009f4:	4b18      	ldr	r3, [pc, #96]	; (8000a58 <HAL_SPI_MspInit+0x94>)
 80009f6:	699a      	ldr	r2, [r3, #24]
 80009f8:	2380      	movs	r3, #128	; 0x80
 80009fa:	015b      	lsls	r3, r3, #5
 80009fc:	4013      	ands	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
 8000a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	4b15      	ldr	r3, [pc, #84]	; (8000a58 <HAL_SPI_MspInit+0x94>)
 8000a04:	695a      	ldr	r2, [r3, #20]
 8000a06:	4b14      	ldr	r3, [pc, #80]	; (8000a58 <HAL_SPI_MspInit+0x94>)
 8000a08:	2180      	movs	r1, #128	; 0x80
 8000a0a:	0289      	lsls	r1, r1, #10
 8000a0c:	430a      	orrs	r2, r1
 8000a0e:	615a      	str	r2, [r3, #20]
 8000a10:	4b11      	ldr	r3, [pc, #68]	; (8000a58 <HAL_SPI_MspInit+0x94>)
 8000a12:	695a      	ldr	r2, [r3, #20]
 8000a14:	2380      	movs	r3, #128	; 0x80
 8000a16:	029b      	lsls	r3, r3, #10
 8000a18:	4013      	ands	r3, r2
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a1e:	0021      	movs	r1, r4
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	22e0      	movs	r2, #224	; 0xe0
 8000a24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2202      	movs	r2, #2
 8000a2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2203      	movs	r2, #3
 8000a36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3e:	187a      	adds	r2, r7, r1
 8000a40:	2390      	movs	r3, #144	; 0x90
 8000a42:	05db      	lsls	r3, r3, #23
 8000a44:	0011      	movs	r1, r2
 8000a46:	0018      	movs	r0, r3
 8000a48:	f000 f9f0 	bl	8000e2c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b00b      	add	sp, #44	; 0x2c
 8000a52:	bd90      	pop	{r4, r7, pc}
 8000a54:	40013000 	.word	0x40013000
 8000a58:	40021000 	.word	0x40021000

08000a5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b08b      	sub	sp, #44	; 0x2c
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	2414      	movs	r4, #20
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	0018      	movs	r0, r3
 8000a6a:	2314      	movs	r3, #20
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	2100      	movs	r1, #0
 8000a70:	f002 fac2 	bl	8002ff8 <memset>
  if(huart->Instance==USART1)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a1d      	ldr	r2, [pc, #116]	; (8000af0 <HAL_UART_MspInit+0x94>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d133      	bne.n	8000ae6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a7e:	4b1d      	ldr	r3, [pc, #116]	; (8000af4 <HAL_UART_MspInit+0x98>)
 8000a80:	699a      	ldr	r2, [r3, #24]
 8000a82:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <HAL_UART_MspInit+0x98>)
 8000a84:	2180      	movs	r1, #128	; 0x80
 8000a86:	01c9      	lsls	r1, r1, #7
 8000a88:	430a      	orrs	r2, r1
 8000a8a:	619a      	str	r2, [r3, #24]
 8000a8c:	4b19      	ldr	r3, [pc, #100]	; (8000af4 <HAL_UART_MspInit+0x98>)
 8000a8e:	699a      	ldr	r2, [r3, #24]
 8000a90:	2380      	movs	r3, #128	; 0x80
 8000a92:	01db      	lsls	r3, r3, #7
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9a:	4b16      	ldr	r3, [pc, #88]	; (8000af4 <HAL_UART_MspInit+0x98>)
 8000a9c:	695a      	ldr	r2, [r3, #20]
 8000a9e:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <HAL_UART_MspInit+0x98>)
 8000aa0:	2180      	movs	r1, #128	; 0x80
 8000aa2:	0289      	lsls	r1, r1, #10
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	615a      	str	r2, [r3, #20]
 8000aa8:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <HAL_UART_MspInit+0x98>)
 8000aaa:	695a      	ldr	r2, [r3, #20]
 8000aac:	2380      	movs	r3, #128	; 0x80
 8000aae:	029b      	lsls	r3, r3, #10
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ab6:	193b      	adds	r3, r7, r4
 8000ab8:	22c0      	movs	r2, #192	; 0xc0
 8000aba:	00d2      	lsls	r2, r2, #3
 8000abc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abe:	0021      	movs	r1, r4
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	2202      	movs	r2, #2
 8000ac4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	187b      	adds	r3, r7, r1
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000acc:	187b      	adds	r3, r7, r1
 8000ace:	2203      	movs	r2, #3
 8000ad0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000ad2:	187b      	adds	r3, r7, r1
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad8:	187a      	adds	r2, r7, r1
 8000ada:	2390      	movs	r3, #144	; 0x90
 8000adc:	05db      	lsls	r3, r3, #23
 8000ade:	0011      	movs	r1, r2
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f000 f9a3 	bl	8000e2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	b00b      	add	sp, #44	; 0x2c
 8000aec:	bd90      	pop	{r4, r7, pc}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	40013800 	.word	0x40013800
 8000af4:	40021000 	.word	0x40021000

08000af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000afc:	e7fe      	b.n	8000afc <NMI_Handler+0x4>

08000afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b02:	e7fe      	b.n	8000b02 <HardFault_Handler+0x4>

08000b04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b08:	46c0      	nop			; (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b1c:	f000 f892 	bl	8000c44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b20:	46c0      	nop			; (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b30:	4813      	ldr	r0, [pc, #76]	; (8000b80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b32:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000b34:	4813      	ldr	r0, [pc, #76]	; (8000b84 <LoopForever+0x6>)
    LDR R1, [R0]
 8000b36:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000b38:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000b3a:	4a13      	ldr	r2, [pc, #76]	; (8000b88 <LoopForever+0xa>)
    CMP R1, R2
 8000b3c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000b3e:	d105      	bne.n	8000b4c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000b40:	4812      	ldr	r0, [pc, #72]	; (8000b8c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000b42:	4913      	ldr	r1, [pc, #76]	; (8000b90 <LoopForever+0x12>)
    STR R1, [R0]
 8000b44:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000b46:	4813      	ldr	r0, [pc, #76]	; (8000b94 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000b48:	4913      	ldr	r1, [pc, #76]	; (8000b98 <LoopForever+0x1a>)
    STR R1, [R0]
 8000b4a:	6001      	str	r1, [r0, #0]

08000b4c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b4c:	4813      	ldr	r0, [pc, #76]	; (8000b9c <LoopForever+0x1e>)
  ldr r1, =_edata
 8000b4e:	4914      	ldr	r1, [pc, #80]	; (8000ba0 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000b50:	4a14      	ldr	r2, [pc, #80]	; (8000ba4 <LoopForever+0x26>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b54:	e002      	b.n	8000b5c <LoopCopyDataInit>

08000b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b5a:	3304      	adds	r3, #4

08000b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b60:	d3f9      	bcc.n	8000b56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b62:	4a11      	ldr	r2, [pc, #68]	; (8000ba8 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000b64:	4c11      	ldr	r4, [pc, #68]	; (8000bac <LoopForever+0x2e>)
  movs r3, #0
 8000b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b68:	e001      	b.n	8000b6e <LoopFillZerobss>

08000b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b6c:	3204      	adds	r2, #4

08000b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b70:	d3fb      	bcc.n	8000b6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b72:	f7ff ffd8 	bl	8000b26 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000b76:	f002 fa1b 	bl	8002fb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b7a:	f7ff fb51 	bl	8000220 <main>

08000b7e <LoopForever>:

LoopForever:
    b LoopForever
 8000b7e:	e7fe      	b.n	8000b7e <LoopForever>
  ldr   r0, =_estack
 8000b80:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000b84:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000b88:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000b8c:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000b90:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000b94:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000b98:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba0:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8000ba4:	08003060 	.word	0x08003060
  ldr r2, =_sbss
 8000ba8:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8000bac:	200001dc 	.word	0x200001dc

08000bb0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC1_IRQHandler>
	...

08000bb4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb8:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <HAL_Init+0x24>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <HAL_Init+0x24>)
 8000bbe:	2110      	movs	r1, #16
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f000 f809 	bl	8000bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bca:	f7ff fe89 	bl	80008e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bce:	2300      	movs	r3, #0
}
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	46c0      	nop			; (mov r8, r8)
 8000bd8:	40022000 	.word	0x40022000

08000bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bdc:	b590      	push	{r4, r7, lr}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be4:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <HAL_InitTick+0x5c>)
 8000be6:	681c      	ldr	r4, [r3, #0]
 8000be8:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <HAL_InitTick+0x60>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	0019      	movs	r1, r3
 8000bee:	23fa      	movs	r3, #250	; 0xfa
 8000bf0:	0098      	lsls	r0, r3, #2
 8000bf2:	f7ff fa89 	bl	8000108 <__udivsi3>
 8000bf6:	0003      	movs	r3, r0
 8000bf8:	0019      	movs	r1, r3
 8000bfa:	0020      	movs	r0, r4
 8000bfc:	f7ff fa84 	bl	8000108 <__udivsi3>
 8000c00:	0003      	movs	r3, r0
 8000c02:	0018      	movs	r0, r3
 8000c04:	f000 f905 	bl	8000e12 <HAL_SYSTICK_Config>
 8000c08:	1e03      	subs	r3, r0, #0
 8000c0a:	d001      	beq.n	8000c10 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	e00f      	b.n	8000c30 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d80b      	bhi.n	8000c2e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	2301      	movs	r3, #1
 8000c1a:	425b      	negs	r3, r3
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f000 f8e2 	bl	8000de8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c24:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <HAL_InitTick+0x64>)
 8000c26:	687a      	ldr	r2, [r7, #4]
 8000c28:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	e000      	b.n	8000c30 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
}
 8000c30:	0018      	movs	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b003      	add	sp, #12
 8000c36:	bd90      	pop	{r4, r7, pc}
 8000c38:	20000030 	.word	0x20000030
 8000c3c:	20000038 	.word	0x20000038
 8000c40:	20000034 	.word	0x20000034

08000c44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c48:	4b05      	ldr	r3, [pc, #20]	; (8000c60 <HAL_IncTick+0x1c>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	001a      	movs	r2, r3
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <HAL_IncTick+0x20>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	18d2      	adds	r2, r2, r3
 8000c54:	4b03      	ldr	r3, [pc, #12]	; (8000c64 <HAL_IncTick+0x20>)
 8000c56:	601a      	str	r2, [r3, #0]
}
 8000c58:	46c0      	nop			; (mov r8, r8)
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	20000038 	.word	0x20000038
 8000c64:	200001d8 	.word	0x200001d8

08000c68 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b02      	ldr	r3, [pc, #8]	; (8000c78 <HAL_GetTick+0x10>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	0018      	movs	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	200001d8 	.word	0x200001d8

08000c7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c84:	f7ff fff0 	bl	8000c68 <HAL_GetTick>
 8000c88:	0003      	movs	r3, r0
 8000c8a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	3301      	adds	r3, #1
 8000c94:	d005      	beq.n	8000ca2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c96:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <HAL_Delay+0x44>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	001a      	movs	r2, r3
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	189b      	adds	r3, r3, r2
 8000ca0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	f7ff ffe0 	bl	8000c68 <HAL_GetTick>
 8000ca8:	0002      	movs	r2, r0
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d8f7      	bhi.n	8000ca4 <HAL_Delay+0x28>
  {
  }
}
 8000cb4:	46c0      	nop			; (mov r8, r8)
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	b004      	add	sp, #16
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	46c0      	nop			; (mov r8, r8)
 8000cc0:	20000038 	.word	0x20000038

08000cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc4:	b590      	push	{r4, r7, lr}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	0002      	movs	r2, r0
 8000ccc:	6039      	str	r1, [r7, #0]
 8000cce:	1dfb      	adds	r3, r7, #7
 8000cd0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cd2:	1dfb      	adds	r3, r7, #7
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	2b7f      	cmp	r3, #127	; 0x7f
 8000cd8:	d828      	bhi.n	8000d2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cda:	4a2f      	ldr	r2, [pc, #188]	; (8000d98 <__NVIC_SetPriority+0xd4>)
 8000cdc:	1dfb      	adds	r3, r7, #7
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	b25b      	sxtb	r3, r3
 8000ce2:	089b      	lsrs	r3, r3, #2
 8000ce4:	33c0      	adds	r3, #192	; 0xc0
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	589b      	ldr	r3, [r3, r2]
 8000cea:	1dfa      	adds	r2, r7, #7
 8000cec:	7812      	ldrb	r2, [r2, #0]
 8000cee:	0011      	movs	r1, r2
 8000cf0:	2203      	movs	r2, #3
 8000cf2:	400a      	ands	r2, r1
 8000cf4:	00d2      	lsls	r2, r2, #3
 8000cf6:	21ff      	movs	r1, #255	; 0xff
 8000cf8:	4091      	lsls	r1, r2
 8000cfa:	000a      	movs	r2, r1
 8000cfc:	43d2      	mvns	r2, r2
 8000cfe:	401a      	ands	r2, r3
 8000d00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	019b      	lsls	r3, r3, #6
 8000d06:	22ff      	movs	r2, #255	; 0xff
 8000d08:	401a      	ands	r2, r3
 8000d0a:	1dfb      	adds	r3, r7, #7
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	0018      	movs	r0, r3
 8000d10:	2303      	movs	r3, #3
 8000d12:	4003      	ands	r3, r0
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d18:	481f      	ldr	r0, [pc, #124]	; (8000d98 <__NVIC_SetPriority+0xd4>)
 8000d1a:	1dfb      	adds	r3, r7, #7
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	b25b      	sxtb	r3, r3
 8000d20:	089b      	lsrs	r3, r3, #2
 8000d22:	430a      	orrs	r2, r1
 8000d24:	33c0      	adds	r3, #192	; 0xc0
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d2a:	e031      	b.n	8000d90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d2c:	4a1b      	ldr	r2, [pc, #108]	; (8000d9c <__NVIC_SetPriority+0xd8>)
 8000d2e:	1dfb      	adds	r3, r7, #7
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	0019      	movs	r1, r3
 8000d34:	230f      	movs	r3, #15
 8000d36:	400b      	ands	r3, r1
 8000d38:	3b08      	subs	r3, #8
 8000d3a:	089b      	lsrs	r3, r3, #2
 8000d3c:	3306      	adds	r3, #6
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	18d3      	adds	r3, r2, r3
 8000d42:	3304      	adds	r3, #4
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	1dfa      	adds	r2, r7, #7
 8000d48:	7812      	ldrb	r2, [r2, #0]
 8000d4a:	0011      	movs	r1, r2
 8000d4c:	2203      	movs	r2, #3
 8000d4e:	400a      	ands	r2, r1
 8000d50:	00d2      	lsls	r2, r2, #3
 8000d52:	21ff      	movs	r1, #255	; 0xff
 8000d54:	4091      	lsls	r1, r2
 8000d56:	000a      	movs	r2, r1
 8000d58:	43d2      	mvns	r2, r2
 8000d5a:	401a      	ands	r2, r3
 8000d5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	019b      	lsls	r3, r3, #6
 8000d62:	22ff      	movs	r2, #255	; 0xff
 8000d64:	401a      	ands	r2, r3
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	4003      	ands	r3, r0
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d74:	4809      	ldr	r0, [pc, #36]	; (8000d9c <__NVIC_SetPriority+0xd8>)
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	001c      	movs	r4, r3
 8000d7c:	230f      	movs	r3, #15
 8000d7e:	4023      	ands	r3, r4
 8000d80:	3b08      	subs	r3, #8
 8000d82:	089b      	lsrs	r3, r3, #2
 8000d84:	430a      	orrs	r2, r1
 8000d86:	3306      	adds	r3, #6
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	18c3      	adds	r3, r0, r3
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	601a      	str	r2, [r3, #0]
}
 8000d90:	46c0      	nop			; (mov r8, r8)
 8000d92:	46bd      	mov	sp, r7
 8000d94:	b003      	add	sp, #12
 8000d96:	bd90      	pop	{r4, r7, pc}
 8000d98:	e000e100 	.word	0xe000e100
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	1e5a      	subs	r2, r3, #1
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	045b      	lsls	r3, r3, #17
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d301      	bcc.n	8000db8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000db4:	2301      	movs	r3, #1
 8000db6:	e010      	b.n	8000dda <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000db8:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <SysTick_Config+0x44>)
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	3a01      	subs	r2, #1
 8000dbe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	425b      	negs	r3, r3
 8000dc4:	2103      	movs	r1, #3
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f7ff ff7c 	bl	8000cc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dcc:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <SysTick_Config+0x44>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dd2:	4b04      	ldr	r3, [pc, #16]	; (8000de4 <SysTick_Config+0x44>)
 8000dd4:	2207      	movs	r2, #7
 8000dd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	0018      	movs	r0, r3
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b002      	add	sp, #8
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	e000e010 	.word	0xe000e010

08000de8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
 8000df2:	210f      	movs	r1, #15
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	1c02      	adds	r2, r0, #0
 8000df8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000dfa:	68ba      	ldr	r2, [r7, #8]
 8000dfc:	187b      	adds	r3, r7, r1
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	b25b      	sxtb	r3, r3
 8000e02:	0011      	movs	r1, r2
 8000e04:	0018      	movs	r0, r3
 8000e06:	f7ff ff5d 	bl	8000cc4 <__NVIC_SetPriority>
}
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	b004      	add	sp, #16
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f7ff ffbf 	bl	8000da0 <SysTick_Config>
 8000e22:	0003      	movs	r3, r0
}
 8000e24:	0018      	movs	r0, r3
 8000e26:	46bd      	mov	sp, r7
 8000e28:	b002      	add	sp, #8
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e36:	2300      	movs	r3, #0
 8000e38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e3a:	e149      	b.n	80010d0 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2101      	movs	r1, #1
 8000e42:	697a      	ldr	r2, [r7, #20]
 8000e44:	4091      	lsls	r1, r2
 8000e46:	000a      	movs	r2, r1
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d100      	bne.n	8000e54 <HAL_GPIO_Init+0x28>
 8000e52:	e13a      	b.n	80010ca <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2203      	movs	r2, #3
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d005      	beq.n	8000e6c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	2203      	movs	r2, #3
 8000e66:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d130      	bne.n	8000ece <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	2203      	movs	r2, #3
 8000e78:	409a      	lsls	r2, r3
 8000e7a:	0013      	movs	r3, r2
 8000e7c:	43da      	mvns	r2, r3
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	68da      	ldr	r2, [r3, #12]
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	409a      	lsls	r2, r3
 8000e8e:	0013      	movs	r3, r2
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	409a      	lsls	r2, r3
 8000ea8:	0013      	movs	r3, r2
 8000eaa:	43da      	mvns	r2, r3
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	091b      	lsrs	r3, r3, #4
 8000eb8:	2201      	movs	r2, #1
 8000eba:	401a      	ands	r2, r3
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d017      	beq.n	8000f0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	68db      	ldr	r3, [r3, #12]
 8000ede:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	2203      	movs	r2, #3
 8000ee6:	409a      	lsls	r2, r3
 8000ee8:	0013      	movs	r3, r2
 8000eea:	43da      	mvns	r2, r3
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	4013      	ands	r3, r2
 8000ef0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	689a      	ldr	r2, [r3, #8]
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	005b      	lsls	r3, r3, #1
 8000efa:	409a      	lsls	r2, r3
 8000efc:	0013      	movs	r3, r2
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	2203      	movs	r2, #3
 8000f10:	4013      	ands	r3, r2
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d123      	bne.n	8000f5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	08da      	lsrs	r2, r3, #3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	3208      	adds	r2, #8
 8000f1e:	0092      	lsls	r2, r2, #2
 8000f20:	58d3      	ldr	r3, [r2, r3]
 8000f22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	2207      	movs	r2, #7
 8000f28:	4013      	ands	r3, r2
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	220f      	movs	r2, #15
 8000f2e:	409a      	lsls	r2, r3
 8000f30:	0013      	movs	r3, r2
 8000f32:	43da      	mvns	r2, r3
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	691a      	ldr	r2, [r3, #16]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	2107      	movs	r1, #7
 8000f42:	400b      	ands	r3, r1
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	409a      	lsls	r2, r3
 8000f48:	0013      	movs	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	08da      	lsrs	r2, r3, #3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3208      	adds	r2, #8
 8000f58:	0092      	lsls	r2, r2, #2
 8000f5a:	6939      	ldr	r1, [r7, #16]
 8000f5c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	2203      	movs	r2, #3
 8000f6a:	409a      	lsls	r2, r3
 8000f6c:	0013      	movs	r3, r2
 8000f6e:	43da      	mvns	r2, r3
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	4013      	ands	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	401a      	ands	r2, r3
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	409a      	lsls	r2, r3
 8000f84:	0013      	movs	r3, r2
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	23c0      	movs	r3, #192	; 0xc0
 8000f98:	029b      	lsls	r3, r3, #10
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d100      	bne.n	8000fa0 <HAL_GPIO_Init+0x174>
 8000f9e:	e094      	b.n	80010ca <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa0:	4b51      	ldr	r3, [pc, #324]	; (80010e8 <HAL_GPIO_Init+0x2bc>)
 8000fa2:	699a      	ldr	r2, [r3, #24]
 8000fa4:	4b50      	ldr	r3, [pc, #320]	; (80010e8 <HAL_GPIO_Init+0x2bc>)
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	619a      	str	r2, [r3, #24]
 8000fac:	4b4e      	ldr	r3, [pc, #312]	; (80010e8 <HAL_GPIO_Init+0x2bc>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	60bb      	str	r3, [r7, #8]
 8000fb6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fb8:	4a4c      	ldr	r2, [pc, #304]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	089b      	lsrs	r3, r3, #2
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	589b      	ldr	r3, [r3, r2]
 8000fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	2203      	movs	r2, #3
 8000fca:	4013      	ands	r3, r2
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	220f      	movs	r2, #15
 8000fd0:	409a      	lsls	r2, r3
 8000fd2:	0013      	movs	r3, r2
 8000fd4:	43da      	mvns	r2, r3
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	2390      	movs	r3, #144	; 0x90
 8000fe0:	05db      	lsls	r3, r3, #23
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	d00d      	beq.n	8001002 <HAL_GPIO_Init+0x1d6>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a41      	ldr	r2, [pc, #260]	; (80010f0 <HAL_GPIO_Init+0x2c4>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d007      	beq.n	8000ffe <HAL_GPIO_Init+0x1d2>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a40      	ldr	r2, [pc, #256]	; (80010f4 <HAL_GPIO_Init+0x2c8>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d101      	bne.n	8000ffa <HAL_GPIO_Init+0x1ce>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	e004      	b.n	8001004 <HAL_GPIO_Init+0x1d8>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	e002      	b.n	8001004 <HAL_GPIO_Init+0x1d8>
 8000ffe:	2301      	movs	r3, #1
 8001000:	e000      	b.n	8001004 <HAL_GPIO_Init+0x1d8>
 8001002:	2300      	movs	r3, #0
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	2103      	movs	r1, #3
 8001008:	400a      	ands	r2, r1
 800100a:	0092      	lsls	r2, r2, #2
 800100c:	4093      	lsls	r3, r2
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001014:	4935      	ldr	r1, [pc, #212]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	089b      	lsrs	r3, r3, #2
 800101a:	3302      	adds	r3, #2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001022:	4b35      	ldr	r3, [pc, #212]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	43da      	mvns	r2, r3
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	4013      	ands	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685a      	ldr	r2, [r3, #4]
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	025b      	lsls	r3, r3, #9
 800103a:	4013      	ands	r3, r2
 800103c:	d003      	beq.n	8001046 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4313      	orrs	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001046:	4b2c      	ldr	r3, [pc, #176]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800104c:	4b2a      	ldr	r3, [pc, #168]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	43da      	mvns	r2, r3
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	4013      	ands	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685a      	ldr	r2, [r3, #4]
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	029b      	lsls	r3, r3, #10
 8001064:	4013      	ands	r3, r2
 8001066:	d003      	beq.n	8001070 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	4313      	orrs	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001070:	4b21      	ldr	r3, [pc, #132]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001076:	4b20      	ldr	r3, [pc, #128]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	43da      	mvns	r2, r3
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4013      	ands	r3, r2
 8001084:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685a      	ldr	r2, [r3, #4]
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	035b      	lsls	r3, r3, #13
 800108e:	4013      	ands	r3, r2
 8001090:	d003      	beq.n	800109a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	4313      	orrs	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800109a:	4b17      	ldr	r3, [pc, #92]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80010a0:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	43da      	mvns	r2, r3
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	4013      	ands	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685a      	ldr	r2, [r3, #4]
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	039b      	lsls	r3, r3, #14
 80010b8:	4013      	ands	r3, r2
 80010ba:	d003      	beq.n	80010c4 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010c4:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	3301      	adds	r3, #1
 80010ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	40da      	lsrs	r2, r3
 80010d8:	1e13      	subs	r3, r2, #0
 80010da:	d000      	beq.n	80010de <HAL_GPIO_Init+0x2b2>
 80010dc:	e6ae      	b.n	8000e3c <HAL_GPIO_Init+0x10>
  } 
}
 80010de:	46c0      	nop			; (mov r8, r8)
 80010e0:	46c0      	nop			; (mov r8, r8)
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b006      	add	sp, #24
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40010000 	.word	0x40010000
 80010f0:	48000400 	.word	0x48000400
 80010f4:	48000800 	.word	0x48000800
 80010f8:	40010400 	.word	0x40010400

080010fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	0008      	movs	r0, r1
 8001106:	0011      	movs	r1, r2
 8001108:	1cbb      	adds	r3, r7, #2
 800110a:	1c02      	adds	r2, r0, #0
 800110c:	801a      	strh	r2, [r3, #0]
 800110e:	1c7b      	adds	r3, r7, #1
 8001110:	1c0a      	adds	r2, r1, #0
 8001112:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001114:	1c7b      	adds	r3, r7, #1
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d004      	beq.n	8001126 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800111c:	1cbb      	adds	r3, r7, #2
 800111e:	881a      	ldrh	r2, [r3, #0]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001124:	e003      	b.n	800112e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001126:	1cbb      	adds	r3, r7, #2
 8001128:	881a      	ldrh	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800112e:	46c0      	nop			; (mov r8, r8)
 8001130:	46bd      	mov	sp, r7
 8001132:	b002      	add	sp, #8
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e082      	b.n	8001250 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2241      	movs	r2, #65	; 0x41
 800114e:	5c9b      	ldrb	r3, [r3, r2]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d107      	bne.n	8001166 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2240      	movs	r2, #64	; 0x40
 800115a:	2100      	movs	r1, #0
 800115c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	0018      	movs	r0, r3
 8001162:	f7ff fbe1 	bl	8000928 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2241      	movs	r2, #65	; 0x41
 800116a:	2124      	movs	r1, #36	; 0x24
 800116c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2101      	movs	r1, #1
 800117a:	438a      	bics	r2, r1
 800117c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685a      	ldr	r2, [r3, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4934      	ldr	r1, [pc, #208]	; (8001258 <HAL_I2C_Init+0x120>)
 8001188:	400a      	ands	r2, r1
 800118a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	689a      	ldr	r2, [r3, #8]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4931      	ldr	r1, [pc, #196]	; (800125c <HAL_I2C_Init+0x124>)
 8001198:	400a      	ands	r2, r1
 800119a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d108      	bne.n	80011b6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689a      	ldr	r2, [r3, #8]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2180      	movs	r1, #128	; 0x80
 80011ae:	0209      	lsls	r1, r1, #8
 80011b0:	430a      	orrs	r2, r1
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	e007      	b.n	80011c6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689a      	ldr	r2, [r3, #8]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2184      	movs	r1, #132	; 0x84
 80011c0:	0209      	lsls	r1, r1, #8
 80011c2:	430a      	orrs	r2, r1
 80011c4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d104      	bne.n	80011d8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2280      	movs	r2, #128	; 0x80
 80011d4:	0112      	lsls	r2, r2, #4
 80011d6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	685a      	ldr	r2, [r3, #4]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	491f      	ldr	r1, [pc, #124]	; (8001260 <HAL_I2C_Init+0x128>)
 80011e4:	430a      	orrs	r2, r1
 80011e6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	68da      	ldr	r2, [r3, #12]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	491a      	ldr	r1, [pc, #104]	; (800125c <HAL_I2C_Init+0x124>)
 80011f4:	400a      	ands	r2, r1
 80011f6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	691a      	ldr	r2, [r3, #16]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	431a      	orrs	r2, r3
 8001202:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	430a      	orrs	r2, r1
 8001210:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	69d9      	ldr	r1, [r3, #28]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a1a      	ldr	r2, [r3, #32]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	430a      	orrs	r2, r1
 8001220:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2101      	movs	r1, #1
 800122e:	430a      	orrs	r2, r1
 8001230:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2241      	movs	r2, #65	; 0x41
 800123c:	2120      	movs	r1, #32
 800123e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2242      	movs	r2, #66	; 0x42
 800124a:	2100      	movs	r1, #0
 800124c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800124e:	2300      	movs	r3, #0
}
 8001250:	0018      	movs	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	b002      	add	sp, #8
 8001256:	bd80      	pop	{r7, pc}
 8001258:	f0ffffff 	.word	0xf0ffffff
 800125c:	ffff7fff 	.word	0xffff7fff
 8001260:	02008000 	.word	0x02008000

08001264 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001264:	b590      	push	{r4, r7, lr}
 8001266:	b089      	sub	sp, #36	; 0x24
 8001268:	af02      	add	r7, sp, #8
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	0008      	movs	r0, r1
 800126e:	607a      	str	r2, [r7, #4]
 8001270:	0019      	movs	r1, r3
 8001272:	230a      	movs	r3, #10
 8001274:	18fb      	adds	r3, r7, r3
 8001276:	1c02      	adds	r2, r0, #0
 8001278:	801a      	strh	r2, [r3, #0]
 800127a:	2308      	movs	r3, #8
 800127c:	18fb      	adds	r3, r7, r3
 800127e:	1c0a      	adds	r2, r1, #0
 8001280:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	2241      	movs	r2, #65	; 0x41
 8001286:	5c9b      	ldrb	r3, [r3, r2]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b20      	cmp	r3, #32
 800128c:	d000      	beq.n	8001290 <HAL_I2C_Master_Transmit+0x2c>
 800128e:	e0e7      	b.n	8001460 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2240      	movs	r2, #64	; 0x40
 8001294:	5c9b      	ldrb	r3, [r3, r2]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d101      	bne.n	800129e <HAL_I2C_Master_Transmit+0x3a>
 800129a:	2302      	movs	r3, #2
 800129c:	e0e1      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1fe>
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2240      	movs	r2, #64	; 0x40
 80012a2:	2101      	movs	r1, #1
 80012a4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80012a6:	f7ff fcdf 	bl	8000c68 <HAL_GetTick>
 80012aa:	0003      	movs	r3, r0
 80012ac:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80012ae:	2380      	movs	r3, #128	; 0x80
 80012b0:	0219      	lsls	r1, r3, #8
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	2319      	movs	r3, #25
 80012ba:	2201      	movs	r2, #1
 80012bc:	f000 fa10 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e0cc      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2241      	movs	r2, #65	; 0x41
 80012cc:	2121      	movs	r1, #33	; 0x21
 80012ce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2242      	movs	r2, #66	; 0x42
 80012d4:	2110      	movs	r1, #16
 80012d6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2200      	movs	r2, #0
 80012dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2208      	movs	r2, #8
 80012e8:	18ba      	adds	r2, r7, r2
 80012ea:	8812      	ldrh	r2, [r2, #0]
 80012ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2200      	movs	r2, #0
 80012f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	2bff      	cmp	r3, #255	; 0xff
 80012fc:	d911      	bls.n	8001322 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	22ff      	movs	r2, #255	; 0xff
 8001302:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001308:	b2da      	uxtb	r2, r3
 800130a:	2380      	movs	r3, #128	; 0x80
 800130c:	045c      	lsls	r4, r3, #17
 800130e:	230a      	movs	r3, #10
 8001310:	18fb      	adds	r3, r7, r3
 8001312:	8819      	ldrh	r1, [r3, #0]
 8001314:	68f8      	ldr	r0, [r7, #12]
 8001316:	4b55      	ldr	r3, [pc, #340]	; (800146c <HAL_I2C_Master_Transmit+0x208>)
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	0023      	movs	r3, r4
 800131c:	f000 fb80 	bl	8001a20 <I2C_TransferConfig>
 8001320:	e075      	b.n	800140e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001326:	b29a      	uxth	r2, r3
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001330:	b2da      	uxtb	r2, r3
 8001332:	2380      	movs	r3, #128	; 0x80
 8001334:	049c      	lsls	r4, r3, #18
 8001336:	230a      	movs	r3, #10
 8001338:	18fb      	adds	r3, r7, r3
 800133a:	8819      	ldrh	r1, [r3, #0]
 800133c:	68f8      	ldr	r0, [r7, #12]
 800133e:	4b4b      	ldr	r3, [pc, #300]	; (800146c <HAL_I2C_Master_Transmit+0x208>)
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	0023      	movs	r3, r4
 8001344:	f000 fb6c 	bl	8001a20 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001348:	e061      	b.n	800140e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800134a:	697a      	ldr	r2, [r7, #20]
 800134c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	0018      	movs	r0, r3
 8001352:	f000 fa04 	bl	800175e <I2C_WaitOnTXISFlagUntilTimeout>
 8001356:	1e03      	subs	r3, r0, #0
 8001358:	d001      	beq.n	800135e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e081      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001362:	781a      	ldrb	r2, [r3, #0]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136e:	1c5a      	adds	r2, r3, #1
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001378:	b29b      	uxth	r3, r3
 800137a:	3b01      	subs	r3, #1
 800137c:	b29a      	uxth	r2, r3
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001386:	3b01      	subs	r3, #1
 8001388:	b29a      	uxth	r2, r3
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001392:	b29b      	uxth	r3, r3
 8001394:	2b00      	cmp	r3, #0
 8001396:	d03a      	beq.n	800140e <HAL_I2C_Master_Transmit+0x1aa>
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800139c:	2b00      	cmp	r3, #0
 800139e:	d136      	bne.n	800140e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80013a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	0013      	movs	r3, r2
 80013aa:	2200      	movs	r2, #0
 80013ac:	2180      	movs	r1, #128	; 0x80
 80013ae:	f000 f997 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 80013b2:	1e03      	subs	r3, r0, #0
 80013b4:	d001      	beq.n	80013ba <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e053      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013be:	b29b      	uxth	r3, r3
 80013c0:	2bff      	cmp	r3, #255	; 0xff
 80013c2:	d911      	bls.n	80013e8 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	22ff      	movs	r2, #255	; 0xff
 80013c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	2380      	movs	r3, #128	; 0x80
 80013d2:	045c      	lsls	r4, r3, #17
 80013d4:	230a      	movs	r3, #10
 80013d6:	18fb      	adds	r3, r7, r3
 80013d8:	8819      	ldrh	r1, [r3, #0]
 80013da:	68f8      	ldr	r0, [r7, #12]
 80013dc:	2300      	movs	r3, #0
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	0023      	movs	r3, r4
 80013e2:	f000 fb1d 	bl	8001a20 <I2C_TransferConfig>
 80013e6:	e012      	b.n	800140e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	2380      	movs	r3, #128	; 0x80
 80013fa:	049c      	lsls	r4, r3, #18
 80013fc:	230a      	movs	r3, #10
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	8819      	ldrh	r1, [r3, #0]
 8001402:	68f8      	ldr	r0, [r7, #12]
 8001404:	2300      	movs	r3, #0
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	0023      	movs	r3, r4
 800140a:	f000 fb09 	bl	8001a20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001412:	b29b      	uxth	r3, r3
 8001414:	2b00      	cmp	r3, #0
 8001416:	d198      	bne.n	800134a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	0018      	movs	r0, r3
 8001420:	f000 f9dc 	bl	80017dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001424:	1e03      	subs	r3, r0, #0
 8001426:	d001      	beq.n	800142c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e01a      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2220      	movs	r2, #32
 8001432:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	490c      	ldr	r1, [pc, #48]	; (8001470 <HAL_I2C_Master_Transmit+0x20c>)
 8001440:	400a      	ands	r2, r1
 8001442:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2241      	movs	r2, #65	; 0x41
 8001448:	2120      	movs	r1, #32
 800144a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2242      	movs	r2, #66	; 0x42
 8001450:	2100      	movs	r1, #0
 8001452:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2240      	movs	r2, #64	; 0x40
 8001458:	2100      	movs	r1, #0
 800145a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800145c:	2300      	movs	r3, #0
 800145e:	e000      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001460:	2302      	movs	r3, #2
  }
}
 8001462:	0018      	movs	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	b007      	add	sp, #28
 8001468:	bd90      	pop	{r4, r7, pc}
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	80002000 	.word	0x80002000
 8001470:	fe00e800 	.word	0xfe00e800

08001474 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001474:	b590      	push	{r4, r7, lr}
 8001476:	b089      	sub	sp, #36	; 0x24
 8001478:	af02      	add	r7, sp, #8
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	0008      	movs	r0, r1
 800147e:	607a      	str	r2, [r7, #4]
 8001480:	0019      	movs	r1, r3
 8001482:	230a      	movs	r3, #10
 8001484:	18fb      	adds	r3, r7, r3
 8001486:	1c02      	adds	r2, r0, #0
 8001488:	801a      	strh	r2, [r3, #0]
 800148a:	2308      	movs	r3, #8
 800148c:	18fb      	adds	r3, r7, r3
 800148e:	1c0a      	adds	r2, r1, #0
 8001490:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2241      	movs	r2, #65	; 0x41
 8001496:	5c9b      	ldrb	r3, [r3, r2]
 8001498:	b2db      	uxtb	r3, r3
 800149a:	2b20      	cmp	r3, #32
 800149c:	d000      	beq.n	80014a0 <HAL_I2C_Master_Receive+0x2c>
 800149e:	e0e8      	b.n	8001672 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2240      	movs	r2, #64	; 0x40
 80014a4:	5c9b      	ldrb	r3, [r3, r2]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d101      	bne.n	80014ae <HAL_I2C_Master_Receive+0x3a>
 80014aa:	2302      	movs	r3, #2
 80014ac:	e0e2      	b.n	8001674 <HAL_I2C_Master_Receive+0x200>
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2240      	movs	r2, #64	; 0x40
 80014b2:	2101      	movs	r1, #1
 80014b4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80014b6:	f7ff fbd7 	bl	8000c68 <HAL_GetTick>
 80014ba:	0003      	movs	r3, r0
 80014bc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	0219      	lsls	r1, r3, #8
 80014c2:	68f8      	ldr	r0, [r7, #12]
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2319      	movs	r3, #25
 80014ca:	2201      	movs	r2, #1
 80014cc:	f000 f908 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 80014d0:	1e03      	subs	r3, r0, #0
 80014d2:	d001      	beq.n	80014d8 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e0cd      	b.n	8001674 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2241      	movs	r2, #65	; 0x41
 80014dc:	2122      	movs	r1, #34	; 0x22
 80014de:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2242      	movs	r2, #66	; 0x42
 80014e4:	2110      	movs	r1, #16
 80014e6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2200      	movs	r2, #0
 80014ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2208      	movs	r2, #8
 80014f8:	18ba      	adds	r2, r7, r2
 80014fa:	8812      	ldrh	r2, [r2, #0]
 80014fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2200      	movs	r2, #0
 8001502:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001508:	b29b      	uxth	r3, r3
 800150a:	2bff      	cmp	r3, #255	; 0xff
 800150c:	d911      	bls.n	8001532 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	22ff      	movs	r2, #255	; 0xff
 8001512:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001518:	b2da      	uxtb	r2, r3
 800151a:	2380      	movs	r3, #128	; 0x80
 800151c:	045c      	lsls	r4, r3, #17
 800151e:	230a      	movs	r3, #10
 8001520:	18fb      	adds	r3, r7, r3
 8001522:	8819      	ldrh	r1, [r3, #0]
 8001524:	68f8      	ldr	r0, [r7, #12]
 8001526:	4b55      	ldr	r3, [pc, #340]	; (800167c <HAL_I2C_Master_Receive+0x208>)
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	0023      	movs	r3, r4
 800152c:	f000 fa78 	bl	8001a20 <I2C_TransferConfig>
 8001530:	e076      	b.n	8001620 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001536:	b29a      	uxth	r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001540:	b2da      	uxtb	r2, r3
 8001542:	2380      	movs	r3, #128	; 0x80
 8001544:	049c      	lsls	r4, r3, #18
 8001546:	230a      	movs	r3, #10
 8001548:	18fb      	adds	r3, r7, r3
 800154a:	8819      	ldrh	r1, [r3, #0]
 800154c:	68f8      	ldr	r0, [r7, #12]
 800154e:	4b4b      	ldr	r3, [pc, #300]	; (800167c <HAL_I2C_Master_Receive+0x208>)
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	0023      	movs	r3, r4
 8001554:	f000 fa64 	bl	8001a20 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001558:	e062      	b.n	8001620 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	0018      	movs	r0, r3
 8001562:	f000 f977 	bl	8001854 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001566:	1e03      	subs	r3, r0, #0
 8001568:	d001      	beq.n	800156e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e082      	b.n	8001674 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001578:	b2d2      	uxtb	r2, r2
 800157a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001580:	1c5a      	adds	r2, r3, #1
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800158a:	3b01      	subs	r3, #1
 800158c:	b29a      	uxth	r2, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001596:	b29b      	uxth	r3, r3
 8001598:	3b01      	subs	r3, #1
 800159a:	b29a      	uxth	r2, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d03a      	beq.n	8001620 <HAL_I2C_Master_Receive+0x1ac>
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d136      	bne.n	8001620 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80015b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015b4:	68f8      	ldr	r0, [r7, #12]
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	0013      	movs	r3, r2
 80015bc:	2200      	movs	r2, #0
 80015be:	2180      	movs	r1, #128	; 0x80
 80015c0:	f000 f88e 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 80015c4:	1e03      	subs	r3, r0, #0
 80015c6:	d001      	beq.n	80015cc <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e053      	b.n	8001674 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	2bff      	cmp	r3, #255	; 0xff
 80015d4:	d911      	bls.n	80015fa <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	22ff      	movs	r2, #255	; 0xff
 80015da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	2380      	movs	r3, #128	; 0x80
 80015e4:	045c      	lsls	r4, r3, #17
 80015e6:	230a      	movs	r3, #10
 80015e8:	18fb      	adds	r3, r7, r3
 80015ea:	8819      	ldrh	r1, [r3, #0]
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	2300      	movs	r3, #0
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	0023      	movs	r3, r4
 80015f4:	f000 fa14 	bl	8001a20 <I2C_TransferConfig>
 80015f8:	e012      	b.n	8001620 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015fe:	b29a      	uxth	r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001608:	b2da      	uxtb	r2, r3
 800160a:	2380      	movs	r3, #128	; 0x80
 800160c:	049c      	lsls	r4, r3, #18
 800160e:	230a      	movs	r3, #10
 8001610:	18fb      	adds	r3, r7, r3
 8001612:	8819      	ldrh	r1, [r3, #0]
 8001614:	68f8      	ldr	r0, [r7, #12]
 8001616:	2300      	movs	r3, #0
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	0023      	movs	r3, r4
 800161c:	f000 fa00 	bl	8001a20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001624:	b29b      	uxth	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d197      	bne.n	800155a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	0018      	movs	r0, r3
 8001632:	f000 f8d3 	bl	80017dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001636:	1e03      	subs	r3, r0, #0
 8001638:	d001      	beq.n	800163e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e01a      	b.n	8001674 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2220      	movs	r2, #32
 8001644:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	685a      	ldr	r2, [r3, #4]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	490b      	ldr	r1, [pc, #44]	; (8001680 <HAL_I2C_Master_Receive+0x20c>)
 8001652:	400a      	ands	r2, r1
 8001654:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2241      	movs	r2, #65	; 0x41
 800165a:	2120      	movs	r1, #32
 800165c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2242      	movs	r2, #66	; 0x42
 8001662:	2100      	movs	r1, #0
 8001664:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2240      	movs	r2, #64	; 0x40
 800166a:	2100      	movs	r1, #0
 800166c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800166e:	2300      	movs	r3, #0
 8001670:	e000      	b.n	8001674 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001672:	2302      	movs	r3, #2
  }
}
 8001674:	0018      	movs	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	b007      	add	sp, #28
 800167a:	bd90      	pop	{r4, r7, pc}
 800167c:	80002400 	.word	0x80002400
 8001680:	fe00e800 	.word	0xfe00e800

08001684 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2241      	movs	r2, #65	; 0x41
 8001690:	5c9b      	ldrb	r3, [r3, r2]
 8001692:	b2db      	uxtb	r3, r3
}
 8001694:	0018      	movs	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	b002      	add	sp, #8
 800169a:	bd80      	pop	{r7, pc}

0800169c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	2202      	movs	r2, #2
 80016ac:	4013      	ands	r3, r2
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d103      	bne.n	80016ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2200      	movs	r2, #0
 80016b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2201      	movs	r2, #1
 80016c2:	4013      	ands	r3, r2
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d007      	beq.n	80016d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	699a      	ldr	r2, [r3, #24]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2101      	movs	r1, #1
 80016d4:	430a      	orrs	r2, r1
 80016d6:	619a      	str	r2, [r3, #24]
  }
}
 80016d8:	46c0      	nop			; (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	b002      	add	sp, #8
 80016de:	bd80      	pop	{r7, pc}

080016e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	603b      	str	r3, [r7, #0]
 80016ec:	1dfb      	adds	r3, r7, #7
 80016ee:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80016f0:	e021      	b.n	8001736 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	3301      	adds	r3, #1
 80016f6:	d01e      	beq.n	8001736 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016f8:	f7ff fab6 	bl	8000c68 <HAL_GetTick>
 80016fc:	0002      	movs	r2, r0
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	429a      	cmp	r2, r3
 8001706:	d302      	bcc.n	800170e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d113      	bne.n	8001736 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001712:	2220      	movs	r2, #32
 8001714:	431a      	orrs	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2241      	movs	r2, #65	; 0x41
 800171e:	2120      	movs	r1, #32
 8001720:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2242      	movs	r2, #66	; 0x42
 8001726:	2100      	movs	r1, #0
 8001728:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2240      	movs	r2, #64	; 0x40
 800172e:	2100      	movs	r1, #0
 8001730:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e00f      	b.n	8001756 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	4013      	ands	r3, r2
 8001740:	68ba      	ldr	r2, [r7, #8]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	425a      	negs	r2, r3
 8001746:	4153      	adcs	r3, r2
 8001748:	b2db      	uxtb	r3, r3
 800174a:	001a      	movs	r2, r3
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d0ce      	beq.n	80016f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	0018      	movs	r0, r3
 8001758:	46bd      	mov	sp, r7
 800175a:	b004      	add	sp, #16
 800175c:	bd80      	pop	{r7, pc}

0800175e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b084      	sub	sp, #16
 8001762:	af00      	add	r7, sp, #0
 8001764:	60f8      	str	r0, [r7, #12]
 8001766:	60b9      	str	r1, [r7, #8]
 8001768:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800176a:	e02b      	b.n	80017c4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	68b9      	ldr	r1, [r7, #8]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	0018      	movs	r0, r3
 8001774:	f000 f8da 	bl	800192c <I2C_IsAcknowledgeFailed>
 8001778:	1e03      	subs	r3, r0, #0
 800177a:	d001      	beq.n	8001780 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e029      	b.n	80017d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	3301      	adds	r3, #1
 8001784:	d01e      	beq.n	80017c4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001786:	f7ff fa6f 	bl	8000c68 <HAL_GetTick>
 800178a:	0002      	movs	r2, r0
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	68ba      	ldr	r2, [r7, #8]
 8001792:	429a      	cmp	r2, r3
 8001794:	d302      	bcc.n	800179c <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d113      	bne.n	80017c4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a0:	2220      	movs	r2, #32
 80017a2:	431a      	orrs	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2241      	movs	r2, #65	; 0x41
 80017ac:	2120      	movs	r1, #32
 80017ae:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2242      	movs	r2, #66	; 0x42
 80017b4:	2100      	movs	r1, #0
 80017b6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2240      	movs	r2, #64	; 0x40
 80017bc:	2100      	movs	r1, #0
 80017be:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e007      	b.n	80017d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	699b      	ldr	r3, [r3, #24]
 80017ca:	2202      	movs	r2, #2
 80017cc:	4013      	ands	r3, r2
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d1cc      	bne.n	800176c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	0018      	movs	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b004      	add	sp, #16
 80017da:	bd80      	pop	{r7, pc}

080017dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017e8:	e028      	b.n	800183c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	68b9      	ldr	r1, [r7, #8]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	0018      	movs	r0, r3
 80017f2:	f000 f89b 	bl	800192c <I2C_IsAcknowledgeFailed>
 80017f6:	1e03      	subs	r3, r0, #0
 80017f8:	d001      	beq.n	80017fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e026      	b.n	800184c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017fe:	f7ff fa33 	bl	8000c68 <HAL_GetTick>
 8001802:	0002      	movs	r2, r0
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	68ba      	ldr	r2, [r7, #8]
 800180a:	429a      	cmp	r2, r3
 800180c:	d302      	bcc.n	8001814 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d113      	bne.n	800183c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001818:	2220      	movs	r2, #32
 800181a:	431a      	orrs	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2241      	movs	r2, #65	; 0x41
 8001824:	2120      	movs	r1, #32
 8001826:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2242      	movs	r2, #66	; 0x42
 800182c:	2100      	movs	r1, #0
 800182e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2240      	movs	r2, #64	; 0x40
 8001834:	2100      	movs	r1, #0
 8001836:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e007      	b.n	800184c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	2220      	movs	r2, #32
 8001844:	4013      	ands	r3, r2
 8001846:	2b20      	cmp	r3, #32
 8001848:	d1cf      	bne.n	80017ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800184a:	2300      	movs	r3, #0
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b004      	add	sp, #16
 8001852:	bd80      	pop	{r7, pc}

08001854 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001860:	e055      	b.n	800190e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	68b9      	ldr	r1, [r7, #8]
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	0018      	movs	r0, r3
 800186a:	f000 f85f 	bl	800192c <I2C_IsAcknowledgeFailed>
 800186e:	1e03      	subs	r3, r0, #0
 8001870:	d001      	beq.n	8001876 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e053      	b.n	800191e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	2220      	movs	r2, #32
 800187e:	4013      	ands	r3, r2
 8001880:	2b20      	cmp	r3, #32
 8001882:	d129      	bne.n	80018d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	2204      	movs	r2, #4
 800188c:	4013      	ands	r3, r2
 800188e:	2b04      	cmp	r3, #4
 8001890:	d105      	bne.n	800189e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800189a:	2300      	movs	r3, #0
 800189c:	e03f      	b.n	800191e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2220      	movs	r2, #32
 80018a4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	491d      	ldr	r1, [pc, #116]	; (8001928 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80018b2:	400a      	ands	r2, r1
 80018b4:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2200      	movs	r2, #0
 80018ba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2241      	movs	r2, #65	; 0x41
 80018c0:	2120      	movs	r1, #32
 80018c2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2242      	movs	r2, #66	; 0x42
 80018c8:	2100      	movs	r1, #0
 80018ca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2240      	movs	r2, #64	; 0x40
 80018d0:	2100      	movs	r1, #0
 80018d2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e022      	b.n	800191e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018d8:	f7ff f9c6 	bl	8000c68 <HAL_GetTick>
 80018dc:	0002      	movs	r2, r0
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d302      	bcc.n	80018ee <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10f      	bne.n	800190e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f2:	2220      	movs	r2, #32
 80018f4:	431a      	orrs	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2241      	movs	r2, #65	; 0x41
 80018fe:	2120      	movs	r1, #32
 8001900:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2240      	movs	r2, #64	; 0x40
 8001906:	2100      	movs	r1, #0
 8001908:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e007      	b.n	800191e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	2204      	movs	r2, #4
 8001916:	4013      	ands	r3, r2
 8001918:	2b04      	cmp	r3, #4
 800191a:	d1a2      	bne.n	8001862 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	0018      	movs	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	b004      	add	sp, #16
 8001924:	bd80      	pop	{r7, pc}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	fe00e800 	.word	0xfe00e800

0800192c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	2210      	movs	r2, #16
 8001940:	4013      	ands	r3, r2
 8001942:	2b10      	cmp	r3, #16
 8001944:	d164      	bne.n	8001a10 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	049b      	lsls	r3, r3, #18
 8001950:	401a      	ands	r2, r3
 8001952:	2380      	movs	r3, #128	; 0x80
 8001954:	049b      	lsls	r3, r3, #18
 8001956:	429a      	cmp	r2, r3
 8001958:	d02b      	beq.n	80019b2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2180      	movs	r1, #128	; 0x80
 8001966:	01c9      	lsls	r1, r1, #7
 8001968:	430a      	orrs	r2, r1
 800196a:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800196c:	e021      	b.n	80019b2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	3301      	adds	r3, #1
 8001972:	d01e      	beq.n	80019b2 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001974:	f7ff f978 	bl	8000c68 <HAL_GetTick>
 8001978:	0002      	movs	r2, r0
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	68ba      	ldr	r2, [r7, #8]
 8001980:	429a      	cmp	r2, r3
 8001982:	d302      	bcc.n	800198a <I2C_IsAcknowledgeFailed+0x5e>
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d113      	bne.n	80019b2 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	2220      	movs	r2, #32
 8001990:	431a      	orrs	r2, r3
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2241      	movs	r2, #65	; 0x41
 800199a:	2120      	movs	r1, #32
 800199c:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2242      	movs	r2, #66	; 0x42
 80019a2:	2100      	movs	r1, #0
 80019a4:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2240      	movs	r2, #64	; 0x40
 80019aa:	2100      	movs	r1, #0
 80019ac:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e02f      	b.n	8001a12 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	2220      	movs	r2, #32
 80019ba:	4013      	ands	r3, r2
 80019bc:	2b20      	cmp	r3, #32
 80019be:	d1d6      	bne.n	800196e <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2210      	movs	r2, #16
 80019c6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2220      	movs	r2, #32
 80019ce:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	0018      	movs	r0, r3
 80019d4:	f7ff fe62 	bl	800169c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	685a      	ldr	r2, [r3, #4]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	490e      	ldr	r1, [pc, #56]	; (8001a1c <I2C_IsAcknowledgeFailed+0xf0>)
 80019e4:	400a      	ands	r2, r1
 80019e6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ec:	2204      	movs	r2, #4
 80019ee:	431a      	orrs	r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2241      	movs	r2, #65	; 0x41
 80019f8:	2120      	movs	r1, #32
 80019fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2242      	movs	r2, #66	; 0x42
 8001a00:	2100      	movs	r1, #0
 8001a02:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2240      	movs	r2, #64	; 0x40
 8001a08:	2100      	movs	r1, #0
 8001a0a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e000      	b.n	8001a12 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	0018      	movs	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	b004      	add	sp, #16
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	46c0      	nop			; (mov r8, r8)
 8001a1c:	fe00e800 	.word	0xfe00e800

08001a20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	0008      	movs	r0, r1
 8001a2a:	0011      	movs	r1, r2
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	240a      	movs	r4, #10
 8001a30:	193b      	adds	r3, r7, r4
 8001a32:	1c02      	adds	r2, r0, #0
 8001a34:	801a      	strh	r2, [r3, #0]
 8001a36:	2009      	movs	r0, #9
 8001a38:	183b      	adds	r3, r7, r0
 8001a3a:	1c0a      	adds	r2, r1, #0
 8001a3c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	6a3a      	ldr	r2, [r7, #32]
 8001a46:	0d51      	lsrs	r1, r2, #21
 8001a48:	2280      	movs	r2, #128	; 0x80
 8001a4a:	00d2      	lsls	r2, r2, #3
 8001a4c:	400a      	ands	r2, r1
 8001a4e:	490e      	ldr	r1, [pc, #56]	; (8001a88 <I2C_TransferConfig+0x68>)
 8001a50:	430a      	orrs	r2, r1
 8001a52:	43d2      	mvns	r2, r2
 8001a54:	401a      	ands	r2, r3
 8001a56:	0011      	movs	r1, r2
 8001a58:	193b      	adds	r3, r7, r4
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	059b      	lsls	r3, r3, #22
 8001a5e:	0d9a      	lsrs	r2, r3, #22
 8001a60:	183b      	adds	r3, r7, r0
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	0418      	lsls	r0, r3, #16
 8001a66:	23ff      	movs	r3, #255	; 0xff
 8001a68:	041b      	lsls	r3, r3, #16
 8001a6a:	4003      	ands	r3, r0
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	431a      	orrs	r2, r3
 8001a72:	6a3b      	ldr	r3, [r7, #32]
 8001a74:	431a      	orrs	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b005      	add	sp, #20
 8001a84:	bd90      	pop	{r4, r7, pc}
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	03ff63ff 	.word	0x03ff63ff

08001a8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2241      	movs	r2, #65	; 0x41
 8001a9a:	5c9b      	ldrb	r3, [r3, r2]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b20      	cmp	r3, #32
 8001aa0:	d138      	bne.n	8001b14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2240      	movs	r2, #64	; 0x40
 8001aa6:	5c9b      	ldrb	r3, [r3, r2]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d101      	bne.n	8001ab0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001aac:	2302      	movs	r3, #2
 8001aae:	e032      	b.n	8001b16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2240      	movs	r2, #64	; 0x40
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2241      	movs	r2, #65	; 0x41
 8001abc:	2124      	movs	r1, #36	; 0x24
 8001abe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2101      	movs	r1, #1
 8001acc:	438a      	bics	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4911      	ldr	r1, [pc, #68]	; (8001b20 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001adc:	400a      	ands	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6819      	ldr	r1, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	430a      	orrs	r2, r1
 8001aee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2101      	movs	r1, #1
 8001afc:	430a      	orrs	r2, r1
 8001afe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2241      	movs	r2, #65	; 0x41
 8001b04:	2120      	movs	r1, #32
 8001b06:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2240      	movs	r2, #64	; 0x40
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b10:	2300      	movs	r3, #0
 8001b12:	e000      	b.n	8001b16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b14:	2302      	movs	r3, #2
  }
}
 8001b16:	0018      	movs	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	b002      	add	sp, #8
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	46c0      	nop			; (mov r8, r8)
 8001b20:	ffffefff 	.word	0xffffefff

08001b24 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2241      	movs	r2, #65	; 0x41
 8001b32:	5c9b      	ldrb	r3, [r3, r2]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b20      	cmp	r3, #32
 8001b38:	d139      	bne.n	8001bae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2240      	movs	r2, #64	; 0x40
 8001b3e:	5c9b      	ldrb	r3, [r3, r2]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d101      	bne.n	8001b48 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001b44:	2302      	movs	r3, #2
 8001b46:	e033      	b.n	8001bb0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2240      	movs	r2, #64	; 0x40
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2241      	movs	r2, #65	; 0x41
 8001b54:	2124      	movs	r1, #36	; 0x24
 8001b56:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2101      	movs	r1, #1
 8001b64:	438a      	bics	r2, r1
 8001b66:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4a11      	ldr	r2, [pc, #68]	; (8001bb8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001b74:	4013      	ands	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	021b      	lsls	r3, r3, #8
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2101      	movs	r1, #1
 8001b96:	430a      	orrs	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2241      	movs	r2, #65	; 0x41
 8001b9e:	2120      	movs	r1, #32
 8001ba0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2240      	movs	r2, #64	; 0x40
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001baa:	2300      	movs	r3, #0
 8001bac:	e000      	b.n	8001bb0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001bae:	2302      	movs	r3, #2
  }
}
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b004      	add	sp, #16
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	fffff0ff 	.word	0xfffff0ff

08001bbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b088      	sub	sp, #32
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d102      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	f000 fb76 	bl	80022bc <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	d100      	bne.n	8001bdc <HAL_RCC_OscConfig+0x20>
 8001bda:	e08e      	b.n	8001cfa <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001bdc:	4bc5      	ldr	r3, [pc, #788]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	220c      	movs	r2, #12
 8001be2:	4013      	ands	r3, r2
 8001be4:	2b04      	cmp	r3, #4
 8001be6:	d00e      	beq.n	8001c06 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001be8:	4bc2      	ldr	r3, [pc, #776]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	220c      	movs	r2, #12
 8001bee:	4013      	ands	r3, r2
 8001bf0:	2b08      	cmp	r3, #8
 8001bf2:	d117      	bne.n	8001c24 <HAL_RCC_OscConfig+0x68>
 8001bf4:	4bbf      	ldr	r3, [pc, #764]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	23c0      	movs	r3, #192	; 0xc0
 8001bfa:	025b      	lsls	r3, r3, #9
 8001bfc:	401a      	ands	r2, r3
 8001bfe:	2380      	movs	r3, #128	; 0x80
 8001c00:	025b      	lsls	r3, r3, #9
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d10e      	bne.n	8001c24 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c06:	4bbb      	ldr	r3, [pc, #748]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	2380      	movs	r3, #128	; 0x80
 8001c0c:	029b      	lsls	r3, r3, #10
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d100      	bne.n	8001c14 <HAL_RCC_OscConfig+0x58>
 8001c12:	e071      	b.n	8001cf8 <HAL_RCC_OscConfig+0x13c>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d000      	beq.n	8001c1e <HAL_RCC_OscConfig+0x62>
 8001c1c:	e06c      	b.n	8001cf8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	f000 fb4c 	bl	80022bc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d107      	bne.n	8001c3c <HAL_RCC_OscConfig+0x80>
 8001c2c:	4bb1      	ldr	r3, [pc, #708]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	4bb0      	ldr	r3, [pc, #704]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c32:	2180      	movs	r1, #128	; 0x80
 8001c34:	0249      	lsls	r1, r1, #9
 8001c36:	430a      	orrs	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	e02f      	b.n	8001c9c <HAL_RCC_OscConfig+0xe0>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d10c      	bne.n	8001c5e <HAL_RCC_OscConfig+0xa2>
 8001c44:	4bab      	ldr	r3, [pc, #684]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4baa      	ldr	r3, [pc, #680]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c4a:	49ab      	ldr	r1, [pc, #684]	; (8001ef8 <HAL_RCC_OscConfig+0x33c>)
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	4ba8      	ldr	r3, [pc, #672]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	4ba7      	ldr	r3, [pc, #668]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c56:	49a9      	ldr	r1, [pc, #676]	; (8001efc <HAL_RCC_OscConfig+0x340>)
 8001c58:	400a      	ands	r2, r1
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	e01e      	b.n	8001c9c <HAL_RCC_OscConfig+0xe0>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b05      	cmp	r3, #5
 8001c64:	d10e      	bne.n	8001c84 <HAL_RCC_OscConfig+0xc8>
 8001c66:	4ba3      	ldr	r3, [pc, #652]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	4ba2      	ldr	r3, [pc, #648]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c6c:	2180      	movs	r1, #128	; 0x80
 8001c6e:	02c9      	lsls	r1, r1, #11
 8001c70:	430a      	orrs	r2, r1
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	4b9f      	ldr	r3, [pc, #636]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	4b9e      	ldr	r3, [pc, #632]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c7a:	2180      	movs	r1, #128	; 0x80
 8001c7c:	0249      	lsls	r1, r1, #9
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	e00b      	b.n	8001c9c <HAL_RCC_OscConfig+0xe0>
 8001c84:	4b9b      	ldr	r3, [pc, #620]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4b9a      	ldr	r3, [pc, #616]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c8a:	499b      	ldr	r1, [pc, #620]	; (8001ef8 <HAL_RCC_OscConfig+0x33c>)
 8001c8c:	400a      	ands	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	4b98      	ldr	r3, [pc, #608]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	4b97      	ldr	r3, [pc, #604]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001c96:	4999      	ldr	r1, [pc, #612]	; (8001efc <HAL_RCC_OscConfig+0x340>)
 8001c98:	400a      	ands	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d014      	beq.n	8001cce <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca4:	f7fe ffe0 	bl	8000c68 <HAL_GetTick>
 8001ca8:	0003      	movs	r3, r0
 8001caa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cae:	f7fe ffdb 	bl	8000c68 <HAL_GetTick>
 8001cb2:	0002      	movs	r2, r0
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b64      	cmp	r3, #100	; 0x64
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e2fd      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc0:	4b8c      	ldr	r3, [pc, #560]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	029b      	lsls	r3, r3, #10
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d0f0      	beq.n	8001cae <HAL_RCC_OscConfig+0xf2>
 8001ccc:	e015      	b.n	8001cfa <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cce:	f7fe ffcb 	bl	8000c68 <HAL_GetTick>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cd8:	f7fe ffc6 	bl	8000c68 <HAL_GetTick>
 8001cdc:	0002      	movs	r2, r0
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b64      	cmp	r3, #100	; 0x64
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e2e8      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cea:	4b82      	ldr	r3, [pc, #520]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	2380      	movs	r3, #128	; 0x80
 8001cf0:	029b      	lsls	r3, r3, #10
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d1f0      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x11c>
 8001cf6:	e000      	b.n	8001cfa <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2202      	movs	r2, #2
 8001d00:	4013      	ands	r3, r2
 8001d02:	d100      	bne.n	8001d06 <HAL_RCC_OscConfig+0x14a>
 8001d04:	e06c      	b.n	8001de0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d06:	4b7b      	ldr	r3, [pc, #492]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d00e      	beq.n	8001d2e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d10:	4b78      	ldr	r3, [pc, #480]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	220c      	movs	r2, #12
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b08      	cmp	r3, #8
 8001d1a:	d11f      	bne.n	8001d5c <HAL_RCC_OscConfig+0x1a0>
 8001d1c:	4b75      	ldr	r3, [pc, #468]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	23c0      	movs	r3, #192	; 0xc0
 8001d22:	025b      	lsls	r3, r3, #9
 8001d24:	401a      	ands	r2, r3
 8001d26:	2380      	movs	r3, #128	; 0x80
 8001d28:	021b      	lsls	r3, r3, #8
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d116      	bne.n	8001d5c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d2e:	4b71      	ldr	r3, [pc, #452]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2202      	movs	r2, #2
 8001d34:	4013      	ands	r3, r2
 8001d36:	d005      	beq.n	8001d44 <HAL_RCC_OscConfig+0x188>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d001      	beq.n	8001d44 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e2bb      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d44:	4b6b      	ldr	r3, [pc, #428]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	22f8      	movs	r2, #248	; 0xf8
 8001d4a:	4393      	bics	r3, r2
 8001d4c:	0019      	movs	r1, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	00da      	lsls	r2, r3, #3
 8001d54:	4b67      	ldr	r3, [pc, #412]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d56:	430a      	orrs	r2, r1
 8001d58:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d5a:	e041      	b.n	8001de0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d024      	beq.n	8001dae <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d64:	4b63      	ldr	r3, [pc, #396]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b62      	ldr	r3, [pc, #392]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d70:	f7fe ff7a 	bl	8000c68 <HAL_GetTick>
 8001d74:	0003      	movs	r3, r0
 8001d76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d78:	e008      	b.n	8001d8c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d7a:	f7fe ff75 	bl	8000c68 <HAL_GetTick>
 8001d7e:	0002      	movs	r2, r0
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e297      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d8c:	4b59      	ldr	r3, [pc, #356]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2202      	movs	r2, #2
 8001d92:	4013      	ands	r3, r2
 8001d94:	d0f1      	beq.n	8001d7a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d96:	4b57      	ldr	r3, [pc, #348]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	22f8      	movs	r2, #248	; 0xf8
 8001d9c:	4393      	bics	r3, r2
 8001d9e:	0019      	movs	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	00da      	lsls	r2, r3, #3
 8001da6:	4b53      	ldr	r3, [pc, #332]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001da8:	430a      	orrs	r2, r1
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	e018      	b.n	8001de0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dae:	4b51      	ldr	r3, [pc, #324]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	4b50      	ldr	r3, [pc, #320]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001db4:	2101      	movs	r1, #1
 8001db6:	438a      	bics	r2, r1
 8001db8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dba:	f7fe ff55 	bl	8000c68 <HAL_GetTick>
 8001dbe:	0003      	movs	r3, r0
 8001dc0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc4:	f7fe ff50 	bl	8000c68 <HAL_GetTick>
 8001dc8:	0002      	movs	r2, r0
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e272      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dd6:	4b47      	ldr	r3, [pc, #284]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2202      	movs	r2, #2
 8001ddc:	4013      	ands	r3, r2
 8001dde:	d1f1      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2208      	movs	r2, #8
 8001de6:	4013      	ands	r3, r2
 8001de8:	d036      	beq.n	8001e58 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d019      	beq.n	8001e26 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001df2:	4b40      	ldr	r3, [pc, #256]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001df4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001df6:	4b3f      	ldr	r3, [pc, #252]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001df8:	2101      	movs	r1, #1
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dfe:	f7fe ff33 	bl	8000c68 <HAL_GetTick>
 8001e02:	0003      	movs	r3, r0
 8001e04:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e08:	f7fe ff2e 	bl	8000c68 <HAL_GetTick>
 8001e0c:	0002      	movs	r2, r0
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e250      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e1a:	4b36      	ldr	r3, [pc, #216]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1e:	2202      	movs	r2, #2
 8001e20:	4013      	ands	r3, r2
 8001e22:	d0f1      	beq.n	8001e08 <HAL_RCC_OscConfig+0x24c>
 8001e24:	e018      	b.n	8001e58 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e26:	4b33      	ldr	r3, [pc, #204]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001e28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e2a:	4b32      	ldr	r3, [pc, #200]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001e2c:	2101      	movs	r1, #1
 8001e2e:	438a      	bics	r2, r1
 8001e30:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e32:	f7fe ff19 	bl	8000c68 <HAL_GetTick>
 8001e36:	0003      	movs	r3, r0
 8001e38:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e3c:	f7fe ff14 	bl	8000c68 <HAL_GetTick>
 8001e40:	0002      	movs	r2, r0
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e236      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e4e:	4b29      	ldr	r3, [pc, #164]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e52:	2202      	movs	r2, #2
 8001e54:	4013      	ands	r3, r2
 8001e56:	d1f1      	bne.n	8001e3c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2204      	movs	r2, #4
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d100      	bne.n	8001e64 <HAL_RCC_OscConfig+0x2a8>
 8001e62:	e0b5      	b.n	8001fd0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e64:	201f      	movs	r0, #31
 8001e66:	183b      	adds	r3, r7, r0
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e6c:	4b21      	ldr	r3, [pc, #132]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001e6e:	69da      	ldr	r2, [r3, #28]
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	055b      	lsls	r3, r3, #21
 8001e74:	4013      	ands	r3, r2
 8001e76:	d110      	bne.n	8001e9a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e78:	4b1e      	ldr	r3, [pc, #120]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001e7a:	69da      	ldr	r2, [r3, #28]
 8001e7c:	4b1d      	ldr	r3, [pc, #116]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001e7e:	2180      	movs	r1, #128	; 0x80
 8001e80:	0549      	lsls	r1, r1, #21
 8001e82:	430a      	orrs	r2, r1
 8001e84:	61da      	str	r2, [r3, #28]
 8001e86:	4b1b      	ldr	r3, [pc, #108]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001e88:	69da      	ldr	r2, [r3, #28]
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	055b      	lsls	r3, r3, #21
 8001e8e:	4013      	ands	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e94:	183b      	adds	r3, r7, r0
 8001e96:	2201      	movs	r2, #1
 8001e98:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9a:	4b19      	ldr	r3, [pc, #100]	; (8001f00 <HAL_RCC_OscConfig+0x344>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	2380      	movs	r3, #128	; 0x80
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d11a      	bne.n	8001edc <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ea6:	4b16      	ldr	r3, [pc, #88]	; (8001f00 <HAL_RCC_OscConfig+0x344>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	4b15      	ldr	r3, [pc, #84]	; (8001f00 <HAL_RCC_OscConfig+0x344>)
 8001eac:	2180      	movs	r1, #128	; 0x80
 8001eae:	0049      	lsls	r1, r1, #1
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eb4:	f7fe fed8 	bl	8000c68 <HAL_GetTick>
 8001eb8:	0003      	movs	r3, r0
 8001eba:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ebe:	f7fe fed3 	bl	8000c68 <HAL_GetTick>
 8001ec2:	0002      	movs	r2, r0
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b64      	cmp	r3, #100	; 0x64
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e1f5      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <HAL_RCC_OscConfig+0x344>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2380      	movs	r3, #128	; 0x80
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d10f      	bne.n	8001f04 <HAL_RCC_OscConfig+0x348>
 8001ee4:	4b03      	ldr	r3, [pc, #12]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001ee6:	6a1a      	ldr	r2, [r3, #32]
 8001ee8:	4b02      	ldr	r3, [pc, #8]	; (8001ef4 <HAL_RCC_OscConfig+0x338>)
 8001eea:	2101      	movs	r1, #1
 8001eec:	430a      	orrs	r2, r1
 8001eee:	621a      	str	r2, [r3, #32]
 8001ef0:	e036      	b.n	8001f60 <HAL_RCC_OscConfig+0x3a4>
 8001ef2:	46c0      	nop			; (mov r8, r8)
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	fffeffff 	.word	0xfffeffff
 8001efc:	fffbffff 	.word	0xfffbffff
 8001f00:	40007000 	.word	0x40007000
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d10c      	bne.n	8001f26 <HAL_RCC_OscConfig+0x36a>
 8001f0c:	4bca      	ldr	r3, [pc, #808]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f0e:	6a1a      	ldr	r2, [r3, #32]
 8001f10:	4bc9      	ldr	r3, [pc, #804]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f12:	2101      	movs	r1, #1
 8001f14:	438a      	bics	r2, r1
 8001f16:	621a      	str	r2, [r3, #32]
 8001f18:	4bc7      	ldr	r3, [pc, #796]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f1a:	6a1a      	ldr	r2, [r3, #32]
 8001f1c:	4bc6      	ldr	r3, [pc, #792]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f1e:	2104      	movs	r1, #4
 8001f20:	438a      	bics	r2, r1
 8001f22:	621a      	str	r2, [r3, #32]
 8001f24:	e01c      	b.n	8001f60 <HAL_RCC_OscConfig+0x3a4>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	2b05      	cmp	r3, #5
 8001f2c:	d10c      	bne.n	8001f48 <HAL_RCC_OscConfig+0x38c>
 8001f2e:	4bc2      	ldr	r3, [pc, #776]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f30:	6a1a      	ldr	r2, [r3, #32]
 8001f32:	4bc1      	ldr	r3, [pc, #772]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f34:	2104      	movs	r1, #4
 8001f36:	430a      	orrs	r2, r1
 8001f38:	621a      	str	r2, [r3, #32]
 8001f3a:	4bbf      	ldr	r3, [pc, #764]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f3c:	6a1a      	ldr	r2, [r3, #32]
 8001f3e:	4bbe      	ldr	r3, [pc, #760]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f40:	2101      	movs	r1, #1
 8001f42:	430a      	orrs	r2, r1
 8001f44:	621a      	str	r2, [r3, #32]
 8001f46:	e00b      	b.n	8001f60 <HAL_RCC_OscConfig+0x3a4>
 8001f48:	4bbb      	ldr	r3, [pc, #748]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f4a:	6a1a      	ldr	r2, [r3, #32]
 8001f4c:	4bba      	ldr	r3, [pc, #744]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f4e:	2101      	movs	r1, #1
 8001f50:	438a      	bics	r2, r1
 8001f52:	621a      	str	r2, [r3, #32]
 8001f54:	4bb8      	ldr	r3, [pc, #736]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f56:	6a1a      	ldr	r2, [r3, #32]
 8001f58:	4bb7      	ldr	r3, [pc, #732]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f5a:	2104      	movs	r1, #4
 8001f5c:	438a      	bics	r2, r1
 8001f5e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d014      	beq.n	8001f92 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f68:	f7fe fe7e 	bl	8000c68 <HAL_GetTick>
 8001f6c:	0003      	movs	r3, r0
 8001f6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f70:	e009      	b.n	8001f86 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f72:	f7fe fe79 	bl	8000c68 <HAL_GetTick>
 8001f76:	0002      	movs	r2, r0
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	4aaf      	ldr	r2, [pc, #700]	; (800223c <HAL_RCC_OscConfig+0x680>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e19a      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f86:	4bac      	ldr	r3, [pc, #688]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d0f0      	beq.n	8001f72 <HAL_RCC_OscConfig+0x3b6>
 8001f90:	e013      	b.n	8001fba <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f92:	f7fe fe69 	bl	8000c68 <HAL_GetTick>
 8001f96:	0003      	movs	r3, r0
 8001f98:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f9a:	e009      	b.n	8001fb0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f9c:	f7fe fe64 	bl	8000c68 <HAL_GetTick>
 8001fa0:	0002      	movs	r2, r0
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	4aa5      	ldr	r2, [pc, #660]	; (800223c <HAL_RCC_OscConfig+0x680>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e185      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fb0:	4ba1      	ldr	r3, [pc, #644]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	2202      	movs	r2, #2
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	d1f0      	bne.n	8001f9c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fba:	231f      	movs	r3, #31
 8001fbc:	18fb      	adds	r3, r7, r3
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d105      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fc4:	4b9c      	ldr	r3, [pc, #624]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001fc6:	69da      	ldr	r2, [r3, #28]
 8001fc8:	4b9b      	ldr	r3, [pc, #620]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001fca:	499d      	ldr	r1, [pc, #628]	; (8002240 <HAL_RCC_OscConfig+0x684>)
 8001fcc:	400a      	ands	r2, r1
 8001fce:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2210      	movs	r2, #16
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	d063      	beq.n	80020a2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d12a      	bne.n	8002038 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001fe2:	4b95      	ldr	r3, [pc, #596]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001fe4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fe6:	4b94      	ldr	r3, [pc, #592]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001fe8:	2104      	movs	r1, #4
 8001fea:	430a      	orrs	r2, r1
 8001fec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001fee:	4b92      	ldr	r3, [pc, #584]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001ff0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ff2:	4b91      	ldr	r3, [pc, #580]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ffa:	f7fe fe35 	bl	8000c68 <HAL_GetTick>
 8001ffe:	0003      	movs	r3, r0
 8002000:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002004:	f7fe fe30 	bl	8000c68 <HAL_GetTick>
 8002008:	0002      	movs	r2, r0
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e152      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002016:	4b88      	ldr	r3, [pc, #544]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800201a:	2202      	movs	r2, #2
 800201c:	4013      	ands	r3, r2
 800201e:	d0f1      	beq.n	8002004 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002020:	4b85      	ldr	r3, [pc, #532]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002024:	22f8      	movs	r2, #248	; 0xf8
 8002026:	4393      	bics	r3, r2
 8002028:	0019      	movs	r1, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	00da      	lsls	r2, r3, #3
 8002030:	4b81      	ldr	r3, [pc, #516]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002032:	430a      	orrs	r2, r1
 8002034:	635a      	str	r2, [r3, #52]	; 0x34
 8002036:	e034      	b.n	80020a2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	695b      	ldr	r3, [r3, #20]
 800203c:	3305      	adds	r3, #5
 800203e:	d111      	bne.n	8002064 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002040:	4b7d      	ldr	r3, [pc, #500]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002042:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002044:	4b7c      	ldr	r3, [pc, #496]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002046:	2104      	movs	r1, #4
 8002048:	438a      	bics	r2, r1
 800204a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800204c:	4b7a      	ldr	r3, [pc, #488]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 800204e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002050:	22f8      	movs	r2, #248	; 0xf8
 8002052:	4393      	bics	r3, r2
 8002054:	0019      	movs	r1, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	00da      	lsls	r2, r3, #3
 800205c:	4b76      	ldr	r3, [pc, #472]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 800205e:	430a      	orrs	r2, r1
 8002060:	635a      	str	r2, [r3, #52]	; 0x34
 8002062:	e01e      	b.n	80020a2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002064:	4b74      	ldr	r3, [pc, #464]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002066:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002068:	4b73      	ldr	r3, [pc, #460]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 800206a:	2104      	movs	r1, #4
 800206c:	430a      	orrs	r2, r1
 800206e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002070:	4b71      	ldr	r3, [pc, #452]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002072:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002074:	4b70      	ldr	r3, [pc, #448]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002076:	2101      	movs	r1, #1
 8002078:	438a      	bics	r2, r1
 800207a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207c:	f7fe fdf4 	bl	8000c68 <HAL_GetTick>
 8002080:	0003      	movs	r3, r0
 8002082:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002084:	e008      	b.n	8002098 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002086:	f7fe fdef 	bl	8000c68 <HAL_GetTick>
 800208a:	0002      	movs	r2, r0
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e111      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002098:	4b67      	ldr	r3, [pc, #412]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 800209a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800209c:	2202      	movs	r2, #2
 800209e:	4013      	ands	r3, r2
 80020a0:	d1f1      	bne.n	8002086 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2220      	movs	r2, #32
 80020a8:	4013      	ands	r3, r2
 80020aa:	d05c      	beq.n	8002166 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80020ac:	4b62      	ldr	r3, [pc, #392]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	220c      	movs	r2, #12
 80020b2:	4013      	ands	r3, r2
 80020b4:	2b0c      	cmp	r3, #12
 80020b6:	d00e      	beq.n	80020d6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80020b8:	4b5f      	ldr	r3, [pc, #380]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	220c      	movs	r2, #12
 80020be:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80020c0:	2b08      	cmp	r3, #8
 80020c2:	d114      	bne.n	80020ee <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80020c4:	4b5c      	ldr	r3, [pc, #368]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	23c0      	movs	r3, #192	; 0xc0
 80020ca:	025b      	lsls	r3, r3, #9
 80020cc:	401a      	ands	r2, r3
 80020ce:	23c0      	movs	r3, #192	; 0xc0
 80020d0:	025b      	lsls	r3, r3, #9
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d10b      	bne.n	80020ee <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80020d6:	4b58      	ldr	r3, [pc, #352]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80020d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020da:	2380      	movs	r3, #128	; 0x80
 80020dc:	025b      	lsls	r3, r3, #9
 80020de:	4013      	ands	r3, r2
 80020e0:	d040      	beq.n	8002164 <HAL_RCC_OscConfig+0x5a8>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a1b      	ldr	r3, [r3, #32]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d03c      	beq.n	8002164 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e0e6      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d01b      	beq.n	800212e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80020f6:	4b50      	ldr	r3, [pc, #320]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80020f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020fa:	4b4f      	ldr	r3, [pc, #316]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80020fc:	2180      	movs	r1, #128	; 0x80
 80020fe:	0249      	lsls	r1, r1, #9
 8002100:	430a      	orrs	r2, r1
 8002102:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002104:	f7fe fdb0 	bl	8000c68 <HAL_GetTick>
 8002108:	0003      	movs	r3, r0
 800210a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800210c:	e008      	b.n	8002120 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800210e:	f7fe fdab 	bl	8000c68 <HAL_GetTick>
 8002112:	0002      	movs	r2, r0
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d901      	bls.n	8002120 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e0cd      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002120:	4b45      	ldr	r3, [pc, #276]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002122:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002124:	2380      	movs	r3, #128	; 0x80
 8002126:	025b      	lsls	r3, r3, #9
 8002128:	4013      	ands	r3, r2
 800212a:	d0f0      	beq.n	800210e <HAL_RCC_OscConfig+0x552>
 800212c:	e01b      	b.n	8002166 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800212e:	4b42      	ldr	r3, [pc, #264]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002130:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002132:	4b41      	ldr	r3, [pc, #260]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002134:	4943      	ldr	r1, [pc, #268]	; (8002244 <HAL_RCC_OscConfig+0x688>)
 8002136:	400a      	ands	r2, r1
 8002138:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213a:	f7fe fd95 	bl	8000c68 <HAL_GetTick>
 800213e:	0003      	movs	r3, r0
 8002140:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002144:	f7fe fd90 	bl	8000c68 <HAL_GetTick>
 8002148:	0002      	movs	r2, r0
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e0b2      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002156:	4b38      	ldr	r3, [pc, #224]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002158:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800215a:	2380      	movs	r3, #128	; 0x80
 800215c:	025b      	lsls	r3, r3, #9
 800215e:	4013      	ands	r3, r2
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0x588>
 8002162:	e000      	b.n	8002166 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002164:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216a:	2b00      	cmp	r3, #0
 800216c:	d100      	bne.n	8002170 <HAL_RCC_OscConfig+0x5b4>
 800216e:	e0a4      	b.n	80022ba <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002170:	4b31      	ldr	r3, [pc, #196]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	220c      	movs	r2, #12
 8002176:	4013      	ands	r3, r2
 8002178:	2b08      	cmp	r3, #8
 800217a:	d100      	bne.n	800217e <HAL_RCC_OscConfig+0x5c2>
 800217c:	e078      	b.n	8002270 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002182:	2b02      	cmp	r3, #2
 8002184:	d14c      	bne.n	8002220 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002186:	4b2c      	ldr	r3, [pc, #176]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	4b2b      	ldr	r3, [pc, #172]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 800218c:	492e      	ldr	r1, [pc, #184]	; (8002248 <HAL_RCC_OscConfig+0x68c>)
 800218e:	400a      	ands	r2, r1
 8002190:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002192:	f7fe fd69 	bl	8000c68 <HAL_GetTick>
 8002196:	0003      	movs	r3, r0
 8002198:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800219c:	f7fe fd64 	bl	8000c68 <HAL_GetTick>
 80021a0:	0002      	movs	r2, r0
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e086      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ae:	4b22      	ldr	r3, [pc, #136]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	2380      	movs	r3, #128	; 0x80
 80021b4:	049b      	lsls	r3, r3, #18
 80021b6:	4013      	ands	r3, r2
 80021b8:	d1f0      	bne.n	800219c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021ba:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80021bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021be:	220f      	movs	r2, #15
 80021c0:	4393      	bics	r3, r2
 80021c2:	0019      	movs	r1, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021c8:	4b1b      	ldr	r3, [pc, #108]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80021ca:	430a      	orrs	r2, r1
 80021cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80021ce:	4b1a      	ldr	r3, [pc, #104]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	4a1e      	ldr	r2, [pc, #120]	; (800224c <HAL_RCC_OscConfig+0x690>)
 80021d4:	4013      	ands	r3, r2
 80021d6:	0019      	movs	r1, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e0:	431a      	orrs	r2, r3
 80021e2:	4b15      	ldr	r3, [pc, #84]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80021e4:	430a      	orrs	r2, r1
 80021e6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021e8:	4b13      	ldr	r3, [pc, #76]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	4b12      	ldr	r3, [pc, #72]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80021ee:	2180      	movs	r1, #128	; 0x80
 80021f0:	0449      	lsls	r1, r1, #17
 80021f2:	430a      	orrs	r2, r1
 80021f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f6:	f7fe fd37 	bl	8000c68 <HAL_GetTick>
 80021fa:	0003      	movs	r3, r0
 80021fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002200:	f7fe fd32 	bl	8000c68 <HAL_GetTick>
 8002204:	0002      	movs	r2, r0
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e054      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002212:	4b09      	ldr	r3, [pc, #36]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	2380      	movs	r3, #128	; 0x80
 8002218:	049b      	lsls	r3, r3, #18
 800221a:	4013      	ands	r3, r2
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0x644>
 800221e:	e04c      	b.n	80022ba <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002220:	4b05      	ldr	r3, [pc, #20]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	4b04      	ldr	r3, [pc, #16]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 8002226:	4908      	ldr	r1, [pc, #32]	; (8002248 <HAL_RCC_OscConfig+0x68c>)
 8002228:	400a      	ands	r2, r1
 800222a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222c:	f7fe fd1c 	bl	8000c68 <HAL_GetTick>
 8002230:	0003      	movs	r3, r0
 8002232:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002234:	e015      	b.n	8002262 <HAL_RCC_OscConfig+0x6a6>
 8002236:	46c0      	nop			; (mov r8, r8)
 8002238:	40021000 	.word	0x40021000
 800223c:	00001388 	.word	0x00001388
 8002240:	efffffff 	.word	0xefffffff
 8002244:	fffeffff 	.word	0xfffeffff
 8002248:	feffffff 	.word	0xfeffffff
 800224c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002250:	f7fe fd0a 	bl	8000c68 <HAL_GetTick>
 8002254:	0002      	movs	r2, r0
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e02c      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002262:	4b18      	ldr	r3, [pc, #96]	; (80022c4 <HAL_RCC_OscConfig+0x708>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	2380      	movs	r3, #128	; 0x80
 8002268:	049b      	lsls	r3, r3, #18
 800226a:	4013      	ands	r3, r2
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x694>
 800226e:	e024      	b.n	80022ba <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e01f      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <HAL_RCC_OscConfig+0x708>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002282:	4b10      	ldr	r3, [pc, #64]	; (80022c4 <HAL_RCC_OscConfig+0x708>)
 8002284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002286:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002288:	697a      	ldr	r2, [r7, #20]
 800228a:	23c0      	movs	r3, #192	; 0xc0
 800228c:	025b      	lsls	r3, r3, #9
 800228e:	401a      	ands	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002294:	429a      	cmp	r2, r3
 8002296:	d10e      	bne.n	80022b6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	220f      	movs	r2, #15
 800229c:	401a      	ands	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d107      	bne.n	80022b6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	23f0      	movs	r3, #240	; 0xf0
 80022aa:	039b      	lsls	r3, r3, #14
 80022ac:	401a      	ands	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d001      	beq.n	80022ba <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b008      	add	sp, #32
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40021000 	.word	0x40021000

080022c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e0bf      	b.n	800245c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022dc:	4b61      	ldr	r3, [pc, #388]	; (8002464 <HAL_RCC_ClockConfig+0x19c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2201      	movs	r2, #1
 80022e2:	4013      	ands	r3, r2
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d911      	bls.n	800230e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ea:	4b5e      	ldr	r3, [pc, #376]	; (8002464 <HAL_RCC_ClockConfig+0x19c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2201      	movs	r2, #1
 80022f0:	4393      	bics	r3, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	4b5b      	ldr	r3, [pc, #364]	; (8002464 <HAL_RCC_ClockConfig+0x19c>)
 80022f6:	683a      	ldr	r2, [r7, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fc:	4b59      	ldr	r3, [pc, #356]	; (8002464 <HAL_RCC_ClockConfig+0x19c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2201      	movs	r2, #1
 8002302:	4013      	ands	r3, r2
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d001      	beq.n	800230e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e0a6      	b.n	800245c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2202      	movs	r2, #2
 8002314:	4013      	ands	r3, r2
 8002316:	d015      	beq.n	8002344 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2204      	movs	r2, #4
 800231e:	4013      	ands	r3, r2
 8002320:	d006      	beq.n	8002330 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002322:	4b51      	ldr	r3, [pc, #324]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	4b50      	ldr	r3, [pc, #320]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002328:	21e0      	movs	r1, #224	; 0xe0
 800232a:	00c9      	lsls	r1, r1, #3
 800232c:	430a      	orrs	r2, r1
 800232e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002330:	4b4d      	ldr	r3, [pc, #308]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	22f0      	movs	r2, #240	; 0xf0
 8002336:	4393      	bics	r3, r2
 8002338:	0019      	movs	r1, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	4b4a      	ldr	r3, [pc, #296]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002340:	430a      	orrs	r2, r1
 8002342:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2201      	movs	r2, #1
 800234a:	4013      	ands	r3, r2
 800234c:	d04c      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d107      	bne.n	8002366 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002356:	4b44      	ldr	r3, [pc, #272]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	2380      	movs	r3, #128	; 0x80
 800235c:	029b      	lsls	r3, r3, #10
 800235e:	4013      	ands	r3, r2
 8002360:	d120      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e07a      	b.n	800245c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d107      	bne.n	800237e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800236e:	4b3e      	ldr	r3, [pc, #248]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	2380      	movs	r3, #128	; 0x80
 8002374:	049b      	lsls	r3, r3, #18
 8002376:	4013      	ands	r3, r2
 8002378:	d114      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e06e      	b.n	800245c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b03      	cmp	r3, #3
 8002384:	d107      	bne.n	8002396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002386:	4b38      	ldr	r3, [pc, #224]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002388:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	025b      	lsls	r3, r3, #9
 800238e:	4013      	ands	r3, r2
 8002390:	d108      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e062      	b.n	800245c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002396:	4b34      	ldr	r3, [pc, #208]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2202      	movs	r2, #2
 800239c:	4013      	ands	r3, r2
 800239e:	d101      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e05b      	b.n	800245c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023a4:	4b30      	ldr	r3, [pc, #192]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2203      	movs	r2, #3
 80023aa:	4393      	bics	r3, r2
 80023ac:	0019      	movs	r1, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	4b2d      	ldr	r3, [pc, #180]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 80023b4:	430a      	orrs	r2, r1
 80023b6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023b8:	f7fe fc56 	bl	8000c68 <HAL_GetTick>
 80023bc:	0003      	movs	r3, r0
 80023be:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c0:	e009      	b.n	80023d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023c2:	f7fe fc51 	bl	8000c68 <HAL_GetTick>
 80023c6:	0002      	movs	r2, r0
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	4a27      	ldr	r2, [pc, #156]	; (800246c <HAL_RCC_ClockConfig+0x1a4>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e042      	b.n	800245c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023d6:	4b24      	ldr	r3, [pc, #144]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	220c      	movs	r2, #12
 80023dc:	401a      	ands	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d1ec      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023e8:	4b1e      	ldr	r3, [pc, #120]	; (8002464 <HAL_RCC_ClockConfig+0x19c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2201      	movs	r2, #1
 80023ee:	4013      	ands	r3, r2
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d211      	bcs.n	800241a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f6:	4b1b      	ldr	r3, [pc, #108]	; (8002464 <HAL_RCC_ClockConfig+0x19c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2201      	movs	r2, #1
 80023fc:	4393      	bics	r3, r2
 80023fe:	0019      	movs	r1, r3
 8002400:	4b18      	ldr	r3, [pc, #96]	; (8002464 <HAL_RCC_ClockConfig+0x19c>)
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	430a      	orrs	r2, r1
 8002406:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002408:	4b16      	ldr	r3, [pc, #88]	; (8002464 <HAL_RCC_ClockConfig+0x19c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2201      	movs	r2, #1
 800240e:	4013      	ands	r3, r2
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	429a      	cmp	r2, r3
 8002414:	d001      	beq.n	800241a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e020      	b.n	800245c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2204      	movs	r2, #4
 8002420:	4013      	ands	r3, r2
 8002422:	d009      	beq.n	8002438 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002424:	4b10      	ldr	r3, [pc, #64]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	4a11      	ldr	r2, [pc, #68]	; (8002470 <HAL_RCC_ClockConfig+0x1a8>)
 800242a:	4013      	ands	r3, r2
 800242c:	0019      	movs	r1, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	4b0d      	ldr	r3, [pc, #52]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002434:	430a      	orrs	r2, r1
 8002436:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002438:	f000 f820 	bl	800247c <HAL_RCC_GetSysClockFreq>
 800243c:	0001      	movs	r1, r0
 800243e:	4b0a      	ldr	r3, [pc, #40]	; (8002468 <HAL_RCC_ClockConfig+0x1a0>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	091b      	lsrs	r3, r3, #4
 8002444:	220f      	movs	r2, #15
 8002446:	4013      	ands	r3, r2
 8002448:	4a0a      	ldr	r2, [pc, #40]	; (8002474 <HAL_RCC_ClockConfig+0x1ac>)
 800244a:	5cd3      	ldrb	r3, [r2, r3]
 800244c:	000a      	movs	r2, r1
 800244e:	40da      	lsrs	r2, r3
 8002450:	4b09      	ldr	r3, [pc, #36]	; (8002478 <HAL_RCC_ClockConfig+0x1b0>)
 8002452:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002454:	2000      	movs	r0, #0
 8002456:	f7fe fbc1 	bl	8000bdc <HAL_InitTick>
  
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	0018      	movs	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	b004      	add	sp, #16
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40022000 	.word	0x40022000
 8002468:	40021000 	.word	0x40021000
 800246c:	00001388 	.word	0x00001388
 8002470:	fffff8ff 	.word	0xfffff8ff
 8002474:	08003040 	.word	0x08003040
 8002478:	20000030 	.word	0x20000030

0800247c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800247c:	b590      	push	{r4, r7, lr}
 800247e:	b08f      	sub	sp, #60	; 0x3c
 8002480:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002482:	2314      	movs	r3, #20
 8002484:	18fb      	adds	r3, r7, r3
 8002486:	4a38      	ldr	r2, [pc, #224]	; (8002568 <HAL_RCC_GetSysClockFreq+0xec>)
 8002488:	ca13      	ldmia	r2!, {r0, r1, r4}
 800248a:	c313      	stmia	r3!, {r0, r1, r4}
 800248c:	6812      	ldr	r2, [r2, #0]
 800248e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002490:	1d3b      	adds	r3, r7, #4
 8002492:	4a36      	ldr	r2, [pc, #216]	; (800256c <HAL_RCC_GetSysClockFreq+0xf0>)
 8002494:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002496:	c313      	stmia	r3!, {r0, r1, r4}
 8002498:	6812      	ldr	r2, [r2, #0]
 800249a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800249c:	2300      	movs	r3, #0
 800249e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024a0:	2300      	movs	r3, #0
 80024a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80024a4:	2300      	movs	r3, #0
 80024a6:	637b      	str	r3, [r7, #52]	; 0x34
 80024a8:	2300      	movs	r3, #0
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80024b0:	4b2f      	ldr	r3, [pc, #188]	; (8002570 <HAL_RCC_GetSysClockFreq+0xf4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b8:	220c      	movs	r2, #12
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b0c      	cmp	r3, #12
 80024be:	d047      	beq.n	8002550 <HAL_RCC_GetSysClockFreq+0xd4>
 80024c0:	d849      	bhi.n	8002556 <HAL_RCC_GetSysClockFreq+0xda>
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d002      	beq.n	80024cc <HAL_RCC_GetSysClockFreq+0x50>
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d003      	beq.n	80024d2 <HAL_RCC_GetSysClockFreq+0x56>
 80024ca:	e044      	b.n	8002556 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024cc:	4b29      	ldr	r3, [pc, #164]	; (8002574 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024ce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80024d0:	e044      	b.n	800255c <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80024d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024d4:	0c9b      	lsrs	r3, r3, #18
 80024d6:	220f      	movs	r2, #15
 80024d8:	4013      	ands	r3, r2
 80024da:	2214      	movs	r2, #20
 80024dc:	18ba      	adds	r2, r7, r2
 80024de:	5cd3      	ldrb	r3, [r2, r3]
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80024e2:	4b23      	ldr	r3, [pc, #140]	; (8002570 <HAL_RCC_GetSysClockFreq+0xf4>)
 80024e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e6:	220f      	movs	r2, #15
 80024e8:	4013      	ands	r3, r2
 80024ea:	1d3a      	adds	r2, r7, #4
 80024ec:	5cd3      	ldrb	r3, [r2, r3]
 80024ee:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80024f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024f2:	23c0      	movs	r3, #192	; 0xc0
 80024f4:	025b      	lsls	r3, r3, #9
 80024f6:	401a      	ands	r2, r3
 80024f8:	2380      	movs	r3, #128	; 0x80
 80024fa:	025b      	lsls	r3, r3, #9
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d109      	bne.n	8002514 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002500:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002502:	481c      	ldr	r0, [pc, #112]	; (8002574 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002504:	f7fd fe00 	bl	8000108 <__udivsi3>
 8002508:	0003      	movs	r3, r0
 800250a:	001a      	movs	r2, r3
 800250c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250e:	4353      	muls	r3, r2
 8002510:	637b      	str	r3, [r7, #52]	; 0x34
 8002512:	e01a      	b.n	800254a <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002514:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002516:	23c0      	movs	r3, #192	; 0xc0
 8002518:	025b      	lsls	r3, r3, #9
 800251a:	401a      	ands	r2, r3
 800251c:	23c0      	movs	r3, #192	; 0xc0
 800251e:	025b      	lsls	r3, r3, #9
 8002520:	429a      	cmp	r2, r3
 8002522:	d109      	bne.n	8002538 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002524:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002526:	4814      	ldr	r0, [pc, #80]	; (8002578 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002528:	f7fd fdee 	bl	8000108 <__udivsi3>
 800252c:	0003      	movs	r3, r0
 800252e:	001a      	movs	r2, r3
 8002530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002532:	4353      	muls	r3, r2
 8002534:	637b      	str	r3, [r7, #52]	; 0x34
 8002536:	e008      	b.n	800254a <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002538:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800253a:	480e      	ldr	r0, [pc, #56]	; (8002574 <HAL_RCC_GetSysClockFreq+0xf8>)
 800253c:	f7fd fde4 	bl	8000108 <__udivsi3>
 8002540:	0003      	movs	r3, r0
 8002542:	001a      	movs	r2, r3
 8002544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002546:	4353      	muls	r3, r2
 8002548:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800254a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800254e:	e005      	b.n	800255c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002550:	4b09      	ldr	r3, [pc, #36]	; (8002578 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002552:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002554:	e002      	b.n	800255c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002556:	4b07      	ldr	r3, [pc, #28]	; (8002574 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002558:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800255a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800255c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800255e:	0018      	movs	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	b00f      	add	sp, #60	; 0x3c
 8002564:	bd90      	pop	{r4, r7, pc}
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	08003020 	.word	0x08003020
 800256c:	08003030 	.word	0x08003030
 8002570:	40021000 	.word	0x40021000
 8002574:	007a1200 	.word	0x007a1200
 8002578:	02dc6c00 	.word	0x02dc6c00

0800257c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002580:	4b02      	ldr	r3, [pc, #8]	; (800258c <HAL_RCC_GetHCLKFreq+0x10>)
 8002582:	681b      	ldr	r3, [r3, #0]
}
 8002584:	0018      	movs	r0, r3
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	20000030 	.word	0x20000030

08002590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002594:	f7ff fff2 	bl	800257c <HAL_RCC_GetHCLKFreq>
 8002598:	0001      	movs	r1, r0
 800259a:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	0a1b      	lsrs	r3, r3, #8
 80025a0:	2207      	movs	r2, #7
 80025a2:	4013      	ands	r3, r2
 80025a4:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025a6:	5cd3      	ldrb	r3, [r2, r3]
 80025a8:	40d9      	lsrs	r1, r3
 80025aa:	000b      	movs	r3, r1
}    
 80025ac:	0018      	movs	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	40021000 	.word	0x40021000
 80025b8:	08003050 	.word	0x08003050

080025bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	2380      	movs	r3, #128	; 0x80
 80025d2:	025b      	lsls	r3, r3, #9
 80025d4:	4013      	ands	r3, r2
 80025d6:	d100      	bne.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80025d8:	e08e      	b.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80025da:	2017      	movs	r0, #23
 80025dc:	183b      	adds	r3, r7, r0
 80025de:	2200      	movs	r2, #0
 80025e0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025e2:	4b67      	ldr	r3, [pc, #412]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025e4:	69da      	ldr	r2, [r3, #28]
 80025e6:	2380      	movs	r3, #128	; 0x80
 80025e8:	055b      	lsls	r3, r3, #21
 80025ea:	4013      	ands	r3, r2
 80025ec:	d110      	bne.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025ee:	4b64      	ldr	r3, [pc, #400]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025f0:	69da      	ldr	r2, [r3, #28]
 80025f2:	4b63      	ldr	r3, [pc, #396]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025f4:	2180      	movs	r1, #128	; 0x80
 80025f6:	0549      	lsls	r1, r1, #21
 80025f8:	430a      	orrs	r2, r1
 80025fa:	61da      	str	r2, [r3, #28]
 80025fc:	4b60      	ldr	r3, [pc, #384]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025fe:	69da      	ldr	r2, [r3, #28]
 8002600:	2380      	movs	r3, #128	; 0x80
 8002602:	055b      	lsls	r3, r3, #21
 8002604:	4013      	ands	r3, r2
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800260a:	183b      	adds	r3, r7, r0
 800260c:	2201      	movs	r2, #1
 800260e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002610:	4b5c      	ldr	r3, [pc, #368]	; (8002784 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	4013      	ands	r3, r2
 800261a:	d11a      	bne.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800261c:	4b59      	ldr	r3, [pc, #356]	; (8002784 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	4b58      	ldr	r3, [pc, #352]	; (8002784 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002622:	2180      	movs	r1, #128	; 0x80
 8002624:	0049      	lsls	r1, r1, #1
 8002626:	430a      	orrs	r2, r1
 8002628:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800262a:	f7fe fb1d 	bl	8000c68 <HAL_GetTick>
 800262e:	0003      	movs	r3, r0
 8002630:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002632:	e008      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002634:	f7fe fb18 	bl	8000c68 <HAL_GetTick>
 8002638:	0002      	movs	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b64      	cmp	r3, #100	; 0x64
 8002640:	d901      	bls.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e097      	b.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002646:	4b4f      	ldr	r3, [pc, #316]	; (8002784 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	2380      	movs	r3, #128	; 0x80
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4013      	ands	r3, r2
 8002650:	d0f0      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002652:	4b4b      	ldr	r3, [pc, #300]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002654:	6a1a      	ldr	r2, [r3, #32]
 8002656:	23c0      	movs	r3, #192	; 0xc0
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4013      	ands	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d034      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	23c0      	movs	r3, #192	; 0xc0
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	4013      	ands	r3, r2
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	429a      	cmp	r2, r3
 8002672:	d02c      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002674:	4b42      	ldr	r3, [pc, #264]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	4a43      	ldr	r2, [pc, #268]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800267a:	4013      	ands	r3, r2
 800267c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800267e:	4b40      	ldr	r3, [pc, #256]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002680:	6a1a      	ldr	r2, [r3, #32]
 8002682:	4b3f      	ldr	r3, [pc, #252]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002684:	2180      	movs	r1, #128	; 0x80
 8002686:	0249      	lsls	r1, r1, #9
 8002688:	430a      	orrs	r2, r1
 800268a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800268c:	4b3c      	ldr	r3, [pc, #240]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800268e:	6a1a      	ldr	r2, [r3, #32]
 8002690:	4b3b      	ldr	r3, [pc, #236]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002692:	493e      	ldr	r1, [pc, #248]	; (800278c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002694:	400a      	ands	r2, r1
 8002696:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002698:	4b39      	ldr	r3, [pc, #228]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2201      	movs	r2, #1
 80026a2:	4013      	ands	r3, r2
 80026a4:	d013      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a6:	f7fe fadf 	bl	8000c68 <HAL_GetTick>
 80026aa:	0003      	movs	r3, r0
 80026ac:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ae:	e009      	b.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b0:	f7fe fada 	bl	8000c68 <HAL_GetTick>
 80026b4:	0002      	movs	r2, r0
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	4a35      	ldr	r2, [pc, #212]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d901      	bls.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e058      	b.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c4:	4b2e      	ldr	r3, [pc, #184]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	2202      	movs	r2, #2
 80026ca:	4013      	ands	r3, r2
 80026cc:	d0f0      	beq.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026ce:	4b2c      	ldr	r3, [pc, #176]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	4a2d      	ldr	r2, [pc, #180]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80026d4:	4013      	ands	r3, r2
 80026d6:	0019      	movs	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	4b28      	ldr	r3, [pc, #160]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80026de:	430a      	orrs	r2, r1
 80026e0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026e2:	2317      	movs	r3, #23
 80026e4:	18fb      	adds	r3, r7, r3
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d105      	bne.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ec:	4b24      	ldr	r3, [pc, #144]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80026ee:	69da      	ldr	r2, [r3, #28]
 80026f0:	4b23      	ldr	r3, [pc, #140]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80026f2:	4928      	ldr	r1, [pc, #160]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80026f4:	400a      	ands	r2, r1
 80026f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2201      	movs	r2, #1
 80026fe:	4013      	ands	r3, r2
 8002700:	d009      	beq.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002702:	4b1f      	ldr	r3, [pc, #124]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	2203      	movs	r2, #3
 8002708:	4393      	bics	r3, r2
 800270a:	0019      	movs	r1, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	4b1b      	ldr	r3, [pc, #108]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002712:	430a      	orrs	r2, r1
 8002714:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2220      	movs	r2, #32
 800271c:	4013      	ands	r3, r2
 800271e:	d009      	beq.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002720:	4b17      	ldr	r3, [pc, #92]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002724:	2210      	movs	r2, #16
 8002726:	4393      	bics	r3, r2
 8002728:	0019      	movs	r1, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	68da      	ldr	r2, [r3, #12]
 800272e:	4b14      	ldr	r3, [pc, #80]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002730:	430a      	orrs	r2, r1
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	2380      	movs	r3, #128	; 0x80
 800273a:	029b      	lsls	r3, r3, #10
 800273c:	4013      	ands	r3, r2
 800273e:	d009      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002740:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002744:	2280      	movs	r2, #128	; 0x80
 8002746:	4393      	bics	r3, r2
 8002748:	0019      	movs	r1, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	695a      	ldr	r2, [r3, #20]
 800274e:	4b0c      	ldr	r3, [pc, #48]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002750:	430a      	orrs	r2, r1
 8002752:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	4013      	ands	r3, r2
 800275e:	d009      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002760:	4b07      	ldr	r3, [pc, #28]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002764:	2240      	movs	r2, #64	; 0x40
 8002766:	4393      	bics	r3, r2
 8002768:	0019      	movs	r1, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691a      	ldr	r2, [r3, #16]
 800276e:	4b04      	ldr	r3, [pc, #16]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002770:	430a      	orrs	r2, r1
 8002772:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	0018      	movs	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	b006      	add	sp, #24
 800277c:	bd80      	pop	{r7, pc}
 800277e:	46c0      	nop			; (mov r8, r8)
 8002780:	40021000 	.word	0x40021000
 8002784:	40007000 	.word	0x40007000
 8002788:	fffffcff 	.word	0xfffffcff
 800278c:	fffeffff 	.word	0xfffeffff
 8002790:	00001388 	.word	0x00001388
 8002794:	efffffff 	.word	0xefffffff

08002798 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e0a8      	b.n	80028fc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d109      	bne.n	80027c6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685a      	ldr	r2, [r3, #4]
 80027b6:	2382      	movs	r3, #130	; 0x82
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d009      	beq.n	80027d2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	61da      	str	r2, [r3, #28]
 80027c4:	e005      	b.n	80027d2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	225d      	movs	r2, #93	; 0x5d
 80027dc:	5c9b      	ldrb	r3, [r3, r2]
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d107      	bne.n	80027f4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	225c      	movs	r2, #92	; 0x5c
 80027e8:	2100      	movs	r1, #0
 80027ea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	0018      	movs	r0, r3
 80027f0:	f7fe f8e8 	bl	80009c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	225d      	movs	r2, #93	; 0x5d
 80027f8:	2102      	movs	r1, #2
 80027fa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2140      	movs	r1, #64	; 0x40
 8002808:	438a      	bics	r2, r1
 800280a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	68da      	ldr	r2, [r3, #12]
 8002810:	23e0      	movs	r3, #224	; 0xe0
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	429a      	cmp	r2, r3
 8002816:	d902      	bls.n	800281e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002818:	2300      	movs	r3, #0
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	e002      	b.n	8002824 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800281e:	2380      	movs	r3, #128	; 0x80
 8002820:	015b      	lsls	r3, r3, #5
 8002822:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68da      	ldr	r2, [r3, #12]
 8002828:	23f0      	movs	r3, #240	; 0xf0
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	429a      	cmp	r2, r3
 800282e:	d008      	beq.n	8002842 <HAL_SPI_Init+0xaa>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68da      	ldr	r2, [r3, #12]
 8002834:	23e0      	movs	r3, #224	; 0xe0
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	429a      	cmp	r2, r3
 800283a:	d002      	beq.n	8002842 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	2382      	movs	r3, #130	; 0x82
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	401a      	ands	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6899      	ldr	r1, [r3, #8]
 8002850:	2384      	movs	r3, #132	; 0x84
 8002852:	021b      	lsls	r3, r3, #8
 8002854:	400b      	ands	r3, r1
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	2102      	movs	r1, #2
 800285e:	400b      	ands	r3, r1
 8002860:	431a      	orrs	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	2101      	movs	r1, #1
 8002868:	400b      	ands	r3, r1
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6999      	ldr	r1, [r3, #24]
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	400b      	ands	r3, r1
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	69db      	ldr	r3, [r3, #28]
 800287c:	2138      	movs	r1, #56	; 0x38
 800287e:	400b      	ands	r3, r1
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	2180      	movs	r1, #128	; 0x80
 8002888:	400b      	ands	r3, r1
 800288a:	431a      	orrs	r2, r3
 800288c:	0011      	movs	r1, r2
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002892:	2380      	movs	r3, #128	; 0x80
 8002894:	019b      	lsls	r3, r3, #6
 8002896:	401a      	ands	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	0c1b      	lsrs	r3, r3, #16
 80028a6:	2204      	movs	r2, #4
 80028a8:	401a      	ands	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ae:	2110      	movs	r1, #16
 80028b0:	400b      	ands	r3, r1
 80028b2:	431a      	orrs	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b8:	2108      	movs	r1, #8
 80028ba:	400b      	ands	r3, r1
 80028bc:	431a      	orrs	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	68d9      	ldr	r1, [r3, #12]
 80028c2:	23f0      	movs	r3, #240	; 0xf0
 80028c4:	011b      	lsls	r3, r3, #4
 80028c6:	400b      	ands	r3, r1
 80028c8:	431a      	orrs	r2, r3
 80028ca:	0011      	movs	r1, r2
 80028cc:	68fa      	ldr	r2, [r7, #12]
 80028ce:	2380      	movs	r3, #128	; 0x80
 80028d0:	015b      	lsls	r3, r3, #5
 80028d2:	401a      	ands	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	69da      	ldr	r2, [r3, #28]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4907      	ldr	r1, [pc, #28]	; (8002904 <HAL_SPI_Init+0x16c>)
 80028e8:	400a      	ands	r2, r1
 80028ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	225d      	movs	r2, #93	; 0x5d
 80028f6:	2101      	movs	r1, #1
 80028f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	0018      	movs	r0, r3
 80028fe:	46bd      	mov	sp, r7
 8002900:	b004      	add	sp, #16
 8002902:	bd80      	pop	{r7, pc}
 8002904:	fffff7ff 	.word	0xfffff7ff

08002908 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e044      	b.n	80029a4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800291e:	2b00      	cmp	r3, #0
 8002920:	d107      	bne.n	8002932 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2274      	movs	r2, #116	; 0x74
 8002926:	2100      	movs	r1, #0
 8002928:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	0018      	movs	r0, r3
 800292e:	f7fe f895 	bl	8000a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2224      	movs	r2, #36	; 0x24
 8002936:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2101      	movs	r1, #1
 8002944:	438a      	bics	r2, r1
 8002946:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	0018      	movs	r0, r3
 800294c:	f000 f830 	bl	80029b0 <UART_SetConfig>
 8002950:	0003      	movs	r3, r0
 8002952:	2b01      	cmp	r3, #1
 8002954:	d101      	bne.n	800295a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e024      	b.n	80029a4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	0018      	movs	r0, r3
 8002966:	f000 f963 	bl	8002c30 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	490d      	ldr	r1, [pc, #52]	; (80029ac <HAL_UART_Init+0xa4>)
 8002976:	400a      	ands	r2, r1
 8002978:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	212a      	movs	r1, #42	; 0x2a
 8002986:	438a      	bics	r2, r1
 8002988:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2101      	movs	r1, #1
 8002996:	430a      	orrs	r2, r1
 8002998:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	0018      	movs	r0, r3
 800299e:	f000 f9fb 	bl	8002d98 <UART_CheckIdleState>
 80029a2:	0003      	movs	r3, r0
}
 80029a4:	0018      	movs	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b002      	add	sp, #8
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	ffffb7ff 	.word	0xffffb7ff

080029b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b088      	sub	sp, #32
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029b8:	231e      	movs	r3, #30
 80029ba:	18fb      	adds	r3, r7, r3
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	431a      	orrs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a8d      	ldr	r2, [pc, #564]	; (8002c14 <UART_SetConfig+0x264>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	0019      	movs	r1, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	4a88      	ldr	r2, [pc, #544]	; (8002c18 <UART_SetConfig+0x268>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	0019      	movs	r1, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	4a7f      	ldr	r2, [pc, #508]	; (8002c1c <UART_SetConfig+0x26c>)
 8002a1e:	4013      	ands	r3, r2
 8002a20:	0019      	movs	r1, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a7b      	ldr	r2, [pc, #492]	; (8002c20 <UART_SetConfig+0x270>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d127      	bne.n	8002a86 <UART_SetConfig+0xd6>
 8002a36:	4b7b      	ldr	r3, [pc, #492]	; (8002c24 <UART_SetConfig+0x274>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2b03      	cmp	r3, #3
 8002a40:	d00d      	beq.n	8002a5e <UART_SetConfig+0xae>
 8002a42:	d81b      	bhi.n	8002a7c <UART_SetConfig+0xcc>
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d014      	beq.n	8002a72 <UART_SetConfig+0xc2>
 8002a48:	d818      	bhi.n	8002a7c <UART_SetConfig+0xcc>
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d002      	beq.n	8002a54 <UART_SetConfig+0xa4>
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d00a      	beq.n	8002a68 <UART_SetConfig+0xb8>
 8002a52:	e013      	b.n	8002a7c <UART_SetConfig+0xcc>
 8002a54:	231f      	movs	r3, #31
 8002a56:	18fb      	adds	r3, r7, r3
 8002a58:	2200      	movs	r2, #0
 8002a5a:	701a      	strb	r2, [r3, #0]
 8002a5c:	e021      	b.n	8002aa2 <UART_SetConfig+0xf2>
 8002a5e:	231f      	movs	r3, #31
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	2202      	movs	r2, #2
 8002a64:	701a      	strb	r2, [r3, #0]
 8002a66:	e01c      	b.n	8002aa2 <UART_SetConfig+0xf2>
 8002a68:	231f      	movs	r3, #31
 8002a6a:	18fb      	adds	r3, r7, r3
 8002a6c:	2204      	movs	r2, #4
 8002a6e:	701a      	strb	r2, [r3, #0]
 8002a70:	e017      	b.n	8002aa2 <UART_SetConfig+0xf2>
 8002a72:	231f      	movs	r3, #31
 8002a74:	18fb      	adds	r3, r7, r3
 8002a76:	2208      	movs	r2, #8
 8002a78:	701a      	strb	r2, [r3, #0]
 8002a7a:	e012      	b.n	8002aa2 <UART_SetConfig+0xf2>
 8002a7c:	231f      	movs	r3, #31
 8002a7e:	18fb      	adds	r3, r7, r3
 8002a80:	2210      	movs	r2, #16
 8002a82:	701a      	strb	r2, [r3, #0]
 8002a84:	e00d      	b.n	8002aa2 <UART_SetConfig+0xf2>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a67      	ldr	r2, [pc, #412]	; (8002c28 <UART_SetConfig+0x278>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d104      	bne.n	8002a9a <UART_SetConfig+0xea>
 8002a90:	231f      	movs	r3, #31
 8002a92:	18fb      	adds	r3, r7, r3
 8002a94:	2200      	movs	r2, #0
 8002a96:	701a      	strb	r2, [r3, #0]
 8002a98:	e003      	b.n	8002aa2 <UART_SetConfig+0xf2>
 8002a9a:	231f      	movs	r3, #31
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	2210      	movs	r2, #16
 8002aa0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	69da      	ldr	r2, [r3, #28]
 8002aa6:	2380      	movs	r3, #128	; 0x80
 8002aa8:	021b      	lsls	r3, r3, #8
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d15d      	bne.n	8002b6a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8002aae:	231f      	movs	r3, #31
 8002ab0:	18fb      	adds	r3, r7, r3
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d015      	beq.n	8002ae4 <UART_SetConfig+0x134>
 8002ab8:	dc18      	bgt.n	8002aec <UART_SetConfig+0x13c>
 8002aba:	2b04      	cmp	r3, #4
 8002abc:	d00d      	beq.n	8002ada <UART_SetConfig+0x12a>
 8002abe:	dc15      	bgt.n	8002aec <UART_SetConfig+0x13c>
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d002      	beq.n	8002aca <UART_SetConfig+0x11a>
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d005      	beq.n	8002ad4 <UART_SetConfig+0x124>
 8002ac8:	e010      	b.n	8002aec <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002aca:	f7ff fd61 	bl	8002590 <HAL_RCC_GetPCLK1Freq>
 8002ace:	0003      	movs	r3, r0
 8002ad0:	61bb      	str	r3, [r7, #24]
        break;
 8002ad2:	e012      	b.n	8002afa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ad4:	4b55      	ldr	r3, [pc, #340]	; (8002c2c <UART_SetConfig+0x27c>)
 8002ad6:	61bb      	str	r3, [r7, #24]
        break;
 8002ad8:	e00f      	b.n	8002afa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ada:	f7ff fccf 	bl	800247c <HAL_RCC_GetSysClockFreq>
 8002ade:	0003      	movs	r3, r0
 8002ae0:	61bb      	str	r3, [r7, #24]
        break;
 8002ae2:	e00a      	b.n	8002afa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ae4:	2380      	movs	r3, #128	; 0x80
 8002ae6:	021b      	lsls	r3, r3, #8
 8002ae8:	61bb      	str	r3, [r7, #24]
        break;
 8002aea:	e006      	b.n	8002afa <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002af0:	231e      	movs	r3, #30
 8002af2:	18fb      	adds	r3, r7, r3
 8002af4:	2201      	movs	r2, #1
 8002af6:	701a      	strb	r2, [r3, #0]
        break;
 8002af8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d100      	bne.n	8002b02 <UART_SetConfig+0x152>
 8002b00:	e07b      	b.n	8002bfa <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	005a      	lsls	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	085b      	lsrs	r3, r3, #1
 8002b0c:	18d2      	adds	r2, r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	0019      	movs	r1, r3
 8002b14:	0010      	movs	r0, r2
 8002b16:	f7fd faf7 	bl	8000108 <__udivsi3>
 8002b1a:	0003      	movs	r3, r0
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	2b0f      	cmp	r3, #15
 8002b24:	d91c      	bls.n	8002b60 <UART_SetConfig+0x1b0>
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	2380      	movs	r3, #128	; 0x80
 8002b2a:	025b      	lsls	r3, r3, #9
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d217      	bcs.n	8002b60 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	200e      	movs	r0, #14
 8002b36:	183b      	adds	r3, r7, r0
 8002b38:	210f      	movs	r1, #15
 8002b3a:	438a      	bics	r2, r1
 8002b3c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	085b      	lsrs	r3, r3, #1
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	2207      	movs	r2, #7
 8002b46:	4013      	ands	r3, r2
 8002b48:	b299      	uxth	r1, r3
 8002b4a:	183b      	adds	r3, r7, r0
 8002b4c:	183a      	adds	r2, r7, r0
 8002b4e:	8812      	ldrh	r2, [r2, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	183a      	adds	r2, r7, r0
 8002b5a:	8812      	ldrh	r2, [r2, #0]
 8002b5c:	60da      	str	r2, [r3, #12]
 8002b5e:	e04c      	b.n	8002bfa <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002b60:	231e      	movs	r3, #30
 8002b62:	18fb      	adds	r3, r7, r3
 8002b64:	2201      	movs	r2, #1
 8002b66:	701a      	strb	r2, [r3, #0]
 8002b68:	e047      	b.n	8002bfa <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002b6a:	231f      	movs	r3, #31
 8002b6c:	18fb      	adds	r3, r7, r3
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	2b08      	cmp	r3, #8
 8002b72:	d015      	beq.n	8002ba0 <UART_SetConfig+0x1f0>
 8002b74:	dc18      	bgt.n	8002ba8 <UART_SetConfig+0x1f8>
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	d00d      	beq.n	8002b96 <UART_SetConfig+0x1e6>
 8002b7a:	dc15      	bgt.n	8002ba8 <UART_SetConfig+0x1f8>
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d002      	beq.n	8002b86 <UART_SetConfig+0x1d6>
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d005      	beq.n	8002b90 <UART_SetConfig+0x1e0>
 8002b84:	e010      	b.n	8002ba8 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b86:	f7ff fd03 	bl	8002590 <HAL_RCC_GetPCLK1Freq>
 8002b8a:	0003      	movs	r3, r0
 8002b8c:	61bb      	str	r3, [r7, #24]
        break;
 8002b8e:	e012      	b.n	8002bb6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b90:	4b26      	ldr	r3, [pc, #152]	; (8002c2c <UART_SetConfig+0x27c>)
 8002b92:	61bb      	str	r3, [r7, #24]
        break;
 8002b94:	e00f      	b.n	8002bb6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b96:	f7ff fc71 	bl	800247c <HAL_RCC_GetSysClockFreq>
 8002b9a:	0003      	movs	r3, r0
 8002b9c:	61bb      	str	r3, [r7, #24]
        break;
 8002b9e:	e00a      	b.n	8002bb6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ba0:	2380      	movs	r3, #128	; 0x80
 8002ba2:	021b      	lsls	r3, r3, #8
 8002ba4:	61bb      	str	r3, [r7, #24]
        break;
 8002ba6:	e006      	b.n	8002bb6 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002bac:	231e      	movs	r3, #30
 8002bae:	18fb      	adds	r3, r7, r3
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	701a      	strb	r2, [r3, #0]
        break;
 8002bb4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d01e      	beq.n	8002bfa <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	085a      	lsrs	r2, r3, #1
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	18d2      	adds	r2, r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	0019      	movs	r1, r3
 8002bcc:	0010      	movs	r0, r2
 8002bce:	f7fd fa9b 	bl	8000108 <__udivsi3>
 8002bd2:	0003      	movs	r3, r0
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	2b0f      	cmp	r3, #15
 8002bdc:	d909      	bls.n	8002bf2 <UART_SetConfig+0x242>
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	2380      	movs	r3, #128	; 0x80
 8002be2:	025b      	lsls	r3, r3, #9
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d204      	bcs.n	8002bf2 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	60da      	str	r2, [r3, #12]
 8002bf0:	e003      	b.n	8002bfa <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002bf2:	231e      	movs	r3, #30
 8002bf4:	18fb      	adds	r3, r7, r3
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002c06:	231e      	movs	r3, #30
 8002c08:	18fb      	adds	r3, r7, r3
 8002c0a:	781b      	ldrb	r3, [r3, #0]
}
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	b008      	add	sp, #32
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	efff69f3 	.word	0xefff69f3
 8002c18:	ffffcfff 	.word	0xffffcfff
 8002c1c:	fffff4ff 	.word	0xfffff4ff
 8002c20:	40013800 	.word	0x40013800
 8002c24:	40021000 	.word	0x40021000
 8002c28:	40004400 	.word	0x40004400
 8002c2c:	007a1200 	.word	0x007a1200

08002c30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d00b      	beq.n	8002c5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	4a4a      	ldr	r2, [pc, #296]	; (8002d74 <UART_AdvFeatureConfig+0x144>)
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	0019      	movs	r1, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	430a      	orrs	r2, r1
 8002c58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5e:	2202      	movs	r2, #2
 8002c60:	4013      	ands	r3, r2
 8002c62:	d00b      	beq.n	8002c7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	4a43      	ldr	r2, [pc, #268]	; (8002d78 <UART_AdvFeatureConfig+0x148>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	0019      	movs	r1, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c80:	2204      	movs	r2, #4
 8002c82:	4013      	ands	r3, r2
 8002c84:	d00b      	beq.n	8002c9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	4a3b      	ldr	r2, [pc, #236]	; (8002d7c <UART_AdvFeatureConfig+0x14c>)
 8002c8e:	4013      	ands	r3, r2
 8002c90:	0019      	movs	r1, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca2:	2208      	movs	r2, #8
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d00b      	beq.n	8002cc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	4a34      	ldr	r2, [pc, #208]	; (8002d80 <UART_AdvFeatureConfig+0x150>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc4:	2210      	movs	r2, #16
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	d00b      	beq.n	8002ce2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	4a2c      	ldr	r2, [pc, #176]	; (8002d84 <UART_AdvFeatureConfig+0x154>)
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d00b      	beq.n	8002d04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	4a25      	ldr	r2, [pc, #148]	; (8002d88 <UART_AdvFeatureConfig+0x158>)
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	0019      	movs	r1, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d08:	2240      	movs	r2, #64	; 0x40
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	d01d      	beq.n	8002d4a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	4a1d      	ldr	r2, [pc, #116]	; (8002d8c <UART_AdvFeatureConfig+0x15c>)
 8002d16:	4013      	ands	r3, r2
 8002d18:	0019      	movs	r1, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	430a      	orrs	r2, r1
 8002d24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d2a:	2380      	movs	r3, #128	; 0x80
 8002d2c:	035b      	lsls	r3, r3, #13
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d10b      	bne.n	8002d4a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4a15      	ldr	r2, [pc, #84]	; (8002d90 <UART_AdvFeatureConfig+0x160>)
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	0019      	movs	r1, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4e:	2280      	movs	r2, #128	; 0x80
 8002d50:	4013      	ands	r3, r2
 8002d52:	d00b      	beq.n	8002d6c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	4a0e      	ldr	r2, [pc, #56]	; (8002d94 <UART_AdvFeatureConfig+0x164>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	0019      	movs	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	605a      	str	r2, [r3, #4]
  }
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b002      	add	sp, #8
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	fffdffff 	.word	0xfffdffff
 8002d78:	fffeffff 	.word	0xfffeffff
 8002d7c:	fffbffff 	.word	0xfffbffff
 8002d80:	ffff7fff 	.word	0xffff7fff
 8002d84:	ffffefff 	.word	0xffffefff
 8002d88:	ffffdfff 	.word	0xffffdfff
 8002d8c:	ffefffff 	.word	0xffefffff
 8002d90:	ff9fffff 	.word	0xff9fffff
 8002d94:	fff7ffff 	.word	0xfff7ffff

08002d98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af02      	add	r7, sp, #8
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2280      	movs	r2, #128	; 0x80
 8002da4:	2100      	movs	r1, #0
 8002da6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002da8:	f7fd ff5e 	bl	8000c68 <HAL_GetTick>
 8002dac:	0003      	movs	r3, r0
 8002dae:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2208      	movs	r2, #8
 8002db8:	4013      	ands	r3, r2
 8002dba:	2b08      	cmp	r3, #8
 8002dbc:	d10c      	bne.n	8002dd8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2280      	movs	r2, #128	; 0x80
 8002dc2:	0391      	lsls	r1, r2, #14
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	4a17      	ldr	r2, [pc, #92]	; (8002e24 <UART_CheckIdleState+0x8c>)
 8002dc8:	9200      	str	r2, [sp, #0]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f000 f82c 	bl	8002e28 <UART_WaitOnFlagUntilTimeout>
 8002dd0:	1e03      	subs	r3, r0, #0
 8002dd2:	d001      	beq.n	8002dd8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e021      	b.n	8002e1c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2204      	movs	r2, #4
 8002de0:	4013      	ands	r3, r2
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d10c      	bne.n	8002e00 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2280      	movs	r2, #128	; 0x80
 8002dea:	03d1      	lsls	r1, r2, #15
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	4a0d      	ldr	r2, [pc, #52]	; (8002e24 <UART_CheckIdleState+0x8c>)
 8002df0:	9200      	str	r2, [sp, #0]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f000 f818 	bl	8002e28 <UART_WaitOnFlagUntilTimeout>
 8002df8:	1e03      	subs	r3, r0, #0
 8002dfa:	d001      	beq.n	8002e00 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e00d      	b.n	8002e1c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2220      	movs	r2, #32
 8002e04:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2220      	movs	r2, #32
 8002e0a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2274      	movs	r2, #116	; 0x74
 8002e16:	2100      	movs	r1, #0
 8002e18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	b004      	add	sp, #16
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	01ffffff 	.word	0x01ffffff

08002e28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b094      	sub	sp, #80	; 0x50
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	603b      	str	r3, [r7, #0]
 8002e34:	1dfb      	adds	r3, r7, #7
 8002e36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e38:	e0a3      	b.n	8002f82 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	d100      	bne.n	8002e42 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002e40:	e09f      	b.n	8002f82 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e42:	f7fd ff11 	bl	8000c68 <HAL_GetTick>
 8002e46:	0002      	movs	r2, r0
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d302      	bcc.n	8002e58 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d13d      	bne.n	8002ed4 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e58:	f3ef 8310 	mrs	r3, PRIMASK
 8002e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e60:	647b      	str	r3, [r7, #68]	; 0x44
 8002e62:	2301      	movs	r3, #1
 8002e64:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e68:	f383 8810 	msr	PRIMASK, r3
}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	494c      	ldr	r1, [pc, #304]	; (8002fac <UART_WaitOnFlagUntilTimeout+0x184>)
 8002e7a:	400a      	ands	r2, r1
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e80:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e84:	f383 8810 	msr	PRIMASK, r3
}
 8002e88:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e8a:	f3ef 8310 	mrs	r3, PRIMASK
 8002e8e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002e90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e92:	643b      	str	r3, [r7, #64]	; 0x40
 8002e94:	2301      	movs	r3, #1
 8002e96:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e9a:	f383 8810 	msr	PRIMASK, r3
}
 8002e9e:	46c0      	nop			; (mov r8, r8)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2101      	movs	r1, #1
 8002eac:	438a      	bics	r2, r1
 8002eae:	609a      	str	r2, [r3, #8]
 8002eb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eb6:	f383 8810 	msr	PRIMASK, r3
}
 8002eba:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2220      	movs	r2, #32
 8002ec6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2274      	movs	r2, #116	; 0x74
 8002ecc:	2100      	movs	r1, #0
 8002ece:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e067      	b.n	8002fa4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2204      	movs	r2, #4
 8002edc:	4013      	ands	r3, r2
 8002ede:	d050      	beq.n	8002f82 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	69da      	ldr	r2, [r3, #28]
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	401a      	ands	r2, r3
 8002eec:	2380      	movs	r3, #128	; 0x80
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d146      	bne.n	8002f82 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2280      	movs	r2, #128	; 0x80
 8002efa:	0112      	lsls	r2, r2, #4
 8002efc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002efe:	f3ef 8310 	mrs	r3, PRIMASK
 8002f02:	613b      	str	r3, [r7, #16]
  return(result);
 8002f04:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f08:	2301      	movs	r3, #1
 8002f0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	f383 8810 	msr	PRIMASK, r3
}
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4923      	ldr	r1, [pc, #140]	; (8002fac <UART_WaitOnFlagUntilTimeout+0x184>)
 8002f20:	400a      	ands	r2, r1
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f26:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	f383 8810 	msr	PRIMASK, r3
}
 8002f2e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f30:	f3ef 8310 	mrs	r3, PRIMASK
 8002f34:	61fb      	str	r3, [r7, #28]
  return(result);
 8002f36:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f38:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f3e:	6a3b      	ldr	r3, [r7, #32]
 8002f40:	f383 8810 	msr	PRIMASK, r3
}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2101      	movs	r1, #1
 8002f52:	438a      	bics	r2, r1
 8002f54:	609a      	str	r2, [r3, #8]
 8002f56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f58:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5c:	f383 8810 	msr	PRIMASK, r3
}
 8002f60:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2220      	movs	r2, #32
 8002f66:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2280      	movs	r2, #128	; 0x80
 8002f72:	2120      	movs	r1, #32
 8002f74:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2274      	movs	r2, #116	; 0x74
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e010      	b.n	8002fa4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	425a      	negs	r2, r3
 8002f92:	4153      	adcs	r3, r2
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	001a      	movs	r2, r3
 8002f98:	1dfb      	adds	r3, r7, #7
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d100      	bne.n	8002fa2 <UART_WaitOnFlagUntilTimeout+0x17a>
 8002fa0:	e74b      	b.n	8002e3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	b014      	add	sp, #80	; 0x50
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	fffffe5f 	.word	0xfffffe5f

08002fb0 <__libc_init_array>:
 8002fb0:	b570      	push	{r4, r5, r6, lr}
 8002fb2:	2600      	movs	r6, #0
 8002fb4:	4d0c      	ldr	r5, [pc, #48]	; (8002fe8 <__libc_init_array+0x38>)
 8002fb6:	4c0d      	ldr	r4, [pc, #52]	; (8002fec <__libc_init_array+0x3c>)
 8002fb8:	1b64      	subs	r4, r4, r5
 8002fba:	10a4      	asrs	r4, r4, #2
 8002fbc:	42a6      	cmp	r6, r4
 8002fbe:	d109      	bne.n	8002fd4 <__libc_init_array+0x24>
 8002fc0:	2600      	movs	r6, #0
 8002fc2:	f000 f821 	bl	8003008 <_init>
 8002fc6:	4d0a      	ldr	r5, [pc, #40]	; (8002ff0 <__libc_init_array+0x40>)
 8002fc8:	4c0a      	ldr	r4, [pc, #40]	; (8002ff4 <__libc_init_array+0x44>)
 8002fca:	1b64      	subs	r4, r4, r5
 8002fcc:	10a4      	asrs	r4, r4, #2
 8002fce:	42a6      	cmp	r6, r4
 8002fd0:	d105      	bne.n	8002fde <__libc_init_array+0x2e>
 8002fd2:	bd70      	pop	{r4, r5, r6, pc}
 8002fd4:	00b3      	lsls	r3, r6, #2
 8002fd6:	58eb      	ldr	r3, [r5, r3]
 8002fd8:	4798      	blx	r3
 8002fda:	3601      	adds	r6, #1
 8002fdc:	e7ee      	b.n	8002fbc <__libc_init_array+0xc>
 8002fde:	00b3      	lsls	r3, r6, #2
 8002fe0:	58eb      	ldr	r3, [r5, r3]
 8002fe2:	4798      	blx	r3
 8002fe4:	3601      	adds	r6, #1
 8002fe6:	e7f2      	b.n	8002fce <__libc_init_array+0x1e>
 8002fe8:	08003058 	.word	0x08003058
 8002fec:	08003058 	.word	0x08003058
 8002ff0:	08003058 	.word	0x08003058
 8002ff4:	0800305c 	.word	0x0800305c

08002ff8 <memset>:
 8002ff8:	0003      	movs	r3, r0
 8002ffa:	1882      	adds	r2, r0, r2
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d100      	bne.n	8003002 <memset+0xa>
 8003000:	4770      	bx	lr
 8003002:	7019      	strb	r1, [r3, #0]
 8003004:	3301      	adds	r3, #1
 8003006:	e7f9      	b.n	8002ffc <memset+0x4>

08003008 <_init>:
 8003008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800300e:	bc08      	pop	{r3}
 8003010:	469e      	mov	lr, r3
 8003012:	4770      	bx	lr

08003014 <_fini>:
 8003014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800301a:	bc08      	pop	{r3}
 800301c:	469e      	mov	lr, r3
 800301e:	4770      	bx	lr
