#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 23 15:52:40 2018
# Process ID: 16656
# Current directory: D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.runs/synth_1/top.vds
# Journal file: D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 360.340 ; gain = 97.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/new/top.v:28]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter COUNT_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.runs/synth_1/.Xil/Vivado-16656-Monsoon-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.runs/synth_1/.Xil/Vivado-16656-Monsoon-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Clk_5MHz_to_1Hz' [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clk_5MHz_to_1Hz' (2#1) [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/new/top.v:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 415.418 ; gain = 152.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 415.418 ; gain = 152.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 415.418 ; gain = 152.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell '_100MHz_to_5MHz'
Finished Parsing XDC File [d:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell '_100MHz_to_5MHz'
Parsing XDC File [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'swt[8]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'swt[9]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'swt[10]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'swt[11]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'swt[12]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'swt[13]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'swt[14]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'swt[15]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc:77]
Finished Parsing XDC File [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/constrs_1/imports/数字电路实验/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 748.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 748.703 ; gain = 486.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 748.703 ; gain = 486.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for _100MHz_to_5MHz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 748.703 ; gain = 486.242
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1Hz" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.srcs/sources_1/new/top.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 748.703 ; gain = 486.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Clk_5MHz_to_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "_5MHz_to_1Hz/clk_1Hz" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 748.703 ; gain = 486.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin '_100MHz_to_5MHz/clk_out1' to pin '_100MHz_to_5MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 754.723 ; gain = 492.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    10|
|3     |LUT1      |     3|
|4     |LUT2      |     7|
|5     |LUT4      |    33|
|6     |LUT5      |     2|
|7     |LUT6      |     2|
|8     |FDCE      |    38|
|9     |FDPE      |     1|
|10    |IBUF      |     3|
|11    |OBUF      |     8|
+------+----------+------+

Report Instance Areas: 
+------+---------------+----------------+------+
|      |Instance       |Module          |Cells |
+------+---------------+----------------+------+
|1     |top            |                |   109|
|2     |  _5MHz_to_1Hz |Clk_5MHz_to_1Hz |    78|
+------+---------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.316 ; gain = 513.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 776.316 ; gain = 180.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.316 ; gain = 513.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 776.984 ; gain = 525.996
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Codes/Digital-circuit-course/lab9_2_1/lab9_2_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 776.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 15:53:13 2018...
