var structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4 =
[
    [ "arguments_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" ],
    [ "base_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4.html#af5399fd09d56198354b3810e496518bb", null ],
    [ "coord_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4.html#a05f86a9f6311e6eaf25813882fd80db7", null ],
    [ "dtype_bias", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4.html#a3822e7b8a432be17c2043c9a29f2ce7f", null ],
    [ "mem_desc_bias_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4.html#a852b6bc2b79fb4068e1117c3d5134e46", null ],
    [ "shape_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4.html#a335830f8058bbf3c4c2a2731a0e7c5e3", null ],
    [ "operator()", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4.html#a82d377084928fea53b9a0ca309fd5ed9", null ]
];