

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct  4 16:30:40 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        fir_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.339|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   34|   34|   34|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   33|   33|         3|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x) nounwind" [fir.c:49]   --->   Operation 9 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir.c:53]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %x, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir.c:54]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([11 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir.c:55]   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.73ns)   --->   "br label %1" [fir.c:66]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %0 ], [ %acc, %5 ]"   --->   Operation 14 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 10, %0 ], [ %i, %5 ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i5 %i_0 to i32" [fir.c:66]   --->   Operation 16 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_0, i32 4)" [fir.c:66]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [fir.c:66]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind" [fir.c:66]   --->   Operation 20 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.72ns)   --->   "%icmp_ln67 = icmp eq i5 %i_0, 0" [fir.c:67]   --->   Operation 21 'icmp' 'icmp_ln67' <Predicate = (!tmp)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %3, label %4" [fir.c:67]   --->   Operation 22 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.82ns)   --->   "%add_ln71 = add i5 %i_0, -1" [fir.c:71]   --->   Operation 23 'add' 'add_ln71' <Predicate = (!tmp & !icmp_ln67)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i5 %add_ln71 to i64" [fir.c:71]   --->   Operation 24 'zext' 'zext_ln71' <Predicate = (!tmp & !icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln71" [fir.c:71]   --->   Operation 25 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.73ns)   --->   "%data = load i32* %shift_reg_addr, align 4" [fir.c:71]   --->   Operation 26 'load' 'data' <Predicate = (!tmp & !icmp_ln67)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 27 [1/1] (0.73ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir.c:68]   --->   Operation 27 'store' <Predicate = (!tmp & icmp_ln67)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 28 [1/1] (0.73ns)   --->   "br label %5" [fir.c:70]   --->   Operation 28 'br' <Predicate = (!tmp & icmp_ln67)> <Delay = 0.73>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i32P(i32* %y, i32 %acc_0) nounwind" [fir.c:76]   --->   Operation 29 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [fir.c:77]   --->   Operation 30 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 31 [1/2] (0.73ns)   --->   "%data = load i32* %shift_reg_addr, align 4" [fir.c:71]   --->   Operation 31 'load' 'data' <Predicate = (!icmp_ln67)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i32 %sext_ln66 to i64" [fir.c:71]   --->   Operation 32 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln71_1" [fir.c:71]   --->   Operation 33 'getelementptr' 'shift_reg_addr_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.73ns)   --->   "store i32 %data, i32* %shift_reg_addr_1, align 4" [fir.c:71]   --->   Operation 34 'store' <Predicate = (!icmp_ln67)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 35 [1/1] (0.73ns)   --->   "br label %5"   --->   Operation 35 'br' <Predicate = (!icmp_ln67)> <Delay = 0.73>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i32 %sext_ln66 to i64" [fir.c:74]   --->   Operation 36 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %zext_ln74" [fir.c:74]   --->   Operation 37 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.29ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:74]   --->   Operation 38 'load' 'c_load' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 39 [1/1] (0.82ns)   --->   "%i = add i5 %i_0, -1" [fir.c:66]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.33>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%data_0 = phi i32 [ %x_read, %3 ], [ %data, %4 ]"   --->   Operation 40 'phi' 'data_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (1.29ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:74]   --->   Operation 41 'load' 'c_load' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 42 [1/1] (3.90ns)   --->   "%mul_ln74 = mul nsw i32 %c_load, %data_0" [fir.c:74]   --->   Operation 42 'mul' 'mul_ln74' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.14ns)   --->   "%acc = add nsw i32 %mul_ln74, %acc_0" [fir.c:74]   --->   Operation 43 'add' 'acc' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [fir.c:66]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc') with incoming values : ('acc', fir.c:74) [15]  (0.736 ns)

 <State 2>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir.c:66) [16]  (0 ns)
	'add' operation ('add_ln71', fir.c:71) [26]  (0.825 ns)
	'getelementptr' operation ('shift_reg_addr', fir.c:71) [28]  (0 ns)
	'load' operation ('data', fir.c:71) on array 'shift_reg' [29]  (0.73 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	'load' operation ('data', fir.c:71) on array 'shift_reg' [29]  (0.73 ns)
	'store' operation ('store_ln71', fir.c:71) of variable 'data', fir.c:71 on array 'shift_reg' [32]  (0.73 ns)

 <State 4>: 6.34ns
The critical path consists of the following:
	'load' operation ('c_load', fir.c:74) on array 'c' [41]  (1.3 ns)
	'mul' operation ('mul_ln74', fir.c:74) [42]  (3.9 ns)
	'add' operation ('acc', fir.c:74) [43]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
