/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p72vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.720000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.720000 ;
    operating_conditions ( "ssgnp0p72vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.720000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p72vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 20954.900000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001332 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.127280, 1.141350, 1.159935, 1.209915, 1.406003" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.127280, 1.141350, 1.159935, 1.209915, 1.406003" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.014552, 1.027215, 1.043942, 1.088924, 1.265402" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.014552, 1.027215, 1.043942, 1.088924, 1.265402" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.013789" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015445" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001332 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.127280, 1.141350, 1.159935, 1.209915, 1.406003" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.127280, 1.141350, 1.159935, 1.209915, 1.406003" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.014552, 1.027215, 1.043942, 1.088924, 1.265402" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.014552, 1.027215, 1.043942, 1.088924, 1.265402" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.013789" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015445" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.003548, 0.003548, 0.003548, 0.003548, 0.003548" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.003548, 0.003548, 0.003548, 0.003548, 0.003548" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.571832, 0.595902, 0.619322, 0.666002, 0.758292",\
              "0.584072, 0.608142, 0.631562, 0.678242, 0.770532",\
              "0.600002, 0.624072, 0.647492, 0.694172, 0.786462",\
              "0.627272, 0.651342, 0.674762, 0.721442, 0.813732",\
              "0.671912, 0.695982, 0.719402, 0.766082, 0.858372"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.571832, 0.595902, 0.619322, 0.666002, 0.758292",\
              "0.584072, 0.608142, 0.631562, 0.678242, 0.770532",\
              "0.600002, 0.624072, 0.647492, 0.694172, 0.786462",\
              "0.627272, 0.651342, 0.674762, 0.721442, 0.813732",\
              "0.671912, 0.695982, 0.719402, 0.766082, 0.858372"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508",\
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508",\
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508",\
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508",\
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508",\
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508",\
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508",\
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508",\
              "0.015147, 0.049536, 0.092639, 0.180318, 0.356508"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.683718, 0.709968, 0.740418, 0.801843, 0.923223",\
              "0.697578, 0.723828, 0.754278, 0.815703, 0.937083",\
              "0.716268, 0.742518, 0.772968, 0.834393, 0.955773",\
              "0.748503, 0.774753, 0.805203, 0.866628, 0.988008",\
              "0.800793, 0.827043, 0.857493, 0.918918, 1.040298"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677",\
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677",\
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677",\
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677",\
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.683718, 0.709968, 0.740418, 0.801843, 0.923223",\
              "0.697578, 0.723828, 0.754278, 0.815703, 0.937083",\
              "0.716268, 0.742518, 0.772968, 0.834393, 0.955773",\
              "0.748503, 0.774753, 0.805203, 0.866628, 0.988008",\
              "0.800793, 0.827043, 0.857493, 0.918918, 1.040298"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677",\
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677",\
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677",\
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677",\
              "0.014216, 0.060594, 0.116457, 0.229240, 0.454677"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.040670 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.195258, 0.210168, 0.230223, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.406266, 0.426846, 0.450891, 0.483966, 0.562401" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.127280, 1.141350, 1.159935, 1.209915, 1.406003" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.127280, 1.141350, 1.159935, 1.209915, 1.406003" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.040531" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.056725" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.208723" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.057665" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.733984" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.057680" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.971354" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.057672" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.034021" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001529 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018340" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.019538" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.293525, 0.312661, 0.339285, 0.390661, 0.481141",\
              "0.293525, 0.312661, 0.339285, 0.390661, 0.481141",\
              "0.293317, 0.312453, 0.339077, 0.390453, 0.480933",\
              "0.293421, 0.312557, 0.339181, 0.390557, 0.481037",\
              "0.292797, 0.311933, 0.338557, 0.389933, 0.480413"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.293525, 0.312661, 0.339285, 0.390661, 0.481141",\
              "0.293525, 0.312661, 0.339285, 0.390661, 0.481141",\
              "0.293317, 0.312453, 0.339077, 0.390453, 0.480933",\
              "0.293421, 0.312557, 0.339181, 0.390557, 0.481037",\
              "0.292797, 0.311933, 0.338557, 0.389933, 0.480413"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.147900, 0.134400, 0.117500, 0.087800, 0.038600",\
              "0.166500, 0.153000, 0.136100, 0.106400, 0.057200",\
              "0.189800, 0.176300, 0.159400, 0.129700, 0.080500",\
              "0.229100, 0.215600, 0.198700, 0.169000, 0.119800",\
              "0.293800, 0.280300, 0.263400, 0.233700, 0.184500"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.147900, 0.134400, 0.117500, 0.087800, 0.038600",\
              "0.166500, 0.153000, 0.136100, 0.106400, 0.057200",\
              "0.189800, 0.176300, 0.159400, 0.129700, 0.080500",\
              "0.229100, 0.215600, 0.198700, 0.169000, 0.119800",\
              "0.293800, 0.280300, 0.263400, 0.233700, 0.184500"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001302 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.013789" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.015445" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.243293, 0.259725, 0.281669, 0.324413, 0.399085",\
              "0.242877, 0.259309, 0.281253, 0.323997, 0.398669",\
              "0.242877, 0.259309, 0.281253, 0.323997, 0.398669",\
              "0.242877, 0.259309, 0.281253, 0.323997, 0.398669",\
              "0.242357, 0.258789, 0.280733, 0.323477, 0.398149"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.243293, 0.259725, 0.281669, 0.324413, 0.399085",\
              "0.242877, 0.259309, 0.281253, 0.323997, 0.398669",\
              "0.242877, 0.259309, 0.281253, 0.323997, 0.398669",\
              "0.242877, 0.259309, 0.281253, 0.323997, 0.398669",\
              "0.242357, 0.258789, 0.280733, 0.323477, 0.398149"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.166600, 0.152700, 0.138000, 0.102400, 0.047900",\
              "0.186100, 0.172200, 0.157500, 0.121900, 0.067400",\
              "0.210300, 0.196400, 0.181700, 0.146100, 0.091600",\
              "0.247500, 0.233600, 0.218900, 0.183300, 0.128800",\
              "0.303800, 0.289900, 0.275200, 0.239600, 0.185100"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.166600, 0.152700, 0.138000, 0.102400, 0.047900",\
              "0.186100, 0.172200, 0.157500, 0.121900, 0.067400",\
              "0.210300, 0.196400, 0.181700, 0.146100, 0.091600",\
              "0.247500, 0.233600, 0.218900, 0.183300, 0.128800",\
              "0.303800, 0.289900, 0.275200, 0.239600, 0.185100"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001332 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005499" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005661" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.226944, 0.244936, 0.269376, 0.317008, 0.403432",\
              "0.226632, 0.244624, 0.269064, 0.316696, 0.403120",\
              "0.226528, 0.244520, 0.268960, 0.316592, 0.403016",\
              "0.226424, 0.244416, 0.268856, 0.316488, 0.402912",\
              "0.226008, 0.244000, 0.268440, 0.316072, 0.402496"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.226944, 0.244936, 0.269376, 0.317008, 0.403432",\
              "0.226632, 0.244624, 0.269064, 0.316696, 0.403120",\
              "0.226528, 0.244520, 0.268960, 0.316592, 0.403016",\
              "0.226424, 0.244416, 0.268856, 0.316488, 0.402912",\
              "0.226008, 0.244000, 0.268440, 0.316072, 0.402496"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.179360, 0.166160, 0.149460, 0.120460, 0.071760",\
              "0.198860, 0.185660, 0.168960, 0.139960, 0.091260",\
              "0.223060, 0.209860, 0.193160, 0.164160, 0.115460",\
              "0.260160, 0.246960, 0.230260, 0.201260, 0.152560",\
              "0.316860, 0.303660, 0.286960, 0.257960, 0.209260"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.179360, 0.166160, 0.149460, 0.120460, 0.071760",\
              "0.198860, 0.185660, 0.168960, 0.139960, 0.091260",\
              "0.223060, 0.209860, 0.193160, 0.164160, 0.115460",\
              "0.260160, 0.246960, 0.230260, 0.201260, 0.152560",\
              "0.316860, 0.303660, 0.286960, 0.257960, 0.209260"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000800 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002671" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003002" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.196826, 0.214402, 0.237178, 0.282002, 0.362706",\
              "0.188194, 0.205770, 0.228546, 0.273370, 0.354074",\
              "0.179354, 0.196930, 0.219706, 0.264530, 0.345234",\
              "0.172178, 0.189754, 0.212530, 0.257354, 0.338058",\
              "0.177378, 0.194954, 0.217730, 0.262554, 0.343258"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.196826, 0.214402, 0.237178, 0.282002, 0.362706",\
              "0.188194, 0.205770, 0.228546, 0.273370, 0.354074",\
              "0.179354, 0.196930, 0.219706, 0.264530, 0.345234",\
              "0.172178, 0.189754, 0.212530, 0.257354, 0.338058",\
              "0.177378, 0.194954, 0.217730, 0.262554, 0.343258"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.148240, 0.142740, 0.136340, 0.124740, 0.109140",\
              "0.168940, 0.163440, 0.157040, 0.145440, 0.129840",\
              "0.192740, 0.187240, 0.180840, 0.169240, 0.153640",\
              "0.230440, 0.224940, 0.218540, 0.206940, 0.191340",\
              "0.286240, 0.280740, 0.274340, 0.262740, 0.247140"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.148240, 0.142740, 0.136340, 0.124740, 0.109140",\
              "0.168940, 0.163440, 0.157040, 0.145440, 0.129840",\
              "0.192740, 0.187240, 0.180840, 0.169240, 0.153640",\
              "0.230440, 0.224940, 0.218540, 0.206940, 0.191340",\
              "0.286240, 0.280740, 0.274340, 0.262740, 0.247140"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000800 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002930" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003483" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.196826, 0.214402, 0.237178, 0.282002, 0.362706",\
              "0.188194, 0.205770, 0.228546, 0.273370, 0.354074",\
              "0.179354, 0.196930, 0.219706, 0.264530, 0.345234",\
              "0.172178, 0.189754, 0.212530, 0.257354, 0.338058",\
              "0.177378, 0.194954, 0.217730, 0.262554, 0.343258"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.196826, 0.214402, 0.237178, 0.282002, 0.362706",\
              "0.188194, 0.205770, 0.228546, 0.273370, 0.354074",\
              "0.179354, 0.196930, 0.219706, 0.264530, 0.345234",\
              "0.172178, 0.189754, 0.212530, 0.257354, 0.338058",\
              "0.177378, 0.194954, 0.217730, 0.262554, 0.343258"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.148940, 0.143440, 0.137040, 0.125440, 0.109840",\
              "0.169640, 0.164140, 0.157740, 0.146140, 0.130540",\
              "0.193440, 0.187940, 0.181540, 0.169940, 0.154340",\
              "0.231140, 0.225640, 0.219240, 0.207640, 0.192040",\
              "0.286940, 0.281440, 0.275040, 0.263440, 0.247840"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.148940, 0.143440, 0.137040, 0.125440, 0.109840",\
              "0.169640, 0.164140, 0.157740, 0.146140, 0.130540",\
              "0.193440, 0.187940, 0.181540, 0.169940, 0.154340",\
              "0.231140, 0.225640, 0.219240, 0.207640, 0.192040",\
              "0.286940, 0.281440, 0.275040, 0.263440, 0.247840"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.054369 ;
    }
}
}
