<!DOCTYPE html>
<html lang="en">

<head>
  <title>DVbook - SV</title>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="stylesheet" href="../css/style.css">
</head>

<body>
  <div class="topnavwrap">
    <div class="topnav">
      <a style="color:#04AA6D;font-weight:bold;" href="../index.html">DVbook</a>
      <a href="digital.html">Digital</a>
      <a class="DVbook" href="sv.html">SystemVerilog</a>
      <a href="uvm.html">UVM</a>
      <a href="perl.html">PERL</a>
      <a href="others.html">Others</a>
    </div>
  </div>
  <div class="contentwrap">
    <div class="leftnav">
      <a class="page_now" href="sv.html">Introduction</a>
      <a href="sv_classes.html">Classes</a>
      <a href="#">&nbsp</a>
    </div>
    <div class="rightnav">
      <a href="#Introduction">Introduction to SystemVerilog</a>
      <a href="#History">History</a>
    </div>
    <div class="contentarea">
      <section id="Introduction">
        <h2>Introduction to SystemVerilog</h2>
        <p>SystemVerilog, standardized as IEEE 1800, is a hardware description and hardware verification language used to model, design, simulate, test and implement electronic systems. SystemVerilog is based on Verilog and some extensions. It is
          commonly used in the semiconductor and electronic design industry as an evolution of Verilog.</p>
      </section>
      <section id="History">
        <h2>History</h2>
        <p>
          SystemVerilog started with the donation of the Superlog language to Accellera in 2002 by the startup company Co-Design Automation. The bulk of the verification functionality is based on the OpenVera language donated by Synopsys. In 2005,
          SystemVerilog was adopted as IEEE Standard 1800-2005. In 2009, the standard was merged with the base Verilog (IEEE 1364-2005) standard, creating IEEE Standard 1800-2009. The current version is IEEE standard 1800-2017.
        </p>
        <p>
          The feature-set of SystemVerilog can be divided into two distinct roles:
        </p>
        <p>
          1. SystemVerilog for register-transfer level (RTL) design is an extension of Verilog-2005; all features of that language are available in SystemVerilog. Therefore, Verilog is a subset of SystemVerilog.
        </p>
        <p>
          2. SystemVerilog for verification uses extensive object-oriented programming techniques and is more closely related to Java than Verilog. These constructs are generally not synthesizable.
        </p>
      </section>
      <p>&nbsp</p>
      <ul id="footer">
        <li><a href="../index.html">Home</a></li>
        <li><a href="sv_classes.html">Next Topic</a></li>
      </ul>
    </div>
  </div>
  <script type="text/javascript" src="../js/main.js"></script>
</body>

</html>
