-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mac_ip_encode_top_insert_ethernet_header_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    headerFifo_dout : IN STD_LOGIC_VECTOR (128 downto 0);
    headerFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    headerFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    headerFifo_empty_n : IN STD_LOGIC;
    headerFifo_read : OUT STD_LOGIC;
    dataStreamBuffer4_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    dataStreamBuffer4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    dataStreamBuffer4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    dataStreamBuffer4_empty_n : IN STD_LOGIC;
    dataStreamBuffer4_read : OUT STD_LOGIC;
    dataOut_internal_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    dataOut_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    dataOut_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    dataOut_internal_full_n : IN STD_LOGIC;
    dataOut_internal_write : OUT STD_LOGIC );
end;


architecture behav of mac_ip_encode_top_insert_ethernet_header_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_70 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001110000";
    constant ap_const_lv25_6F : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001101111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv112_3FFFF : STD_LOGIC_VECTOR (111 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111";
    constant ap_const_lv112_FFFFFFFFFFFFFFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (111 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln222_fu_121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbreadreq_fu_82_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op23_read_state1 : BOOLEAN;
    signal ap_predicate_op24_read_state1 : BOOLEAN;
    signal ap_predicate_op37_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln222_reg_278 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_282 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_i_reg_286 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op56_write_state2 : BOOLEAN;
    signal tmp_72_i_reg_320 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op59_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ge_state : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal headerFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dataStreamBuffer4_blk_n : STD_LOGIC;
    signal dataOut_internal_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal headerFifo_read_reg_290 : STD_LOGIC_VECTOR (128 downto 0);
    signal tmp_data_V_1_fu_127_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_data_V_1_reg_297 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln82_fu_149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_reg_303 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln674_fu_155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln674_reg_308 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_315 : STD_LOGIC_VECTOR (64 downto 0);
    signal dataStreamBuffer4_read_reg_324 : STD_LOGIC_VECTOR (576 downto 0);
    signal select_ln250_fu_171_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_109_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln174_fu_269_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_05_fu_274_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_fu_131_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_141_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_97_fu_200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_207_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln674_fu_214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln674_fu_221_p1 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Val2_s_fu_191_p4 : STD_LOGIC_VECTOR (111 downto 0);
    signal select_ln674_1_fu_225_p3 : STD_LOGIC_VECTOR (111 downto 0);
    signal select_ln674_2_fu_232_p3 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Result_s_fu_239_p2 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Result_33_fu_245_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal currWord_data_V_fu_256_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_s_fu_262_p3 : STD_LOGIC_VECTOR (576 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_173 : BOOLEAN;
    signal ap_condition_308 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ge_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_308)) then
                if (((icmp_ln222_fu_121_p2 = ap_const_lv1_1) and (grp_fu_109_p3 = ap_const_lv1_1))) then 
                    ge_state <= ap_const_lv2_1;
                elsif (((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln222_fu_121_p2 = ap_const_lv1_0))) then 
                    ge_state <= select_ln250_fu_171_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op37_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dataStreamBuffer4_read_reg_324 <= dataStreamBuffer4_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                headerFifo_read_reg_290 <= headerFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln222_reg_278 <= icmp_ln222_fu_121_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln222_fu_121_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln674_reg_308 <= icmp_ln674_fu_155_p2;
                icmp_ln82_reg_303 <= icmp_ln82_fu_149_p2;
                tmp_45_reg_315 <= dataStreamBuffer4_dout(576 downto 512);
                tmp_data_V_1_reg_297 <= tmp_data_V_1_fu_127_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln222_fu_121_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_72_i_reg_320 <= grp_nbreadreq_fu_82_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln222_fu_121_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_73_i_reg_286 <= grp_nbreadreq_fu_82_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln222_fu_121_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_282 <= tmp_i_nbreadreq_fu_74_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, headerFifo_empty_n, ap_predicate_op23_read_state1, dataStreamBuffer4_empty_n, ap_predicate_op24_read_state1, ap_predicate_op37_read_state1, ap_done_reg, dataOut_internal_full_n, ap_predicate_op56_write_state2, ap_predicate_op59_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op37_read_state1 = ap_const_boolean_1) and (dataStreamBuffer4_empty_n = ap_const_logic_0)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (dataStreamBuffer4_empty_n = ap_const_logic_0)) or ((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (headerFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (dataOut_internal_full_n = ap_const_logic_0)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (dataOut_internal_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, headerFifo_empty_n, ap_predicate_op23_read_state1, dataStreamBuffer4_empty_n, ap_predicate_op24_read_state1, ap_predicate_op37_read_state1, ap_done_reg, dataOut_internal_full_n, ap_predicate_op56_write_state2, ap_predicate_op59_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op37_read_state1 = ap_const_boolean_1) and (dataStreamBuffer4_empty_n = ap_const_logic_0)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (dataStreamBuffer4_empty_n = ap_const_logic_0)) or ((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (headerFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (dataOut_internal_full_n = ap_const_logic_0)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (dataOut_internal_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, headerFifo_empty_n, ap_predicate_op23_read_state1, dataStreamBuffer4_empty_n, ap_predicate_op24_read_state1, ap_predicate_op37_read_state1, ap_done_reg, dataOut_internal_full_n, ap_predicate_op56_write_state2, ap_predicate_op59_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op37_read_state1 = ap_const_boolean_1) and (dataStreamBuffer4_empty_n = ap_const_logic_0)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (dataStreamBuffer4_empty_n = ap_const_logic_0)) or ((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (headerFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (dataOut_internal_full_n = ap_const_logic_0)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (dataOut_internal_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(headerFifo_empty_n, ap_predicate_op23_read_state1, dataStreamBuffer4_empty_n, ap_predicate_op24_read_state1, ap_predicate_op37_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op37_read_state1 = ap_const_boolean_1) and (dataStreamBuffer4_empty_n = ap_const_logic_0)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (dataStreamBuffer4_empty_n = ap_const_logic_0)) or ((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (headerFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(dataOut_internal_full_n, ap_predicate_op56_write_state2, ap_predicate_op59_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (dataOut_internal_full_n = ap_const_logic_0)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (dataOut_internal_full_n = ap_const_logic_0)));
    end process;


    ap_condition_173_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_173 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_308_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_82_p3, ap_block_pp0_stage0_11001)
    begin
                ap_condition_308 <= ((grp_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op23_read_state1_assign_proc : process(icmp_ln222_fu_121_p2, tmp_i_nbreadreq_fu_74_p3, grp_nbreadreq_fu_82_p3)
    begin
                ap_predicate_op23_read_state1 <= ((grp_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln222_fu_121_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op24_read_state1_assign_proc : process(icmp_ln222_fu_121_p2, tmp_i_nbreadreq_fu_74_p3, grp_nbreadreq_fu_82_p3)
    begin
                ap_predicate_op24_read_state1 <= ((grp_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln222_fu_121_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op37_read_state1_assign_proc : process(icmp_ln222_fu_121_p2, grp_nbreadreq_fu_82_p3)
    begin
                ap_predicate_op37_read_state1 <= ((grp_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (icmp_ln222_fu_121_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op56_write_state2_assign_proc : process(icmp_ln222_reg_278, tmp_i_reg_282, tmp_73_i_reg_286)
    begin
                ap_predicate_op56_write_state2 <= ((tmp_73_i_reg_286 = ap_const_lv1_1) and (tmp_i_reg_282 = ap_const_lv1_1) and (icmp_ln222_reg_278 = ap_const_lv1_0));
    end process;


    ap_predicate_op59_write_state2_assign_proc : process(icmp_ln222_reg_278, tmp_72_i_reg_320)
    begin
                ap_predicate_op59_write_state2 <= ((tmp_72_i_reg_320 = ap_const_lv1_1) and (icmp_ln222_reg_278 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_256_p3 <= 
        p_Result_33_fu_245_p5 when (icmp_ln82_reg_303(0) = '1') else 
        tmp_data_V_1_reg_297;

    dataOut_internal_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dataOut_internal_full_n, ap_predicate_op56_write_state2, ap_predicate_op59_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            dataOut_internal_blk_n <= dataOut_internal_full_n;
        else 
            dataOut_internal_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataOut_internal_din_assign_proc : process(ap_predicate_op56_write_state2, ap_predicate_op59_write_state2, zext_ln174_fu_269_p1, p_05_fu_274_p1, ap_condition_173)
    begin
        if ((ap_const_boolean_1 = ap_condition_173)) then
            if ((ap_predicate_op59_write_state2 = ap_const_boolean_1)) then 
                dataOut_internal_din <= p_05_fu_274_p1;
            elsif ((ap_predicate_op56_write_state2 = ap_const_boolean_1)) then 
                dataOut_internal_din <= zext_ln174_fu_269_p1;
            else 
                dataOut_internal_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            dataOut_internal_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dataOut_internal_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op56_write_state2, ap_predicate_op59_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            dataOut_internal_write <= ap_const_logic_1;
        else 
            dataOut_internal_write <= ap_const_logic_0;
        end if; 
    end process;


    dataStreamBuffer4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, dataStreamBuffer4_empty_n, ap_predicate_op24_read_state1, ap_predicate_op37_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op24_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            dataStreamBuffer4_blk_n <= dataStreamBuffer4_empty_n;
        else 
            dataStreamBuffer4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataStreamBuffer4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op24_read_state1, ap_predicate_op37_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op37_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            dataStreamBuffer4_read <= ap_const_logic_1;
        else 
            dataStreamBuffer4_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_109_p3 <= dataStreamBuffer4_dout(576 downto 576);
    grp_nbreadreq_fu_82_p3 <= (0=>(dataStreamBuffer4_empty_n), others=>'-');

    headerFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, headerFifo_empty_n, ap_predicate_op23_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op23_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            headerFifo_blk_n <= headerFifo_empty_n;
        else 
            headerFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    headerFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op23_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            headerFifo_read <= ap_const_logic_1;
        else 
            headerFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln222_fu_121_p2 <= "1" when (ge_state = ap_const_lv2_2) else "0";
    icmp_ln674_fu_155_p2 <= "1" when (unsigned(shl_ln_fu_141_p3) > unsigned(ap_const_lv25_6F)) else "0";
    icmp_ln82_fu_149_p2 <= "1" when (unsigned(shl_ln_fu_141_p3) < unsigned(ap_const_lv25_70)) else "0";
    p_05_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dataStreamBuffer4_read_reg_324),1024));
    p_Result_33_fu_245_p5 <= (tmp_data_V_1_reg_297(511 downto 112) & p_Result_s_fu_239_p2);
    p_Result_s_fu_239_p2 <= (select_ln674_2_fu_232_p3 and select_ln674_1_fu_225_p3);
    p_Val2_s_fu_191_p4 <= headerFifo_read_reg_290(128 downto 17);
    select_ln250_fu_171_p3 <= 
        ap_const_lv2_1 when (grp_fu_109_p3(0) = '1') else 
        ap_const_lv2_2;
    select_ln674_1_fu_225_p3 <= 
        zext_ln674_fu_221_p1 when (icmp_ln674_reg_308(0) = '1') else 
        p_Val2_s_fu_191_p4;
    select_ln674_2_fu_232_p3 <= 
        ap_const_lv112_3FFFF when (icmp_ln674_reg_308(0) = '1') else 
        ap_const_lv112_FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
    select_ln674_fu_214_p3 <= 
        tmp_97_fu_200_p3 when (icmp_ln674_reg_308(0) = '1') else 
        tmp_98_fu_207_p3;
    shl_ln_fu_141_p3 <= (tmp_fu_131_p4 & ap_const_lv9_0);
    tmp_97_fu_200_p3 <= headerFifo_read_reg_290(17 downto 17);
    tmp_98_fu_207_p3 <= headerFifo_read_reg_290(128 downto 128);
    tmp_data_V_1_fu_127_p1 <= dataStreamBuffer4_dout(512 - 1 downto 0);
    tmp_fu_131_p4 <= headerFifo_dout(16 downto 1);
    tmp_i_nbreadreq_fu_74_p3 <= (0=>(headerFifo_empty_n), others=>'-');
    tmp_s_fu_262_p3 <= (tmp_45_reg_315 & currWord_data_V_fu_256_p3);
    zext_ln174_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_262_p3),1024));
    zext_ln674_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln674_fu_214_p3),112));
end behav;
