
# Regfile

This item is about my regfile generator.

run the example (script called "run") and analyze the script, source file exmp.regfile and all the results.

## files here:
| FILENAME     |  FILEJOB                              |
|--------------|--------------------------------|
| exmp.regfile | source file, You edit this one |
|plug_rgf.inst    | helper to instance the result module      |
|plug_rgf_defs.py    | map of registers for python-driven simulation      |
|plug_rgf_inc.seq    | map of registers for sequence test      |
|plug_rgf.h    |   map of registers for "C" program    |
|plug_rgf.xml    | XML file useful for UVM      |
|plug_rgf.vh    |  verilog include for verilog testbench     |
|plug_rgf.md    |  document in md format     |
|plug_rgf_rgf.html    |  document in html format     |
|plug_rgf.csv    |   document in csv format    |
|plug_rgf.py    | another python helper      |
|plug_rgf_cinc.h    | record format for C      |
|plug_rgf.v    |  **THE RTL VERILOG module**     |
|run  | script to run the example |


