$date
	Fri Dec 29 13:20:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fa $end
$var wire 1 ! clk $end
$var wire 1 " io_a $end
$var wire 1 # io_b $end
$var wire 1 $ io_cin $end
$var wire 1 % io_cout $end
$var wire 1 & io_sum $end
$var wire 1 ' reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#5000
1!
#10000
0!
#15000
1&
1$
1!
0'
#20000
0!
#25000
0$
1#
1!
#30000
0!
#35000
1%
0&
1$
1!
#40000
0!
#45000
0%
1&
0$
0#
1"
1!
#50000
0!
#55000
1%
0&
1$
1!
#60000
0!
#65000
0$
1#
1!
#70000
0!
#75000
1&
1$
1!
#80000
0!
#85000
0%
0&
0$
0#
0"
1!
#90000
0!
#95000
1&
1$
1!
#100000
0!
#105000
0$
1#
1!
#110000
0!
#115000
1%
0&
1$
1!
#120000
0!
#125000
0%
1&
0$
0#
1"
1!
#130000
0!
#135000
1%
0&
1$
1!
#140000
0!
#145000
0$
1#
1!
#150000
0!
#155000
1&
1$
1!
#160000
0!
#165000
1!
#170000
0!
#175000
1!
#175001
