#ifndef ZEPHYR_FT9001_PINCTRL_COMMON_H_
#define ZEPHYR_FT9001_PINCTRL_COMMON_H_

/*
	Pinmux: 
	  - bit[0:0] VALUE
	  - bit[5:1] BIT
	  - bit[25:6] ADDR
 */
#define BASEADD 0x40000000U
#define SWAPCR_P 0x0001CU
#define SWAPCR_P2 0x0006CU
#define SWAPCR_P3 0x00070U
#define SWAPCR_P4 0x00074U
#define SWAPCR_P5 0x00078U
#define TCHEN_P 0x23074U
#define SCICR_P 0x0000CU
#define CLKRSTCR_P 0x00044U
#define PCFG3_P 0x04014U
#define CHSELR3_P 0x200A4U

#define BIT0_MASK(n) ~(0x1U<<n)
#define BIT1_MASK(n) (0x1U<<n)

#define FT90_REGISTER_POS 0x6U
#define FT90_BIT_POS 0x1U
#define FT90_VALUE_POS 0x0U
#define FT90_REGISTER_MASK 0x000FFFFFU
#define FT90_BIT_MASK 0x1FU
#define FT90_VALUE_MASK 0x1U

#define FT90_PINMUX(register, bit, value) (((register) << FT90_REGISTER_POS) |  ((bit) << FT90_BIT_POS) | ((value) << FT90_VALUE_POS))

#define FT90_REGISTER_GET(pinmux) \
	((((pinmux) >> FT90_REGISTER_POS) & FT90_REGISTER_MASK) | BASEADD)

#define FT90_BIT_GET(pinmux) \
	(((pinmux) >> FT90_BIT_POS) & FT90_BIT_MASK)

#define FT90_VALUE_GET(pinmux) \
	(((pinmux) >> FT90_VALUE_POS) & FT90_VALUE_MASK)

/**REGISTER BIT VALUE**/

//SPI

#define SPI0_SCK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 14, 0)
#define SPI0_MOSI_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 12, 0)
#define SPI0_SS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 15, 0)
#define SPI0_MISO_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 13, 0)

#define SPI0_SCK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 14, 1)
#define SPI0_MOSI_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 12, 1)
#define SPI0_SS_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 15, 1)
#define SPI0_MISO_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 13, 1)

#define SPI1_SCK_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 9, 0)
#define SPI1_MOSI_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 10, 0)
#define SPI1_SS_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 8, 0)
#define SPI1_MISO_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 11, 0)

#define SPI2_SCK_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 0, 0)
#define SPI2_MOSI_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 0, 0)
#define SPI2_SS_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 0, 0)
#define SPI2_MISO_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 0, 0)

#define SPI3_SCK_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 8, 0)
#define SPI3_SS_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 9, 0)
#define SPI3_SPI0_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 6, 0)
#define SPI3_SPI1_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 7, 0)
#define SPI3_SPI2_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 4, 0)
#define SPI3_SPI3_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 5, 0)

#define SPI4_SCK_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 14, 1)
#define SPI4_SS_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 15, 1)
#define SPI4_SPI0_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 12, 1)
#define SPI4_SPI1_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 13, 1)
#define SPI4_SPI2_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 10, 1)
#define SPI4_SPI3_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 11, 1)

#define SPI5_SCK_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 4, 0)
#define SPI5_SS_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 5, 0)
#define SPI5_SPI0_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 2, 0)
#define SPI5_SPI1_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 3, 0)
#define SPI5_SPI2_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 0, 0)
#define SPI5_SPI3_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 1, 0)

//I2C

#define I2C0_SCL_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 16, 0)
#define I2C0_SDA_DEFAULT \
	FT90_PINMUX(SWAPCR_P5, 17, 0)

#define I2C1_SCL_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 13, 0)
#define I2C1_SDA_DEFAULT \
	FT90_PINMUX(SWAPCR_P, 12, 0)

//USART

#define USART0_TX_DEFAULT \
	FT90_PINMUX(SCICR_P, 28, 0)
#define USART0_RX_DEFAULT \
	FT90_PINMUX(SCICR_P, 24, 0)

#define USART1_TX_DEFAULT \
	FT90_PINMUX(SCICR_P, 29, 0)
#define USART1_RX_DEFAULT \
	FT90_PINMUX(SCICR_P, 27, 0)

#define USART2_TX_DEFAULT \
	FT90_PINMUX(SCICR_P, 25, 0)
#define USART2_RX_DEFAULT \
	FT90_PINMUX(SCICR_P, 26, 0)

#define USART0_TX_REMAP_EN \
	FT90_PINMUX(SCICR_P, 28, 1)
#define USART0_RX_REMAP_EN \
	FT90_PINMUX(SCICR_P, 24, 1)
#define USART0_RTS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 18, 1)
#define USART0_CTS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 19, 1)

#define USART0_TX_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 28, 0)
#define USART0_RX_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 24, 0)
#define USART0_RTS_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 18, 0)
#define USART0_CTS_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 19, 0)


#define USART1_TX_REMAP_EN \
	FT90_PINMUX(SCICR_P, 29, 1)
#define USART1_RX_REMAP_EN \
	FT90_PINMUX(SCICR_P, 27, 1)
#define USART1_RTS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 20, 1)
#define USART1_CTS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 21, 1)

#define USART1_TX_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 29, 0)
#define USART1_RX_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 27, 0)
#define USART1_RTS_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 20, 0)
#define USART1_CTS_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 21, 0)

#define USART2_TX_REMAP_EN \
	FT90_PINMUX(SCICR_P, 25, 1)
#define USART2_RX_REMAP_EN \
	FT90_PINMUX(SCICR_P, 26, 1)
#define USART2_RTS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 22, 1)
#define USART2_CTS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 23, 1)

#define USART2_TX_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 25, 0)
#define USART2_RX_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 26, 0)
#define USART2_RTS_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 22, 0)
#define USART2_CTS_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 23, 0)

//GINT
#define GINT0_DEFAULT \
	FT90_PINMUX(SCICR_P,24,0)
#define GINT1_DEFAULT \
	FT90_PINMUX(SCICR_P,25,0)
#define GINT2_DEFAULT \
	FT90_PINMUX(SCICR_P,26,0)
#define GINT3_DEFAULT \
	FT90_PINMUX(SCICR_P,27,0)
#define GINT4_DEFAULT \
	FT90_PINMUX(SCICR_P,28,0)
#define GINT5_DEFAULT \
	FT90_PINMUX(SCICR_P,29,0)
#define GINT12_DEFAULT \
	FT90_PINMUX(SWAPCR_P,20,0)
#define GINT13_DEFAULT \
	FT90_PINMUX(SWAPCR_P,21,0)
#define GINT24_DEFAULT \
	FT90_PINMUX(SWAPCR_P5,0,0)
#define GINT25_DEFAULT \
	FT90_PINMUX(SWAPCR_P5,1,0)
#define GINT26_DEFAULT \
	FT90_PINMUX(SWAPCR_P5,2,0)
#define GINT27_DEFAULT \
	FT90_PINMUX(SWAPCR_P5,3,0)
#define GINT28_DEFAULT \
	FT90_PINMUX(SWAPCR_P3,28,0)
#define GINT29_DEFAULT \
	FT90_PINMUX(SWAPCR_P3,29,0)
#define GINT30_DEFAULT \
	FT90_PINMUX(SWAPCR_P,5,0)
#define GINT31_DEFAULT \
	FT90_PINMUX(SWAPCR_P3,31,0)




#define GINT0_REMAP_EN \
	FT90_PINMUX(SCICR_P, 24, 1)
#define GINT1_REMAP_EN \
	FT90_PINMUX(SCICR_P, 25, 1)
#define GINT2_REMAP_EN \
	FT90_PINMUX(SCICR_P, 26, 1)
#define GINT3_REMAP_EN \
	FT90_PINMUX(SCICR_P, 27, 1)
#define GINT4_REMAP_EN \
	FT90_PINMUX(SCICR_P, 28, 1)
#define GINT5_REMAP_EN \
	FT90_PINMUX(SCICR_P, 29, 1)
#define GINT6_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 0, 1)
#define GINT7_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 1, 1)
#define GINT8_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 0, 1)
#define GINT9_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 0, 1)
#define GINT10_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 0, 1)
#define GINT11_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 0, 1)
#define GINT14_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 18, 0)
#define GINT15_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 19, 0)
#define GINT16_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 4, 1)
#define GINT17_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 5, 1)
#define GINT18_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 6, 1)
#define GINT19_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 7, 1)
#define GINT20_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 8, 1)
#define GINT21_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 9, 1)
#define GINT22_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 20, 1)
#define GINT23_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 21, 1)
#define GINT32_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 0, 1)
#define GINT33_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 1, 1)
#define GINT34_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 2, 1)
#define GINT35_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 3, 1)
#define GINT36_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 4, 1)
#define GINT37_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 5, 1)
#define GINT38_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 10, 0)
#define GINT39_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 11, 0)
#define GINT40_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 8, 1)
#define GINT41_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 9, 1)
#define GINT42_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 10, 1)
#define GINT43_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 11, 1)
#define GINT44_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 12, 1)
#define GINT45_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 13, 1)
#define GINT46_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 14, 1)
#define GINT47_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 15, 1)
#define GINT48_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 16, 1)
#define GINT49_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 17, 1)
#define GINT50_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 18, 1)
#define GINT51_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 19, 1)
#define GINT52_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 20, 1)
#define GINT53_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 21, 1)
#define GINT54_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 22, 1)
#define GINT55_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 23, 1)
#define GINT56_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 24, 1)
#define GINT57_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 25, 1)
#define GINT58_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 26, 1)
#define GINT59_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 27, 1)
#define GINT60_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 28, 1)
#define GINT61_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 29, 1)
#define GINT62_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 30, 1)
#define GINT63_REMAP_EN \
	FT90_PINMUX(SWAPCR_P2, 31, 1)

#define GINT0_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 24, 0)
#define GINT1_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 25, 0)
#define GINT2_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 26, 0)
#define GINT3_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 27, 0)
#define GINT4_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 28, 0)
#define GINT5_REMAP_DISABLE \
	FT90_PINMUX(SCICR_P, 29, 0)
#define GINT6_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 0, 0)
#define GINT7_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 1, 0)
#define GINT8_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 0, 0)
#define GINT9_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 0, 0)
#define GINT10_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 0, 0)
#define GINT11_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 0, 0)
#define GINT14_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 18, 1)
#define GINT15_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 19, 1)
#define GINT16_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 4, 0)
#define GINT17_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 5, 0)
#define GINT18_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 6, 0)
#define GINT19_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 7, 0)
#define GINT20_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 8, 0)
#define GINT21_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 9, 0)
#define GINT22_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 20, 0)
#define GINT23_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 21, 0)
#define GINT32_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 0, 0)
#define GINT33_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 1, 0)
#define GINT34_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 2, 0)
#define GINT35_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 3, 0)
#define GINT36_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 4, 0)
#define GINT37_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 5, 0)
#define GINT38_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 10, 1)
#define GINT39_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 11, 1)
#define GINT40_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 8, 0)
#define GINT41_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 9, 0)
#define GINT42_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 10, 0)
#define GINT43_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 11, 0)
#define GINT44_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 12, 0)
#define GINT45_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 13, 0)
#define GINT46_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 14, 0)
#define GINT47_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 15, 0)
#define GINT48_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 16, 0)
#define GINT49_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 17, 0)
#define GINT50_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 18, 0)
#define GINT51_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 19, 0)
#define GINT52_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 20, 0)
#define GINT53_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 21, 0)
#define GINT54_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 22, 0)
#define GINT55_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 23, 0)
#define GINT56_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 24, 0)
#define GINT57_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 25, 0)
#define GINT58_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 26, 0)
#define GINT59_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 27, 0)
#define GINT60_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 28, 0)
#define GINT61_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 29, 0)
#define GINT62_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 30, 0)
#define GINT63_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P2, 31, 0)

//CAN
#define CAN0_TX0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 0, 1)
#define CAN0_RX0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 1, 1)
#define CAN0_TX1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 16, 1)
#define CAN0_RX1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 17, 1)
#define CAN1_TX0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 2, 1)
#define CAN1_RX0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 3, 1)
#define CAN1_TX1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 18, 1)
#define CAN1_RX1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P5, 19, 1)

#define CAN0_TX0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 0, 0)
#define CAN0_RX0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 1, 0)
#define CAN0_TX1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 16, 0)
#define CAN0_RX1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 17, 0)
#define CAN1_TX0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 2, 0)
#define CAN1_RX0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 3, 0)
#define CAN1_TX1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 18, 0)
#define CAN1_RX1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P5, 19, 0)

//PWM
#define PWM0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 24 ,1)
#define PWM1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 25,1)
#define PWM2_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 26,1)
#define PWM3_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 27,1)
#define PWM4_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 28,1)
#define PWM5_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 29,1)
#define PWM6_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 30,1)
#define PWM7_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 31,1)

#define PWM0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 24,0)
#define PWM1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 25,0)
#define PWM2_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 26,0)
#define PWM3_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 27,0)
#define PWM4_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 28,0)
#define PWM5_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 29,0)
#define PWM6_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 30,0)
#define PWM7_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 31,0)

//PWMT
#define PWMT0_ETR_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 2,1)
#define PWMT0_BRK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 3,1)
#define PWMT1_ETR_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 4,1)
#define PWMT1_BRK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 5,1)
#define PWMT2_ETR_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 6,1)
#define PWMT2_BRK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 7,1)
#define PWMT0_CH0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 8,1)
#define PWMT0_CH0N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 9,1)
#define PWMT0_CH1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 10,1)
#define PWMT0_CH1N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 11,1)
#define PWMT0_CH2_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 12,1)
#define PWMT0_CH2N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 13,1)
#define PWMT0_CH3_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 14,1)
#define PWMT0_CH3N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 15,1)

#define PWMT1_CH0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 16,1)
#define PWMT1_CH0N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 17,1)
#define PWMT1_CH1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 18,1)
#define PWMT1_CH1N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 19,1)
#define PWMT1_CH2_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 20,1)
#define PWMT1_CH2N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 21,1)
#define PWMT1_CH3_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 22,1)
#define PWMT1_CH3N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 23,1)

#define PWMT2_CH0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 24,1)
#define PWMT2_CH0N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 25,1)
#define PWMT2_CH1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 26,1)
#define PWMT2_CH1N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 27,1)
#define PWMT2_CH2_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 28,1)
#define PWMT2_CH2N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 29,1)
#define PWMT2_CH3_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 30,1)
#define PWMT2_CH3N_REMAP_EN \
	FT90_PINMUX(SWAPCR_P3, 31,1)


#define PWMT0_ETR_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 2,0)
#define PWMT0_BRK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 3,0)
#define PWMT1_ETR_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 4,0)
#define PWMT1_BRK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 5,0)
#define PWMT2_ETR_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 6,0)
#define PWMT2_BRK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 7,0)

#define PWMT0_CH0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 8,0)
#define PWMT0_CH0N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 9,0)
#define PWMT0_CH1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 10,0)
#define PWMT0_CH1N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 11,0)
#define PWMT0_CH2_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 12,0)
#define PWMT0_CH2N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 13,0)
#define PWMT0_CH3_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 14,0)
#define PWMT0_CH3N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 15,0)

#define PWMT1_CH0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 16,0)
#define PWMT1_CH0N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 17,0)
#define PWMT1_CH1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 18,0)
#define PWMT1_CH1N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 19,0)
#define PWMT1_CH2_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 20,0)
#define PWMT1_CH2N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 21,0)
#define PWMT1_CH3_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 22,0)
#define PWMT1_CH3N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 23,0)

#define PWMT2_CH0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 24,0)
#define PWMT2_CH0N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 25,0)
#define PWMT2_CH1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 26,0)
#define PWMT2_CH1N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 27,0)
#define PWMT2_CH2_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 28,0)
#define PWMT2_CH2N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 29,0)
#define PWMT2_CH3_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 30,0)
#define PWMT2_CH3N_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P3, 31,0)

//I2S
#define I2S0_NRESET_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 22,1)
#define I2S1_NRESET_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 23,1)

#define I2S0_SD_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 24,1)
#define I2S0_LRCK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 25,1)
#define I2S0_SCLK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 26,1)
#define I2S0_MCLK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 27,1)

#define I2S1_SD_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 28,1)
#define I2S1_LRCK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 29,1)
#define I2S1_SCLK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 30,1)
#define I2S1_MCLK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 31,1)

#define I2S0_NRESET_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 22,0)
#define I2S1_NRESET_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 23,0)

#define I2S0_SD_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 24,0)
#define I2S0_LRCK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 25,0)
#define I2S0_SCLK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 26,0)
#define I2S0_MCLK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 27,0)

#define I2S1_SD_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 28,0)
#define I2S1_LRCK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 29,0)
#define I2S1_SCLK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 30,0)
#define I2S1_MCLK_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 31,0)

//ACMP
#define ACMP_VIN4_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 4,1)
#define ACMP_VIN5_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 5,1)
#define ACMP_VIN6_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 6,1)
#define ACMP_VIN7_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 7,1)

#define ACMP_VIP0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 8,1)
#define ACMP_VIP1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 9,1)
#define ACMP_VIP2_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 10,1)
#define ACMP_VIP3_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 11,1)
#define ACMP_VIP4_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 12,1)
#define ACMP_VIP5_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 13,1)
#define ACMP_VIP6_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 14,1)
#define ACMP_VIP7_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 15,1)

#define ACMP0_OUT0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 16,1)
#define ACMP1_OUT0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 17,1)

#define ACMP0_OUT1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 18,1)
#define ACMP1_OUT1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P4, 19,1)

#define ACMP_VIN4_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 4,0)
#define ACMP_VIN5_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 5,0)
#define ACMP_VIN6_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 6,0)
#define ACMP_VIN7_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 7,0)

#define ACMP_VIP0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 8,0)
#define ACMP_VIP1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 9,0)
#define ACMP_VIP2_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 10,0)
#define ACMP_VIP3_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 11,0)
#define ACMP_VIP4_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 12,0)
#define ACMP_VIP5_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 13,0)
#define ACMP_VIP6_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 14,0)
#define ACMP_VIP7_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 15,0)

#define ACMP0_OUT0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 16,0)
#define ACMP1_OUT0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 17,0)

#define ACMP0_OUT1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 18,0)
#define ACMP1_OUT1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P4, 19,0)

//ADC
#define ADC_CH0_REMAP_EN \
	FT90_PINMUX(CHSELR3_P, 4, 1)
#define ADC_CH1_REMAP_EN \
	FT90_PINMUX(CHSELR3_P, 12, 1)
#define ADC_CH2_REMAP_EN \
	FT90_PINMUX(CHSELR3_P, 5, 1)
#define ADC_CH3_REMAP_EN \
	FT90_PINMUX(CHSELR3_P, 13, 1)
#define ADC_CH4_REMAP_EN \
	FT90_PINMUX(CHSELR3_P, 6, 1)
#define ADC_CH5_REMAP_EN \
	FT90_PINMUX(CHSELR3_P, 14, 1)
#define ADC_CH6_REMAP_EN \
	FT90_PINMUX(CHSELR3_P, 7, 1)
#define ADC_CH7_REMAP_EN \
	FT90_PINMUX(CHSELR3_P, 15, 1)
#define ADC_VBE_REMAP_EN \
	FT90_PINMUX(CHSELR3_P ,16, 1)

#define ADC_CH0_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P, 4, 0)
#define ADC_CH1_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P, 12, 0)
#define ADC_CH2_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P, 5, 0)
#define ADC_CH3_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P, 13, 0)
#define ADC_CH4_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P, 6, 0)
#define ADC_CH5_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P, 14, 0)
#define ADC_CH6_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P, 7, 0)
#define ADC_CH7_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P, 15, 0)
#define ADC_VBE_REMAP_DISABLE \
	FT90_PINMUX(CHSELR3_P ,16, 0)

//CLKRST
#define CLKOUT_DEFAULT \
	FT90_PINMUX(SWAPCR_P4, 20, 0)
#define RSTOUT_DEFAULT \
	FT90_PINMUX(SWAPCR_P4, 21, 0)

//JTAG
#define JTAG_TDO_DEFAULT \
	FT90_PINMUX(PCFG3_P, 2, 0)
#define JTAG_TCLK_DEFAULT \
	FT90_PINMUX(PCFG3_P, 2, 0)

#define JTAG_TRACE_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 17, 1)
#define JTAG_TRACE_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 17, 0)

//USB
#define USB_DET_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 31, 0)
#define USB_SRVVBUS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 5, 1)
#define USB_SRVVBUS_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 5, 0)
#define USB_DTO_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 6, 1)
#define USB_DTO_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 6, 0)
//SWD
#define SWD_TDO0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 1, 1)
#define SWD_TDO0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 1, 0)
#define SWD_TCLK0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 1, 1)
#define SWD_TCLK0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 1, 0)

#define SWD_TDO1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 2, 1)
#define SWD_TDO1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 2, 0)
#define SWD_TCLK1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 2, 1)
#define SWD_TCLK1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 2, 0)

#define SWD_TDO2_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 16, 1)
#define SWD_TDO2_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 16, 0)
#define SWD_TCLK2_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 16, 1)
#define SWD_TCLK2_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 16, 0)

//SSISL
#define SSISLV0_SS_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 8, 1)
#define SSISLV0_SCK_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 9, 1)
#define SSISLV0_DATA0_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 10, 1)
#define SSISLV0_DATA1_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 11, 1)
#define SSISLV0_DATA2_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 12, 1)
#define SSISLV0_DATA3_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 13, 1)

#define SSISLV0_SS_REMAP_DISABLE   \
	FT90_PINMUX(SWAPCR_P, 8, 0)
#define SSISLV0_SCK_REMAP_DISABLE   \
	FT90_PINMUX(SWAPCR_P, 9, 0)
#define SSISLV0_DATA0_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 10, 0)
#define SSISLV0_DATA1_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 11, 0)
#define SSISLV0_DATA2_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 12, 0)
#define SSISLV0_DATA3_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 13, 0)

#define TRACE_REMAP_EN \
	FT90_PINMUX(SWAPCR_P, 17, 1)
#define TRACE_REMAP_DISABLE \
	FT90_PINMUX(SWAPCR_P, 17, 0)

//USI
#define USI0_ISODAT_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 29, 0)
#define USI0_ISOCLK_DEFAULT \
	FT90_PINMUX(SWAPCR_P3, 0, 0)
#define USI0_ISORST_DEFAULT \
	FT90_PINMUX(SWAPCR_P3, 1, 0)

#define USI1_ISODAT_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 26, 0)
#define USI1_ISOCLK_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 27, 0)
#define USI1_ISORST_DEFAULT \
	FT90_PINMUX(SWAPCR_P2, 28, 0)

#endif
