#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 30 17:49:44 2019
# Process ID: 8800
# Current directory: C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1
# Command line: vivado.exe -log Zybo_periph_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zybo_periph_wrapper.tcl
# Log file: C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/Zybo_periph_wrapper.vds
# Journal file: C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Zybo_periph_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brown/Documents/sw/zybo/ip_repo/pwm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.cache/ip 
Command: synth_design -top Zybo_periph_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 741.273 ; gain = 177.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zybo_periph_wrapper' [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/hdl/Zybo_periph_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Zybo_periph' [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/synth/Zybo_periph.v:13]
INFO: [Synth 8-6157] synthesizing module 'Zybo_periph_processing_system7_0_1' [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/.Xil/Vivado-8800-DESKTOP-GLER8AU/realtime/Zybo_periph_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Zybo_periph_processing_system7_0_1' (1#1) [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/.Xil/Vivado-8800-DESKTOP-GLER8AU/realtime/Zybo_periph_processing_system7_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'Zybo_periph_processing_system7_0_1' has 62 connections declared, but only 41 given [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/synth/Zybo_periph.v:88]
INFO: [Synth 8-6157] synthesizing module 'Zybo_periph_ps7_0_axi_periph_0' [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/synth/Zybo_periph.v:228]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_9ONNVX' [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/synth/Zybo_periph.v:543]
INFO: [Synth 8-6157] synthesizing module 'Zybo_periph_auto_pc_0' [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/.Xil/Vivado-8800-DESKTOP-GLER8AU/realtime/Zybo_periph_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Zybo_periph_auto_pc_0' (2#1) [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/.Xil/Vivado-8800-DESKTOP-GLER8AU/realtime/Zybo_periph_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_9ONNVX' (3#1) [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/synth/Zybo_periph.v:543]
INFO: [Synth 8-6155] done synthesizing module 'Zybo_periph_ps7_0_axi_periph_0' (4#1) [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/synth/Zybo_periph.v:228]
INFO: [Synth 8-6157] synthesizing module 'Zybo_periph_pwm_0_0' [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/.Xil/Vivado-8800-DESKTOP-GLER8AU/realtime/Zybo_periph_pwm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Zybo_periph_pwm_0_0' (5#1) [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/.Xil/Vivado-8800-DESKTOP-GLER8AU/realtime/Zybo_periph_pwm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Zybo_periph_rst_ps7_0_100M_0' [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/.Xil/Vivado-8800-DESKTOP-GLER8AU/realtime/Zybo_periph_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Zybo_periph_rst_ps7_0_100M_0' (6#1) [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/.Xil/Vivado-8800-DESKTOP-GLER8AU/realtime/Zybo_periph_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'Zybo_periph_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/synth/Zybo_periph.v:219]
INFO: [Synth 8-6155] done synthesizing module 'Zybo_periph' (7#1) [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/synth/Zybo_periph.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Zybo_periph_wrapper' (8#1) [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/hdl/Zybo_periph_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_9ONNVX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_9ONNVX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design Zybo_periph_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design Zybo_periph_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 808.848 ; gain = 244.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 808.848 ; gain = 244.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 808.848 ; gain = 244.625
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/ip/Zybo_periph_processing_system7_0_1/Zybo_periph_processing_system7_0_1/Zybo_periph_processing_system7_0_1_in_context.xdc] for cell 'Zybo_periph_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/ip/Zybo_periph_processing_system7_0_1/Zybo_periph_processing_system7_0_1/Zybo_periph_processing_system7_0_1_in_context.xdc] for cell 'Zybo_periph_i/processing_system7_0'
Parsing XDC File [c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/ip/Zybo_periph_pwm_0_0/Zybo_periph_pwm_0_0/Zybo_periph_pwm_0_0_in_context.xdc] for cell 'Zybo_periph_i/pwm_0'
Finished Parsing XDC File [c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/ip/Zybo_periph_pwm_0_0/Zybo_periph_pwm_0_0/Zybo_periph_pwm_0_0_in_context.xdc] for cell 'Zybo_periph_i/pwm_0'
Parsing XDC File [c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/ip/Zybo_periph_rst_ps7_0_100M_0/Zybo_periph_rst_ps7_0_100M_0/Zybo_periph_rst_ps7_0_100M_0_in_context.xdc] for cell 'Zybo_periph_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/ip/Zybo_periph_rst_ps7_0_100M_0/Zybo_periph_rst_ps7_0_100M_0/Zybo_periph_rst_ps7_0_100M_0_in_context.xdc] for cell 'Zybo_periph_i/rst_ps7_0_100M'
Parsing XDC File [c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/ip/Zybo_periph_auto_pc_0/Zybo_periph_auto_pc_0/Zybo_periph_auto_pc_0_in_context.xdc] for cell 'Zybo_periph_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/sources_1/bd/Zybo_periph/ip/Zybo_periph_auto_pc_0/Zybo_periph_auto_pc_0/Zybo_periph_auto_pc_0_in_context.xdc] for cell 'Zybo_periph_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/constrs_1/new/rgb.xdc]
Finished Parsing XDC File [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/constrs_1/new/rgb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.srcs/constrs_1/new/rgb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Zybo_periph_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Zybo_periph_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 858.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 858.363 ; gain = 294.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 858.363 ; gain = 294.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Zybo_periph_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zybo_periph_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zybo_periph_i/pwm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zybo_periph_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zybo_periph_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zybo_periph_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 858.363 ; gain = 294.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 858.363 ; gain = 294.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Zybo_periph_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design Zybo_periph_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design Zybo_periph_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Zybo_periph_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 858.363 ; gain = 294.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Zybo_periph_i/processing_system7_0/FCLK_CLK0' to pin 'Zybo_periph_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 899.172 ; gain = 334.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 899.172 ; gain = 334.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 909.211 ; gain = 344.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 925.012 ; gain = 360.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 925.012 ; gain = 360.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 925.012 ; gain = 360.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 925.012 ; gain = 360.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 925.012 ; gain = 360.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 925.012 ; gain = 360.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |Zybo_periph_auto_pc_0              |         1|
|2     |Zybo_periph_processing_system7_0_1 |         1|
|3     |Zybo_periph_pwm_0_0                |         1|
|4     |Zybo_periph_rst_ps7_0_100M_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |Zybo_periph_auto_pc_0              |     1|
|2     |Zybo_periph_processing_system7_0_1 |     1|
|3     |Zybo_periph_pwm_0_0                |     1|
|4     |Zybo_periph_rst_ps7_0_100M_0       |     1|
|5     |OBUF                               |     3|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------------+------+
|      |Instance             |Module                         |Cells |
+------+---------------------+-------------------------------+------+
|1     |top                  |                               |   417|
|2     |  Zybo_periph_i      |Zybo_periph                    |   414|
|3     |    ps7_0_axi_periph |Zybo_periph_ps7_0_axi_periph_0 |   177|
|4     |      s00_couplers   |s00_couplers_imp_9ONNVX        |   177|
+------+---------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 925.012 ; gain = 360.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 925.012 ; gain = 311.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 925.012 ; gain = 360.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 937.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 937.832 ; gain = 621.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 937.832 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/brown/Documents/sw/zybo/zybo_pwm_led_multicolor/zybo_pwm_led_multicolor.runs/synth_1/Zybo_periph_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zybo_periph_wrapper_utilization_synth.rpt -pb Zybo_periph_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 17:51:03 2019...
