{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710604112280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710604112280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 19:18:32 2024 " "Processing started: Sat Mar 16 19:18:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710604112280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710604112280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practical4 -c practical4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practical4 -c practical4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710604112280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710604112430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_mux0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112631 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112635 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Found design unit 1: lpm_decode1-SYN" {  } { { "lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112636 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/InstructionMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710604112696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:inst15 " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:inst15\"" {  } { { "RegisterFile.bdf" "inst15" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 560 568 704 656 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 lpm_decode1:inst21 " "Elaborating entity \"lpm_decode1\" for hierarchy \"lpm_decode1:inst21\"" {  } { { "RegisterFile.bdf" "inst21" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 352 272 400 528 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode1.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode1.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode1.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710604112714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112714 ""}  } { { "lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode1.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710604112714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4sf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4sf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4sf " "Found entity 1: decode_4sf" {  } { { "db/decode_4sf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/db/decode_4sf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4sf lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated " "Elaborating entity \"decode_4sf\" for hierarchy \"lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst11 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst11\"" {  } { { "RegisterFile.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 16 856 1000 208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_mux0.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_mux0.vhd" 150 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710604112754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112755 ""}  } { { "lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_mux0.vhd" 150 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710604112755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tle " "Found entity 1: mux_tle" {  } { { "db/mux_tle.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/db/mux_tle.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604112785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604112785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tle lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated " "Elaborating entity \"mux_tle\" for hierarchy \"lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604112785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1710604113161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710604113284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710604113284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710604113308 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710604113308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710604113308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710604113308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710604113325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 19:18:33 2024 " "Processing ended: Sat Mar 16 19:18:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710604113325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710604113325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710604113325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710604113325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710604114339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710604114339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 19:18:34 2024 " "Processing started: Sat Mar 16 19:18:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710604114339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710604114339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off practical4 -c practical4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off practical4 -c practical4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710604114339 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710604114372 ""}
{ "Info" "0" "" "Project  = practical4" {  } {  } 0 0 "Project  = practical4" 0 0 "Fitter" 0 0 1710604114373 ""}
{ "Info" "0" "" "Revision = practical4" {  } {  } 0 0 "Revision = practical4" 0 0 "Fitter" 0 0 1710604114373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1710604114424 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "practical4 EP2AGX45CU17I3 " "Automatically selected device EP2AGX45CU17I3 for design practical4" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1710604114501 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710604114539 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710604114539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710604114621 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710604114655 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65CU17I3 " "Device EP2AGX65CU17I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710604114833 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710604114833 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ W12 " "Pin ~ALTERA_nCEO~ is reserved at location W12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710604114834 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710604114834 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710604114834 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGISTER4TEST\[7\] " "Pin REGISTER4TEST\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REGISTER4TEST[7] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 648 776 985 664 "REGISTER4TEST" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGISTER4TEST[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGISTER4TEST\[6\] " "Pin REGISTER4TEST\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REGISTER4TEST[6] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 648 776 985 664 "REGISTER4TEST" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGISTER4TEST[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGISTER4TEST\[5\] " "Pin REGISTER4TEST\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REGISTER4TEST[5] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 648 776 985 664 "REGISTER4TEST" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGISTER4TEST[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGISTER4TEST\[4\] " "Pin REGISTER4TEST\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REGISTER4TEST[4] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 648 776 985 664 "REGISTER4TEST" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGISTER4TEST[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGISTER4TEST\[3\] " "Pin REGISTER4TEST\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REGISTER4TEST[3] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 648 776 985 664 "REGISTER4TEST" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGISTER4TEST[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGISTER4TEST\[2\] " "Pin REGISTER4TEST\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REGISTER4TEST[2] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 648 776 985 664 "REGISTER4TEST" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGISTER4TEST[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGISTER4TEST\[1\] " "Pin REGISTER4TEST\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REGISTER4TEST[1] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 648 776 985 664 "REGISTER4TEST" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGISTER4TEST[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGISTER4TEST\[0\] " "Pin REGISTER4TEST\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REGISTER4TEST[0] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 648 776 985 664 "REGISTER4TEST" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGISTER4TEST[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut1\[7\] " "Pin RegOut1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut1[7] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 120 1064 1240 136 "RegOut1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut1\[6\] " "Pin RegOut1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut1[6] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 120 1064 1240 136 "RegOut1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut1\[5\] " "Pin RegOut1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut1[5] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 120 1064 1240 136 "RegOut1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut1\[4\] " "Pin RegOut1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut1[4] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 120 1064 1240 136 "RegOut1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut1\[3\] " "Pin RegOut1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut1[3] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 120 1064 1240 136 "RegOut1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut1\[2\] " "Pin RegOut1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut1[2] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 120 1064 1240 136 "RegOut1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut1\[1\] " "Pin RegOut1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut1[1] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 120 1064 1240 136 "RegOut1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut1\[0\] " "Pin RegOut1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut1[0] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 120 1064 1240 136 "RegOut1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut2\[7\] " "Pin RegOut2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut2[7] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 424 1088 1264 440 "RegOut2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut2\[6\] " "Pin RegOut2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut2[6] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 424 1088 1264 440 "RegOut2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut2\[5\] " "Pin RegOut2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut2[5] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 424 1088 1264 440 "RegOut2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut2\[4\] " "Pin RegOut2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut2[4] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 424 1088 1264 440 "RegOut2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut2\[3\] " "Pin RegOut2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut2[3] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 424 1088 1264 440 "RegOut2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut2\[2\] " "Pin RegOut2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut2[2] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 424 1088 1264 440 "RegOut2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut2\[1\] " "Pin RegOut2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut2[1] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 424 1088 1264 440 "RegOut2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut2\[0\] " "Pin RegOut2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut2[0] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 424 1088 1264 440 "RegOut2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[7\] " "Pin Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data[7] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 264 24 192 280 "Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[6\] " "Pin Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data[6] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 264 24 192 280 "Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[5\] " "Pin Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data[5] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 264 24 192 280 "Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[4\] " "Pin Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data[4] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 264 24 192 280 "Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[3\] " "Pin Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data[3] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 264 24 192 280 "Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[2\] " "Pin Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data[2] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 264 24 192 280 "Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[1\] " "Pin Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data[1] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 264 24 192 280 "Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[0\] " "Pin Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data[0] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 264 24 192 280 "Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register1\[2\] " "Pin Register1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register1[2] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 136 72 248 152 "Register1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register1\[0\] " "Pin Register1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register1[0] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 136 72 248 152 "Register1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register1\[1\] " "Pin Register1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register1[1] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 136 72 248 152 "Register1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 88 88 256 104 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register2\[2\] " "Pin Register2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register2[2] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 176 80 248 192 "Register2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register2\[0\] " "Pin Register2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register2[0] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 176 80 248 192 "Register2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register2\[1\] " "Pin Register2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register2[1] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 176 80 248 192 "Register2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register3\[0\] " "Pin Register3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register3[0] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 216 80 248 232 "Register3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register3\[1\] " "Pin Register3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register3[1] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 216 80 248 232 "Register3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register3\[2\] " "Pin Register3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Register3[2] } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 216 80 248 232 "Register3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteReg " "Pin WriteReg not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteReg } } } { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 320 0 168 336 "WriteReg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710604115123 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1710604115123 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practical4.sdc " "Synopsys Design Constraints File file not found: 'practical4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710604115434 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710604115434 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710604115435 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1710604115436 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710604115436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN T10 (CLK6, DIFFCLK_0p)) " "Automatically promoted node CLOCK~input (placed in PIN T10 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_8bit:inst15\|inst9 " "Destination node register_8bit:inst15\|inst9" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst15|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_8bit:inst16\|inst9 " "Destination node register_8bit:inst16\|inst9" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst16|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_8bit:inst17\|inst9 " "Destination node register_8bit:inst17\|inst9" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst17|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_8bit:inst18\|inst9 " "Destination node register_8bit:inst18\|inst9" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst18|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_8bit:inst13\|inst9 " "Destination node register_8bit:inst13\|inst9" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst13|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_8bit:inst14\|inst9 " "Destination node register_8bit:inst14\|inst9" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst14|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_8bit:inst\|inst9 " "Destination node register_8bit:inst\|inst9" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_8bit:inst12\|inst9 " "Destination node register_8bit:inst12\|inst9" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst12|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710604115465 ""}  } { { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { { 88 88 256 104 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst12\|inst9  " "Automatically promoted node register_8bit:inst12\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""}  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst12|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst13\|inst9  " "Automatically promoted node register_8bit:inst13\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""}  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst13|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst14\|inst9  " "Automatically promoted node register_8bit:inst14\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""}  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst14|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst15\|inst9  " "Automatically promoted node register_8bit:inst15\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""}  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst15|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst16\|inst9  " "Automatically promoted node register_8bit:inst16\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115465 ""}  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst16|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst17\|inst9  " "Automatically promoted node register_8bit:inst17\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115466 ""}  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst17|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst18\|inst9  " "Automatically promoted node register_8bit:inst18\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115466 ""}  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst18|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst\|inst9  " "Automatically promoted node register_8bit:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710604115466 ""}  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710604115466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710604115770 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710604115771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710604115771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710604115771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710604115771 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710604115772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710604115772 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710604115772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710604115783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710604115783 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710604115783 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 18 24 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 18 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1710604115784 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1710604115784 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710604115784 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 19 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 16 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 16 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 20 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710604115785 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1710604115785 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710604115785 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710604115802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710604117106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710604117183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710604117189 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710604118571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710604118571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710604118891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y22 X35_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33" {  } { { "loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33"} 24 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710604119845 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710604119845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710604120599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710604120599 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710604120599 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710604121051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710604121081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710604121347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710604121373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710604121609 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710604121995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/output_files/practical4.fit.smsg " "Generated suppressed messages file D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/output_files/practical4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710604122309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6218 " "Peak virtual memory: 6218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710604122485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 19:18:42 2024 " "Processing ended: Sat Mar 16 19:18:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710604122485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710604122485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710604122485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710604122485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710604123417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710604123418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 19:18:43 2024 " "Processing started: Sat Mar 16 19:18:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710604123418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710604123418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off practical4 -c practical4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off practical4 -c practical4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710604123418 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710604124600 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710604124659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710604125562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 19:18:45 2024 " "Processing ended: Sat Mar 16 19:18:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710604125562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710604125562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710604125562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710604125562 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710604126331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710604126813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710604126814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 19:18:46 2024 " "Processing started: Sat Mar 16 19:18:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710604126814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710604126814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta practical4 -c practical4 " "Command: quartus_sta practical4 -c practical4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710604126814 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1710604126849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710604126923 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1710604126957 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1710604126957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practical4.sdc " "Synopsys Design Constraints File file not found: 'practical4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1710604127300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710604127300 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127300 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1710604127301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127302 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1710604127302 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Quartus II" 0 0 1710604127306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1710604127443 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710604127443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.657 " "Worst-case setup slack is -3.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.657             -55.984 CLOCK  " "   -3.657             -55.984 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604127445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.039 " "Worst-case hold slack is 2.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.039               0.000 CLOCK  " "    2.039               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604127450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710604127452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710604127457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -131.808 CLOCK  " "   -2.846            -131.808 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604127465 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Quartus II" 0 0 1710604127478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1710604127506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1710604127817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127872 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1710604127878 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710604127878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.308 " "Worst-case setup slack is -3.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.308             -50.299 CLOCK  " "   -3.308             -50.299 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604127886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.877 " "Worst-case hold slack is 1.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.877               0.000 CLOCK  " "    1.877               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604127889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710604127901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710604127904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -131.529 CLOCK  " "   -2.846            -131.529 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604127941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604127941 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Quartus II" 0 0 1710604127961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128132 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1710604128133 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710604128133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.983 " "Worst-case setup slack is -1.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.983             -30.421 CLOCK  " "   -1.983             -30.421 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604128136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.601 " "Worst-case hold slack is 1.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.601               0.000 CLOCK  " "    1.601               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604128142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710604128144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710604128150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846             -53.281 CLOCK  " "   -2.846             -53.281 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710604128151 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1710604128562 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1710604128562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1710604128727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710604128731 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710604128732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710604128798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 19:18:48 2024 " "Processing ended: Sat Mar 16 19:18:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710604128798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710604128798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710604128798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710604128798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710604129730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710604129730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 19:18:49 2024 " "Processing started: Sat Mar 16 19:18:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710604129730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710604129730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off practical4 -c practical4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off practical4 -c practical4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710604129731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practical4.vo D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/simulation/qsim// simulation " "Generated file practical4.vo in folder \"D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710604129965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710604129994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 19:18:49 2024 " "Processing ended: Sat Mar 16 19:18:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710604129994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710604129994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710604129994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710604129994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710604130550 ""}
