09:08:02 DEBUG : Logs will be stored at 'C:/Users/Irene/workspace/IDE.log'.
09:08:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Irene\workspace\temp_xsdb_launch_script.tcl
09:08:08 INFO  : Registering command handlers for Vitis TCF services
09:08:09 INFO  : Platform repository initialization has completed.
09:08:14 INFO  : XSCT server has started successfully.
09:08:15 INFO  : plnx-install-location is set to ''
09:08:15 INFO  : Successfully done setting XSCT server connection channel  
09:08:15 INFO  : Successfully done query RDI_DATADIR 
09:08:15 INFO  : Successfully done setting workspace for the tool. 
09:24:13 INFO  : Result from executing command 'getProjects': Main_wrapper
09:24:13 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
09:24:14 WARN  : An unexpected exception occurred in the module 'platform project logging'
09:24:16 INFO  : Platform 'Main_wrapper' is added to custom repositories.
09:24:46 INFO  : Platform 'Main_wrapper' is added to custom repositories.
10:56:35 INFO  : Hardware specification for platform project 'Main_wrapper' is updated.
13:26:57 INFO  : Result from executing command 'getProjects': Main_wrapper
13:26:57 INFO  : Result from executing command 'getPlatforms': Main_wrapper|C:/Users/Irene/workspace/Main_wrapper/export/Main_wrapper/Main_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:26:59 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:36:53 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:39:47 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:40:19 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:40:26 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:47:22 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:50:41 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:51:02 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:51:32 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:52:59 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:55:16 DEBUG : Logs will be stored at 'C:/Users/Irene/workspace/IDE.log'.
13:55:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Irene\workspace\temp_xsdb_launch_script.tcl
13:55:25 INFO  : Registering command handlers for Vitis TCF services
13:55:26 INFO  : Platform repository initialization has completed.
13:55:26 INFO  : XSCT server has started successfully.
13:55:27 INFO  : plnx-install-location is set to ''
13:55:27 INFO  : Successfully done setting XSCT server connection channel  
13:55:27 INFO  : Successfully done query RDI_DATADIR 
13:55:28 INFO  : Successfully done setting workspace for the tool. 
11:37:11 DEBUG : Logs will be stored at 'C:/Users/Irene/Desktop/FPGAWars/prueba1/workspace/IDE.log'.
11:37:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Irene\Desktop\FPGAWars\prueba1\workspace\temp_xsdb_launch_script.tcl
11:37:20 INFO  : XSCT server has started successfully.
11:37:20 INFO  : plnx-install-location is set to ''
11:37:20 INFO  : Successfully done setting XSCT server connection channel  
11:37:20 INFO  : Successfully done setting workspace for the tool. 
11:37:21 INFO  : Registering command handlers for Vitis TCF services
11:37:22 INFO  : Successfully done query RDI_DATADIR 
11:37:23 INFO  : Platform repository initialization has completed.
11:43:26 DEBUG : Logs will be stored at 'C:/Users/Irene/Desktop/FPGAWars/prueba1/workspace/IDE.log'.
11:43:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Irene\Desktop\FPGAWars\prueba1\workspace\temp_xsdb_launch_script.tcl
11:43:34 INFO  : Registering command handlers for Vitis TCF services
11:43:36 INFO  : Platform repository initialization has completed.
11:43:36 INFO  : XSCT server has started successfully.
11:43:36 INFO  : plnx-install-location is set to ''
11:43:37 INFO  : Successfully done setting XSCT server connection channel  
11:43:37 INFO  : Successfully done query RDI_DATADIR 
11:43:37 INFO  : Successfully done setting workspace for the tool. 
13:15:06 DEBUG : Logs will be stored at 'C:/Users/Irene/Desktop/FPGAWars/prueba1/workspace/IDE.log'.
13:15:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Irene\Desktop\FPGAWars\prueba1\workspace\temp_xsdb_launch_script.tcl
13:15:14 INFO  : XSCT server has started successfully.
13:15:15 INFO  : plnx-install-location is set to ''
13:15:15 INFO  : Successfully done setting XSCT server connection channel  
13:15:15 INFO  : Successfully done setting workspace for the tool. 
13:15:15 INFO  : Registering command handlers for Vitis TCF services
13:15:17 INFO  : Successfully done query RDI_DATADIR 
13:15:17 INFO  : Platform repository initialization has completed.
13:16:11 INFO  : Result from executing command 'getProjects': Main_wrapper
13:16:11 INFO  : Result from executing command 'getPlatforms': Main_wrapper|C:/Users/Irene/workspace/Main_wrapper/export/Main_wrapper/Main_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:16:12 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
13:20:58 INFO  : The hardware specification used by project 'FPGAwars' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:20:58 INFO  : The file 'C:\Users\Irene\Desktop\FPGAWars\prueba1\workspace\FPGAwars\_ide\bitstream\Main_wrapper.bit' stored in project is removed.
13:20:58 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Irene\Desktop\FPGAWars\prueba1\workspace\FPGAwars\_ide\bitstream' in project 'FPGAwars'.
13:20:58 INFO  : The file 'C:\Users\Irene\Desktop\FPGAWars\prueba1\workspace\FPGAwars\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:21:08 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Irene\Desktop\FPGAWars\prueba1\workspace\FPGAwars\_ide\psinit' in project 'FPGAwars'.
13:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:13 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:21:13 INFO  : 'jtag frequency' command is executed.
13:21:13 INFO  : Context for 'APU' is selected.
13:21:13 INFO  : System reset is completed.
13:21:16 INFO  : 'after 3000' command is executed.
13:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:21:20 INFO  : Device configured successfully with "C:/Users/Irene/Desktop/FPGAWars/prueba1/workspace/FPGAwars/_ide/bitstream/Main_wrapper.bit"
13:21:20 INFO  : Context for 'APU' is selected.
13:21:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/Irene/workspace/Main_wrapper/export/Main_wrapper/hw/Main_wrapper.xsa'.
13:21:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:20 INFO  : Context for 'APU' is selected.
13:21:20 INFO  : Sourcing of 'C:/Users/Irene/Desktop/FPGAWars/prueba1/workspace/FPGAwars/_ide/psinit/ps7_init.tcl' is done.
13:21:21 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
13:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/Users/Irene/Desktop/FPGAWars/prueba1/workspace/FPGAwars/_ide/bitstream/Main_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Irene/workspace/Main_wrapper/export/Main_wrapper/hw/Main_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Irene/Desktop/FPGAWars/prueba1/workspace/FPGAwars/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

13:21:21 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
13:29:42 INFO  : Checking for BSP changes to sync application flags for project 'FPGAwars'...
