
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Thu Mar 23 10:11:34 2023
Host:		ieng6-ece-10.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Mar 23 10:12:00 2023
viaInitial ends at Thu Mar 23 10:12:00 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=31.0M, fe_cpu=0.34min, fe_real=0.47min, fe_mem=745.4M) ***
#% Begin Load netlist data ... (date=03/23 10:12:02, mem=514.1M)
*** Begin netlist parsing (mem=745.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 760.387M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=760.4M) ***
#% End Load netlist data ... (date=03/23 10:12:03, total cpu=0:00:00.3, real=0:00:01.0, peak res=546.8M, current mem=546.8M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 39654 stdCell insts.

*** Memory Usage v#1 (Current mem = 840.312M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './dualcore.sdc' ...
Current (total cpu=0:00:22.0, real=0:00:30.0, peak res=786.4M, current mem=786.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=830.4M, current mem=830.4M)
Current (total cpu=0:00:22.1, real=0:00:30.0, peak res=830.4M, current mem=830.4M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setMultiCpuUsage -localCpu 8
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1463.12 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1485.2)
Total number of fetched objects 41949
End delay calculation. (MEM=1932.74 CPU=0:00:04.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1849.66 CPU=0:00:06.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:03.0 totSessionCpu=0:00:44.8 mem=1817.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.760  | -0.760  |  0.233  | -0.177  |
|           TNS (ns):| -81.800 | -78.073 |  0.000  | -25.046 |
|    Violating Paths:|   776   |   600   |    0    |   303   |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

Density: 49.998%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.57 sec
Total Real time: 5.0 sec
Total Memory Usage: 1480.136719 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
39654 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
39654 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/23 10:13:10, mem=1088.9M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/23 10:13:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.7M, current mem=1090.7M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/23 10:13:10, mem=1090.7M)

Initialize fgc environment(mem: 1480.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 2 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 2, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 2 CPU(s).
Multi-CPU acceleration using 2 CPU(s).
Multi-CPU acceleration using 2 CPU(s).
Multi-CPU acceleration using 2 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/23 10:13:10, total cpu=0:00:00.4, real=0:00:00.0, peak res=1091.2M, current mem=1091.2M)
<CMD> sroute
#% Begin sroute (date=03/23 10:13:10, mem=1091.2M)
*** Begin SPECIAL ROUTE on Thu Mar 23 10:13:10 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/a6srinivasan/project/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-10.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2520.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 202 used
Read in 202 components
  202 core components: 202 unplaced, 0 placed, 0 fixed
Read in 305 logical pins
Read in 305 nets
Read in 2 special nets, 2 routed
Read in 404 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 608
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 304
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2527.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 912 wires.
ViaGen created 18848 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       912      |       NA       |
|  VIA1  |      6688      |        0       |
|  VIA2  |      6080      |        0       |
|  VIA3  |      6080      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/23 10:13:12, total cpu=0:00:01.6, real=0:00:02.0, peak res=1106.9M, current mem=1106.9M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* core_gate* rst* inst_core* mem_in_*}
Successfully spread [104] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1572.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {s_valid* norm_valid psum_norm* out_core* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1573.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/23 10:15:34, mem=1159.6M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 223.900    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 224.700    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 225.500    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 226.300    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 227.100    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 227.900    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 228.700    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 229.500    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 230.300    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 231.100    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 231.900    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 232.700    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 233.500    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 234.300    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 235.100    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 235.900    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 236.700    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 237.500    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 238.300    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 239.100    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 239.900    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 240.700    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 241.500    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 242.300    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 243.100    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 243.900    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 244.700    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 245.500    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 246.300    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 247.100    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 247.900    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 248.700    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 249.500    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 250.300    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 251.100    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 251.900    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 252.700    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 253.500    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 254.300    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 255.100    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 255.900    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 256.700    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 257.500    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 258.300    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 259.100    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 259.900    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 260.700    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 261.500    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 262.300    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 263.100    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 263.900    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 264.700    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 265.500    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 266.300    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 267.100    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 267.900    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 268.700    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 269.500    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 270.300    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 271.100    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 271.900    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 272.700    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 273.500    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 274.300    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 275.100    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 275.900    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 276.700    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 277.500    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 278.300    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 279.100    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 279.900    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 280.700    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 281.500    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 282.300    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 283.100    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 283.900    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 284.700    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 285.500    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 286.300    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 287.100    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 287.900    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 288.700    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 289.500    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 290.300    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 291.100    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 291.900    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 292.700    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 293.500    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 294.300    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 295.100    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 295.900    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 296.700    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 297.500    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 298.300    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 299.100    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 299.900    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 300.700    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 301.500    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 302.300    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 303.100    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 303.900    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 304.700    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 305.500    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 306.300    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 307.100    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 307.900    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 308.700    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 309.500    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 310.300    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 311.100    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 311.900    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 312.700    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 313.500    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 314.300    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 315.100    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 315.900    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 316.700    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 317.500    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 318.300    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 319.100    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 319.900    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 320.700    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 321.500    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 322.300    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 323.100    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 323.900    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 324.700    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 325.500    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 326.300    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 327.100    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 327.900    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 328.700    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 329.500    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 330.300    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 331.100    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 331.900    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 332.700    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 333.500    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 334.300    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 335.100    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 335.900    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 336.700    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 337.500    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 338.300    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 339.100    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 339.900    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 340.700    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 341.500    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 342.300    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 343.100    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 343.900    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 344.700    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 345.500    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 346.300    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 347.100    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 347.900    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 348.700    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 349.500    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 350.300    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 351.100    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 351.900    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 352.700    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 353.500    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 354.300    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 355.100    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 355.900    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 356.700    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 357.500    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 358.300    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 359.100    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 359.900    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 360.700    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 361.500    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 362.300    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 363.100    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 363.900    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 203.900    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 204.700    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 206.300    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 207.100    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 207.900    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 208.700    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 209.500    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 210.300    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 211.100    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 211.900    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 212.700    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 213.500    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 214.300    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 215.100    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 215.900    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 216.700    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 217.500    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 218.300    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 219.100    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 219.900    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 220.700    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 221.500    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 222.300    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 223.100    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 205.500    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 305
	Legally Assigned Pins              : 305
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/23 10:15:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1159.6M, current mem=1159.2M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/23 10:15:34, mem=1159.2M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/23 10:15:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1159.4M, current mem=1159.4M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/23 10:15:47, mem=1159.6M)
% Begin Save ccopt configuration ... (date=03/23 10:15:47, mem=1162.6M)
% End Save ccopt configuration ... (date=03/23 10:15:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.4M, current mem=1163.4M)
% Begin Save netlist data ... (date=03/23 10:15:47, mem=1163.4M)
Writing Binary DB to floorplan.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 10:15:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=1167.2M, current mem=1167.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 10:15:47, mem=1168.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 10:15:48, total cpu=0:00:00.0, real=0:00:01.0, peak res=1168.9M, current mem=1168.9M)
% Begin Save clock tree data ... (date=03/23 10:15:48, mem=1169.4M)
% End Save clock tree data ... (date=03/23 10:15:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1169.4M, current mem=1169.4M)
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file floorplan.enc.dat/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving property file floorplan.enc.dat/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1661.4M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1661.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1645.3M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 10:15:48, mem=1172.2M)
% End Save power constraints data ... (date=03/23 10:15:49, total cpu=0:00:00.0, real=0:00:01.0, peak res=1172.3M, current mem=1172.3M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat
#% End save design ... (date=03/23 10:15:51, total cpu=0:00:02.3, real=0:00:04.0, peak res=1173.0M, current mem=1173.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 824 instances (buffers/inverters) removed
*       :     10 instances of type 'INVD8' removed
*       :     34 instances of type 'INVD6' removed
*       :     30 instances of type 'INVD4' removed
*       :     28 instances of type 'INVD3' removed
*       :     53 instances of type 'INVD2' removed
*       :    201 instances of type 'INVD1' removed
*       :    134 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :     14 instances of type 'CKND4' removed
*       :      9 instances of type 'CKND3' removed
*       :     68 instances of type 'CKND2' removed
*       :      6 instances of type 'CKND16' removed
*       :      8 instances of type 'CKND12' removed
*       :     41 instances of type 'CKBD4' removed
*       :      2 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD12' removed
*       :     69 instances of type 'CKBD1' removed
*       :      5 instances of type 'BUFFD8' removed
*       :      6 instances of type 'BUFFD6' removed
*       :      3 instances of type 'BUFFD3' removed
*       :     70 instances of type 'BUFFD2' removed
*       :      9 instances of type 'BUFFD16' removed
*       :     14 instances of type 'BUFFD1' removed
*       :      8 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT)
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 10%
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 20%
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 30%
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 40%
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 50%
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 60%
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 70%
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 80%
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT): 90%

Finished Levelizing
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT)

Starting Activity Propagation
2023-Mar-23 10:15:56 (2023-Mar-23 17:15:56 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-23 10:15:57 (2023-Mar-23 17:15:57 GMT): 10%
2023-Mar-23 10:15:57 (2023-Mar-23 17:15:57 GMT): 20%

Finished Activity Propagation
2023-Mar-23 10:15:57 (2023-Mar-23 17:15:57 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 30233 (74.0%) nets
3		: 5433 (13.3%) nets
4     -	14	: 4476 (11.0%) nets
15    -	39	: 561 (1.4%) nets
40    -	79	: 60 (0.1%) nets
80    -	159	: 79 (0.2%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=38925 (0 fixed + 38925 movable) #buf cell=0 #inv cell=4665 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=40846 #term=129825 #term/net=3.18, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
stdCell: 38925 single + 0 double + 0 multi
Total standard cell length = 82.2468 (mm), area = 0.1480 (mm^2)
Average module density = 0.499.
Density for the design = 0.499.
       = stdcell_area 411234 sites (148044 um^2) / alloc_area 824291 sites (296745 um^2).
Pin Density = 0.1564.
            = total # of pins 129825 / total area 830220.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.427e+05 (9.89e+04 1.44e+05)
              Est.  stn bbox = 2.752e+05 (1.22e+05 1.53e+05)
              cpu = 0:00:01.9 real = 0:00:01.0 mem = 1798.6M
Iteration  2: Total net bbox = 2.427e+05 (9.89e+04 1.44e+05)
              Est.  stn bbox = 2.752e+05 (1.22e+05 1.53e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1798.6M
*** Finished SKP initialization (cpu=0:00:14.3, real=0:00:09.0)***
Iteration  3: Total net bbox = 1.823e+05 (7.21e+04 1.10e+05)
              Est.  stn bbox = 2.274e+05 (9.86e+04 1.29e+05)
              cpu = 0:00:27.2 real = 0:00:13.0 mem = 2612.9M
Iteration  4: Total net bbox = 3.240e+05 (1.18e+05 2.06e+05)
              Est.  stn bbox = 4.099e+05 (1.51e+05 2.59e+05)
              cpu = 0:01:22 real = 0:00:22.0 mem = 2707.8M
Iteration  5: Total net bbox = 3.240e+05 (1.18e+05 2.06e+05)
              Est.  stn bbox = 4.099e+05 (1.51e+05 2.59e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2707.8M
Iteration  6: Total net bbox = 3.983e+05 (1.89e+05 2.09e+05)
              Est.  stn bbox = 5.380e+05 (2.60e+05 2.78e+05)
              cpu = 0:00:46.7 real = 0:00:12.0 mem = 2725.8M
Iteration  7: Total net bbox = 4.207e+05 (2.09e+05 2.12e+05)
              Est.  stn bbox = 5.595e+05 (2.79e+05 2.80e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 2377.8M
Iteration  8: Total net bbox = 4.207e+05 (2.09e+05 2.12e+05)
              Est.  stn bbox = 5.595e+05 (2.79e+05 2.80e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2377.8M
Iteration  9: Total net bbox = 4.626e+05 (2.32e+05 2.31e+05)
              Est.  stn bbox = 6.141e+05 (3.10e+05 3.04e+05)
              cpu = 0:00:48.6 real = 0:00:14.0 mem = 2358.9M
Iteration 10: Total net bbox = 4.626e+05 (2.32e+05 2.31e+05)
              Est.  stn bbox = 6.141e+05 (3.10e+05 3.04e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2358.9M
Iteration 11: Total net bbox = 4.717e+05 (2.35e+05 2.36e+05)
              Est.  stn bbox = 6.256e+05 (3.15e+05 3.11e+05)
              cpu = 0:00:36.7 real = 0:00:11.0 mem = 2358.2M
Iteration 12: Total net bbox = 4.717e+05 (2.35e+05 2.36e+05)
              Est.  stn bbox = 6.256e+05 (3.15e+05 3.11e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2358.2M
Iteration 13: Total net bbox = 4.995e+05 (2.47e+05 2.53e+05)
              Est.  stn bbox = 6.475e+05 (3.22e+05 3.26e+05)
              cpu = 0:02:34 real = 0:00:43.0 mem = 2366.7M
Iteration 14: Total net bbox = 4.995e+05 (2.47e+05 2.53e+05)
              Est.  stn bbox = 6.475e+05 (3.22e+05 3.26e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2366.7M
Iteration 15: Total net bbox = 4.995e+05 (2.47e+05 2.53e+05)
              Est.  stn bbox = 6.475e+05 (3.22e+05 3.26e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2366.7M
Finished Global Placement (cpu=0:06:40, real=0:02:00, mem=2366.7M)
0 delay mode for cte disabled.
Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:11 mem=2030.6M) ***
Total net bbox length = 4.995e+05 (2.465e+05 2.530e+05) (ext = 3.055e+04)
Move report: Detail placement moves 38925 insts, mean move: 1.15 um, max move: 37.29 um
	Max move on inst (core1_inst/psum_mem_instance/Q_reg_68_): (243.45, 65.14) --> (254.40, 38.80)
	Runtime: CPU: 0:00:09.8 REAL: 0:00:04.0 MEM: 2030.6MB
Summary Report:
Instances move: 38925 (out of 38925 movable)
Instances flipped: 0
Mean displacement: 1.15 um
Max displacement: 37.29 um (Instance: core1_inst/psum_mem_instance/Q_reg_68_) (243.447, 65.135) -> (254.4, 38.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.789e+05 (2.220e+05 2.569e+05) (ext = 3.040e+04)
Runtime: CPU: 0:00:09.8 REAL: 0:00:05.0 MEM: 2030.6MB
*** Finished refinePlace (0:08:21 mem=2030.6M) ***
*** Finished Initial Placement (cpu=0:06:51, real=0:02:06, mem=2027.4M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2027.38 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2027.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40846  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40846 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40846 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.900400e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       112( 0.12%)        14( 0.01%)         1( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        15( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              127( 0.02%)        14( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.79 seconds, mem = 2027.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129520
[NR-eGR]     M2  (2V) length: 2.558376e+05um, number of vias: 189443
[NR-eGR]     M3  (3H) length: 2.625245e+05um, number of vias: 5637
[NR-eGR]     M4  (4V) length: 6.227564e+04um, number of vias: 1408
[NR-eGR]     M5  (5H) length: 2.360130e+04um, number of vias: 513
[NR-eGR]     M6  (6V) length: 9.387855e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 1.168000e+02um, number of vias: 2
[NR-eGR]     M8  (8V) length: 4.168000e+02um, number of vias: 0
[NR-eGR] Total length: 6.141605e+05um, number of vias: 326529
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.175530e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.40 seconds, mem = 1904.4M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.4, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7: 3, real = 0: 2:14, mem = 1895.4M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1339.7M, totSessionCpu=0:08:24 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:04, mem = 1680.0M, totSessionCpu=0:08:32 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2215.39 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2237.14 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2237.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40846  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40846 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40846 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.969070e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        99( 0.10%)        13( 0.01%)   ( 0.12%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              112( 0.02%)        13( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129520
[NR-eGR]     M2  (2V) length: 2.563551e+05um, number of vias: 189041
[NR-eGR]     M3  (3H) length: 2.667126e+05um, number of vias: 5864
[NR-eGR]     M4  (4V) length: 6.392020e+04um, number of vias: 1545
[NR-eGR]     M5  (5H) length: 2.412920e+04um, number of vias: 573
[NR-eGR]     M6  (6V) length: 8.998600e+03um, number of vias: 10
[NR-eGR]     M7  (7H) length: 2.142000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 8.094000e+02um, number of vias: 0
[NR-eGR] Total length: 6.211393e+05um, number of vias: 326557
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.422420e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.42 sec, Real: 1.25 sec, Curr Mem: 2243.19 MB )
Extraction called for design 'dualcore' of instances=38925 and nets=40961 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2234.191M)
** Profile ** Start :  cpu=0:00:00.0, mem=2234.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2237.4M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2344.1)
Total number of fetched objects 41220
End delay calculation. (MEM=2679.94 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2679.94 CPU=0:00:07.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:03.0 totSessionCpu=0:08:46 mem=2647.9M)
** Profile ** Overall slacks :  cpu=0:00:10.7, mem=2655.9M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2678.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.296  |
|           TNS (ns):| -1652.4 |
|    Violating Paths:|  4659   |
|          All Paths:|  11008  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    205 (205)     |   -0.256   |    252 (252)     |
|   max_tran     |    216 (8114)    |   -3.878   |    216 (8114)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.533%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2678.5M
**optDesign ... cpu = 0:00:23, real = 0:00:09, mem = 1834.9M, totSessionCpu=0:08:47 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2368.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2368.9M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1857.10MB/3513.72MB/1857.10MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1857.11MB/3513.72MB/1857.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1857.12MB/3513.72MB/1857.12MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT)
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 10%
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 20%
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 30%
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 40%
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 50%
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 60%
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 70%
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 80%
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT): 90%

Finished Levelizing
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT)

Starting Activity Propagation
2023-Mar-23 10:18:16 (2023-Mar-23 17:18:16 GMT)
2023-Mar-23 10:18:17 (2023-Mar-23 17:18:17 GMT): 10%
2023-Mar-23 10:18:17 (2023-Mar-23 17:18:17 GMT): 20%

Finished Activity Propagation
2023-Mar-23 10:18:18 (2023-Mar-23 17:18:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1857.89MB/3514.72MB/1857.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 10:18:18 (2023-Mar-23 17:18:18 GMT)
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 10%
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 20%
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 30%
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 40%
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 50%
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 60%
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 70%
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 80%
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT): 90%

Finished Calculating power
2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1860.04MB/3578.73MB/1860.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1860.04MB/3578.73MB/1860.09MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=1860.09MB/3578.73MB/1860.10MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1860.10MB/3578.73MB/1860.11MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 10:18:19 (2023-Mar-23 17:18:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       43.65017807 	   60.9560%
Total Switching Power:      26.75426732 	   37.3614%
Total Leakage Power:         1.20485514 	    1.6825%
Total Power:                71.60930030
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.45       3.414      0.5782       27.44       38.32
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   4.245e-05
Combinational                      19.12       23.34      0.6131       43.08       60.15
Clock (Combinational)           0.002615           0   1.615e-05    0.002631    0.003675
Clock (Sequential)                  1.08           0     0.01351       1.093       1.527
-----------------------------------------------------------------------------------------
Total                              43.65       26.75       1.205       71.61         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      43.65       26.75       1.205       71.61         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5207           0    0.006642      0.5273      0.7364
clk1                              0.5617           0    0.006885      0.5686       0.794
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.096        1.53
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U8199 (XNR2D1):          0.05773
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      1.89038e-10 F
*                Total instances in design: 38925
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1870.93MB/3591.98MB/1870.93MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -8.876 ns

 1497 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0         13          0         13
 Combinational            0       1480          4       1484

 1497 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:15.1 real=0:00:07.0 mem=2765.5M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:04.3/0:06:47.3 (1.3), mem = 2765.5M
(I,S,L,T): WC_VIEW: 42.3293, 24.3068, 1.10795, 67.7441

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :2973.4M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2973.4M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2973.4M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2973.4M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2973.4M)
CPU of: netlist preparation :0:00:00.1 (mem :2973.4M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2973.4M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 42.3293, 24.3068, 1.10795, 67.7441
*** AreaOpt [finish] : cpu/real = 0:00:05.5/0:00:04.9 (1.1), totSession cpu/real = 0:09:09.7/0:06:52.2 (1.3), mem = 2765.5M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:10.9/0:06:52.9 (1.3), mem = 2517.4M
(I,S,L,T): WC_VIEW: 42.3293, 24.3068, 1.10795, 67.7441
(I,S,L,T): WC_VIEW: 42.3293, 24.3068, 1.10795, 67.7441
*** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:05.2 (1.2), totSession cpu/real = 0:09:17.2/0:06:58.2 (1.3), mem = 2517.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:17.3/0:06:58.3 (1.3), mem = 2517.5M
(I,S,L,T): WC_VIEW: 42.3293, 24.3068, 1.10795, 67.7441
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   302|  9802|    -4.02|   265|   265|    -0.28|     0|     0|     0|     0|    -8.88| -1780.86|       0|       0|       0|  48.25|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.70|  -748.52|     135|       0|     195|  48.40| 0:00:02.0|  3080.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.70|  -748.52|       0|       0|       0|  48.40| 0:00:00.0|  3080.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:09.5 real=0:00:02.0 mem=3080.7M) ***

(I,S,L,T): WC_VIEW: 41.2466, 24.2728, 1.11408, 66.6335
*** DrvOpt [finish] : cpu/real = 0:00:14.0/0:00:06.2 (2.2), totSession cpu/real = 0:09:31.3/0:07:04.5 (1.3), mem = 2872.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:07, real = 0:00:36, mem = 1957.8M, totSessionCpu=0:09:31 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:31.8/0:07:05.0 (1.3), mem = 2567.2M
(I,S,L,T): WC_VIEW: 41.2466, 24.2728, 1.11408, 66.6335
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.703  TNS Slack -748.516 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.703|-748.516|    48.40%|   0:00:01.0| 2798.2M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -4.077|-377.255|    48.73%|   0:00:07.0| 3202.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.835|-333.906|    48.86%|   0:00:02.0| 3262.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.835|-333.906|    48.86%|   0:00:01.0| 3262.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.368|-112.634|    49.11%|   0:00:04.0| 3262.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.022| -85.302|    49.22%|   0:00:04.0| 3286.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.986| -83.307|    49.29%|   0:00:01.0| 3286.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.986| -83.307|    49.29%|   0:00:01.0| 3286.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.846| -73.289|    49.37%|   0:00:01.0| 3286.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.634| -66.380|    49.40%|   0:00:03.0| 3305.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.598| -64.875|    49.45%|   0:00:01.0| 3305.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.598| -64.875|    49.45%|   0:00:00.0| 3305.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.559| -62.808|    49.49%|   0:00:01.0| 3305.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.465| -60.675|    49.51%|   0:00:02.0| 3324.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.428| -58.945|    49.55%|   0:00:01.0| 3324.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.428| -58.945|    49.55%|   0:00:00.0| 3324.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.370| -57.454|    49.57%|   0:00:01.0| 3324.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.324| -57.041|    49.58%|   0:00:02.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.306| -55.323|    49.62%|   0:00:01.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.306| -55.323|    49.62%|   0:00:00.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.252| -53.601|    49.65%|   0:00:01.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.166| -52.680|    49.66%|   0:00:02.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.164| -52.451|    49.68%|   0:00:00.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.164| -52.451|    49.68%|   0:00:01.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.144| -51.533|    49.70%|   0:00:00.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.144| -51.361|    49.71%|   0:00:02.0| 3382.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:54 real=0:00:40.0 mem=3382.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:54 real=0:00:40.0 mem=3382.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.144  TNS Slack -51.361 
(I,S,L,T): WC_VIEW: 42.2132, 25.3391, 1.19549, 68.7478
*** SetupOpt [finish] : cpu/real = 0:03:05.4/0:00:50.7 (3.7), totSession cpu/real = 0:12:37.2/0:07:55.7 (1.6), mem = 3172.6M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.144
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2735.49 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2735.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41825  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41773 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41773 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.929956e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       107( 0.11%)        19( 0.02%)   ( 0.13%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        15( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              123( 0.02%)        19( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.83 seconds, mem = 2744.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.2, real=0:00:03.0)***
Iteration  7: Total net bbox = 4.093e+05 (1.98e+05 2.11e+05)
              Est.  stn bbox = 5.298e+05 (2.61e+05 2.69e+05)
              cpu = 0:00:29.2 real = 0:00:09.0 mem = 3452.1M
Iteration  8: Total net bbox = 4.458e+05 (2.18e+05 2.28e+05)
              Est.  stn bbox = 5.751e+05 (2.85e+05 2.90e+05)
              cpu = 0:01:09 real = 0:00:19.0 mem = 3437.1M
Iteration  9: Total net bbox = 4.539e+05 (2.22e+05 2.32e+05)
              Est.  stn bbox = 5.845e+05 (2.89e+05 2.95e+05)
              cpu = 0:01:24 real = 0:00:22.0 mem = 3441.7M
Iteration 10: Total net bbox = 4.736e+05 (2.31e+05 2.42e+05)
              Est.  stn bbox = 6.030e+05 (2.98e+05 3.05e+05)
              cpu = 0:01:01 real = 0:00:17.0 mem = 3352.5M
Iteration 11: Total net bbox = 4.926e+05 (2.38e+05 2.55e+05)
              Est.  stn bbox = 6.207e+05 (3.04e+05 3.17e+05)
              cpu = 0:00:23.3 real = 0:00:07.0 mem = 3354.2M
Move report: Timing Driven Placement moves 39904 insts, mean move: 17.82 um, max move: 223.22 um
	Max move on inst (normalizer_inst/FE_OFC191_N411): (287.00, 51.40) --> (295.04, 266.57)

Finished Incremental Placement (cpu=0:04:51, real=0:01:26, mem=3094.8M)
*** Starting refinePlace (0:17:32 mem=3098.1M) ***
Total net bbox length = 5.024e+05 (2.477e+05 2.546e+05) (ext = 2.322e+04)
Move report: Detail placement moves 39904 insts, mean move: 0.94 um, max move: 24.08 um
	Max move on inst (normalizer_inst/clk_gate_sum_reg/latch): (356.59, 259.32) --> (333.40, 260.20)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:04.0 MEM: 3098.1MB
Summary Report:
Instances move: 39904 (out of 39904 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 24.08 um (Instance: normalizer_inst/clk_gate_sum_reg/latch) (356.593, 259.317) -> (333.4, 260.2)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.825e+05 (2.220e+05 2.605e+05) (ext = 2.317e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:04.0 MEM: 3098.1MB
*** Finished refinePlace (0:17:40 mem=3098.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3106.10 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3106.10 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41825  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41825 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41825 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.603274e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       198( 0.20%)        38( 0.04%)         3( 0.00%)   ( 0.25%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              223( 0.03%)        38( 0.01%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.86 seconds, mem = 3106.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131478
[NR-eGR]     M2  (2V) length: 2.395070e+05um, number of vias: 189345
[NR-eGR]     M3  (3H) length: 2.453692e+05um, number of vias: 7078
[NR-eGR]     M4  (4V) length: 6.652273e+04um, number of vias: 1687
[NR-eGR]     M5  (5H) length: 2.431080e+04um, number of vias: 690
[NR-eGR]     M6  (6V) length: 8.159960e+03um, number of vias: 21
[NR-eGR]     M7  (7H) length: 2.716000e+02um, number of vias: 35
[NR-eGR]     M8  (8V) length: 4.440000e+02um, number of vias: 0
[NR-eGR] Total length: 5.845852e+05um, number of vias: 330334
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.004860e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 3046.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:04, real=0:01:32)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2706.7M)
Extraction called for design 'dualcore' of instances=39904 and nets=41941 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2706.738M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:21, real = 0:03:03, mem = 1848.2M, totSessionCpu=0:17:45 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2612.42)
Total number of fetched objects 42199
End delay calculation. (MEM=2983.41 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2983.41 CPU=0:00:07.5 REAL=0:00:02.0)
*** Timing NOT met, worst failing slack is -2.134
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:01.4/0:09:36.9 (1.9), mem = 2951.4M
(I,S,L,T): WC_VIEW: 42.1519, 24.3354, 1.19549, 67.6828
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.134 TNS Slack -52.904 Density 49.71
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.020| -0.115|
|reg2cgate |-0.042| -0.059|
|reg2reg   |-2.134|-52.731|
|HEPG      |-2.134|-52.789|
|All Paths |-2.134|-52.904|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.134|   -2.134| -52.789|  -52.904|    49.71%|   0:00:00.0| 3194.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.081|   -2.081| -51.984|  -52.099|    49.71%|   0:00:01.0| 3213.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.053|   -2.053| -51.421|  -51.536|    49.71%|   0:00:01.0| 3213.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.041|   -2.041| -51.266|  -51.381|    49.72%|   0:00:00.0| 3221.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.036|   -2.036| -51.086|  -51.201|    49.72%|   0:00:00.0| 3221.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.032|   -2.032| -51.054|  -51.169|    49.72%|   0:00:00.0| 3221.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.030|   -2.030| -50.948|  -51.063|    49.72%|   0:00:01.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.020|   -2.020| -50.879|  -50.994|    49.73%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.010|   -2.010| -50.600|  -50.715|    49.73%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.996|   -1.996| -50.319|  -50.434|    49.73%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.980|   -1.980| -50.028|  -50.143|    49.74%|   0:00:01.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.967|   -1.967| -49.778|  -49.893|    49.74%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.957|   -1.957| -49.433|  -49.548|    49.74%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.951|   -1.951| -49.141|  -49.256|    49.74%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.947|   -1.947| -48.972|  -49.087|    49.75%|   0:00:01.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.938|   -1.938| -48.816|  -48.931|    49.75%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.935|   -1.935| -48.631|  -48.746|    49.75%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.935|   -1.935| -48.481|  -48.596|    49.75%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.935|   -1.935| -48.473|  -48.588|    49.75%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.929|   -1.929| -48.291|  -48.406|    49.76%|   0:00:01.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.916|   -1.916| -48.119|  -48.234|    49.76%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.911|   -1.911| -48.032|  -48.147|    49.76%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.908|   -1.908| -47.932|  -48.047|    49.76%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.908|   -1.908| -47.885|  -48.000|    49.77%|   0:00:01.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.896|   -1.896| -47.727|  -47.842|    49.77%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.895|   -1.895| -47.576|  -47.691|    49.77%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.895|   -1.895| -47.428|  -47.543|    49.77%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.891|   -1.891| -47.356|  -47.471|    49.77%|   0:00:01.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.891|   -1.891| -47.263|  -47.378|    49.78%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.876|   -1.876| -47.196|  -47.311|    49.78%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.876|   -1.876| -47.159|  -47.273|    49.78%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.868|   -1.868| -46.988|  -47.103|    49.78%|   0:00:00.0| 3229.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.868|   -1.868| -46.917|  -47.031|    49.78%|   0:00:01.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.862|   -1.862| -46.785|  -46.900|    49.79%|   0:00:00.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.860|   -1.860| -46.735|  -46.850|    49.79%|   0:00:00.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.853|   -1.853| -46.617|  -46.732|    49.79%|   0:00:00.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.853|   -1.853| -46.565|  -46.680|    49.79%|   0:00:01.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.846|   -1.846| -46.323|  -46.438|    49.80%|   0:00:00.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.843|   -1.843| -46.324|  -46.439|    49.80%|   0:00:00.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.839|   -1.839| -46.239|  -46.354|    49.80%|   0:00:00.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.837|   -1.837| -46.204|  -46.319|    49.80%|   0:00:01.0| 3237.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.824|   -1.824| -46.124|  -46.239|    49.81%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.824|   -1.824| -46.053|  -46.167|    49.81%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.820|   -1.820| -45.896|  -46.010|    49.81%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.819|   -1.819| -45.842|  -45.957|    49.81%|   0:00:01.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.819|   -1.819| -45.842|  -45.957|    49.81%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.819|   -1.819| -45.821|  -45.936|    49.81%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.815|   -1.815| -45.739|  -45.854|    49.82%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.814|   -1.814| -45.697|  -45.812|    49.82%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.814|   -1.814| -45.697|  -45.812|    49.82%|   0:00:01.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.809|   -1.809| -45.547|  -45.662|    49.82%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.809|   -1.809| -45.516|  -45.631|    49.83%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.801|   -1.801| -45.356|  -45.471|    49.84%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.799|   -1.799| -45.291|  -45.405|    49.84%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.789|   -1.789| -44.967|  -45.082|    49.85%|   0:00:01.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.788|   -1.788| -44.952|  -45.067|    49.85%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.788|   -1.788| -44.940|  -45.055|    49.85%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.782|   -1.782| -44.833|  -44.948|    49.86%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.782|   -1.782| -44.831|  -44.946|    49.86%|   0:00:01.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.775|   -1.775| -44.780|  -44.895|    49.86%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.772|   -1.772| -44.732|  -44.847|    49.86%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.772|   -1.772| -44.718|  -44.833|    49.86%|   0:00:00.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.768|   -1.768| -44.600|  -44.715|    49.87%|   0:00:01.0| 3245.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.759|   -1.759| -44.506|  -44.621|    49.87%|   0:00:00.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.757|   -1.757| -44.467|  -44.582|    49.87%|   0:00:00.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.752|   -1.752| -44.367|  -44.482|    49.88%|   0:00:01.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.747|   -1.747| -44.320|  -44.435|    49.88%|   0:00:00.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.747|   -1.747| -44.287|  -44.402|    49.88%|   0:00:00.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -44.008|  -44.123|    49.89%|   0:00:00.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -43.983|  -44.098|    49.89%|   0:00:01.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.737|   -1.737| -43.856|  -43.971|    49.90%|   0:00:00.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.736|   -1.736| -43.839|  -43.953|    49.90%|   0:00:00.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.730|   -1.730| -43.670|  -43.785|    49.91%|   0:00:00.0| 3253.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.729|   -1.729| -43.666|  -43.781|    49.91%|   0:00:01.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.721|   -1.721| -43.364|  -43.479|    49.93%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.715|   -1.715| -43.207|  -43.321|    49.94%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.706|   -1.706| -42.978|  -43.092|    49.94%|   0:00:01.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.706|   -1.706| -42.941|  -43.056|    49.94%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.706|   -1.706| -42.940|  -43.055|    49.94%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.699|   -1.699| -42.688|  -42.803|    49.95%|   0:00:01.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.699|   -1.699| -42.640|  -42.755|    49.95%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.691|   -1.691| -42.489|  -42.604|    49.97%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.691|   -1.691| -42.477|  -42.592|    49.97%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.686|   -1.686| -42.322|  -42.437|    49.98%|   0:00:01.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.680|   -1.680| -42.141|  -42.256|    50.00%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.680|   -1.680| -42.124|  -42.238|    50.00%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.680|   -1.680| -42.123|  -42.237|    50.00%|   0:00:01.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.675|   -1.675| -41.873|  -41.988|    50.01%|   0:00:00.0| 3269.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.675|   -1.675| -41.830|  -41.944|    50.01%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.664|   -1.664| -41.602|  -41.716|    50.03%|   0:00:01.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.664|   -1.664| -41.589|  -41.704|    50.03%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.658|   -1.658| -41.454|  -41.569|    50.04%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.652|   -1.652| -41.301|  -41.416|    50.05%|   0:00:01.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.646|   -1.646| -41.153|  -41.268|    50.06%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.646|   -1.646| -41.152|  -41.267|    50.06%|   0:00:01.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.641|   -1.641| -40.998|  -41.113|    50.07%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.642|   -1.642| -40.998|  -41.112|    50.07%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.635|   -1.635| -40.695|  -40.810|    50.07%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.632|   -1.632| -40.642|  -40.757|    50.08%|   0:00:01.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.632|   -1.632| -40.641|  -40.756|    50.08%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.628|   -1.628| -40.473|  -40.588|    50.10%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.626|   -1.626| -40.458|  -40.572|    50.10%|   0:00:01.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.626|   -1.626| -40.447|  -40.562|    50.10%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.620|   -1.620| -40.328|  -40.443|    50.11%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.620|   -1.620| -40.328|  -40.443|    50.11%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.620|   -1.620| -40.328|  -40.443|    50.11%|   0:00:00.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.618|   -1.618| -40.154|  -40.269|    50.13%|   0:00:01.0| 3264.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.618|   -1.618| -40.135|  -40.250|    50.13%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.614|   -1.614| -40.044|  -40.159|    50.14%|   0:00:01.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.613|   -1.613| -39.997|  -40.112|    50.15%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.609|   -1.609| -39.989|  -40.104|    50.15%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.605|   -1.605| -39.891|  -40.006|    50.17%|   0:00:01.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.599|   -1.599| -39.851|  -39.966|    50.17%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.597|   -1.597| -39.845|  -39.960|    50.18%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.597|   -1.597| -39.820|  -39.935|    50.18%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.593|   -1.593| -39.688|  -39.803|    50.19%|   0:00:01.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.587|   -1.587| -39.595|  -39.709|    50.21%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.587|   -1.587| -39.589|  -39.704|    50.21%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.583|   -1.583| -39.466|  -39.581|    50.22%|   0:00:01.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.577|   -1.577| -39.352|  -39.467|    50.24%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.577|   -1.577| -39.350|  -39.465|    50.24%|   0:00:01.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.573|   -1.573| -39.171|  -39.286|    50.25%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.573|   -1.573| -39.166|  -39.280|    50.25%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.564|   -1.564| -39.112|  -39.227|    50.26%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.563|   -1.563| -39.081|  -39.196|    50.26%|   0:00:01.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.557|   -1.557| -39.009|  -39.124|    50.28%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.557|   -1.557| -39.005|  -39.119|    50.28%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.551|   -1.551| -38.849|  -38.964|    50.29%|   0:00:01.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.550|   -1.550| -38.839|  -38.953|    50.29%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.548|   -1.548| -38.746|  -38.861|    50.30%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.548|   -1.548| -38.744|  -38.859|    50.30%|   0:00:00.0| 3302.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.546|   -1.546| -38.683|  -38.798|    50.32%|   0:00:01.0| 3322.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.546|   -1.546| -38.675|  -38.790|    50.32%|   0:00:00.0| 3322.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.540|   -1.540| -38.528|  -38.643|    50.33%|   0:00:00.0| 3322.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.537|   -1.537| -38.361|  -38.476|    50.33%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.535|   -1.535| -38.354|  -38.469|    50.33%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.532|   -1.532| -38.171|  -38.285|    50.34%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.532|   -1.532| -38.148|  -38.263|    50.34%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.528|   -1.528| -38.068|  -38.183|    50.36%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.524|   -1.524| -38.011|  -38.126|    50.37%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.520|   -1.520| -37.892|  -38.007|    50.38%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.519|   -1.519| -37.861|  -37.976|    50.38%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.515|   -1.515| -37.786|  -37.901|    50.39%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.515|   -1.515| -37.773|  -37.888|    50.39%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.514|   -1.514| -37.735|  -37.850|    50.39%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.512|   -1.512| -37.716|  -37.831|    50.40%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.511|   -1.511| -37.717|  -37.832|    50.40%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.511|   -1.511| -37.712|  -37.827|    50.40%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.509|   -1.509| -37.636|  -37.750|    50.40%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.505|   -1.505| -37.573|  -37.688|    50.41%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.505|   -1.505| -37.570|  -37.685|    50.41%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.505|   -1.505| -37.564|  -37.679|    50.41%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.503|   -1.503| -37.505|  -37.620|    50.43%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.503|   -1.503| -37.482|  -37.597|    50.43%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.497|   -1.497| -37.333|  -37.448|    50.44%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.492|   -1.492| -37.216|  -37.331|    50.46%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.492|   -1.492| -37.209|  -37.324|    50.46%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.487|   -1.487| -37.164|  -37.279|    50.48%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -37.160|  -37.275|    50.48%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -37.159|  -37.274|    50.48%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.484|   -1.484| -37.022|  -37.137|    50.50%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.481|   -1.481| -36.970|  -37.084|    50.51%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.480|   -1.480| -36.951|  -37.066|    50.52%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.479|   -1.479| -36.943|  -37.057|    50.51%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.477|   -1.477| -36.845|  -36.959|    50.53%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.477|   -1.477| -36.835|  -36.950|    50.53%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.473|   -1.473| -36.759|  -36.874|    50.55%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.473|   -1.473| -36.743|  -36.858|    50.55%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.472|   -1.472| -36.756|  -36.871|    50.56%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.468|   -1.468| -36.618|  -36.732|    50.57%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.468|   -1.468| -36.610|  -36.725|    50.57%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.468|   -1.468| -36.606|  -36.721|    50.57%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.463|   -1.463| -36.519|  -36.634|    50.58%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.463|   -1.463| -36.518|  -36.633|    50.58%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.459|   -1.459| -36.411|  -36.526|    50.60%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.459|   -1.459| -36.402|  -36.516|    50.60%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.457|   -1.457| -36.391|  -36.506|    50.63%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.457|   -1.457| -36.391|  -36.506|    50.63%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.457|   -1.457| -36.356|  -36.471|    50.64%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.456|   -1.456| -36.348|  -36.463|    50.64%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.456|   -1.456| -36.342|  -36.457|    50.65%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.456|   -1.456| -36.340|  -36.455|    50.66%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.456|   -1.456| -36.259|  -36.374|    50.66%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.456|   -1.456| -36.249|  -36.364|    50.66%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.456|   -1.456| -36.229|  -36.344|    50.66%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.456|   -1.456| -36.219|  -36.334|    50.67%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.456|   -1.456| -36.137|  -36.252|    50.67%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.456|   -1.456| -36.089|  -36.203|    50.67%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.456|   -1.456| -36.039|  -36.154|    50.68%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.457|   -1.457| -36.036|  -36.151|    50.68%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.457|   -1.457| -36.015|  -36.130|    50.69%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.457|   -1.457| -36.012|  -36.126|    50.69%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.457|   -1.457| -36.000|  -36.115|    50.70%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.457|   -1.457| -35.962|  -36.077|    50.70%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.457|   -1.457| -35.942|  -36.056|    50.71%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.457|   -1.457| -35.880|  -35.995|    50.71%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.457|   -1.457| -35.867|  -35.982|    50.71%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.457|   -1.457| -35.859|  -35.974|    50.71%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.457|   -1.457| -35.858|  -35.973|    50.71%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.457|   -1.457| -35.832|  -35.946|    50.72%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.457|   -1.457| -35.828|  -35.943|    50.72%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.457|   -1.457| -35.824|  -35.939|    50.72%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.457|   -1.457| -35.820|  -35.935|    50.72%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.457|   -1.457| -35.820|  -35.935|    50.73%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.457|   -1.457| -35.772|  -35.887|    50.73%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.457|   -1.457| -35.699|  -35.814|    50.73%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.457|   -1.457| -35.633|  -35.748|    50.73%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.457|   -1.457| -34.884|  -34.999|    50.73%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.457|   -1.457| -34.865|  -34.980|    50.74%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.457|   -1.457| -34.857|  -34.972|    50.74%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.459|   -1.459| -34.819|  -34.933|    50.74%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.459|   -1.459| -34.804|  -34.919|    50.74%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.459|   -1.459| -34.800|  -34.915|    50.75%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.459|   -1.459| -34.784|  -34.899|    50.75%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.459|   -1.459| -34.782|  -34.897|    50.75%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.459|   -1.459| -34.734|  -34.849|    50.75%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.459|   -1.459| -34.510|  -34.625|    50.75%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.459|   -1.459| -34.405|  -34.520|    50.75%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.459|   -1.459| -34.401|  -34.516|    50.75%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.459|   -1.459| -34.347|  -34.462|    50.75%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.459|   -1.459| -34.037|  -34.152|    50.75%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.459|   -1.459| -33.949|  -34.064|    50.75%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.459|   -1.459| -33.903|  -34.018|    50.76%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.459|   -1.459| -33.837|  -33.951|    50.76%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.459|   -1.459| -33.812|  -33.927|    50.76%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.459|   -1.459| -33.806|  -33.921|    50.76%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.459|   -1.459| -33.775|  -33.890|    50.76%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.459|   -1.459| -33.762|  -33.876|    50.76%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.459|   -1.459| -33.718|  -33.833|    50.76%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.459|   -1.459| -33.656|  -33.771|    50.76%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.459|   -1.459| -33.612|  -33.727|    50.76%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.609|  -33.724|    50.77%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.535|  -33.650|    50.77%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.506|  -33.620|    50.77%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.500|  -33.615|    50.77%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.498|  -33.613|    50.77%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.497|  -33.612|    50.77%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.495|  -33.610|    50.77%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.492|  -33.606|    50.77%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.459|   -1.459| -33.434|  -33.549|    50.78%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.386|  -33.501|    50.78%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.355|  -33.470|    50.78%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.345|  -33.460|    50.78%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.331|  -33.445|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.318|  -33.433|    50.79%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.264|  -33.379|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.217|  -33.332|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.204|  -33.319|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.199|  -33.314|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.459|   -1.459| -33.131|  -33.246|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.458|   -1.458| -33.152|  -33.267|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.458|   -1.458| -32.989|  -33.104|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.458|   -1.458| -32.765|  -32.880|    50.79%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.458|   -1.458| -32.740|  -32.855|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.458|   -1.458| -32.722|  -32.836|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.458|   -1.458| -32.715|  -32.830|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.458|   -1.458| -32.698|  -32.812|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.458|   -1.458| -32.691|  -32.806|    50.79%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.458|   -1.458| -32.660|  -32.775|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.458|   -1.458| -32.646|  -32.761|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.458|   -1.458| -32.641|  -32.756|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.459|   -1.459| -32.612|  -32.727|    50.80%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.459|   -1.459| -32.610|  -32.724|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.459|   -1.459| -32.607|  -32.722|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.459|   -1.459| -32.594|  -32.709|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.459|   -1.459| -32.584|  -32.699|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.459|   -1.459| -32.574|  -32.689|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.459|   -1.459| -32.563|  -32.678|    50.80%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.459|   -1.459| -32.560|  -32.674|    50.80%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.459|   -1.459| -32.556|  -32.671|    50.81%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.459|   -1.459| -32.546|  -32.660|    50.81%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.459|   -1.459| -32.391|  -32.506|    50.81%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.459|   -1.459| -32.391|  -32.506|    50.81%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.459|   -1.459| -32.379|  -32.494|    50.81%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.459|   -1.459| -32.361|  -32.476|    50.81%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.459|   -1.459| -32.355|  -32.470|    50.81%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.459|   -1.459| -32.354|  -32.468|    50.81%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.459|   -1.459| -32.345|  -32.460|    50.81%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.459|   -1.459| -32.339|  -32.454|    50.82%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.459|   -1.459| -32.327|  -32.442|    50.82%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.459|   -1.459| -32.311|  -32.426|    50.82%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.459|   -1.459| -32.277|  -32.392|    50.82%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.459|   -1.459| -32.207|  -32.322|    50.82%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.459|   -1.459| -31.896|  -32.011|    50.82%|   0:00:01.0| 3360.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.459|   -1.459| -31.336|  -31.451|    50.82%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.459|   -1.459| -31.074|  -31.189|    50.83%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.459|   -1.459| -31.071|  -31.186|    50.83%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.459|   -1.459| -31.069|  -31.184|    50.83%|   0:00:00.0| 3360.1M|        NA|       NA| NA                                                 |
|  -1.459|   -1.459| -31.069|  -31.184|    50.83%|   0:00:00.0| 3360.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:05 real=0:01:22 mem=3360.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:05 real=0:01:22 mem=3360.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.020| -0.115|
|reg2cgate | 0.006|  0.000|
|reg2reg   |-1.459|-31.069|
|HEPG      |-1.459|-31.069|
|All Paths |-1.459|-31.184|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.459 TNS Slack -31.184 Density 50.83
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:17.9/0:11:10.3 (2.0), mem = 3360.1M
(I,S,L,T): WC_VIEW: 43.9024, 25.8145, 1.24081, 70.9577
Reclaim Optimization WNS Slack -1.459  TNS Slack -31.184 Density 50.83
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.83%|        -|  -1.459| -31.184|   0:00:00.0| 3360.1M|
|    50.79%|       76|  -1.465| -31.857|   0:00:01.0| 3360.1M|
|    50.44%|     1454|  -1.446| -31.291|   0:00:11.0| 3360.1M|
|    50.43%|       41|  -1.446| -31.291|   0:00:01.0| 3360.1M|
|    50.43%|        3|  -1.446| -31.291|   0:00:00.0| 3360.1M|
|    50.43%|        0|  -1.446| -31.291|   0:00:00.0| 3360.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.446  TNS Slack -31.291 Density 50.43
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.7) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 43.7118, 25.5497, 1.22178, 70.4833
*** AreaOpt [finish] : cpu/real = 0:00:41.0/0:00:15.3 (2.7), totSession cpu/real = 0:22:58.9/0:11:25.6 (2.0), mem = 3360.1M
End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:16, mem=3241.11M, totSessionCpu=0:22:59).
** GigaOpt Optimizer WNS Slack -1.446 TNS Slack -31.291 Density 50.43
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.015| -0.050|
|reg2cgate | 0.006|  0.000|
|reg2reg   |-1.446|-31.240|
|HEPG      |-1.446|-31.240|
|All Paths |-1.446|-31.291|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:47 real=0:01:39 mem=3241.1M) ***

(I,S,L,T): WC_VIEW: 43.7118, 25.5497, 1.22178, 70.4833
*** SetupOpt [finish] : cpu/real = 0:04:58.4/0:01:49.6 (2.7), totSession cpu/real = 0:22:59.7/0:11:26.4 (2.0), mem = 3033.1M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2759.02 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2759.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42000  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41998 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41998 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.629716e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-14)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       253( 0.26%)         5( 0.01%)         2( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        23( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              280( 0.04%)         5( 0.00%)         2( 0.00%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.83 seconds, mem = 2768.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:08.0, real=0:00:04.0)***
Iteration  7: Total net bbox = 4.157e+05 (2.03e+05 2.12e+05)
              Est.  stn bbox = 5.364e+05 (2.67e+05 2.69e+05)
              cpu = 0:00:34.8 real = 0:00:10.0 mem = 3506.2M
Iteration  8: Total net bbox = 4.479e+05 (2.20e+05 2.28e+05)
              Est.  stn bbox = 5.772e+05 (2.88e+05 2.89e+05)
              cpu = 0:01:18 real = 0:00:22.0 mem = 3491.0M
Iteration  9: Total net bbox = 4.579e+05 (2.24e+05 2.34e+05)
              Est.  stn bbox = 5.888e+05 (2.92e+05 2.97e+05)
              cpu = 0:01:19 real = 0:00:22.0 mem = 3496.1M
Iteration 10: Total net bbox = 4.767e+05 (2.33e+05 2.44e+05)
              Est.  stn bbox = 6.063e+05 (3.00e+05 3.06e+05)
              cpu = 0:01:04 real = 0:00:19.0 mem = 3404.9M
Iteration 11: Total net bbox = 4.960e+05 (2.40e+05 2.56e+05)
              Est.  stn bbox = 6.242e+05 (3.06e+05 3.18e+05)
              cpu = 0:00:23.7 real = 0:00:07.0 mem = 3406.6M
Move report: Timing Driven Placement moves 40083 insts, mean move: 11.38 um, max move: 157.44 um
	Max move on inst (normalizer_inst/FE_OCPC3312_data_1_1): (298.80, 37.00) --> (313.09, 180.15)

Finished Incremental Placement (cpu=0:05:02, real=0:01:32, mem=3147.3M)
*** Starting refinePlace (0:28:04 mem=3150.5M) ***
Total net bbox length = 5.060e+05 (2.504e+05 2.555e+05) (ext = 2.326e+04)
Move report: Detail placement moves 40083 insts, mean move: 0.94 um, max move: 18.25 um
	Max move on inst (core1_inst/ofifo_inst/col_idx_5__fifo_instance/clk_gate_q5_reg/latch): (219.51, 154.16) --> (235.80, 152.20)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:03.0 MEM: 3150.5MB
Summary Report:
Instances move: 40083 (out of 40083 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 18.25 um (Instance: core1_inst/ofifo_inst/col_idx_5__fifo_instance/clk_gate_q5_reg/latch) (219.513, 154.159) -> (235.8, 152.2)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.857e+05 (2.243e+05 2.615e+05) (ext = 2.320e+04)
Runtime: CPU: 0:00:07.8 REAL: 0:00:03.0 MEM: 3150.5MB
*** Finished refinePlace (0:28:12 mem=3150.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3158.51 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3158.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42000  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42000 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42000 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.632794e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       160( 0.17%)        31( 0.03%)         2( 0.00%)   ( 0.20%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        20( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              182( 0.03%)        31( 0.00%)         2( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.78 seconds, mem = 3158.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131866
[NR-eGR]     M2  (2V) length: 2.390297e+05um, number of vias: 189929
[NR-eGR]     M3  (3H) length: 2.452622e+05um, number of vias: 7105
[NR-eGR]     M4  (4V) length: 6.901009e+04um, number of vias: 1752
[NR-eGR]     M5  (5H) length: 2.581650e+04um, number of vias: 683
[NR-eGR]     M6  (6V) length: 7.641935e+03um, number of vias: 25
[NR-eGR]     M7  (7H) length: 3.712000e+02um, number of vias: 37
[NR-eGR]     M8  (8V) length: 3.928000e+02um, number of vias: 0
[NR-eGR] Total length: 5.875244e+05um, number of vias: 331397
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.970050e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 3100.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:14, real=0:01:39)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2761.2M)
Extraction called for design 'dualcore' of instances=40083 and nets=42116 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2761.152M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:19:52, real = 0:06:38, mem = 1888.6M, totSessionCpu=0:28:16 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2660.54)
Total number of fetched objects 42374
End delay calculation. (MEM=3015.45 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3015.45 CPU=0:00:07.7 REAL=0:00:02.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.574
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:30.2/0:13:11.7 (2.2), mem = 3015.4M
(I,S,L,T): WC_VIEW: 43.7113, 25.6162, 1.22178, 70.5492
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.574 TNS Slack -36.925 Density 50.43
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.046| -0.258|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.574|-36.576|
|HEPG      |-1.574|-36.666|
|All Paths |-1.574|-36.925|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.574|   -1.574| -36.666|  -36.925|    50.43%|   0:00:00.0| 3226.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.505|   -1.505| -35.356|  -35.614|    50.44%|   0:00:03.0| 3301.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.500|   -1.500| -35.281|  -35.539|    50.44%|   0:00:02.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -35.025|  -35.283|    50.44%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.485|   -1.485| -35.001|  -35.259|    50.44%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.475|   -1.475| -34.975|  -35.233|    50.44%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.461|   -1.461| -34.845|  -35.103|    50.44%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.455|   -1.455| -34.800|  -35.058|    50.45%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.455|   -1.455| -34.773|  -35.031|    50.46%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.449|   -1.449| -34.630|  -34.888|    50.46%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.441|   -1.441| -34.536|  -34.794|    50.47%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.440|   -1.440| -34.522|  -34.780|    50.47%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.440|   -1.440| -34.514|  -34.772|    50.47%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.431|   -1.431| -34.250|  -34.508|    50.48%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.430|   -1.430| -34.210|  -34.468|    50.48%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.430|   -1.430| -34.186|  -34.444|    50.49%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.423|   -1.423| -34.162|  -34.421|    50.49%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.423|   -1.423| -34.121|  -34.379|    50.50%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.423|   -1.423| -34.121|  -34.379|    50.50%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.415|   -1.415| -33.963|  -34.221|    50.51%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.415|   -1.415| -33.946|  -34.204|    50.52%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.415|   -1.415| -33.933|  -34.191|    50.52%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.412|   -1.412| -33.872|  -34.130|    50.52%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.412|   -1.412| -33.857|  -34.115|    50.53%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.404|   -1.404| -33.739|  -33.998|    50.53%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.404|   -1.404| -33.718|  -33.976|    50.54%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.404|   -1.404| -33.715|  -33.974|    50.54%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.397|   -1.397| -33.542|  -33.801|    50.56%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.396|   -1.396| -33.499|  -33.757|    50.56%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.386|   -1.386| -33.335|  -33.594|    50.58%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.387|   -1.387| -33.328|  -33.586|    50.59%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.373|   -1.373| -32.991|  -33.249|    50.62%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.365|   -1.365| -32.683|  -32.941|    50.66%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.365|   -1.365| -32.682|  -32.940|    50.66%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.363|   -1.363| -32.533|  -32.791|    50.68%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.363|   -1.363| -32.522|  -32.781|    50.68%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.356|   -1.356| -32.463|  -32.721|    50.69%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.356|   -1.356| -32.458|  -32.716|    50.69%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.349|   -1.349| -32.332|  -32.590|    50.71%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.349|   -1.349| -32.323|  -32.581|    50.71%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.347|   -1.347| -32.107|  -32.365|    50.74%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.341|   -1.341| -32.034|  -32.292|    50.75%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.336|   -1.336| -31.942|  -32.200|    50.77%|   0:00:00.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.336|   -1.336| -31.942|  -32.200|    50.77%|   0:00:01.0| 3386.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.333|   -1.333| -31.892|  -32.150|    50.79%|   0:00:01.0| 3383.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.333|   -1.333| -31.889|  -32.147|    50.79%|   0:00:00.0| 3383.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.328|   -1.328| -31.756|  -32.014|    50.82%|   0:00:01.0| 3383.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.323|   -1.323| -31.644|  -31.903|    50.83%|   0:00:01.0| 3383.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.323|   -1.323| -31.636|  -31.894|    50.83%|   0:00:00.0| 3383.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -31.528|  -31.787|    50.86%|   0:00:01.0| 3383.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.318|   -1.318| -31.427|  -31.685|    50.87%|   0:00:01.0| 3383.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.314|   -1.314| -31.331|  -31.589|    50.87%|   0:00:02.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.310|   -1.310| -31.257|  -31.515|    50.88%|   0:00:01.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.310|   -1.310| -31.257|  -31.515|    50.88%|   0:00:00.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.308|   -1.308| -31.212|  -31.470|    50.89%|   0:00:01.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.307|   -1.307| -31.175|  -31.433|    50.91%|   0:00:01.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.301|   -1.301| -31.092|  -31.350|    50.92%|   0:00:00.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -31.039|  -31.297|    50.93%|   0:00:01.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.295|   -1.295| -30.879|  -31.137|    50.94%|   0:00:01.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.296|   -1.296| -30.876|  -31.134|    50.94%|   0:00:00.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.293|   -1.293| -30.855|  -31.113|    50.95%|   0:00:00.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.290|   -1.290| -30.703|  -30.961|    50.96%|   0:00:02.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.290|   -1.290| -30.701|  -30.959|    50.96%|   0:00:00.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.286|   -1.286| -30.666|  -30.924|    50.97%|   0:00:01.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.286|   -1.286| -30.646|  -30.904|    50.97%|   0:00:00.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.285|   -1.285| -30.488|  -30.746|    50.99%|   0:00:01.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.282|   -1.282| -30.438|  -30.696|    50.99%|   0:00:01.0| 3402.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.280|   -1.280| -30.393|  -30.651|    51.01%|   0:00:01.0| 3393.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.276|   -1.276| -30.327|  -30.586|    51.02%|   0:00:02.0| 3393.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.276|   -1.276| -30.327|  -30.585|    51.02%|   0:00:00.0| 3393.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.275|   -1.275| -30.253|  -30.512|    51.03%|   0:00:01.0| 3431.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.272|   -1.272| -30.226|  -30.485|    51.03%|   0:00:02.0| 3431.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.272|   -1.272| -30.188|  -30.446|    51.03%|   0:00:02.0| 3440.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.269|   -1.269| -30.132|  -30.390|    51.03%|   0:00:07.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.269|   -1.269| -30.121|  -30.379|    51.03%|   0:00:02.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.268|   -1.268| -30.061|  -30.319|    51.05%|   0:00:00.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.266|   -1.266| -30.040|  -30.298|    51.05%|   0:00:01.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.264|   -1.264| -30.029|  -30.287|    51.05%|   0:00:01.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.263|   -1.263| -29.961|  -30.219|    51.05%|   0:00:03.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.263|   -1.263| -29.952|  -30.210|    51.05%|   0:00:03.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.264|   -1.264| -29.843|  -30.101|    51.07%|   0:00:01.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.260|   -1.260| -29.799|  -30.057|    51.08%|   0:00:00.0| 3468.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.257|   -1.257| -29.778|  -30.036|    51.08%|   0:00:03.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.256|   -1.256| -29.740|  -29.998|    51.08%|   0:00:02.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.253|   -1.253| -29.700|  -29.958|    51.08%|   0:00:01.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.253|   -1.253| -29.700|  -29.958|    51.08%|   0:00:03.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -29.696|  -29.954|    51.08%|   0:00:02.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -29.692|  -29.950|    51.08%|   0:00:00.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.252|   -1.252| -29.614|  -29.872|    51.10%|   0:00:01.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.252|   -1.252| -29.615|  -29.873|    51.10%|   0:00:02.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.250|   -1.250| -29.573|  -29.831|    51.11%|   0:00:00.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.245|   -1.245| -29.499|  -29.757|    51.12%|   0:00:02.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.245|   -1.245| -29.489|  -29.747|    51.12%|   0:00:01.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.244|   -1.244| -29.487|  -29.745|    51.12%|   0:00:02.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.244|   -1.244| -29.405|  -29.663|    51.14%|   0:00:00.0| 3453.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.243|   -1.243| -29.400|  -29.658|    51.14%|   0:00:02.0| 3445.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.244|   -1.244| -29.314|  -29.573|    51.14%|   0:00:01.0| 3445.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.241|   -1.241| -29.271|  -29.529|    51.15%|   0:00:00.0| 3445.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.239|   -1.239| -29.271|  -29.529|    51.15%|   0:00:00.0| 3445.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.239|   -1.239| -29.265|  -29.523|    51.15%|   0:00:02.0| 3445.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.235|   -1.235| -29.253|  -29.511|    51.16%|   0:00:01.0| 3445.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.233|   -1.233| -29.186|  -29.444|    51.17%|   0:00:02.0| 3445.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.231|   -1.231| -29.183|  -29.441|    51.17%|   0:00:01.0| 3445.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.231|   -1.231| -29.167|  -29.425|    51.17%|   0:00:02.0| 3428.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.231|   -1.231| -29.110|  -29.368|    51.18%|   0:00:00.0| 3428.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.230|   -1.230| -29.103|  -29.361|    51.19%|   0:00:01.0| 3428.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.229|   -1.229| -29.088|  -29.346|    51.19%|   0:00:01.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.229|   -1.229| -29.086|  -29.344|    51.19%|   0:00:01.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.226|   -1.226| -29.043|  -29.301|    51.19%|   0:00:00.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.226|   -1.226| -29.031|  -29.289|    51.19%|   0:00:01.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.226|   -1.226| -29.019|  -29.277|    51.20%|   0:00:01.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.224|   -1.224| -28.975|  -29.233|    51.21%|   0:00:00.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.223|   -1.223| -28.970|  -29.228|    51.21%|   0:00:02.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.223|   -1.223| -28.941|  -29.199|    51.22%|   0:00:03.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.222|   -1.222| -28.878|  -29.136|    51.22%|   0:00:01.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.220|   -1.220| -28.872|  -29.130|    51.23%|   0:00:01.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.220|   -1.220| -28.872|  -29.130|    51.23%|   0:00:01.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.217|   -1.217| -28.803|  -29.061|    51.24%|   0:00:01.0| 3447.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.217|   -1.217| -28.805|  -29.063|    51.24%|   0:00:01.0| 3466.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.217|   -1.217| -28.796|  -29.055|    51.24%|   0:00:02.0| 3466.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.215|   -1.215| -28.738|  -28.996|    51.25%|   0:00:01.0| 3466.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.214|   -1.214| -28.728|  -28.986|    51.25%|   0:00:02.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.214|   -1.214| -28.724|  -28.982|    51.25%|   0:00:00.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.214|   -1.214| -28.702|  -28.961|    51.26%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.210|   -1.210| -28.683|  -28.941|    51.26%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.209|   -1.209| -28.661|  -28.919|    51.27%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.209|   -1.209| -28.659|  -28.917|    51.27%|   0:00:02.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.208|   -1.208| -28.555|  -28.813|    51.30%|   0:00:00.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.207|   -1.207| -28.551|  -28.809|    51.30%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.207|   -1.207| -28.536|  -28.794|    51.30%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.205|   -1.205| -28.500|  -28.758|    51.31%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.204|   -1.204| -28.491|  -28.749|    51.31%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.202|   -1.202| -28.469|  -28.727|    51.33%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.202|   -1.202| -28.463|  -28.721|    51.33%|   0:00:02.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.202|   -1.202| -28.443|  -28.701|    51.34%|   0:00:00.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.200|   -1.200| -28.373|  -28.631|    51.35%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.200|   -1.200| -28.371|  -28.629|    51.35%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.196|   -1.196| -28.261|  -28.519|    51.37%|   0:00:01.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.196|   -1.196| -28.248|  -28.507|    51.37%|   0:00:02.0| 3451.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.195|   -1.195| -28.197|  -28.455|    51.38%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.194|   -1.194| -28.187|  -28.445|    51.39%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.193|   -1.193| -28.184|  -28.442|    51.39%|   0:00:00.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.192|   -1.192| -28.174|  -28.432|    51.39%|   0:00:02.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.192|   -1.192| -28.172|  -28.430|    51.40%|   0:00:00.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.191|   -1.191| -28.161|  -28.419|    51.41%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.187|   -1.187| -28.025|  -28.283|    51.42%|   0:00:02.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.187|   -1.187| -28.013|  -28.271|    51.41%|   0:00:02.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.184|   -1.184| -27.918|  -28.176|    51.42%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.184|   -1.184| -27.873|  -28.131|    51.43%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.182|   -1.182| -27.833|  -28.091|    51.44%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.179|   -1.179| -27.781|  -28.039|    51.44%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.179|   -1.179| -27.772|  -28.030|    51.45%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.179|   -1.179| -27.771|  -28.029|    51.45%|   0:00:03.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.179|   -1.179| -27.745|  -28.003|    51.46%|   0:00:01.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.177|   -1.177| -27.728|  -27.986|    51.46%|   0:00:00.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.176|   -1.176| -27.719|  -27.977|    51.46%|   0:00:02.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.177|   -1.177| -27.685|  -27.943|    51.47%|   0:00:00.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.175|   -1.175| -27.674|  -27.932|    51.47%|   0:00:00.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.175|   -1.175| -27.673|  -27.931|    51.47%|   0:00:02.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.186|   -1.186| -27.855|  -28.113|    51.64%|   0:00:09.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.186|   -1.186| -27.855|  -28.113|    51.64%|   0:00:00.0| 3494.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:52 real=0:02:43 mem=3494.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.046|   -1.186|  -0.258|  -28.113|    51.64%|   0:00:00.0| 3494.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.007|   -1.186|   0.000|  -27.855|    51.65%|   0:00:01.0| 3494.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
|   0.012|   -1.186|   0.000|  -27.855|    51.65%|   0:00:00.0| 3494.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_21_/D               |
|   0.020|   -1.186|   0.000|  -27.855|    51.65%|   0:00:00.0| 3494.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_21_/D               |
|   0.020|   -1.186|   0.000|  -27.855|    51.65%|   0:00:00.0| 3494.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_21_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:01.0 mem=3494.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:55 real=0:02:44 mem=3494.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.020|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.186|-27.764|
|HEPG      |-1.186|-27.855|
|All Paths |-1.186|-27.855|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.186 TNS Slack -27.855 Density 51.65
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:37.3/0:16:07.3 (2.6), mem = 3494.3M
(I,S,L,T): WC_VIEW: 45.2619, 27.0947, 1.26576, 73.6224
Reclaim Optimization WNS Slack -1.186  TNS Slack -27.855 Density 51.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.65%|        -|  -1.186| -27.855|   0:00:00.0| 3494.3M|
|    51.63%|       27|  -1.186| -27.809|   0:00:01.0| 3494.3M|
|    51.40%|      987|  -1.170| -27.635|   0:00:11.0| 3494.3M|
|    51.40%|       16|  -1.170| -27.635|   0:00:00.0| 3494.3M|
|    51.40%|        0|  -1.170| -27.635|   0:00:01.0| 3494.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.170  TNS Slack -27.635 Density 51.40
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 220 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.9) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 45.0065, 26.8789, 1.25464, 73.1401
*** AreaOpt [finish] : cpu/real = 0:00:38.2/0:00:14.5 (2.6), totSession cpu/real = 0:43:15.4/0:16:21.8 (2.6), mem = 3494.3M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:15, mem=3401.32M, totSessionCpu=0:43:15).
*** Starting refinePlace (0:43:16 mem=3401.3M) ***
Total net bbox length = 4.898e+05 (2.273e+05 2.625e+05) (ext = 2.320e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3401.3MB
Move report: Detail placement moves 6511 insts, mean move: 0.57 um, max move: 5.20 um
	Max move on inst (normalizer_inst/FE_OCPC3380_sum_10): (383.40, 280.00) --> (380.00, 281.80)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3466.3MB
Summary Report:
Instances move: 6511 (out of 40264 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 5.20 um (Instance: normalizer_inst/FE_OCPC3380_sum_10) (383.4, 280) -> (380, 281.8)
	Length: 17 sites, height: 1 rows, site name: core, cell type: CKND12
Total net bbox length = 4.916e+05 (2.286e+05 2.630e+05) (ext = 2.320e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3466.3MB
*** Finished refinePlace (0:43:17 mem=3466.3M) ***
Finished re-routing un-routed nets (0:00:00.0 3466.3M)


Density : 0.5140
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:01.0 mem=3466.3M) ***
** GigaOpt Optimizer WNS Slack -1.170 TNS Slack -27.635 Density 51.40
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.170|-27.544|
|HEPG      |-1.170|-27.635|
|All Paths |-1.170|-27.635|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.170|   -1.170| -27.635|  -27.635|    51.40%|   0:00:00.0| 3466.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.157|   -1.157| -27.208|  -27.208|    51.47%|   0:00:25.0| 3561.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.149|   -1.149| -27.068|  -27.068|    51.49%|   0:00:03.0| 3561.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.149|   -1.149| -27.050|  -27.050|    51.50%|   0:00:05.0| 3561.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.142|   -1.142| -26.810|  -26.810|    51.56%|   0:00:01.0| 3561.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.142|   -1.142| -26.800|  -26.800|    51.56%|   0:00:04.0| 3561.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.138|   -1.138| -26.688|  -26.688|    51.64%|   0:00:02.0| 3561.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.135|   -1.135| -26.593|  -26.593|    51.70%|   0:00:05.0| 3561.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -26.588|  -26.588|    51.70%|   0:00:02.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.131|   -1.131| -26.481|  -26.481|    51.75%|   0:00:02.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.131|   -1.131| -26.475|  -26.475|    51.75%|   0:00:00.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.128|   -1.128| -26.372|  -26.372|    51.80%|   0:00:01.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.128|   -1.128| -26.367|  -26.367|    51.80%|   0:00:01.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.124|   -1.124| -26.238|  -26.238|    51.84%|   0:00:00.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.123|   -1.123| -26.233|  -26.233|    51.84%|   0:00:01.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.122|   -1.122| -26.183|  -26.183|    51.88%|   0:00:01.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.119|   -1.119| -26.130|  -26.130|    51.91%|   0:00:00.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.119|   -1.119| -26.129|  -26.129|    51.91%|   0:00:01.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.115|   -1.115| -26.070|  -26.070|    51.95%|   0:00:01.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.115|   -1.115| -26.061|  -26.061|    51.95%|   0:00:00.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.119|   -1.119| -26.042|  -26.042|    51.99%|   0:00:01.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.115|   -1.115| -26.010|  -26.010|    52.00%|   0:00:01.0| 3559.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.113|   -1.113| -26.045|  -26.045|    52.00%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.113|   -1.113| -26.039|  -26.039|    52.00%|   0:00:00.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.112|   -1.112| -25.979|  -25.979|    52.05%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.111|   -1.111| -25.972|  -25.972|    52.07%|   0:00:02.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.110|   -1.110| -25.914|  -25.914|    52.09%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.110|   -1.110| -25.907|  -25.907|    52.09%|   0:00:00.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.109|   -1.109| -25.886|  -25.886|    52.10%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.109|   -1.109| -25.886|  -25.886|    52.10%|   0:00:00.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.106|   -1.106| -25.833|  -25.833|    52.12%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.106|   -1.106| -25.830|  -25.830|    52.11%|   0:00:00.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.104|   -1.104| -25.809|  -25.809|    52.14%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.103|   -1.103| -25.774|  -25.774|    52.16%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.103|   -1.103| -25.773|  -25.773|    52.16%|   0:00:00.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.101|   -1.101| -25.738|  -25.738|    52.18%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.099|   -1.099| -25.719|  -25.719|    52.22%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.097|   -1.097| -25.688|  -25.688|    52.24%|   0:00:02.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.097|   -1.097| -25.679|  -25.679|    52.24%|   0:00:00.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.096|   -1.096| -25.646|  -25.646|    52.29%|   0:00:02.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.092|   -1.092| -25.591|  -25.591|    52.32%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.092|   -1.092| -25.593|  -25.593|    52.35%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.090|   -1.090| -25.563|  -25.563|    52.39%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.091|   -1.091| -25.548|  -25.548|    52.39%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.089|   -1.089| -25.554|  -25.554|    52.41%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.089|   -1.089| -25.553|  -25.553|    52.43%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.089|   -1.089| -25.526|  -25.526|    52.45%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.086|   -1.086| -25.503|  -25.503|    52.46%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.084|   -1.084| -25.506|  -25.506|    52.49%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.084|   -1.084| -25.505|  -25.505|    52.49%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -25.487|  -25.487|    52.51%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.082|   -1.082| -25.440|  -25.440|    52.53%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.081|   -1.081| -25.396|  -25.396|    52.55%|   0:00:02.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.080|   -1.080| -25.394|  -25.394|    52.55%|   0:00:02.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.079|   -1.079| -25.381|  -25.381|    52.57%|   0:00:05.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.079|   -1.079| -25.379|  -25.379|    52.57%|   0:00:03.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -25.372|  -25.372|    52.59%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.076|   -1.076| -25.316|  -25.316|    52.59%|   0:00:00.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.075|   -1.075| -25.316|  -25.316|    52.59%|   0:00:06.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.075|   -1.075| -25.316|  -25.316|    52.59%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.074|   -1.074| -25.353|  -25.353|    52.65%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.073|   -1.073| -25.344|  -25.344|    52.65%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.073|   -1.073| -25.333|  -25.333|    52.65%|   0:00:03.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.073|   -1.073| -25.336|  -25.336|    52.70%|   0:00:01.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.072|   -1.072| -25.317|  -25.317|    52.72%|   0:00:00.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.071|   -1.071| -25.309|  -25.309|    52.72%|   0:00:03.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.070|   -1.070| -25.382|  -25.382|    52.80%|   0:00:02.0| 3629.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.069|   -1.069| -25.358|  -25.358|    52.80%|   0:00:01.0| 3627.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.069|   -1.069| -25.354|  -25.354|    52.84%|   0:00:02.0| 3627.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.069|   -1.069| -25.369|  -25.369|    52.86%|   0:00:00.0| 3627.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.073|   -1.073| -25.352|  -25.352|    52.87%|   0:00:00.0| 3627.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.073|   -1.073| -25.688|  -25.688|    53.31%|   0:00:07.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.071|   -1.071| -25.627|  -25.627|    53.33%|   0:00:02.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.070|   -1.070| -25.605|  -25.605|    53.34%|   0:00:01.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.069|   -1.069| -25.580|  -25.580|    53.35%|   0:00:02.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.069|   -1.069| -25.557|  -25.557|    53.35%|   0:00:02.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.067|   -1.067| -25.473|  -25.473|    53.36%|   0:00:01.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.067|   -1.067| -25.463|  -25.463|    53.36%|   0:00:01.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.067|   -1.067| -25.461|  -25.461|    53.36%|   0:00:01.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.066|   -1.066| -25.424|  -25.424|    53.38%|   0:00:02.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.066|   -1.066| -25.421|  -25.421|    53.38%|   0:00:01.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.065|   -1.065| -25.412|  -25.412|    53.39%|   0:00:01.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.065|   -1.065| -25.409|  -25.409|    53.39%|   0:00:01.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.064|   -1.064| -25.388|  -25.388|    53.40%|   0:00:01.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.061|   -1.061| -25.367|  -25.367|    53.40%|   0:00:00.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.061|   -1.061| -25.363|  -25.363|    53.40%|   0:00:02.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.061|   -1.061| -25.360|  -25.360|    53.40%|   0:00:02.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.059|   -1.059| -25.324|  -25.324|    53.46%|   0:00:00.0| 3644.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.058|   -1.058| -25.321|  -25.321|    53.46%|   0:00:01.0| 3661.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.058|   -1.058| -25.318|  -25.318|    53.45%|   0:00:05.0| 3661.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.060|   -1.060| -25.278|  -25.278|    53.51%|   0:00:01.0| 3661.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.058|   -1.058| -25.239|  -25.239|    53.52%|   0:00:00.0| 3661.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.057|   -1.057| -25.242|  -25.242|    53.53%|   0:00:01.0| 3661.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.056|   -1.056| -25.239|  -25.239|    53.53%|   0:00:00.0| 3661.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.056|   -1.056| -25.232|  -25.232|    53.53%|   0:00:02.0| 3661.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.056|   -1.056| -25.228|  -25.228|    53.53%|   0:00:01.0| 3642.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.054|   -1.054| -25.134|  -25.134|    53.54%|   0:00:01.0| 3642.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.053|   -1.053| -25.135|  -25.135|    53.56%|   0:00:01.0| 3642.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.054|   -1.054| -25.114|  -25.114|    53.56%|   0:00:01.0| 3642.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.052|   -1.052| -25.116|  -25.116|    53.56%|   0:00:01.0| 3642.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.052|   -1.052| -25.115|  -25.115|    53.58%|   0:00:01.0| 3642.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.052|   -1.052| -25.103|  -25.103|    53.59%|   0:00:00.0| 3642.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.052|   -1.052| -25.095|  -25.095|    53.59%|   0:00:00.0| 3642.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.051|   -1.051| -25.070|  -25.070|    53.91%|   0:00:10.0| 3616.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.051|   -1.051| -25.069|  -25.069|    53.91%|   0:00:02.0| 3616.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.051|   -1.051| -25.055|  -25.055|    53.92%|   0:00:02.0| 3654.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.051|   -1.051| -25.052|  -25.052|    53.93%|   0:00:01.0| 3654.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.051|   -1.051| -25.072|  -25.072|    53.93%|   0:00:01.0| 3654.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.051|   -1.051| -25.052|  -25.052|    53.94%|   0:00:00.0| 3654.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.052|   -1.052| -25.149|  -25.149|    54.07%|   0:00:05.0| 3654.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:17:37 real=0:03:03 mem=3654.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.052|   0.000|  -25.149|    54.07%|   0:00:00.0| 3654.4M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_13_/D               |
|   0.009|   -1.052|   0.000|  -25.149|    54.07%|   0:00:01.0| 3692.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_74_/D           |
|   0.017|   -1.052|   0.000|  -25.149|    54.08%|   0:00:00.0| 3711.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_5_/D            |
|   0.017|   -1.052|   0.000|  -25.149|    54.08%|   0:00:00.0| 3711.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_5_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3711.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:17:39 real=0:03:04 mem=3711.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.052|-25.058|
|HEPG      |-1.052|-25.149|
|All Paths |-1.052|-25.149|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.052 TNS Slack -25.149 Density 54.08
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:00:57.8/0:19:28.0 (3.1), mem = 3711.6M
(I,S,L,T): WC_VIEW: 48.4483, 29.6959, 1.35422, 79.4984
Reclaim Optimization WNS Slack -1.052  TNS Slack -25.149 Density 54.08
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.08%|        -|  -1.052| -25.149|   0:00:00.0| 3711.6M|
|    54.02%|       87|  -1.052| -24.913|   0:00:01.0| 3711.6M|
|    53.67%|     1408|  -1.035| -24.598|   0:00:12.0| 3711.6M|
|    53.66%|        6|  -1.035| -24.598|   0:00:01.0| 3711.6M|
|    53.66%|        1|  -1.035| -24.598|   0:00:00.0| 3711.6M|
|    53.66%|        0|  -1.035| -24.598|   0:00:00.0| 3711.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.035  TNS Slack -24.598 Density 53.66
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 370 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:44.6) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 47.9376, 29.2943, 1.33706, 78.569
*** AreaOpt [finish] : cpu/real = 0:00:44.9/0:00:16.6 (2.7), totSession cpu/real = 1:01:42.7/0:19:44.6 (3.1), mem = 3711.6M
End: Area Reclaim Optimization (cpu=0:00:45, real=0:00:17, mem=3549.64M, totSessionCpu=1:01:43).
*** Starting refinePlace (1:01:43 mem=3549.6M) ***
Total net bbox length = 4.973e+05 (2.320e+05 2.652e+05) (ext = 2.320e+04)
Move report: Timing Driven Placement moves 16093 insts, mean move: 11.69 um, max move: 122.00 um
	Max move on inst (normalizer_inst/FE_OCPC3381_sum_10): (369.40, 254.80) --> (379.80, 366.40)
	Runtime: CPU: 0:00:19.6 REAL: 0:00:07.0 MEM: 3591.6MB
Move report: Detail placement moves 9765 insts, mean move: 0.44 um, max move: 3.80 um
	Max move on inst (normalizer_inst/FE_OCPC3262_n4030_dup): (295.20, 308.80) --> (297.20, 307.00)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3627.6MB
Summary Report:
Instances move: 16529 (out of 41186 movable)
Instances flipped: 7
Mean displacement: 11.41 um
Max displacement: 122.20 um (Instance: normalizer_inst/FE_OCPC3381_sum_10) (369.4, 254.8) -> (380, 366.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 5.120e+05 (2.426e+05 2.694e+05) (ext = 2.320e+04)
Runtime: CPU: 0:00:21.0 REAL: 0:00:08.0 MEM: 3627.6MB
*** Finished refinePlace (1:02:04 mem=3627.6M) ***
Finished re-routing un-routed nets (0:00:00.4 3627.6M)


Density : 0.5366
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:26.4 real=0:00:10.0 mem=3627.6M) ***
** GigaOpt Optimizer WNS Slack -1.200 TNS Slack -26.811 Density 53.66
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.200|-26.720|
|HEPG      |-1.200|-26.811|
|All Paths |-1.200|-26.811|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.200|   -1.200| -26.811|  -26.811|    53.66%|   0:00:00.0| 3627.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.097|   -1.097| -26.159|  -26.159|    53.66%|   0:00:12.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.090|   -1.090| -26.090|  -26.090|    53.67%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.087|   -1.087| -26.061|  -26.061|    53.67%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.086|   -1.086| -26.055|  -26.055|    53.67%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.080|   -1.080| -25.967|  -25.967|    53.69%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.079|   -1.079| -25.962|  -25.962|    53.69%|   0:00:00.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.076|   -1.076| -25.950|  -25.950|    53.72%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.076|   -1.076| -25.942|  -25.942|    53.72%|   0:00:00.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.072|   -1.072| -25.902|  -25.902|    53.77%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.069|   -1.069| -25.831|  -25.831|    53.79%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.063|   -1.063| -25.851|  -25.851|    53.83%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.062|   -1.062| -25.817|  -25.817|    53.82%|   0:00:00.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.061|   -1.061| -25.629|  -25.629|    53.89%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.058|   -1.058| -25.658|  -25.658|    53.90%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.057|   -1.057| -25.652|  -25.652|    53.90%|   0:00:00.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.054|   -1.054| -25.591|  -25.591|    53.93%|   0:00:02.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.055|   -1.055| -25.556|  -25.556|    53.97%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.048|   -1.048| -25.522|  -25.522|    53.98%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.048|   -1.048| -25.522|  -25.522|    53.97%|   0:00:01.0| 3703.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.048|   -1.048| -25.503|  -25.503|    54.05%|   0:00:02.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.045|   -1.045| -25.464|  -25.464|    54.08%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.045|   -1.045| -25.461|  -25.461|    54.08%|   0:00:00.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.044|   -1.044| -25.400|  -25.400|    54.13%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.044|   -1.044| -25.366|  -25.366|    54.15%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.044|   -1.044| -25.365|  -25.365|    54.15%|   0:00:00.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.043|   -1.043| -25.377|  -25.377|    54.18%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.043|   -1.043| -25.373|  -25.373|    54.18%|   0:00:00.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.041|   -1.041| -25.322|  -25.322|    54.19%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.040|   -1.040| -25.296|  -25.296|    54.22%|   0:00:00.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.040|   -1.040| -25.296|  -25.296|    54.22%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.037|   -1.037| -25.242|  -25.242|    54.25%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.037|   -1.037| -25.236|  -25.236|    54.25%|   0:00:00.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.035|   -1.035| -25.183|  -25.183|    54.27%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.035|   -1.035| -25.140|  -25.140|    54.32%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.034|   -1.034| -25.121|  -25.121|    54.32%|   0:00:00.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.034|   -1.034| -25.120|  -25.120|    54.32%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.033|   -1.033| -25.112|  -25.112|    54.34%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.031|   -1.031| -25.104|  -25.104|    54.37%|   0:00:02.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.030|   -1.030| -25.065|  -25.065|    54.40%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.028|   -1.028| -25.049|  -25.049|    54.43%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.028|   -1.028| -25.032|  -25.032|    54.45%|   0:00:02.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.027|   -1.027| -24.980|  -24.980|    54.48%|   0:00:02.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.028|   -1.028| -24.972|  -24.972|    54.49%|   0:00:00.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.033|   -1.033| -24.985|  -24.985|    54.84%|   0:00:10.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.034|   -1.034| -24.985|  -24.985|    54.84%|   0:00:01.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.034|   -1.034| -25.057|  -25.057|    54.98%|   0:00:02.0| 3815.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:08 real=0:01:01 mem=3815.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.034|   0.000|  -25.057|    54.98%|   0:00:00.0| 3815.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.012|   -1.034|   0.000|  -25.057|    54.98%|   0:00:01.0| 3815.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_80_/D           |
|   0.018|   -1.034|   0.000|  -25.057|    54.98%|   0:00:00.0| 3853.4M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
|   0.018|   -1.034|   0.000|  -25.057|    54.98%|   0:00:00.0| 3853.4M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=3853.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:10 real=0:01:02 mem=3853.4M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.034|-24.966|
|HEPG      |-1.034|-25.057|
|All Paths |-1.034|-25.057|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.034 TNS Slack -25.057 Density 54.98
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:19.7/0:20:57.0 (3.2), mem = 3853.4M
(I,S,L,T): WC_VIEW: 49.8025, 31.3425, 1.38767, 82.5327
Reclaim Optimization WNS Slack -1.034  TNS Slack -25.057 Density 54.98
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.98%|        -|  -1.034| -25.057|   0:00:00.0| 3853.4M|
|    54.93%|       85|  -1.033| -24.870|   0:00:01.0| 3853.4M|
|    54.53%|     1536|  -1.018| -24.813|   0:00:11.0| 3853.4M|
|    54.53%|        8|  -1.018| -24.813|   0:00:01.0| 3853.4M|
|    54.53%|        0|  -1.018| -24.813|   0:00:00.0| 3853.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.018  TNS Slack -24.813 Density 54.53
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 407 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.5) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 49.2132, 30.8628, 1.36937, 81.4453
*** AreaOpt [finish] : cpu/real = 0:00:41.7/0:00:15.2 (2.7), totSession cpu/real = 1:08:01.4/0:21:12.2 (3.2), mem = 3853.4M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:15, mem=3638.41M, totSessionCpu=1:08:01).
*** Starting refinePlace (1:08:02 mem=3638.4M) ***
Total net bbox length = 5.132e+05 (2.433e+05 2.699e+05) (ext = 2.320e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3638.4MB
Move report: Detail placement moves 8506 insts, mean move: 0.64 um, max move: 5.80 um
	Max move on inst (normalizer_inst/U1691): (411.00, 274.60) --> (408.80, 271.00)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3673.6MB
Summary Report:
Instances move: 8506 (out of 41162 movable)
Instances flipped: 0
Mean displacement: 0.64 um
Max displacement: 5.80 um (Instance: normalizer_inst/U1691) (411, 274.6) -> (408.8, 271)
	Length: 21 sites, height: 1 rows, site name: core, cell type: XOR2D4
Total net bbox length = 5.156e+05 (2.449e+05 2.707e+05) (ext = 2.320e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 3673.6MB
*** Finished refinePlace (1:08:03 mem=3673.6M) ***
Finished re-routing un-routed nets (0:00:00.0 3673.6M)


Density : 0.5453
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=3673.6M) ***
** GigaOpt Optimizer WNS Slack -1.033 TNS Slack -24.990 Density 54.53
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.033|-24.900|
|HEPG      |-1.033|-24.990|
|All Paths |-1.033|-24.990|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.033|   -1.033| -24.990|  -24.990|    54.53%|   0:00:00.0| 3673.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.028|   -1.028| -24.883|  -24.883|    54.59%|   0:00:18.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.027|   -1.027| -24.880|  -24.880|    54.61%|   0:00:01.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.025|   -1.025| -24.865|  -24.865|    54.62%|   0:00:00.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.025|   -1.025| -24.864|  -24.864|    54.61%|   0:00:02.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.020|   -1.020| -24.797|  -24.797|    54.64%|   0:00:01.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.021|   -1.021| -24.769|  -24.769|    54.71%|   0:00:05.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.013|   -1.013| -24.694|  -24.694|    54.73%|   0:00:01.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.013|   -1.013| -24.691|  -24.691|    54.73%|   0:00:08.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.013|   -1.013| -24.623|  -24.623|    54.80%|   0:00:01.0| 3749.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.009|   -1.009| -24.555|  -24.555|    54.85%|   0:00:04.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.009|   -1.009| -24.553|  -24.553|    54.85%|   0:00:04.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.008|   -1.008| -24.542|  -24.542|    54.90%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.007|   -1.007| -24.532|  -24.532|    54.90%|   0:00:02.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.007|   -1.007| -24.530|  -24.530|    54.90%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.003|   -1.003| -24.484|  -24.484|    54.97%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.003|   -1.003| -24.470|  -24.470|    54.97%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.003|   -1.003| -24.480|  -24.480|    55.02%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.002|   -1.002| -24.425|  -24.425|    55.06%|   0:00:02.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.001|   -1.001| -24.400|  -24.400|    55.08%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.998|   -0.998| -24.378|  -24.378|    55.10%|   0:00:02.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.998|   -0.998| -24.381|  -24.381|    55.15%|   0:00:02.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.004|   -1.004| -24.347|  -24.347|    55.17%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.999|   -0.999| -24.343|  -24.343|    55.17%|   0:00:00.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.006|   -1.006| -24.589|  -24.589|    55.50%|   0:00:12.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.005|   -1.005| -24.540|  -24.540|    55.51%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.005|   -1.005| -24.534|  -24.534|    55.51%|   0:00:04.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.007|   -1.007| -24.532|  -24.532|    55.53%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.004|   -1.004| -24.507|  -24.507|    55.53%|   0:00:00.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.004|   -1.004| -24.488|  -24.488|    55.53%|   0:00:02.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.003|   -1.003| -24.471|  -24.471|    55.53%|   0:00:00.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.004|   -1.004| -24.464|  -24.464|    55.54%|   0:00:00.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.003|   -1.003| -24.462|  -24.462|    55.54%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.002|   -1.002| -24.435|  -24.435|    55.55%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.002|   -1.002| -24.428|  -24.428|    55.55%|   0:00:01.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.008|   -1.008| -24.537|  -24.537|    55.73%|   0:00:03.0| 3809.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:50 real=0:01:26 mem=3809.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.008|   0.000|  -24.537|    55.73%|   0:00:00.0| 3809.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.012|   -1.008|   0.000|  -24.537|    55.73%|   0:00:00.0| 3809.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.018|   -1.008|   0.000|  -24.537|    55.73%|   0:00:01.0| 3809.1M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
|   0.018|   -1.008|   0.000|  -24.537|    55.73%|   0:00:00.0| 3809.1M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=3809.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:51 real=0:01:27 mem=3809.1M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.008|-24.446|
|HEPG      |-1.008|-24.537|
|All Paths |-1.008|-24.537|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.008 TNS Slack -24.537 Density 55.73
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:16:56.7/0:22:42.0 (3.4), mem = 3809.1M
(I,S,L,T): WC_VIEW: 50.982, 32.5051, 1.41589, 84.903
Reclaim Optimization WNS Slack -1.008  TNS Slack -24.537 Density 55.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.73%|        -|  -1.008| -24.537|   0:00:00.0| 3809.1M|
|    55.70%|       36|  -1.008| -24.524|   0:00:01.0| 3809.1M|
|    55.29%|     1632|  -0.989| -24.179|   0:00:13.0| 3809.1M|
|    55.29%|        8|  -0.989| -24.179|   0:00:01.0| 3809.1M|
|    55.29%|        0|  -0.989| -24.179|   0:00:00.0| 3809.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.989  TNS Slack -24.179 Density 55.29
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 437 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:47.8) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 50.3578, 32.0109, 1.39733, 83.766
*** AreaOpt [finish] : cpu/real = 0:00:48.1/0:00:17.3 (2.8), totSession cpu/real = 1:17:44.8/0:22:59.3 (3.4), mem = 3809.1M
End: Area Reclaim Optimization (cpu=0:00:48, real=0:00:17, mem=3695.13M, totSessionCpu=1:17:45).
*** Starting refinePlace (1:17:45 mem=3695.1M) ***
Total net bbox length = 5.180e+05 (2.463e+05 2.717e+05) (ext = 2.320e+04)
Move report: Timing Driven Placement moves 14162 insts, mean move: 9.51 um, max move: 111.60 um
	Max move on inst (normalizer_inst/FE_RC_1016_0): (457.40, 330.40) --> (471.80, 427.60)
	Runtime: CPU: 0:00:21.2 REAL: 0:00:07.0 MEM: 3723.4MB
Move report: Detail placement moves 9482 insts, mean move: 0.46 um, max move: 4.00 um
	Max move on inst (normalizer_inst/U1314): (484.20, 296.20) --> (486.40, 294.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3757.4MB
Summary Report:
Instances move: 15302 (out of 41228 movable)
Instances flipped: 12
Mean displacement: 8.86 um
Max displacement: 111.60 um (Instance: normalizer_inst/FE_RC_1016_0) (457.4, 330.4) -> (471.8, 427.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.242e+05 (2.486e+05 2.756e+05) (ext = 2.320e+04)
Runtime: CPU: 0:00:22.6 REAL: 0:00:08.0 MEM: 3757.4MB
*** Finished refinePlace (1:18:08 mem=3757.4M) ***
Finished re-routing un-routed nets (0:00:00.3 3757.4M)


Density : 0.5529
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:27.1 real=0:00:11.0 mem=3757.4M) ***
** GigaOpt Optimizer WNS Slack -1.141 TNS Slack -25.957 Density 55.29
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.141|-25.867|
|HEPG      |-1.141|-25.957|
|All Paths |-1.141|-25.957|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.141|   -1.141| -25.957|  -25.957|    55.29%|   0:00:00.0| 3757.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.045|   -1.045| -25.598|  -25.598|    55.30%|   0:00:10.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.045|   -1.045| -25.597|  -25.597|    55.30%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.037|   -1.037| -25.438|  -25.438|    55.31%|   0:00:00.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.035|   -1.035| -25.382|  -25.382|    55.30%|   0:00:04.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.035|   -1.035| -25.376|  -25.376|    55.30%|   0:00:00.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.029|   -1.029| -25.337|  -25.337|    55.32%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.029|   -1.029| -25.334|  -25.334|    55.31%|   0:00:00.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.029|   -1.029| -25.205|  -25.205|    55.37%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.024|   -1.024| -25.213|  -25.213|    55.38%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.024|   -1.024| -25.210|  -25.210|    55.38%|   0:00:00.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.022|   -1.022| -25.147|  -25.147|    55.41%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.021|   -1.021| -25.112|  -25.112|    55.43%|   0:00:00.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.021|   -1.021| -25.111|  -25.111|    55.43%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.017|   -1.017| -25.067|  -25.067|    55.45%|   0:00:00.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.017|   -1.017| -25.067|  -25.067|    55.45%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.017|   -1.017| -25.067|  -25.067|    55.50%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.016|   -1.016| -25.050|  -25.050|    55.52%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.014|   -1.014| -25.040|  -25.040|    55.53%|   0:00:00.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.014|   -1.014| -25.040|  -25.040|    55.53%|   0:00:00.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.015|   -1.015| -24.976|  -24.976|    55.56%|   0:00:01.0| 3852.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.018|   -1.018| -25.083|  -25.083|    55.92%|   0:00:17.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.014|   -1.014| -24.972|  -24.972|    55.93%|   0:00:00.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.013|   -1.013| -24.980|  -24.980|    55.93%|   0:00:02.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.013|   -1.013| -24.974|  -24.974|    55.93%|   0:00:01.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.012|   -1.012| -24.950|  -24.950|    55.95%|   0:00:01.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.012|   -1.012| -24.960|  -24.960|    55.97%|   0:00:00.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.014|   -1.014| -24.897|  -24.897|    56.15%|   0:00:05.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.011|   -1.011| -24.849|  -24.849|    56.17%|   0:00:00.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.010|   -1.010| -24.828|  -24.828|    56.17%|   0:00:04.0| 3849.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.008|   -1.008| -24.782|  -24.782|    56.19%|   0:00:04.0| 3845.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.007|   -1.007| -24.770|  -24.770|    56.19%|   0:00:02.0| 3845.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.006|   -1.006| -24.768|  -24.768|    56.19%|   0:00:03.0| 3840.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.006|   -1.006| -24.740|  -24.740|    56.21%|   0:00:01.0| 3878.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.004|   -1.004| -24.753|  -24.753|    56.22%|   0:00:01.0| 3878.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.004|   -1.004| -24.705|  -24.705|    56.22%|   0:00:06.0| 3859.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.003|   -1.003| -24.645|  -24.645|    56.24%|   0:00:00.0| 3859.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.002|   -1.002| -24.637|  -24.637|    56.24%|   0:00:01.0| 3859.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.005|   -1.005| -24.627|  -24.627|    56.26%|   0:00:04.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.005|   -1.005| -24.737|  -24.737|    56.39%|   0:00:04.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.005|   -1.005| -24.735|  -24.735|    56.39%|   0:00:02.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.003|   -1.003| -24.700|  -24.700|    56.40%|   0:00:00.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.003|   -1.003| -24.700|  -24.700|    56.40%|   0:00:05.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.004|   -1.004| -24.684|  -24.684|    56.42%|   0:00:00.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.003|   -1.003| -24.659|  -24.659|    56.43%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.001|   -1.001| -24.648|  -24.648|    56.44%|   0:00:02.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.000|   -1.000| -24.622|  -24.622|    56.43%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.999|   -0.999| -24.611|  -24.611|    56.43%|   0:00:02.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.999|   -0.999| -24.610|  -24.610|    56.43%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.998|   -0.998| -24.719|  -24.719|    56.47%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.998|   -0.998| -24.705|  -24.705|    56.47%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.996|   -0.996| -24.684|  -24.684|    56.49%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.995|   -0.995| -24.655|  -24.655|    56.51%|   0:00:02.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.994|   -0.994| -24.636|  -24.636|    56.52%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.994|   -0.994| -24.766|  -24.766|    56.60%|   0:00:05.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.993|   -0.993| -24.706|  -24.706|    56.64%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.995|   -0.995| -24.706|  -24.706|    56.67%|   0:00:02.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.992|   -0.992| -24.669|  -24.669|    56.68%|   0:00:00.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.992|   -0.992| -24.668|  -24.668|    56.67%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.992|   -0.992| -24.661|  -24.661|    56.69%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.990|   -0.990| -24.868|  -24.868|    57.05%|   0:00:07.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.990|   -0.990| -24.858|  -24.858|    57.06%|   0:00:02.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.989|   -0.989| -24.845|  -24.845|    57.07%|   0:00:02.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.988|   -0.988| -24.839|  -24.839|    57.08%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.988|   -0.988| -24.838|  -24.838|    57.08%|   0:00:04.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.990|   -0.990| -24.813|  -24.813|    57.09%|   0:00:00.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.988|   -0.988| -24.773|  -24.773|    57.10%|   0:00:01.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.988|   -0.988| -24.766|  -24.766|    57.10%|   0:00:00.0| 3898.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.987|   -0.987| -24.841|  -24.841|    57.25%|   0:00:07.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.818|  -24.818|    57.26%|   0:00:02.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.818|  -24.818|    57.26%|   0:00:00.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.813|  -24.813|    57.27%|   0:00:01.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.812|  -24.812|    57.27%|   0:00:00.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.811|  -24.811|    57.27%|   0:00:01.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.796|  -24.796|    57.31%|   0:00:00.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.789|  -24.789|    57.31%|   0:00:00.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.779|  -24.779|    57.32%|   0:00:00.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.986|   -0.986| -24.762|  -24.762|    57.42%|   0:00:04.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.985|   -0.985| -24.749|  -24.749|    57.42%|   0:00:00.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.984|   -0.984| -24.744|  -24.744|    57.42%|   0:00:01.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.984|   -0.984| -24.733|  -24.733|    57.42%|   0:00:02.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.985|   -0.985| -24.669|  -24.669|    57.42%|   0:00:01.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.984|   -0.984| -24.664|  -24.664|    57.43%|   0:00:00.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.984|   -0.984| -24.686|  -24.686|    57.50%|   0:00:04.0| 3871.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:14:08 real=0:02:31 mem=3871.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.984|   0.000|  -24.686|    57.50%|   0:00:00.0| 3871.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.012|   -0.984|   0.000|  -24.686|    57.50%|   0:00:01.0| 3871.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.018|   -0.984|   0.000|  -24.686|    57.50%|   0:00:00.0| 3966.5M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
|   0.018|   -0.984|   0.000|  -24.686|    57.50%|   0:00:00.0| 3966.5M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=3966.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:14:09 real=0:02:32 mem=3966.5M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-0.984|-24.596|
|HEPG      |-0.984|-24.686|
|All Paths |-0.984|-24.686|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.984 TNS Slack -24.686 Density 57.50
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:32:22.1/0:25:41.9 (3.6), mem = 3966.5M
(I,S,L,T): WC_VIEW: 53.3742, 34.507, 1.48343, 89.3646
Reclaim Optimization WNS Slack -0.984  TNS Slack -24.686 Density 57.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.50%|        -|  -0.984| -24.686|   0:00:00.0| 3966.5M|
|    57.41%|      135|  -0.984| -24.437|   0:00:02.0| 3966.5M|
|    56.83%|     2012|  -0.968| -24.053|   0:00:12.0| 3966.5M|
|    56.83%|       11|  -0.968| -24.053|   0:00:00.0| 3966.5M|
|    56.83%|        0|  -0.968| -24.053|   0:00:01.0| 3966.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.968  TNS Slack -24.053 Density 56.83
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 557 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:47.0) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 52.405, 33.8244, 1.45537, 87.6848
*** AreaOpt [finish] : cpu/real = 0:00:47.3/0:00:17.0 (2.8), totSession cpu/real = 1:33:09.4/0:25:58.9 (3.6), mem = 3966.5M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:17, mem=3790.46M, totSessionCpu=1:33:09).
*** Starting refinePlace (1:33:10 mem=3791.5M) ***
Total net bbox length = 5.307e+05 (2.521e+05 2.785e+05) (ext = 2.320e+04)
Move report: Timing Driven Placement moves 13562 insts, mean move: 16.59 um, max move: 106.20 um
	Max move on inst (normalizer_inst/FE_RC_1128_0): (367.80, 294.40) --> (468.60, 289.00)
	Runtime: CPU: 0:00:19.0 REAL: 0:00:07.0 MEM: 3832.6MB
Move report: Detail placement moves 9687 insts, mean move: 0.50 um, max move: 4.80 um
	Max move on inst (normalizer_inst/U7673): (398.40, 357.40) --> (395.40, 359.20)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3869.6MB
Summary Report:
Instances move: 15652 (out of 41776 movable)
Instances flipped: 3
Mean displacement: 14.46 um
Max displacement: 106.00 um (Instance: normalizer_inst/FE_RC_1128_0) (367.8, 294.4) -> (468.4, 289)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 5.388e+05 (2.587e+05 2.802e+05) (ext = 2.321e+04)
Runtime: CPU: 0:00:20.4 REAL: 0:00:08.0 MEM: 3869.6MB
*** Finished refinePlace (1:33:30 mem=3869.6M) ***
Finished re-routing un-routed nets (0:00:00.4 3869.6M)


Density : 0.5683
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.9 real=0:00:10.0 mem=3869.6M) ***
** GigaOpt Optimizer WNS Slack -1.130 TNS Slack -25.836 Density 56.83
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-1.130|-25.746|
|HEPG      |-1.130|-25.836|
|All Paths |-1.130|-25.836|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.130|   -1.130| -25.836|  -25.836|    56.83%|   0:00:00.0| 3869.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.020|   -1.020| -25.272|  -25.272|    56.82%|   0:00:10.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.016|   -1.016| -25.217|  -25.217|    56.85%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.012|   -1.012| -25.184|  -25.184|    56.85%|   0:00:00.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.013|   -1.013| -25.120|  -25.120|    56.84%|   0:00:04.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.011|   -1.011| -25.046|  -25.046|    56.86%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.004|   -1.004| -24.998|  -24.998|    56.87%|   0:00:00.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.004|   -1.004| -24.998|  -24.998|    56.87%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.000|   -1.000| -25.199|  -25.199|    56.92%|   0:00:02.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.000|   -1.000| -25.153|  -25.153|    56.92%|   0:00:00.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.999|   -0.999| -25.085|  -25.085|    56.96%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.995|   -0.995| -24.973|  -24.973|    56.97%|   0:00:00.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.995|   -0.995| -24.972|  -24.972|    56.97%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.992|   -0.992| -24.963|  -24.963|    57.00%|   0:00:00.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.991|   -0.991| -24.908|  -24.908|    57.02%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.991|   -0.991| -24.906|  -24.906|    57.02%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.991|   -0.991| -24.844|  -24.844|    57.05%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.989|   -0.989| -24.845|  -24.845|    57.05%|   0:00:00.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.989|   -0.989| -24.835|  -24.835|    57.05%|   0:00:00.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.992|   -0.992| -24.815|  -24.815|    57.09%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.988|   -0.988| -24.805|  -24.805|    57.10%|   0:00:01.0| 3945.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.988|   -0.988| -24.765|  -24.765|    57.13%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.989|   -0.989| -24.754|  -24.754|    57.16%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.987|   -0.987| -24.746|  -24.746|    57.16%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.987|   -0.987| -24.743|  -24.743|    57.16%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.985|   -0.985| -24.731|  -24.731|    57.18%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.985|   -0.985| -24.730|  -24.730|    57.18%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.982|   -0.982| -24.683|  -24.683|    57.19%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.981|   -0.981| -24.638|  -24.638|    57.27%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.981|   -0.981| -24.620|  -24.620|    57.27%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.981|   -0.981| -24.611|  -24.611|    57.27%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.979|   -0.979| -24.570|  -24.570|    57.30%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.977|   -0.977| -24.539|  -24.539|    57.34%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.988|   -0.988| -24.674|  -24.674|    57.73%|   0:00:11.0| 4022.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_8_/Q                       |
|  -0.988|   -0.988| -24.670|  -24.670|    57.73%|   0:00:00.0| 4022.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_8_/Q                       |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.956|   -0.956| -28.453|  -28.453|    57.73%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.952|   -0.952| -28.430|  -28.430|    57.73%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.949|   -0.949| -28.332|  -28.332|    57.73%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.945|   -0.945| -28.290|  -28.290|    57.73%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.944|   -0.944| -28.254|  -28.254|    57.73%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.943|   -0.943| -28.097|  -28.097|    57.73%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.943|   -0.943| -28.095|  -28.095|    57.72%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.939|   -0.939| -28.058|  -28.058|    57.72%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.938|   -0.938| -28.039|  -28.039|    57.72%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.938|   -0.938| -27.962|  -27.962|    57.72%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.937|   -0.937| -27.888|  -27.888|    57.73%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.927|   -0.927| -27.789|  -27.789|    57.73%|   0:00:03.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.924|   -0.924| -27.694|  -27.694|    57.71%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.922|   -0.922| -27.496|  -27.496|    57.71%|   0:00:04.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.922|   -0.922| -27.458|  -27.458|    57.70%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.915|   -0.915| -27.387|  -27.387|    57.71%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.913|   -0.913| -27.351|  -27.351|    57.71%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.913|   -0.913| -27.322|  -27.322|    57.70%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.913|   -0.913| -27.313|  -27.313|    57.70%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.911|   -0.911| -27.215|  -27.215|    57.71%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.911|   -0.911| -27.168|  -27.168|    57.71%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.907|   -0.907| -27.100|  -27.100|    57.71%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.903|   -0.903| -27.060|  -27.060|    57.71%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.903|   -0.903| -27.055|  -27.055|    57.71%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.901|   -0.901| -26.974|  -26.974|    57.72%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.899|   -0.899| -26.891|  -26.891|    57.73%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.897|   -0.897| -26.756|  -26.756|    57.74%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.896|   -0.896| -26.755|  -26.755|    57.74%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.894|   -0.894| -26.722|  -26.722|    57.74%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.892|   -0.892| -26.685|  -26.685|    57.74%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.892|   -0.892| -26.649|  -26.649|    57.74%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.890|   -0.890| -26.616|  -26.616|    57.74%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.888|   -0.888| -26.561|  -26.561|    57.75%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.885|   -0.885| -26.535|  -26.535|    57.75%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.885|   -0.885| -26.508|  -26.508|    57.76%|   0:00:02.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.883|   -0.883| -26.461|  -26.461|    57.77%|   0:00:00.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.883|   -0.883| -26.448|  -26.448|    57.77%|   0:00:01.0| 4022.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.881|   -0.881| -26.397|  -26.397|    57.77%|   0:00:00.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.879|   -0.879| -26.362|  -26.362|    57.77%|   0:00:02.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.879|   -0.879| -26.350|  -26.350|    57.77%|   0:00:02.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.878|   -0.878| -26.305|  -26.305|    57.79%|   0:00:01.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.877|   -0.877| -26.281|  -26.281|    57.79%|   0:00:02.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.875|   -0.875| -26.263|  -26.263|    57.79%|   0:00:01.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.874|   -0.874| -26.261|  -26.261|    57.79%|   0:00:00.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.874|   -0.874| -26.232|  -26.232|    57.84%|   0:00:02.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.874|   -0.874| -26.203|  -26.203|    57.87%|   0:00:01.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.871|   -0.871| -26.150|  -26.150|    57.88%|   0:00:00.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.871|   -0.871| -26.150|  -26.150|    57.87%|   0:00:03.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.871|   -0.871| -26.143|  -26.143|    57.87%|   0:00:00.0| 4020.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.869|   -0.869| -26.158|  -26.158|    57.91%|   0:00:00.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.869|   -0.869| -26.140|  -26.140|    57.96%|   0:00:05.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.867|   -0.867| -26.107|  -26.107|    57.97%|   0:00:00.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.867|   -0.867| -26.100|  -26.100|    57.97%|   0:00:01.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.866|   -0.866| -26.046|  -26.046|    57.99%|   0:00:01.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.864|   -0.864| -25.990|  -25.990|    58.00%|   0:00:01.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.861|   -0.861| -25.995|  -25.995|    58.02%|   0:00:01.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.861|   -0.861| -25.971|  -25.971|    58.02%|   0:00:01.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.860|   -0.860| -25.959|  -25.959|    58.04%|   0:00:00.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.860|   -0.860| -25.925|  -25.925|    58.04%|   0:00:01.0| 4014.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.860|   -0.860| -25.915|  -25.915|    58.04%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.859|   -0.859| -25.901|  -25.901|    58.05%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.859|   -0.859| -25.895|  -25.895|    58.05%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.856|   -0.856| -25.823|  -25.823|    58.05%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.854|   -0.854| -25.798|  -25.798|    58.05%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.855|   -0.855| -25.786|  -25.786|    58.08%|   0:00:02.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.854|   -0.854| -25.785|  -25.785|    58.10%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.857|   -0.857| -25.783|  -25.783|    58.19%|   0:00:04.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.857|   -0.857| -25.782|  -25.782|    58.19%|   0:00:00.0| 3995.2M|   WC_VIEW|  default| normalizer_inst/div_in_2_reg_1__9_/Q               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.838|   -0.838| -25.326|  -25.326|    58.19%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.837|   -0.837| -24.829|  -24.829|    58.19%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.835|   -0.835| -24.791|  -24.791|    58.18%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.830|   -0.830| -24.713|  -24.713|    58.18%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.825|   -0.825| -24.669|  -24.669|    58.18%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.825|   -0.825| -24.614|  -24.614|    58.18%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.822|   -0.822| -24.502|  -24.502|    58.18%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.821|   -0.821| -24.494|  -24.494|    58.18%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.818|   -0.818| -24.415|  -24.415|    58.19%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.817|   -0.817| -24.409|  -24.409|    58.19%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.817|   -0.817| -24.394|  -24.394|    58.18%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.817|   -0.817| -24.339|  -24.339|    58.18%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.816|   -0.816| -24.258|  -24.258|    58.19%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.813|   -0.813| -24.263|  -24.263|    58.19%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.813|   -0.813| -24.248|  -24.248|    58.19%|   0:00:01.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.814|   -0.814| -24.219|  -24.219|    58.20%|   0:00:00.0| 3995.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.811|   -0.811| -24.198|  -24.198|    58.20%|   0:00:01.0| 3993.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.811|   -0.811| -24.145|  -24.145|    58.21%|   0:00:00.0| 3993.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.812|   -0.812| -24.176|  -24.176|    58.46%|   0:00:08.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.812|   -0.812| -24.176|  -24.176|    58.46%|   0:00:00.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:45 real=0:02:20 mem=3985.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.812|   0.000|  -24.176|    58.46%|   0:00:01.0| 3985.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.012|   -0.812|   0.000|  -24.176|    58.46%|   0:00:00.0| 3985.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.018|   -0.812|   0.000|  -24.176|    58.46%|   0:00:00.0| 4023.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
|   0.018|   -0.812|   0.000|  -24.176|    58.46%|   0:00:00.0| 4023.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=4023.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:47 real=0:02:21 mem=4023.3M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-0.812|-24.085|
|HEPG      |-0.812|-24.176|
|All Paths |-0.812|-24.176|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.812 TNS Slack -24.176 Density 58.46
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:45:22.8/0:28:31.2 (3.7), mem = 4023.3M
(I,S,L,T): WC_VIEW: 54.6787, 35.8272, 1.51832, 92.0242
Reclaim Optimization WNS Slack -0.812  TNS Slack -24.176 Density 58.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.46%|        -|  -0.812| -24.176|   0:00:00.0| 4023.3M|
|    58.36%|      144|  -0.812| -24.051|   0:00:02.0| 4023.3M|
|    57.72%|     2194|  -0.793| -23.554|   0:00:14.0| 4023.3M|
|    57.72%|       13|  -0.793| -23.554|   0:00:01.0| 4023.3M|
|    57.72%|        0|  -0.793| -23.554|   0:00:00.0| 4023.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.793  TNS Slack -23.554 Density 57.72
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 639 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:51.7) (real = 0:00:19.0) **
(I,S,L,T): WC_VIEW: 53.6508, 35.0885, 1.48681, 90.2261
*** AreaOpt [finish] : cpu/real = 0:00:52.1/0:00:19.1 (2.7), totSession cpu/real = 1:46:14.9/0:28:50.3 (3.7), mem = 4023.3M
End: Area Reclaim Optimization (cpu=0:00:52, real=0:00:19, mem=3881.33M, totSessionCpu=1:46:15).
*** Starting refinePlace (1:46:15 mem=3881.3M) ***
Total net bbox length = 5.438e+05 (2.616e+05 2.822e+05) (ext = 2.321e+04)
Move report: Timing Driven Placement moves 7850 insts, mean move: 14.81 um, max move: 136.80 um
	Max move on inst (normalizer_inst/FE_RC_1555_0): (491.40, 334.00) --> (529.20, 433.00)
	Runtime: CPU: 0:00:15.1 REAL: 0:00:07.0 MEM: 3908.4MB
Move report: Detail placement moves 9016 insts, mean move: 0.57 um, max move: 4.80 um
	Max move on inst (normalizer_inst/U2812): (320.40, 350.20) --> (317.40, 348.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3955.4MB
Summary Report:
Instances move: 12731 (out of 42134 movable)
Instances flipped: 4
Mean displacement: 9.40 um
Max displacement: 136.80 um (Instance: normalizer_inst/FE_RC_1555_0) (491.4, 334) -> (529.2, 433)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.487e+05 (2.650e+05 2.837e+05) (ext = 2.321e+04)
Runtime: CPU: 0:00:16.6 REAL: 0:00:08.0 MEM: 3955.4MB
*** Finished refinePlace (1:46:32 mem=3955.4M) ***
Finished re-routing un-routed nets (0:00:00.2 3955.4M)


Density : 0.5772
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:19.6 real=0:00:10.0 mem=3955.4M) ***
** GigaOpt Optimizer WNS Slack -0.828 TNS Slack -23.998 Density 57.72
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-0.828|-23.908|
|HEPG      |-0.828|-23.998|
|All Paths |-0.828|-23.998|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.828|   -0.828| -23.998|  -23.998|    57.72%|   0:00:00.0| 3955.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.797|   -0.797| -23.715|  -23.715|    57.76%|   0:00:16.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.794|   -0.794| -23.690|  -23.690|    57.79%|   0:00:00.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.793|   -0.793| -23.684|  -23.684|    57.79%|   0:00:03.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.792|   -0.792| -23.656|  -23.656|    57.78%|   0:00:03.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.795|   -0.795| -23.623|  -23.623|    57.81%|   0:00:01.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.787|   -0.787| -23.564|  -23.564|    57.82%|   0:00:00.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.787|   -0.787| -23.555|  -23.555|    57.81%|   0:00:06.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.787|   -0.787| -23.593|  -23.593|    57.86%|   0:00:01.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.783|   -0.783| -23.572|  -23.572|    57.87%|   0:00:01.0| 4031.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.783|   -0.783| -23.530|  -23.530|    57.85%|   0:00:07.0| 4050.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.782|   -0.782| -23.466|  -23.466|    57.89%|   0:00:01.0| 4050.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.780|   -0.780| -23.460|  -23.460|    57.93%|   0:00:01.0| 4050.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.780|   -0.780| -23.329|  -23.329|    57.93%|   0:00:01.0| 4050.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.778|   -0.778| -23.228|  -23.228|    57.96%|   0:00:01.0| 4050.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.774|   -0.774| -23.213|  -23.213|    57.97%|   0:00:01.0| 4050.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.774|   -0.774| -23.190|  -23.190|    57.96%|   0:00:00.0| 4050.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.774|   -0.774| -23.147|  -23.147|    58.00%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.771|   -0.771| -23.208|  -23.208|    58.02%|   0:00:02.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.771|   -0.771| -23.166|  -23.166|    58.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.770|   -0.770| -23.128|  -23.128|    58.05%|   0:00:03.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.770|   -0.770| -23.100|  -23.100|    58.08%|   0:00:03.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.768|   -0.768| -23.091|  -23.091|    58.09%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.769|   -0.769| -23.066|  -23.066|    58.13%|   0:00:05.0| 4096.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.767|   -0.767| -23.050|  -23.050|    58.13%|   0:00:01.0| 4096.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.767|   -0.767| -22.985|  -22.985|    58.14%|   0:00:00.0| 4096.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.766|   -0.766| -22.974|  -22.974|    58.15%|   0:00:01.0| 4096.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.766|   -0.766| -22.946|  -22.946|    58.18%|   0:00:02.0| 4096.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.765|   -0.765| -22.950|  -22.950|    58.19%|   0:00:02.0| 4096.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.765|   -0.765| -22.940|  -22.940|    58.20%|   0:00:01.0| 4096.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.774|   -0.774| -23.048|  -23.048|    58.63%|   0:00:09.0| 4079.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.775|   -0.775| -23.046|  -23.046|    58.78%|   0:00:02.0| 4079.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.775|   -0.775| -23.046|  -23.046|    58.78%|   0:00:01.0| 4079.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:42 real=0:01:17 mem=4079.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.775|   0.000|  -23.046|    58.78%|   0:00:00.0| 4079.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.012|   -0.775|   0.000|  -23.046|    58.79%|   0:00:00.0| 4079.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.018|   -0.775|   0.000|  -23.046|    58.79%|   0:00:01.0| 4118.1M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
|   0.018|   -0.775|   0.000|  -23.046|    58.79%|   0:00:00.0| 4118.1M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=4118.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:44 real=0:01:18 mem=4118.1M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-0.775|-22.956|
|HEPG      |-0.775|-23.046|
|All Paths |-0.775|-23.046|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.775 TNS Slack -23.046 Density 58.79
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:19.2/0:30:18.8 (3.8), mem = 4118.1M
(I,S,L,T): WC_VIEW: 55.1382, 36.3125, 1.53079, 92.9815
Reclaim Optimization WNS Slack -0.775  TNS Slack -23.046 Density 58.79
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.79%|        -|  -0.775| -23.046|   0:00:00.0| 4118.1M|
|    58.70%|      104|  -0.774| -22.943|   0:00:02.0| 4118.1M|
|    58.16%|     1990|  -0.760| -22.656|   0:00:13.0| 4118.1M|
|    58.15%|        8|  -0.760| -22.656|   0:00:00.0| 4118.1M|
|    58.15%|        1|  -0.760| -22.656|   0:00:01.0| 4118.1M|
|    58.15%|        0|  -0.760| -22.656|   0:00:00.0| 4118.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.759  TNS Slack -22.656 Density 58.15
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 651 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:50.9) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 54.1422, 35.6543, 1.5028, 91.2993
*** AreaOpt [finish] : cpu/real = 0:00:51.2/0:00:18.4 (2.8), totSession cpu/real = 1:55:10.4/0:30:37.1 (3.8), mem = 4118.1M
End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:18, mem=3983.10M, totSessionCpu=1:55:10).
*** Starting refinePlace (1:55:11 mem=3983.1M) ***
Total net bbox length = 5.498e+05 (2.656e+05 2.842e+05) (ext = 2.321e+04)
Move report: Timing Driven Placement moves 1579 insts, mean move: 5.41 um, max move: 53.20 um
	Max move on inst (normalizer_inst/U8268): (412.80, 244.00) --> (431.80, 209.80)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:04.0 MEM: 3999.3MB
Move report: Detail placement moves 6921 insts, mean move: 0.53 um, max move: 5.20 um
	Max move on inst (normalizer_inst/FE_RC_1562_0): (429.60, 247.60) --> (426.20, 245.80)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 4030.3MB
Summary Report:
Instances move: 7687 (out of 42157 movable)
Instances flipped: 6
Mean displacement: 1.55 um
Max displacement: 53.20 um (Instance: normalizer_inst/U8268) (412.8, 244) -> (431.8, 209.8)
	Length: 22 sites, height: 1 rows, site name: core, cell type: ND2D8
Total net bbox length = 5.515e+05 (2.663e+05 2.852e+05) (ext = 2.321e+04)
Runtime: CPU: 0:00:10.2 REAL: 0:00:06.0 MEM: 4030.3MB
*** Finished refinePlace (1:55:21 mem=4030.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4030.3M)


Density : 0.5815
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.0 real=0:00:07.0 mem=4030.3M) ***
** GigaOpt Optimizer WNS Slack -0.766 TNS Slack -22.722 Density 58.15
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-0.766|-22.631|
|HEPG      |-0.766|-22.722|
|All Paths |-0.766|-22.722|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.766|   -0.766| -22.722|  -22.722|    58.15%|   0:00:00.0| 4030.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.771|   -0.771| -22.670|  -22.670|    58.49%|   0:00:37.0| 4125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.772|   -0.772| -22.768|  -22.768|    58.62%|   0:00:12.0| 4142.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.767|   -0.767| -22.757|  -22.757|    58.64%|   0:00:02.0| 4142.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.764|   -0.764| -22.685|  -22.685|    58.68%|   0:00:05.0| 4142.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.764|   -0.764| -22.663|  -22.663|    58.70%|   0:00:03.0| 4142.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.764|   -0.764| -22.670|  -22.670|    58.71%|   0:00:00.0| 4142.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.766|   -0.766| -22.705|  -22.705|    59.00%|   0:00:15.0| 4140.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_8_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.766|   -0.766| -22.979|  -22.979|    59.00%|   0:00:00.0| 4140.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:29 real=0:01:15 mem=4140.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.112|   -0.766|  -0.268|  -22.979|    59.00%|   0:00:01.0| 4140.7M|   WC_VIEW|  default| normalizer_inst/shift_reg_1__0__10_/D              |
|   0.004|   -0.766|   0.000|  -22.643|    59.00%|   0:00:01.0| 4140.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.012|   -0.766|   0.000|  -22.643|    59.00%|   0:00:00.0| 4159.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.018|   -0.766|   0.000|  -22.643|    59.01%|   0:00:01.0| 4217.0M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
|   0.018|   -0.766|   0.000|  -22.643|    59.01%|   0:00:00.0| 4217.0M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:03.0 mem=4217.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:35 real=0:01:18 mem=4217.0M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-0.766|-22.552|
|HEPG      |-0.766|-22.643|
|All Paths |-0.766|-22.643|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.766 TNS Slack -22.643 Density 59.01
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:03:57.8/0:32:01.9 (3.9), mem = 4217.0M
(I,S,L,T): WC_VIEW: 55.2933, 36.7935, 1.53385, 93.6206
Reclaim Optimization WNS Slack -0.766  TNS Slack -22.643 Density 59.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.01%|        -|  -0.766| -22.643|   0:00:00.0| 4217.0M|
|    58.98%|       36|  -0.773| -22.738|   0:00:01.0| 4217.0M|
|    58.44%|     1934|  -0.759| -22.412|   0:00:12.0| 4217.0M|
|    58.44%|        7|  -0.759| -22.412|   0:00:01.0| 4217.0M|
|    58.44%|        0|  -0.759| -22.412|   0:00:00.0| 4217.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.759  TNS Slack -22.412 Density 58.44
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 648 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:45.5) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 54.4897, 36.1944, 1.50992, 92.194
*** AreaOpt [finish] : cpu/real = 0:00:45.8/0:00:16.3 (2.8), totSession cpu/real = 2:04:43.6/0:32:18.2 (3.9), mem = 4217.0M
End: Area Reclaim Optimization (cpu=0:00:46, real=0:00:16, mem=4058.98M, totSessionCpu=2:04:44).
*** Starting refinePlace (2:04:44 mem=4059.0M) ***
Total net bbox length = 5.539e+05 (2.675e+05 2.864e+05) (ext = 2.321e+04)
Move report: Timing Driven Placement moves 750 insts, mean move: 7.76 um, max move: 42.20 um
	Max move on inst (normalizer_inst/U236): (301.20, 501.40) --> (302.00, 460.00)
	Runtime: CPU: 0:00:07.4 REAL: 0:00:04.0 MEM: 4077.2MB
Move report: Detail placement moves 9644 insts, mean move: 1.33 um, max move: 17.40 um
	Max move on inst (normalizer_inst/FE_RC_2472_0): (484.20, 361.00) --> (501.60, 361.00)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:03.0 MEM: 4128.2MB
Summary Report:
Instances move: 10003 (out of 42326 movable)
Instances flipped: 5705
Mean displacement: 1.84 um
Max displacement: 42.00 um (Instance: normalizer_inst/U236) (301.2, 501.4) -> (301.8, 460)
	Length: 22 sites, height: 1 rows, site name: core, cell type: NR2D8
Total net bbox length = 5.421e+05 (2.552e+05 2.869e+05) (ext = 2.321e+04)
Runtime: CPU: 0:00:13.8 REAL: 0:00:07.0 MEM: 4128.2MB
*** Finished refinePlace (2:04:58 mem=4128.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4128.2M)


Density : 0.5844
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.7 real=0:00:09.0 mem=4128.2M) ***
** GigaOpt Optimizer WNS Slack -0.764 TNS Slack -22.477 Density 58.44
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-0.764|-22.387|
|HEPG      |-0.764|-22.477|
|All Paths |-0.764|-22.477|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 648 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:36:19 real=0:19:05 mem=4128.2M) ***

(I,S,L,T): WC_VIEW: 54.4913, 36.1851, 1.50992, 92.1863
*** SetupOpt [finish] : cpu/real = 1:36:30.5/0:19:16.4 (5.0), totSession cpu/real = 2:05:00.7/0:32:28.1 (3.9), mem = 3920.2M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.764
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:01.3/0:32:28.7 (3.8), mem = 3605.2M
(I,S,L,T): WC_VIEW: 54.4913, 36.1851, 1.50992, 92.1863
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.764 TNS Slack -22.477 Density 58.44
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.056| -0.090|
|reg2reg   |-0.764|-22.387|
|HEPG      |-0.764|-22.477|
|All Paths |-0.764|-22.477|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.764|   -0.764| -22.477|  -22.477|    58.44%|   0:00:00.0| 3816.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.757|   -0.757| -22.333|  -22.333|    58.52%|   0:00:23.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.757|   -0.757| -22.308|  -22.308|    58.53%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.757|   -0.757| -22.307|  -22.307|    58.53%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.757|   -0.757| -22.177|  -22.177|    58.54%|   0:00:02.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.757|   -0.757| -22.175|  -22.175|    58.54%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.757|   -0.757| -22.163|  -22.163|    58.55%|   0:00:02.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.757|   -0.757| -22.156|  -22.156|    58.56%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.757|   -0.757| -22.146|  -22.146|    58.55%|   0:00:02.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.757|   -0.757| -22.076|  -22.076|    58.56%|   0:00:02.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.757|   -0.757| -22.058|  -22.058|    58.56%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.757|   -0.757| -22.037|  -22.037|    58.57%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.757|   -0.757| -21.990|  -21.990|    58.57%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.757|   -0.757| -21.984|  -21.984|    58.57%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.757|   -0.757| -21.954|  -21.954|    58.57%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -0.757|   -0.757| -21.884|  -21.884|    58.57%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.757|   -0.757| -21.872|  -21.872|    58.57%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.757|   -0.757| -21.713|  -21.713|    58.57%|   0:00:02.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.757|   -0.757| -21.709|  -21.709|    58.57%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.757|   -0.757| -21.697|  -21.697|    58.57%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.757|   -0.757| -21.693|  -21.693|    58.57%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.757|   -0.757| -21.692|  -21.692|    58.57%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.757|   -0.757| -21.687|  -21.687|    58.57%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.757|   -0.757| -21.687|  -21.687|    58.58%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.757|   -0.757| -21.627|  -21.627|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.588|  -21.588|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.588|  -21.588|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.581|  -21.581|    58.58%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.558|  -21.558|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.538|  -21.538|    58.58%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.396|  -21.396|    58.58%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.340|  -21.340|    58.58%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.308|  -21.308|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.308|  -21.308|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.224|  -21.224|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.222|  -21.222|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.216|  -21.216|    58.58%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -0.757|   -0.757| -21.181|  -21.181|    58.59%|   0:00:02.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.757|   -0.757| -21.030|  -21.030|    58.59%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -0.757|   -0.757| -21.025|  -21.025|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -0.757|   -0.757| -20.978|  -20.978|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -0.757|   -0.757| -20.965|  -20.965|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -0.757|   -0.757| -20.943|  -20.943|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.757|   -0.757| -20.919|  -20.919|    58.59%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -0.757|   -0.757| -20.897|  -20.897|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -0.757|   -0.757| -20.883|  -20.883|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -0.757|   -0.757| -20.866|  -20.866|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -0.757|   -0.757| -20.862|  -20.862|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -0.757|   -0.757| -20.847|  -20.847|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -0.757|   -0.757| -20.786|  -20.786|    58.59%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.757|   -0.757| -20.684|  -20.684|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.757|   -0.757| -20.677|  -20.677|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.757|   -0.757| -20.645|  -20.645|    58.59%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.757|   -0.757| -20.642|  -20.642|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.757|   -0.757| -20.554|  -20.554|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.757|   -0.757| -20.495|  -20.495|    58.59%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -0.757|   -0.757| -20.364|  -20.364|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -0.757|   -0.757| -20.347|  -20.347|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -0.757|   -0.757| -20.250|  -20.250|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.757|   -0.757| -20.217|  -20.217|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.757|   -0.757| -20.189|  -20.189|    58.59%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.757|   -0.757| -20.174|  -20.174|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.757|   -0.757| -20.105|  -20.105|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.757|   -0.757| -20.099|  -20.099|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.757|   -0.757| -19.359|  -19.359|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.757|   -0.757| -19.317|  -19.317|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.757|   -0.757| -19.295|  -19.295|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.757|   -0.757| -19.264|  -19.264|    58.59%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.757|   -0.757| -18.613|  -18.613|    58.60%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -0.757|   -0.757| -18.571|  -18.571|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.757|   -0.757| -18.560|  -18.560|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -0.757|   -0.757| -17.930|  -17.930|    58.59%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -0.757|   -0.757| -17.374|  -17.374|    58.60%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.757|   -0.757| -17.371|  -17.371|    58.60%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.757|   -0.757| -17.213|  -17.213|    58.60%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__3_/D               |
|  -0.757|   -0.757| -16.973|  -16.973|    58.60%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.757|   -0.757| -16.325|  -16.325|    58.60%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.757|   -0.757| -15.898|  -15.898|    58.61%|   0:00:01.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.757|   -0.757| -15.490|  -15.490|    58.61%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.757|   -0.757| -15.253|  -15.253|    58.63%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -0.757|   -0.757| -15.167|  -15.167|    58.63%|   0:00:00.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -0.757|   -0.757| -15.167|  -15.167|    58.68%|   0:00:02.0| 4198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:36 real=0:00:56.0 mem=4198.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.757|   0.000|  -15.167|    58.68%|   0:00:00.0| 4198.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.020|   -0.757|   0.000|  -15.167|    58.69%|   0:00:01.0| 4312.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_62_/D           |
|   0.020|   -0.757|   0.000|  -15.167|    58.69%|   0:00:00.0| 4312.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_62_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=4312.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:38 real=0:00:57.0 mem=4312.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.020|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-0.757|-15.167|
|HEPG      |-0.757|-15.167|
|All Paths |-0.757|-15.167|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.757 TNS Slack -15.167 Density 58.69
*** Starting refinePlace (2:09:50 mem=4313.0M) ***
Total net bbox length = 5.434e+05 (2.560e+05 2.874e+05) (ext = 2.321e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4313.0MB
Move report: Detail placement moves 3240 insts, mean move: 0.49 um, max move: 4.80 um
	Max move on inst (normalizer_inst/div_out_2_reg_1__0_): (426.80, 431.20) --> (423.80, 429.40)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4312.9MB
Summary Report:
Instances move: 3240 (out of 42377 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 4.80 um (Instance: normalizer_inst/div_out_2_reg_1__0_) (426.8, 431.2) -> (423.8, 429.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.441e+05 (2.565e+05 2.876e+05) (ext = 2.321e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4312.9MB
*** Finished refinePlace (2:09:53 mem=4312.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4313.0M)


Density : 0.5869
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:02.0 mem=4313.0M) ***
** GigaOpt Optimizer WNS Slack -0.757 TNS Slack -15.182 Density 58.69
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.020|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-0.757|-15.182|
|HEPG      |-0.757|-15.182|
|All Paths |-0.757|-15.182|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 677 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:44 real=0:01:01 mem=4313.0M) ***

(I,S,L,T): WC_VIEW: 54.7644, 36.3187, 1.52276, 92.6058
*** SetupOpt [finish] : cpu/real = 0:04:53.6/0:01:10.4 (4.2), totSession cpu/real = 2:09:54.9/0:33:39.1 (3.9), mem = 4103.5M
End: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:09:55.8/0:33:40.0 (3.9), mem = 3801.5M
(I,S,L,T): WC_VIEW: 54.7644, 36.3187, 1.52276, 92.6058
Reclaim Optimization WNS Slack -0.757  TNS Slack -15.182 Density 58.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.69%|        -|  -0.757| -15.182|   0:00:00.0| 3801.5M|
|    58.69%|       83|  -0.756| -15.173|   0:00:02.0| 4106.7M|
|    58.63%|       94|  -0.756| -14.942|   0:00:01.0| 4106.7M|
|    58.20%|     1602|  -0.747| -14.890|   0:00:12.0| 4106.7M|
|    58.19%|       29|  -0.747| -14.894|   0:00:01.0| 4106.7M|
|    58.19%|        1|  -0.747| -14.894|   0:00:00.0| 4106.7M|
|    58.19%|        0|  -0.747| -14.894|   0:00:00.0| 4106.7M|
|    58.19%|        7|  -0.747| -14.894|   0:00:01.0| 4106.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.747  TNS Slack -14.895 Density 58.19
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 582 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:52.1) (real = 0:00:19.0) **
*** Starting refinePlace (2:10:48 mem=4106.7M) ***
Total net bbox length = 5.446e+05 (2.570e+05 2.877e+05) (ext = 2.320e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4106.7MB
Summary Report:
Instances move: 0 (out of 42282 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.446e+05 (2.570e+05 2.877e+05) (ext = 2.320e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4106.7MB
*** Finished refinePlace (2:10:50 mem=4106.7M) ***
Finished re-routing un-routed nets (0:00:00.0 4106.7M)


Density : 0.5819
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=4106.7M) ***
(I,S,L,T): WC_VIEW: 54.071, 35.8176, 1.50025, 91.3888
*** AreaOpt [finish] : cpu/real = 0:00:55.6/0:00:21.3 (2.6), totSession cpu/real = 2:10:51.4/0:34:01.3 (3.8), mem = 4106.7M
End: Area Reclaim Optimization (cpu=0:00:56, real=0:00:21, mem=3594.75M, totSessionCpu=2:10:52).
Begin: GigaOpt postEco DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:52.4/0:34:02.2 (3.8), mem = 3594.8M
(I,S,L,T): WC_VIEW: 54.071, 35.8176, 1.50025, 91.3888
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|   136|    -0.34|     7|     7|    -0.04|     0|     0|     0|     0|    -0.75|   -14.89|       0|       0|       0|  58.19|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.74|   -14.87|       2|       2|       7|  58.19| 0:00:00.0|  4127.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.74|   -14.87|       0|       0|       0|  58.19| 0:00:00.0|  4127.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 582 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:00.0 mem=4127.1M) ***

*** Starting refinePlace (2:11:00 mem=4127.1M) ***
Total net bbox length = 5.447e+05 (2.570e+05 2.877e+05) (ext = 2.302e+04)
Move report: Detail placement moves 24 insts, mean move: 2.15 um, max move: 7.20 um
	Max move on inst (normalizer_inst/U6835): (338.00, 379.00) --> (332.60, 377.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4139.2MB
Summary Report:
Instances move: 24 (out of 42286 movable)
Instances flipped: 0
Mean displacement: 2.15 um
Max displacement: 7.20 um (Instance: normalizer_inst/U6835) (338, 379) -> (332.6, 377.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.448e+05 (2.571e+05 2.877e+05) (ext = 2.301e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4139.2MB
*** Finished refinePlace (2:11:02 mem=4139.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4139.2M)


Density : 0.5819
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=4139.2M) ***
(I,S,L,T): WC_VIEW: 53.9401, 35.816, 1.50048, 91.2566
*** DrvOpt [finish] : cpu/real = 0:00:10.6/0:00:06.7 (1.6), totSession cpu/real = 2:11:02.9/0:34:08.9 (3.8), mem = 3931.2M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 2:02:41, real = 0:27:41, mem = 2808.5M, totSessionCpu=2:11:05 **
**optDesign ... cpu = 2:02:41, real = 0:27:41, mem = 2807.0M, totSessionCpu=2:11:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=3594.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=3594.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3674.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3674.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.745  | -0.745  |  0.022  |  0.000  |
|           TNS (ns):| -14.867 | -14.867 |  0.000  |  0.000  |
|    Violating Paths:|   35    |   35    |    0    |    0    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     46 (46)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.193%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3674.2M
Info: 338 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2836.59MB/4818.39MB/3214.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2836.84MB/4818.39MB/3214.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2836.84MB/4818.39MB/3214.70MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT)
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 10%
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 20%
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 30%
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 40%
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 50%
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 60%
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 70%
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 80%
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT): 90%

Finished Levelizing
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT)

Starting Activity Propagation
2023-Mar-23 10:45:48 (2023-Mar-23 17:45:48 GMT)
2023-Mar-23 10:45:49 (2023-Mar-23 17:45:49 GMT): 10%
2023-Mar-23 10:45:49 (2023-Mar-23 17:45:49 GMT): 20%

Finished Activity Propagation
2023-Mar-23 10:45:50 (2023-Mar-23 17:45:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2838.13MB/4818.39MB/3214.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 10:45:50 (2023-Mar-23 17:45:50 GMT)
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 10%
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 20%
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 30%
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 40%
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 50%
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 60%
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 70%
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 80%
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT): 90%

Finished Calculating power
2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2842.18MB/4819.16MB/3214.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2842.18MB/4819.16MB/3214.70MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2842.18MB/4819.16MB/3214.70MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2842.18MB/4819.16MB/3214.70MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 10:45:51 (2023-Mar-23 17:45:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.15263301 	   58.7674%
Total Switching Power:      35.70445661 	   39.4761%
Total Leakage Power:         1.58867582 	    1.7565%
Total Power:                90.44576526
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.44       2.728      0.5812       26.75       29.57
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.361e-05
Combinational                      28.63       32.98      0.9939        62.6       69.22
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.002904
Clock (Sequential)                 1.079           0     0.01351       1.093       1.208
-----------------------------------------------------------------------------------------
Total                              53.15        35.7       1.589       90.45         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.15        35.7       1.589       90.45         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.5827
clk1                              0.5615           0    0.006885      0.5684      0.6285
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.211
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OFC1327_n15070 (CKND8):          0.05974
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      2.38282e-10 F
*                Total instances in design: 42286
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2851.72MB/4819.16MB/3214.70MB)


Phase 1 finished in (cpu = 0:00:07.5) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 582 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:11.1) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 53.6903, 35.6726, 1.49532, 90.8582
*** PowerOpt [finish] : cpu/real = 0:00:11.1/0:00:04.8 (2.3), totSession cpu/real = 2:11:25.6/0:34:22.2 (3.8), mem = 4169.8M
Finished Timing Update in (cpu = 0:00:11.4) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (2:11:29 mem=4169.8M) ***
Total net bbox length = 5.448e+05 (2.571e+05 2.877e+05) (ext = 2.301e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 4169.8MB
Summary Report:
Instances move: 0 (out of 42286 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.448e+05 (2.571e+05 2.877e+05) (ext = 2.301e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4169.8MB
*** Finished refinePlace (2:11:30 mem=4169.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4169.8M)


Density : 0.5814
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:11:31.2/0:34:26.1 (3.8), mem = 4169.8M
(I,S,L,T): WC_VIEW: 53.6903, 35.6726, 1.49532, 90.8582
Reclaim Optimization WNS Slack -0.745  TNS Slack -19.618 Density 58.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.14%|        -|  -0.745| -19.618|   0:00:00.0| 4169.8M|
|    58.14%|        0|  -0.745| -19.618|   0:00:01.0| 4169.8M|
|    58.14%|      443|  -0.745| -19.596|   0:00:05.0| 4208.0M|
|    58.13%|       20|  -0.745| -19.596|   0:00:01.0| 4208.0M|
|    58.13%|        0|  -0.745| -19.596|   0:00:02.0| 4208.0M|
|    58.13%|        0|  -0.745| -19.596|   0:00:01.0| 4208.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.745  TNS Slack -19.596 Density 58.13
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 582 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:42.3) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 53.6862, 35.6441, 1.49522, 90.8256
*** PowerOpt [finish] : cpu/real = 0:00:42.5/0:00:12.4 (3.4), totSession cpu/real = 2:12:13.7/0:34:38.5 (3.8), mem = 4208.0M
*** Starting refinePlace (2:12:14 mem=4208.0M) ***
Total net bbox length = 5.450e+05 (2.575e+05 2.875e+05) (ext = 2.398e+04)
Move report: Detail placement moves 24 insts, mean move: 1.36 um, max move: 3.00 um
	Max move on inst (normalizer_inst/FE_RC_1465_0): (406.80, 256.60) --> (409.80, 256.60)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4208.0MB
Summary Report:
Instances move: 24 (out of 42263 movable)
Instances flipped: 0
Mean displacement: 1.36 um
Max displacement: 3.00 um (Instance: normalizer_inst/FE_RC_1465_0) (406.8, 256.6) -> (409.8, 256.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D1
Total net bbox length = 5.450e+05 (2.575e+05 2.875e+05) (ext = 2.398e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4208.0MB
*** Finished refinePlace (2:12:16 mem=4208.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4208.0M)


Density : 0.5813
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=4208.0M) ***
Checking setup slack degradation ...
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:18.7/0:34:42.0 (3.8), mem = 4208.0M
(I,S,L,T): WC_VIEW: 53.6862, 35.644, 1.49522, 90.8254
Info: 338 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.745|   -0.745| -19.596|  -19.596|    58.13%|   0:00:01.0| 4406.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4559.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=4559.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 582 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 53.6862, 35.644, 1.49522, 90.8254
*** SetupOpt [finish] : cpu/real = 0:00:09.1/0:00:09.2 (1.0), totSession cpu/real = 2:12:27.8/0:34:51.2 (3.8), mem = 4359.1M
Executing incremental physical updates
*** Starting refinePlace (2:12:28 mem=4360.6M) ***
Total net bbox length = 5.450e+05 (2.575e+05 2.875e+05) (ext = 2.398e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 4360.6MB
Summary Report:
Instances move: 0 (out of 42263 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.450e+05 (2.575e+05 2.875e+05) (ext = 2.398e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4360.6MB
*** Finished refinePlace (2:12:30 mem=4360.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4360.6M)


Density : 0.5813
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=4360.6M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2917.56MB/5504.93MB/3214.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2917.56MB/5504.93MB/3214.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2917.56MB/5504.93MB/3214.70MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT)
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 10%
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 20%
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 30%
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 40%
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 50%
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 60%
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 70%
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 80%
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT): 90%

Finished Levelizing
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT)

Starting Activity Propagation
2023-Mar-23 10:46:30 (2023-Mar-23 17:46:30 GMT)
2023-Mar-23 10:46:31 (2023-Mar-23 17:46:31 GMT): 10%
2023-Mar-23 10:46:31 (2023-Mar-23 17:46:31 GMT): 20%

Finished Activity Propagation
2023-Mar-23 10:46:32 (2023-Mar-23 17:46:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2918.23MB/5504.93MB/3214.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 10:46:32 (2023-Mar-23 17:46:32 GMT)
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 10%
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 20%
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 30%
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 40%
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 50%
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 60%
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 70%
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 80%
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT): 90%

Finished Calculating power
2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2920.02MB/5568.95MB/3214.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2920.02MB/5568.95MB/3214.70MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2920.02MB/5568.95MB/3214.70MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2920.02MB/5568.95MB/3214.70MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 10:46:33 (2023-Mar-23 17:46:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.06430761 	   58.7697%
Total Switching Power:      35.64450380 	   39.4769%
Total Leakage Power:         1.58319785 	    1.7534%
Total Power:                90.29200908
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.43       2.719      0.5809       26.73       29.61
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.367e-05
Combinational                      28.55       32.93      0.9887       62.46       69.18
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.002909
Clock (Sequential)                 1.079           0     0.01351       1.093        1.21
-----------------------------------------------------------------------------------------
Total                              53.06       35.64       1.583       90.29         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.06       35.64       1.583       90.29         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.5837
clk1                              0.5615           0    0.006885      0.5684      0.6295
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.213
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OFC1327_n15070 (CKND8):          0.05974
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      2.37647e-10 F
*                Total instances in design: 42263
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2921.82MB/5568.95MB/3214.70MB)

** Power Reclaim End WNS Slack -0.745  TNS Slack -19.596 
End: Power Optimization (cpu=0:01:24, real=0:00:42, mem=3662.63M, totSessionCpu=2:12:38).
**optDesign ... cpu = 2:04:14, real = 0:28:30, mem = 2810.2M, totSessionCpu=2:12:38 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=42263 and nets=44294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3591.629M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:47   (Analysis view: WC_VIEW)
 Advancing count:47, Max:-200.0(ps) Min:-191.2(ps) Total:-9391.2(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3676.73 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3676.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=44178  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 44178 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 582 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.02% V. EstWL: 3.097980e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43596 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.258852e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       125( 0.13%)        26( 0.03%)         2( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        27( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        91( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M8  (8)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              272( 0.04%)        27( 0.00%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.55 sec, Real: 1.20 sec, Curr Mem: 3688.00 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3557.99)
Total number of fetched objects 44552
End delay calculation. (MEM=3903.37 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3903.37 CPU=0:00:08.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:02.0 totSessionCpu=2:12:53 mem=3871.4M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.07MB/5015.69MB/3214.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.07MB/5015.69MB/3214.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.07MB/5015.69MB/3214.70MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 10:46:41 (2023-Mar-23 17:46:41 GMT)
2023-Mar-23 10:46:41 (2023-Mar-23 17:46:41 GMT): 10%
2023-Mar-23 10:46:41 (2023-Mar-23 17:46:41 GMT): 20%
2023-Mar-23 10:46:41 (2023-Mar-23 17:46:41 GMT): 30%
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT): 40%
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT): 50%
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT): 60%
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT): 70%
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT): 80%
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT): 90%

Finished Levelizing
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT)

Starting Activity Propagation
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT)
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT): 10%
2023-Mar-23 10:46:42 (2023-Mar-23 17:46:42 GMT): 20%

Finished Activity Propagation
2023-Mar-23 10:46:43 (2023-Mar-23 17:46:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2865.50MB/5015.69MB/3214.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 10:46:43 (2023-Mar-23 17:46:43 GMT)
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 10%
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 20%
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 30%
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 40%
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 50%
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 60%
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 70%
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 80%
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT): 90%

Finished Calculating power
2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2870.06MB/5095.72MB/3214.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2870.06MB/5095.72MB/3214.70MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2870.06MB/5095.72MB/3214.70MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2870.06MB/5095.72MB/3214.70MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 10:46:45 (2023-Mar-23 17:46:45 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.06422501 	   58.7696%
Total Switching Power:      35.64450380 	   39.4770%
Total Leakage Power:         1.58319785 	    1.7534%
Total Power:                90.29192648
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.43       2.719      0.5809       26.73       29.61
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.367e-05
Combinational                      28.55       32.93      0.9887       62.46       69.18
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.002909
Clock (Sequential)                 1.079           0     0.01351       1.093        1.21
-----------------------------------------------------------------------------------------
Total                              53.06       35.64       1.583       90.29         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.06       35.64       1.583       90.29         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.5837
clk1                              0.5615           0    0.006885      0.5684      0.6295
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.213
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2881.74MB/5095.72MB/3214.70MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 2:04:36, real = 0:28:41, mem = 2807.8M, totSessionCpu=2:13:00 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 2:04:36, real = 0:28:41, mem = 2794.7M, totSessionCpu=2:13:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=3583.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=3583.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3670.8M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3593.8M
** Profile ** DRVs :  cpu=0:00:02.1, mem=3598.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.744  | -0.744  |  0.022  | -0.022  |
|           TNS (ns):| -19.569 | -19.497 |  0.000  | -0.072  |
|    Violating Paths:|   253   |   247   |    0    |    6    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     46 (46)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3598.3M
**optDesign ... cpu = 2:04:39, real = 0:28:44, mem = 2782.8M, totSessionCpu=2:13:03 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.1035' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 2:11:43, real = 0:30:59, mem = 3532.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6588 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1332 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2991 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 6011 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 17487 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 34409 filler insts added - prefix FILLER (CPU: 0:00:03.2).
For 34409 new insts, 34409 new pwr-pin connections were made to global net 'VDD'.
34409 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/23 10:46:51, mem=2705.9M)
% Begin Save ccopt configuration ... (date=03/23 10:46:51, mem=2705.9M)
% End Save ccopt configuration ... (date=03/23 10:46:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2706.2M, current mem=2706.2M)
% Begin Save netlist data ... (date=03/23 10:46:51, mem=2706.2M)
Writing Binary DB to placement.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 10:46:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=2706.2M, current mem=2706.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 10:46:52, mem=2707.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 10:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2707.2M, current mem=2707.2M)
Saving scheduling_file.cts.1035 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 10:46:52, mem=2707.5M)
% End Save clock tree data ... (date=03/23 10:46:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2707.5M, current mem=2707.5M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file placement.enc.dat/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file placement.enc.dat/dualcore.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3602.6M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=3594.6M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3578.6M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 10:46:53, mem=2708.8M)
% End Save power constraints data ... (date=03/23 10:46:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2708.8M, current mem=2708.8M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=03/23 10:46:55, total cpu=0:00:03.3, real=0:00:04.0, peak res=2709.3M, current mem=2709.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/23 10:48:47, mem=2614.8M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5020 sinks and 165 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5275 sinks and 171 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3511.4M, init mem=3514.7M)
*info: Placed = 76672         
*info: Unplaced = 0           
Placement Density:98.19%(293460/298879)
Placement Density (including fixed std cells):98.19%(293460/298879)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3511.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.6 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=259, avg=77, sd=65, total=25738]
   0          1          2     [min=524, max=770, avg=647, sd=174, total=1294]
   0          2          2     [min=432, max=842, avg=637, sd=289, total=1274]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.2 real=0:00:03.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.2 real=0:00:03.1)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 10:48:55 (2023-Mar-23 17:48:55 GMT)
2023-Mar-23 10:48:55 (2023-Mar-23 17:48:55 GMT): 10%
2023-Mar-23 10:48:55 (2023-Mar-23 17:48:55 GMT): 20%

Finished Activity Propagation
2023-Mar-23 10:48:56 (2023-Mar-23 17:48:56 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 47 advancing pin insertion delay (0.457% of 10295 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10295 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3753.77 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3753.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=44178  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 44178 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 582 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.02% V. EstWL: 3.097980e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43596 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.258852e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       125( 0.13%)        26( 0.03%)         2( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        27( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        91( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M8  (8)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              272( 0.04%)        27( 0.00%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 137192
[NR-eGR]     M2  (2V) length: 2.522169e+05um, number of vias: 196650
[NR-eGR]     M3  (3H) length: 2.646335e+05um, number of vias: 9600
[NR-eGR]     M4  (4V) length: 6.742437e+04um, number of vias: 4623
[NR-eGR]     M5  (5H) length: 2.650650e+04um, number of vias: 3735
[NR-eGR]     M6  (6V) length: 8.720710e+03um, number of vias: 3131
[NR-eGR]     M7  (7H) length: 1.571850e+04um, number of vias: 3929
[NR-eGR]     M8  (8V) length: 1.605743e+04um, number of vias: 0
[NR-eGR] Total length: 6.512779e+05um, number of vias: 358860
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.034990e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.73 sec, Real: 1.69 sec, Curr Mem: 3741.57 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.8 real=0:00:01.8)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=259, avg=77, sd=65, total=25738]
   0          1          2     [min=524, max=770, avg=647, sd=174, total=1294]
   0          2          2     [min=432, max=842, avg=637, sd=289, total=1274]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.5 real=0:00:04.9)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=2164.320um^2, nicg=4.320um^2, l=0.000um^2, total=2168.640um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=27031.900um, total=27031.900um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1: 334 
      NICGs: CKAN2D0: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             336
    Globally unique enables                       336
    Potentially mergeable clock gates               0
    Actually merged clock gates                     0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  336
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.3 real=0:00:01.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=5050.080um^2, nicg=13.680um^2, l=0.000um^2, total=5063.760um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=27031.900um, total=27031.900um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16: 334 
      NICGs: AN2D8: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=92, i=0, icg=334, nicg=2, l=0, total=428
      cell areas       : b=906.480um^2, i=0.000um^2, icg=3072.600um^2, nicg=13.680um^2, l=0.000um^2, total=3992.760um^2
      hp wire lengths  : top=0.000um, trunk=6100.700um, leaf=28790.600um, total=34891.300um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 87 CKBD12: 3 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 40 CKLNQD12: 19 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 79 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Bottom-up phase done. (took cpu=0:00:05.9 real=0:00:05.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (2:14:03 mem=4150.6M) ***
Total net bbox length = 5.560e+05 (2.635e+05 2.925e+05) (ext = 2.404e+04)
Move report: Detail placement moves 29279 insts, mean move: 1.54 um, max move: 94.60 um
	Max move on inst (FILLER__1_5132): (303.80, 78.40) --> (393.00, 83.80)
	Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 4150.6MB
Summary Report:
Instances move: 15874 (out of 42355 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 37.20 um (Instance: core1_inst/psum_mem_instance/memory3_reg_33_) (219.2, 74.8) -> (218, 38.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.709e+05 (2.740e+05 2.969e+05) (ext = 2.406e+04)
Runtime: CPU: 0:00:05.6 REAL: 0:00:03.0 MEM: 4150.6MB
*** Finished refinePlace (2:14:08 mem=4150.6M) ***
    Moved 6749, flipped 802 and cell swapped 0 of 10723 clock instance(s) during refinement.
    The largest move was 37.2 microns for core1_inst/psum_mem_instance/memory3_reg_33_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.5 real=0:00:03.9)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,2.08)             29
    [2.08,3.96)            59
    [3.96,5.84)            19
    [5.84,7.72)            17
    [7.72,9.6)              8
    [9.6,11.48)             3
    [11.48,13.36)           5
    [13.36,15.24)           1
    [15.24,17.12)           6
    [17.12,19)              4
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved             Node
                     location            location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------
        19           (373.800,87.400)    (389.200,91.000)     CTS_ccl_a_buf_00042 (a lib_cell CKBD16) at (389.200,91.000), in power domain auto-default
        18.8         (373.600,87.400)    (392.400,87.400)     CTS_ccl_a_buf_00027 (a lib_cell CKBD16) at (392.400,87.400), in power domain auto-default
        17.4         (379.400,91.000)    (396.800,91.000)     CTS_ccl_a_buf_00009 (a lib_cell CKBD16) at (396.800,91.000), in power domain auto-default
        17.2         (374.600,91.000)    (381.000,101.800)    CTS_ccl_a_buf_00003 (a lib_cell CKBD16) at (381.000,101.800), in power domain auto-default
        16.2         (367.800,82.000)    (367.800,65.800)     CTS_ccl_a_buf_00048 (a lib_cell CKBD16) at (367.800,65.800), in power domain auto-default
        16.2         (376.400,92.800)    (376.400,109.000)    CTS_ccl_a_buf_00021 (a lib_cell CKBD16) at (376.400,109.000), in power domain auto-default
        16           (370.600,85.600)    (384.800,87.400)     CTS_ccl_a_buf_00036 (a lib_cell CKBD16) at (384.800,87.400), in power domain auto-default
        16           (370.800,83.800)    (386.800,83.800)     CTS_ccl_a_buf_00033 (a lib_cell CKBD16) at (386.800,83.800), in power domain auto-default
        16           (375.600,92.800)    (389.800,94.600)     CTS_ccl_a_buf_00015 (a lib_cell CKBD16) at (389.800,94.600), in power domain auto-default
        15.4         (373.800,91.000)    (358.400,91.000)     CTS_ccl_a_buf_00039 (a lib_cell CKBD16) at (358.400,91.000), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.9 real=0:00:04.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=92, i=0, icg=334, nicg=2, l=0, total=428
      cell areas       : b=906.480um^2, i=0.000um^2, icg=3072.600um^2, nicg=13.680um^2, l=0.000um^2, total=3992.760um^2
      cell capacitance : b=0.495pF, i=0.000pF, icg=0.699pF, nicg=0.007pF, l=0.000pF, total=1.201pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.378pF, leaf=10.084pF, total=11.462pF
      wire lengths     : top=0.000um, trunk=8789.995um, leaf=60762.177um, total=69552.173um
      hp wire lengths  : top=0.000um, trunk=6494.300um, leaf=29432.600um, total=35926.900um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=19, worst=[0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.003ns sd=0.002ns sum=0.048ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=68 avg=0.051ns sd=0.018ns min=0.004ns max=0.092ns {55 <= 0.063ns, 10 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=362 avg=0.088ns sd=0.015ns min=0.017ns max=0.111ns {23 <= 0.063ns, 94 <= 0.084ns, 109 <= 0.094ns, 58 <= 0.100ns, 59 <= 0.105ns} {18 <= 0.110ns, 1 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 87 CKBD12: 3 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 40 CKLNQD12: 19 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 79 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.302, max=0.465, avg=0.425, sd=0.031], skew [0.163 vs 0.057*], 79.9% {0.402, 0.459} (wid=0.038 ws=0.033) (gid=0.447 gs=0.176)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.302, max=0.465, avg=0.425, sd=0.031], skew [0.163 vs 0.057*], 79.9% {0.402, 0.459} (wid=0.038 ws=0.033) (gid=0.447 gs=0.176)
      skew_group clk2/CON: insertion delay [min=0.092, max=0.423, avg=0.392, sd=0.026], skew [0.331 vs 0.057*], 91.6% {0.365, 0.423} (wid=0.045 ws=0.036) (gid=0.394 gs=0.316)
    Legalizer API calls during this step: 6103 succeeded with high effort: 6103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:14.3 real=0:00:10.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       430 (unrouted=430, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53292 (unrouted=9831, trialRouted=43461, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9452, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 430 nets for routing of which 430 have one or more fixed wires.
(ccopt eGR): Start to route 430 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4185.50 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4185.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=44270  numIgnoredNets=43840
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 430 clock nets ( 430 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 430 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 430 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 6.979140e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 222 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 222 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.204974e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 173 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 173 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.654200e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 22 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 22 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.791828e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        51( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               51( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136104
[NR-eGR]     M2  (2V) length: 2.269663e+05um, number of vias: 187775
[NR-eGR]     M3  (3H) length: 2.596741e+05um, number of vias: 16440
[NR-eGR]     M4  (4V) length: 8.892276e+04um, number of vias: 6654
[NR-eGR]     M5  (5H) length: 3.422570e+04um, number of vias: 4561
[NR-eGR]     M6  (6V) length: 1.149711e+04um, number of vias: 3135
[NR-eGR]     M7  (7H) length: 1.571890e+04um, number of vias: 3929
[NR-eGR]     M8  (8V) length: 1.605743e+04um, number of vias: 0
[NR-eGR] Total length: 6.530623e+05um, number of vias: 358598
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.914860e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11151
[NR-eGR]     M2  (2V) length: 6.330800e+03um, number of vias: 12594
[NR-eGR]     M3  (3H) length: 2.818310e+04um, number of vias: 7330
[NR-eGR]     M4  (4V) length: 2.342420e+04um, number of vias: 2079
[NR-eGR]     M5  (5H) length: 8.375300e+03um, number of vias: 846
[NR-eGR]     M6  (6V) length: 2.834800e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.914860e+04um, number of vias: 34004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.914860e+04um, number of vias: 34004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.04 sec, Real: 1.96 sec, Curr Mem: 3823.50 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/.rgfQ1CtQh
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.3 real=0:00:02.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       430 (unrouted=0, trialRouted=0, noStatus=0, routed=430, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53292 (unrouted=9831, trialRouted=43461, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9452, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3863.38 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3863.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 430  Num Prerouted Wires = 35202
[NR-eGR] Read numTotalNets=44270  numIgnoredNets=430
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43840 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 582 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.02% V. EstWL: 3.101220e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43258 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.873904e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       120( 0.12%)        14( 0.01%)   ( 0.14%) 
[NR-eGR]      M3  (3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       150( 0.17%)         4( 0.00%)   ( 0.17%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        98( 0.10%)         1( 0.00%)   ( 0.10%) 
[NR-eGR]      M8  (8)        21( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              402( 0.06%)        19( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.25 seconds, mem = 3873.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 137376
[NR-eGR]     M2  (2V) length: 2.251853e+05um, number of vias: 189749
[NR-eGR]     M3  (3H) length: 2.580494e+05um, number of vias: 18818
[NR-eGR]     M4  (4V) length: 8.773637e+04um, number of vias: 8608
[NR-eGR]     M5  (5H) length: 5.081080e+04um, number of vias: 5101
[NR-eGR]     M6  (6V) length: 2.423901e+04um, number of vias: 3171
[NR-eGR]     M7  (7H) length: 1.695060e+04um, number of vias: 3945
[NR-eGR]     M8  (8V) length: 1.668503e+04um, number of vias: 0
[NR-eGR] Total length: 6.796565e+05um, number of vias: 366768
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.53 seconds, mem = 3829.1M
End of congRepair (cpu=0:00:02.9, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:03.0 real=0:00:01.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.4 real=0:00:05.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76764 and nets=53722 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3832.332M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=92, i=0, icg=334, nicg=2, l=0, total=428
    cell areas       : b=906.480um^2, i=0.000um^2, icg=3072.600um^2, nicg=13.680um^2, l=0.000um^2, total=3992.760um^2
    cell capacitance : b=0.495pF, i=0.000pF, icg=0.699pF, nicg=0.007pF, l=0.000pF, total=1.201pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.420pF, leaf=10.335pF, total=11.754pF
    wire lengths     : top=0.000um, trunk=8789.995um, leaf=60762.177um, total=69552.173um
    hp wire lengths  : top=0.000um, trunk=6494.300um, leaf=29432.600um, total=35926.900um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=34, worst=[0.008ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.005ns, ...]} avg=0.003ns sd=0.002ns sum=0.096ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=68 avg=0.052ns sd=0.018ns min=0.004ns max=0.093ns {55 <= 0.063ns, 10 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=362 avg=0.089ns sd=0.015ns min=0.017ns max=0.113ns {20 <= 0.063ns, 94 <= 0.084ns, 97 <= 0.094ns, 66 <= 0.100ns, 51 <= 0.105ns} {27 <= 0.110ns, 7 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 87 CKBD12: 3 CKBD4: 1 CKBD3: 1 
     ICGs: CKLNQD16: 40 CKLNQD12: 19 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 79 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.304, max=0.466, avg=0.428, sd=0.031], skew [0.162 vs 0.057*], 80.9% {0.406, 0.463} (wid=0.039 ws=0.034) (gid=0.450 gs=0.178)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.304, max=0.466, avg=0.428, sd=0.031], skew [0.162 vs 0.057*], 80.9% {0.406, 0.463} (wid=0.039 ws=0.034) (gid=0.450 gs=0.178)
    skew_group clk2/CON: insertion delay [min=0.092, max=0.426, avg=0.396, sd=0.026], skew [0.334 vs 0.057*], 92.3% {0.369, 0.426} (wid=0.047 ws=0.036) (gid=0.396 gs=0.318)
  CongRepair After Initial Clustering done. (took cpu=0:00:08.1 real=0:00:06.3)
  Stage::Clustering done. (took cpu=0:00:22.4 real=0:00:17.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...    40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=115, i=0, icg=334, nicg=2, l=0, total=451
      cell areas       : b=1062.720um^2, i=0.000um^2, icg=3150.720um^2, nicg=13.680um^2, l=0.000um^2, total=4227.120um^2
      cell capacitance : b=0.582pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.299pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.602pF, leaf=10.343pF, total=11.945pF
      wire lengths     : top=0.000um, trunk=9920.993um, leaf=60827.383um, total=70748.376um
      hp wire lengths  : top=0.000um, trunk=7602.700um, leaf=30904.700um, total=38507.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=80 avg=0.049ns sd=0.020ns min=0.004ns max=0.093ns {65 <= 0.063ns, 11 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.087ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 111 <= 0.084ns, 103 <= 0.094ns, 72 <= 0.100ns, 62 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 87 CKBD12: 14 CKBD8: 12 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 55 CKLNQD12: 15 CKLNQD8: 77 CKLNQD6: 12 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 74 CKLNQD1: 51 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488], skew [0.183 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488], skew [0.183 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.092, max=0.450], skew [0.357 vs 0.057*]
    Legalizer API calls during this step: 2097 succeeded with high effort: 2097 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:06.3 real=0:00:06.3)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=115, i=0, icg=334, nicg=2, l=0, total=451
      cell areas       : b=1062.720um^2, i=0.000um^2, icg=3150.720um^2, nicg=13.680um^2, l=0.000um^2, total=4227.120um^2
      cell capacitance : b=0.582pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.299pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.602pF, leaf=10.343pF, total=11.945pF
      wire lengths     : top=0.000um, trunk=9920.993um, leaf=60827.383um, total=70748.376um
      hp wire lengths  : top=0.000um, trunk=7602.700um, leaf=30904.700um, total=38507.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=80 avg=0.049ns sd=0.020ns min=0.004ns max=0.093ns {65 <= 0.063ns, 11 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.087ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 111 <= 0.084ns, 103 <= 0.094ns, 72 <= 0.100ns, 62 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 87 CKBD12: 14 CKBD8: 12 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 55 CKLNQD12: 15 CKLNQD8: 77 CKLNQD6: 12 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 74 CKLNQD1: 51 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488, avg=0.429, sd=0.033], skew [0.183 vs 0.057*], 77.9% {0.406, 0.463} (wid=0.039 ws=0.034) (gid=0.470 gs=0.198)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488, avg=0.429, sd=0.033], skew [0.183 vs 0.057*], 77.9% {0.406, 0.463} (wid=0.039 ws=0.034) (gid=0.470 gs=0.198)
      skew_group clk2/CON: insertion delay [min=0.092, max=0.450, avg=0.402, sd=0.030], skew [0.357 vs 0.057*], 79.6% {0.392, 0.449} (wid=0.046 ws=0.036) (gid=0.420 gs=0.343)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:06.7 real=0:00:06.7)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=115, i=0, icg=334, nicg=2, l=0, total=451
      cell areas       : b=1062.720um^2, i=0.000um^2, icg=3150.720um^2, nicg=13.680um^2, l=0.000um^2, total=4227.120um^2
      cell capacitance : b=0.582pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.299pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.602pF, leaf=10.343pF, total=11.945pF
      wire lengths     : top=0.000um, trunk=9920.993um, leaf=60827.383um, total=70748.376um
      hp wire lengths  : top=0.000um, trunk=7602.700um, leaf=30904.700um, total=38507.400um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=80 avg=0.049ns sd=0.020ns min=0.004ns max=0.093ns {65 <= 0.063ns, 11 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.087ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 111 <= 0.084ns, 103 <= 0.094ns, 72 <= 0.100ns, 62 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 87 CKBD12: 14 CKBD8: 12 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 55 CKLNQD12: 15 CKLNQD8: 77 CKLNQD6: 12 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 74 CKLNQD1: 51 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488], skew [0.183 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488], skew [0.183 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.092, max=0.450], skew [0.357 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=115, i=0, icg=334, nicg=2, l=0, total=451
      cell areas       : b=1062.720um^2, i=0.000um^2, icg=3150.720um^2, nicg=13.680um^2, l=0.000um^2, total=4227.120um^2
      cell capacitance : b=0.582pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.299pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.602pF, leaf=10.343pF, total=11.945pF
      wire lengths     : top=0.000um, trunk=9920.993um, leaf=60827.383um, total=70748.376um
      hp wire lengths  : top=0.000um, trunk=7602.700um, leaf=30904.700um, total=38507.400um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=80 avg=0.049ns sd=0.020ns min=0.004ns max=0.093ns {65 <= 0.063ns, 11 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.087ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 111 <= 0.084ns, 103 <= 0.094ns, 72 <= 0.100ns, 62 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 87 CKBD12: 14 CKBD8: 12 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 55 CKLNQD12: 15 CKLNQD8: 77 CKLNQD6: 12 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 74 CKLNQD1: 51 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488], skew [0.183 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488], skew [0.183 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.092, max=0.450], skew [0.357 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=115, i=0, icg=334, nicg=2, l=0, total=451
      cell areas       : b=1062.720um^2, i=0.000um^2, icg=3150.720um^2, nicg=13.680um^2, l=0.000um^2, total=4227.120um^2
      cell capacitance : b=0.582pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.299pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.602pF, leaf=10.343pF, total=11.945pF
      wire lengths     : top=0.000um, trunk=9920.993um, leaf=60827.383um, total=70748.376um
      hp wire lengths  : top=0.000um, trunk=7602.700um, leaf=30904.700um, total=38507.400um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=80 avg=0.049ns sd=0.020ns min=0.004ns max=0.093ns {65 <= 0.063ns, 11 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.087ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 111 <= 0.084ns, 103 <= 0.094ns, 72 <= 0.100ns, 62 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 87 CKBD12: 14 CKBD8: 12 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 55 CKLNQD12: 15 CKLNQD8: 77 CKLNQD6: 12 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 74 CKLNQD1: 51 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488], skew [0.183 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.488], skew [0.183 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.092, max=0.450], skew [0.357 vs 0.057*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=104, i=0, icg=334, nicg=2, l=0, total=440
      cell areas       : b=1025.280um^2, i=0.000um^2, icg=3150.720um^2, nicg=13.680um^2, l=0.000um^2, total=4189.680um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.277pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.562pF, leaf=10.350pF, total=11.913pF
      wire lengths     : top=0.000um, trunk=9683.893um, leaf=60871.381um, total=70555.274um
      hp wire lengths  : top=0.000um, trunk=7382.100um, leaf=30904.700um, total=38286.800um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=69 avg=0.054ns sd=0.019ns min=0.004ns max=0.093ns {54 <= 0.063ns, 11 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.085ns sd=0.015ns min=0.017ns max=0.105ns {41 <= 0.063ns, 108 <= 0.084ns, 102 <= 0.094ns, 66 <= 0.100ns, 56 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 98 CKBD12: 4 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 55 CKLNQD12: 15 CKLNQD8: 77 CKLNQD6: 12 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 74 CKLNQD1: 51 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.466], skew [0.162 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.304, max=0.466], skew [0.162 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.092, max=0.427], skew [0.335 vs 0.057*]
    Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.7)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=104, i=0, icg=334, nicg=2, l=0, total=440
      cell areas       : b=1025.280um^2, i=0.000um^2, icg=3170.160um^2, nicg=13.680um^2, l=0.000um^2, total=4209.120um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.714pF, nicg=0.007pF, l=0.000pF, total=1.281pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.552pF, leaf=10.354pF, total=11.907pF
      wire lengths     : top=0.000um, trunk=9626.294um, leaf=60895.980um, total=70522.274um
      hp wire lengths  : top=0.000um, trunk=7342.500um, leaf=30925.500um, total=38268.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=69 avg=0.054ns sd=0.019ns min=0.004ns max=0.093ns {54 <= 0.063ns, 11 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.085ns sd=0.015ns min=0.017ns max=0.105ns {42 <= 0.063ns, 111 <= 0.084ns, 102 <= 0.094ns, 65 <= 0.100ns, 53 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 98 CKBD12: 4 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 59 CKLNQD12: 14 CKLNQD8: 75 CKLNQD6: 12 CKLNQD3: 49 CKLNQD2: 74 CKLNQD1: 51 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.459, avg=0.425, sd=0.030], skew [0.153 vs 0.057*], 82.6% {0.402, 0.459} (wid=0.040 ws=0.034) (gid=0.449 gs=0.176)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.459, avg=0.425, sd=0.030], skew [0.153 vs 0.057*], 82.6% {0.402, 0.459} (wid=0.040 ws=0.034) (gid=0.449 gs=0.176)
      skew_group clk2/CON: insertion delay [min=0.092, max=0.423, avg=0.394, sd=0.026], skew [0.331 vs 0.057*], 95.1% {0.366, 0.423} (wid=0.045 ws=0.034) (gid=0.397 gs=0.320)
    Legalizer API calls during this step: 432 succeeded with high effort: 432 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.6 real=0:00:02.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.9 real=0:00:03.9)
  CCOpt::Phase::Construction done. (took cpu=0:00:32.9 real=0:00:28.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=104, i=0, icg=334, nicg=2, l=0, total=440
      cell areas       : b=1025.280um^2, i=0.000um^2, icg=3170.160um^2, nicg=13.680um^2, l=0.000um^2, total=4209.120um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.714pF, nicg=0.007pF, l=0.000pF, total=1.281pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.546pF, leaf=10.354pF, total=11.900pF
      wire lengths     : top=0.000um, trunk=9583.094um, leaf=60895.980um, total=70479.074um
      hp wire lengths  : top=0.000um, trunk=7324.100um, leaf=30925.500um, total=38249.600um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=69 avg=0.054ns sd=0.019ns min=0.004ns max=0.093ns {54 <= 0.063ns, 11 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.085ns sd=0.015ns min=0.017ns max=0.105ns {42 <= 0.063ns, 110 <= 0.084ns, 103 <= 0.094ns, 65 <= 0.100ns, 53 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 98 CKBD12: 4 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 59 CKLNQD12: 14 CKLNQD8: 75 CKLNQD6: 12 CKLNQD3: 49 CKLNQD2: 74 CKLNQD1: 51 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.459], skew [0.153 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.459], skew [0.153 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.092, max=0.423], skew [0.331 vs 0.057*]
    Legalizer API calls during this step: 186 succeeded with high effort: 185 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=104, i=0, icg=334, nicg=2, l=0, total=440
      cell areas       : b=811.080um^2, i=0.000um^2, icg=2814.840um^2, nicg=13.680um^2, l=0.000um^2, total=3639.600um^2
      cell capacitance : b=0.448pF, i=0.000pF, icg=0.654pF, nicg=0.007pF, l=0.000pF, total=1.109pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.549pF, leaf=10.352pF, total=11.900pF
      wire lengths     : top=0.000um, trunk=9602.992um, leaf=60879.579um, total=70482.571um
      hp wire lengths  : top=0.000um, trunk=7324.100um, leaf=30925.500um, total=38249.600um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=69 avg=0.072ns sd=0.019ns min=0.004ns max=0.105ns {21 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 6 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 73 <= 0.100ns, 81 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 42 CKBD12: 37 CKBD8: 11 CKBD6: 1 CKBD4: 2 CKBD3: 1 CKBD2: 5 CKBD1: 3 CKBD0: 2 
       ICGs: CKLNQD16: 11 CKLNQD12: 14 CKLNQD8: 82 CKLNQD6: 19 CKLNQD4: 2 CKLNQD3: 44 CKLNQD2: 106 CKLNQD1: 56 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.348, max=0.470], skew [0.121 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.348, max=0.470], skew [0.121 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.150, max=0.422], skew [0.272 vs 0.057*]
    Legalizer API calls during this step: 1087 succeeded with high effort: 1087 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:04.3 real=0:00:01.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=104, i=0, icg=334, nicg=2, l=0, total=440
      cell areas       : b=810.360um^2, i=0.000um^2, icg=2816.640um^2, nicg=13.680um^2, l=0.000um^2, total=3640.680um^2
      cell capacitance : b=0.448pF, i=0.000pF, icg=0.654pF, nicg=0.007pF, l=0.000pF, total=1.109pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.586pF, leaf=10.351pF, total=11.937pF
      wire lengths     : top=0.000um, trunk=9842.392um, leaf=60873.279um, total=70715.671um
      hp wire lengths  : top=0.000um, trunk=7425.100um, leaf=30941.700um, total=38366.800um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=69 avg=0.075ns sd=0.019ns min=0.004ns max=0.105ns {17 <= 0.063ns, 28 <= 0.084ns, 14 <= 0.094ns, 5 <= 0.100ns, 5 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 42 CKBD12: 37 CKBD8: 11 CKBD6: 1 CKBD4: 2 CKBD3: 1 CKBD2: 4 CKBD1: 4 CKBD0: 2 
       ICGs: CKLNQD16: 11 CKLNQD12: 15 CKLNQD8: 81 CKLNQD6: 19 CKLNQD4: 2 CKLNQD3: 44 CKLNQD2: 106 CKLNQD1: 56 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.383, max=0.469, avg=0.443, sd=0.021], skew [0.087 vs 0.057*], 89.5% {0.411, 0.468} (wid=0.041 ws=0.034) (gid=0.455 gs=0.103)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.383, max=0.469, avg=0.443, sd=0.021], skew [0.087 vs 0.057*], 89.5% {0.411, 0.468} (wid=0.041 ws=0.034) (gid=0.455 gs=0.103)
      skew_group clk2/CON: insertion delay [min=0.199, max=0.422, avg=0.398, sd=0.020], skew [0.224 vs 0.057*], 94.8% {0.365, 0.422} (wid=0.045 ws=0.034) (gid=0.396 gs=0.213)
    Legalizer API calls during this step: 463 succeeded with high effort: 463 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.4 real=0:00:01.4)
  Stage::Reducing Power done. (took cpu=0:00:06.2 real=0:00:03.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.6 real=0:00:01.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.395ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 443 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=104, i=0, icg=334, nicg=2, l=0, total=440
          cell areas       : b=810.360um^2, i=0.000um^2, icg=2816.640um^2, nicg=13.680um^2, l=0.000um^2, total=3640.680um^2
          cell capacitance : b=0.448pF, i=0.000pF, icg=0.654pF, nicg=0.007pF, l=0.000pF, total=1.109pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.586pF, leaf=10.351pF, total=11.937pF
          wire lengths     : top=0.000um, trunk=9842.392um, leaf=60873.279um, total=70715.671um
          hp wire lengths  : top=0.000um, trunk=7425.100um, leaf=30941.700um, total=38366.800um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=69 avg=0.075ns sd=0.019ns min=0.004ns max=0.105ns {17 <= 0.063ns, 28 <= 0.084ns, 14 <= 0.094ns, 5 <= 0.100ns, 5 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 42 CKBD12: 37 CKBD8: 11 CKBD6: 1 CKBD4: 2 CKBD3: 1 CKBD2: 4 CKBD1: 4 CKBD0: 2 
           ICGs: CKLNQD16: 11 CKLNQD12: 15 CKLNQD8: 81 CKLNQD6: 19 CKLNQD4: 2 CKLNQD3: 44 CKLNQD2: 106 CKLNQD1: 56 
          NICGs: AN2D8: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=109, i=0, icg=334, nicg=2, l=0, total=445
          cell areas       : b=831.240um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3631.320um^2
          cell capacitance : b=0.460pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.117pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.637pF, leaf=10.351pF, total=11.988pF
          wire lengths     : top=0.000um, trunk=10170.893um, leaf=60873.279um, total=71044.172um
          hp wire lengths  : top=0.000um, trunk=7780.900um, leaf=30941.700um, total=38722.600um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=74 avg=0.074ns sd=0.020ns min=0.004ns max=0.105ns {19 <= 0.063ns, 29 <= 0.084ns, 12 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 13 CKBD6: 1 CKBD4: 3 CKBD3: 2 CKBD2: 4 CKBD1: 5 CKBD0: 2 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
          NICGs: AN2D8: 2 
        Legalizer API calls during this step: 116 succeeded with high effort: 116 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.7 real=0:00:02.7)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
          cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
          cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
          wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
          hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
          NICGs: AN2D8: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
          cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
          cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
          wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
          hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
          NICGs: AN2D8: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.7 real=0:00:01.7)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
      cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
      cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
      wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
      hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Legalizer API calls during this step: 365 succeeded with high effort: 365 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:06.7 real=0:00:06.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
    cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
    cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
    wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
    hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
    Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
     ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.412, max=0.468], skew [0.056 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.412, max=0.468], skew [0.056 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.365, max=0.422], skew [0.057 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
      cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
      cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
      wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
      hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.468], skew [0.056 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.468], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.365, max=0.422], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
          cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
          cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
          wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
          hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
          NICGs: AN2D8: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
      cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
      cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
      wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
      hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.468], skew [0.056 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.468], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.365, max=0.422], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
      cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
      cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
      wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
      hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.468], skew [0.056 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.468], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.365, max=0.422], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
      cell areas       : b=875.520um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3675.600um^2
      cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.739pF, leaf=10.351pF, total=12.090pF
      wire lengths     : top=0.000um, trunk=10808.591um, leaf=60873.279um, total=71681.870um
      hp wire lengths  : top=0.000um, trunk=8478.900um, leaf=30941.700um, total=39420.600um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=88 avg=0.070ns sd=0.022ns min=0.004ns max=0.105ns {31 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 97 <= 0.084ns, 112 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 43 CKBD12: 38 CKBD8: 14 CKBD6: 1 CKBD4: 6 CKBD3: 2 CKBD2: 6 CKBD1: 5 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.468, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.412, 0.468} (wid=0.039 ws=0.031) (gid=0.456 gs=0.068)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.468, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.412, 0.468} (wid=0.039 ws=0.031) (gid=0.456 gs=0.068)
      skew_group clk2/CON: insertion delay [min=0.365, max=0.422, avg=0.405, sd=0.012], skew [0.057 vs 0.057], 100% {0.365, 0.422} (wid=0.044 ws=0.032) (gid=0.402 gs=0.070)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:08.4 real=0:00:08.4)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    Tried: 460 Succeeded: 2
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=876.600um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3676.680um^2
      cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.711pF, leaf=10.351pF, total=12.062pF
      wire lengths     : top=0.000um, trunk=10631.892um, leaf=60873.279um, total=71505.171um
      hp wire lengths  : top=0.000um, trunk=8337.700um, leaf=30941.700um, total=39279.400um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=86 avg=0.071ns sd=0.022ns min=0.004ns max=0.105ns {29 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 98 <= 0.084ns, 111 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 45 CKBD12: 37 CKBD8: 13 CKBD6: 1 CKBD4: 5 CKBD3: 2 CKBD2: 5 CKBD1: 5 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.365, max=0.423], skew [0.058 vs 0.057*]
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.2 real=0:00:00.8)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=876.600um^2, i=0.000um^2, icg=2786.400um^2, nicg=13.680um^2, l=0.000um^2, total=3676.680um^2
      cell capacitance : b=0.486pF, i=0.000pF, icg=0.650pF, nicg=0.007pF, l=0.000pF, total=1.143pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.712pF, leaf=10.351pF, total=12.063pF
      wire lengths     : top=0.000um, trunk=10643.090um, leaf=60873.279um, total=71516.369um
      hp wire lengths  : top=0.000um, trunk=8346.100um, leaf=30941.700um, total=39287.800um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=86 avg=0.071ns sd=0.022ns min=0.004ns max=0.105ns {29 <= 0.063ns, 28 <= 0.084ns, 15 <= 0.094ns, 7 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.033ns max=0.105ns {10 <= 0.063ns, 98 <= 0.084ns, 111 <= 0.094ns, 72 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 45 CKBD12: 37 CKBD8: 13 CKBD6: 1 CKBD4: 5 CKBD3: 2 CKBD2: 5 CKBD1: 5 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 22 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 109 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.411, 0.467} (wid=0.038 ws=0.031) (gid=0.455 gs=0.066)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.411, 0.467} (wid=0.038 ws=0.031) (gid=0.455 gs=0.066)
      skew_group clk2/CON: insertion delay [min=0.365, max=0.422, avg=0.404, sd=0.012], skew [0.057 vs 0.057], 100% {0.365, 0.422} (wid=0.043 ws=0.032) (gid=0.399 gs=0.068)
    Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.9 real=0:00:00.9)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.398pF fall=9.379pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.386pF fall=9.366pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=855.000um^2, i=0.000um^2, icg=2777.760um^2, nicg=13.680um^2, l=0.000um^2, total=3646.440um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.130pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.712pF, leaf=10.349pF, total=12.062pF
      wire lengths     : top=0.000um, trunk=10641.290um, leaf=60863.981um, total=71505.271um
      hp wire lengths  : top=0.000um, trunk=8346.100um, leaf=30941.700um, total=39287.800um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=86 avg=0.073ns sd=0.023ns min=0.004ns max=0.105ns {27 <= 0.063ns, 24 <= 0.084ns, 16 <= 0.094ns, 11 <= 0.100ns, 8 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.045ns max=0.105ns {9 <= 0.063ns, 95 <= 0.084ns, 112 <= 0.094ns, 75 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 40 CKBD12: 39 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 1 CKBD2: 4 CKBD1: 7 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 112 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.468, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.411, 0.468} (wid=0.038 ws=0.031) (gid=0.457 gs=0.066)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.468, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.411, 0.468} (wid=0.038 ws=0.031) (gid=0.457 gs=0.066)
      skew_group clk2/CON: insertion delay [min=0.380, max=0.437, avg=0.415, sd=0.013], skew [0.057 vs 0.057], 100% {0.380, 0.437} (wid=0.043 ws=0.032) (gid=0.411 gs=0.066)
    Legalizer API calls during this step: 1009 succeeded with high effort: 1009 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:04.4 real=0:00:01.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=855.000um^2, i=0.000um^2, icg=2777.760um^2, nicg=13.680um^2, l=0.000um^2, total=3646.440um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.130pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.712pF, leaf=10.349pF, total=12.062pF
      wire lengths     : top=0.000um, trunk=10641.290um, leaf=60863.981um, total=71505.271um
      hp wire lengths  : top=0.000um, trunk=8346.100um, leaf=30941.700um, total=39287.800um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=86 avg=0.073ns sd=0.023ns min=0.004ns max=0.105ns {27 <= 0.063ns, 24 <= 0.084ns, 16 <= 0.094ns, 11 <= 0.100ns, 8 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.045ns max=0.105ns {9 <= 0.063ns, 95 <= 0.084ns, 112 <= 0.094ns, 75 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 40 CKBD12: 39 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 1 CKBD2: 4 CKBD1: 7 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 112 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.468, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.411, 0.468} (wid=0.038 ws=0.031) (gid=0.457 gs=0.066)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.468, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.411, 0.468} (wid=0.038 ws=0.031) (gid=0.457 gs=0.066)
      skew_group clk2/CON: insertion delay [min=0.380, max=0.437, avg=0.415, sd=0.013], skew [0.057 vs 0.057], 100% {0.380, 0.437} (wid=0.043 ws=0.032) (gid=0.411 gs=0.066)
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 301 succeeded with high effort: 301 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - core...
        Move for wirelength. considered=459, filtered=459, permitted=457, cannotCompute=0, computed=457, moveTooSmall=70, resolved=369, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=51, ignoredLeafDriver=0, worse=234, accepted=83
        Max accepted move=43.000um, total accepted move=956.400um, average move=11.523um
        Move for wirelength. considered=459, filtered=459, permitted=457, cannotCompute=0, computed=457, moveTooSmall=124, resolved=300, predictFail=59, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=83, ignoredLeafDriver=0, worse=130, accepted=28
        Max accepted move=47.600um, total accepted move=247.800um, average move=8.850um
        Move for wirelength. considered=459, filtered=459, permitted=457, cannotCompute=0, computed=457, moveTooSmall=161, resolved=239, predictFail=23, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=99, ignoredLeafDriver=0, worse=96, accepted=20
        Max accepted move=14.400um, total accepted move=124.200um, average move=6.210um
        Legalizer API calls during this step: 829 succeeded with high effort: 829 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.1 real=0:00:04.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 299 succeeded with high effort: 299 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=459, filtered=459, permitted=457, cannotCompute=0, computed=457, moveTooSmall=82, resolved=83, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=46, ignoredLeafDriver=0, worse=31, accepted=6
        Max accepted move=10.800um, total accepted move=23.000um, average move=3.833um
        Move for wirelength. considered=459, filtered=459, permitted=457, cannotCompute=0, computed=457, moveTooSmall=74, resolved=54, predictFail=12, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=42, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 127 succeeded with high effort: 127 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 2058 succeeded with high effort: 2058 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.2 real=0:00:02.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=459, filtered=459, permitted=457, cannotCompute=0, computed=457, moveTooSmall=0, resolved=147, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=110, accepted=36
        Max accepted move=13.000um, total accepted move=68.200um, average move=1.894um
        Move for wirelength. considered=459, filtered=459, permitted=457, cannotCompute=0, computed=457, moveTooSmall=0, resolved=125, predictFail=108, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=15, accepted=1
        Max accepted move=2.600um, total accepted move=2.600um, average move=2.600um
        Move for wirelength. considered=459, filtered=459, permitted=457, cannotCompute=0, computed=457, moveTooSmall=0, resolved=125, predictFail=123, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 168 succeeded with high effort: 168 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.5)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
        cell areas       : b=855.000um^2, i=0.000um^2, icg=2777.760um^2, nicg=13.680um^2, l=0.000um^2, total=3646.440um^2
        cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.130pF
        sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.402pF, leaf=10.282pF, total=11.684pF
        wire lengths     : top=0.000um, trunk=8685.191um, leaf=60447.795um, total=69132.987um
        hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31042.300um, total=37784.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=86 avg=0.063ns sd=0.020ns min=0.004ns max=0.103ns {39 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
        Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.045ns max=0.105ns {12 <= 0.063ns, 92 <= 0.084ns, 117 <= 0.094ns, 73 <= 0.100ns, 79 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 40 CKBD12: 39 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 1 CKBD2: 4 CKBD1: 7 CKBD0: 8 
         ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 112 CKLNQD1: 57 
        NICGs: AN2D8: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.405, max=0.462, avg=0.437, sd=0.016], skew [0.057 vs 0.057], 100% {0.405, 0.462} (wid=0.033 ws=0.029) (gid=0.451 gs=0.070)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.405, max=0.462, avg=0.437, sd=0.016], skew [0.057 vs 0.057], 100% {0.405, 0.462} (wid=0.033 ws=0.029) (gid=0.451 gs=0.070)
        skew_group clk2/CON: insertion delay [min=0.375, max=0.432, avg=0.406, sd=0.015], skew [0.057 vs 0.057], 100% {0.375, 0.432} (wid=0.043 ws=0.032) (gid=0.406 gs=0.066)
      Legalizer API calls during this step: 3782 succeeded with high effort: 3782 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:08.8 real=0:00:08.9)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 460 , Succeeded = 88 , Wirelength increased = 369 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=855.000um^2, i=0.000um^2, icg=2777.760um^2, nicg=13.680um^2, l=0.000um^2, total=3646.440um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.130pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.390pF, leaf=10.259pF, total=11.648pF
      wire lengths     : top=0.000um, trunk=8608.793um, leaf=60295.695um, total=68904.488um
      hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31042.300um, total=37784.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=86 avg=0.062ns sd=0.020ns min=0.004ns max=0.103ns {40 <= 0.063ns, 33 <= 0.084ns, 11 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.045ns max=0.105ns {12 <= 0.063ns, 96 <= 0.084ns, 113 <= 0.094ns, 75 <= 0.100ns, 77 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 40 CKBD12: 39 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 1 CKBD2: 4 CKBD1: 7 CKBD0: 8 
       ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 112 CKLNQD1: 57 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.403, max=0.462, avg=0.436, sd=0.016], skew [0.059 vs 0.057*], 99.7% {0.405, 0.462} (wid=0.033 ws=0.029) (gid=0.450 gs=0.069)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.403, max=0.462, avg=0.436, sd=0.016], skew [0.059 vs 0.057*], 99.7% {0.405, 0.462} (wid=0.033 ws=0.029) (gid=0.450 gs=0.069)
      skew_group clk2/CON: insertion delay [min=0.371, max=0.432, avg=0.405, sd=0.015], skew [0.061 vs 0.057*], 99.5% {0.375, 0.432} (wid=0.043 ws=0.032) (gid=0.406 gs=0.068)
    Legalizer API calls during this step: 3782 succeeded with high effort: 3782 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:10.3 real=0:00:10.3)
  Total capacitance is (rise=21.034pF fall=21.015pF), of which (rise=11.648pF fall=11.648pF) is wire, and (rise=9.386pF fall=9.366pF) is gate.
  Stage::Polishing done. (took cpu=0:00:17.1 real=0:00:13.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (2:15:01 mem=4131.6M) ***
Total net bbox length = 5.729e+05 (2.747e+05 2.981e+05) (ext = 2.419e+04)
Move report: Detail placement moves 1 insts, mean move: 0.80 um, max move: 0.80 um
	Max move on inst (gclk_inst2/gate_en_reg): (149.60, 227.80) --> (148.80, 227.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4131.6MB
Summary Report:
Instances move: 1 (out of 42384 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 0.80 um (Instance: gclk_inst2/gate_en_reg) (149.6, 227.8) -> (148.8, 227.8)
	Length: 14 sites, height: 1 rows, site name: core, cell type: LNQD1
Total net bbox length = 5.729e+05 (2.747e+05 2.981e+05) (ext = 2.419e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4131.6MB
*** Finished refinePlace (2:15:01 mem=4131.6M) ***
  Moved 1, flipped 0 and cell swapped 0 of 10752 clock instance(s) during refinement.
  The largest move was 0.8 microns for gclk_inst2/gate_en_reg.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:00.8)
  CCOpt::Phase::Implementation done. (took cpu=0:00:32.7 real=0:00:26.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       459 (unrouted=459, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53274 (unrouted=9813, trialRouted=43461, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9434, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 459 nets for routing of which 459 have one or more fixed wires.
(ccopt eGR): Start to route 459 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4131.59 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4131.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=44299  numIgnoredNets=43840
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 459 clock nets ( 459 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 459 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 459 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 6.954480e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 240 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 240 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.216494e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 177 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 177 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.648314e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 22 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 22 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.756440e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        48( 0.05%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               48( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136162
[NR-eGR]     M2  (2V) length: 2.214304e+05um, number of vias: 187957
[NR-eGR]     M3  (3H) length: 2.532588e+05um, number of vias: 18454
[NR-eGR]     M4  (4V) length: 8.670797e+04um, number of vias: 8399
[NR-eGR]     M5  (5H) length: 4.962070e+04um, number of vias: 5025
[NR-eGR]     M6  (6V) length: 2.380872e+04um, number of vias: 3167
[NR-eGR]     M7  (7H) length: 1.688860e+04um, number of vias: 3943
[NR-eGR]     M8  (8V) length: 1.667224e+04um, number of vias: 0
[NR-eGR] Total length: 6.683874e+05um, number of vias: 363107
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.898100e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11209
[NR-eGR]     M2  (2V) length: 6.374000e+03um, number of vias: 12697
[NR-eGR]     M3  (3H) length: 2.726420e+04um, number of vias: 7303
[NR-eGR]     M4  (4V) length: 2.401040e+04um, number of vias: 2062
[NR-eGR]     M5  (5H) length: 8.543600e+03um, number of vias: 830
[NR-eGR]     M6  (6V) length: 2.788000e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.898100e+04um, number of vias: 34105
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.898100e+04um, number of vias: 34105
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.52 sec, Real: 1.40 sec, Curr Mem: 3823.59 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/.rgfng3lxJ
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.6)
Set FIXED routing status on 459 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       459 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=459, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53274 (unrouted=9813, trialRouted=43461, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9434, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.1 real=0:00:01.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76793 and nets=53733 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3823.590M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.5 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=855.000um^2, i=0.000um^2, icg=2777.760um^2, nicg=13.680um^2, l=0.000um^2, total=3646.440um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.130pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.390pF, leaf=10.184pF, total=11.574pF
          wire lengths     : top=0.000um, trunk=8721.500um, leaf=60259.500um, total=68981.000um
          hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31042.300um, total=37784.000um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=9, worst=[0.004ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.010ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=86 avg=0.062ns sd=0.020ns min=0.004ns max=0.103ns {40 <= 0.063ns, 33 <= 0.084ns, 11 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.012ns min=0.043ns max=0.110ns {14 <= 0.063ns, 95 <= 0.084ns, 120 <= 0.094ns, 64 <= 0.100ns, 71 <= 0.105ns} {9 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 40 CKBD12: 39 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 1 CKBD2: 4 CKBD1: 7 CKBD0: 8 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 112 CKLNQD1: 57 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.401, max=0.468, avg=0.438, sd=0.018], skew [0.067 vs 0.057*], 96.8% {0.407, 0.464} (wid=0.029 ws=0.025) (gid=0.458 gs=0.078)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.401, max=0.468, avg=0.438, sd=0.018], skew [0.067 vs 0.057*], 96.8% {0.407, 0.464} (wid=0.029 ws=0.025) (gid=0.458 gs=0.078)
          skew_group clk2/CON: insertion delay [min=0.370, max=0.431, avg=0.405, sd=0.015], skew [0.061 vs 0.057*], 99.6% {0.374, 0.431} (wid=0.040 ws=0.030) (gid=0.407 gs=0.068)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=855.000um^2, i=0.000um^2, icg=2777.760um^2, nicg=13.680um^2, l=0.000um^2, total=3646.440um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.130pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.390pF, leaf=10.184pF, total=11.574pF
          wire lengths     : top=0.000um, trunk=8721.500um, leaf=60259.500um, total=68981.000um
          hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31042.300um, total=37784.000um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=9, worst=[0.004ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.010ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=86 avg=0.062ns sd=0.020ns min=0.004ns max=0.103ns {40 <= 0.063ns, 33 <= 0.084ns, 11 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.012ns min=0.043ns max=0.110ns {14 <= 0.063ns, 95 <= 0.084ns, 120 <= 0.094ns, 64 <= 0.100ns, 71 <= 0.105ns} {9 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 40 CKBD12: 39 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 1 CKBD2: 4 CKBD1: 7 CKBD0: 8 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 112 CKLNQD1: 57 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.401, max=0.468, avg=0.438, sd=0.018], skew [0.067 vs 0.057*], 96.8% {0.407, 0.464} (wid=0.029 ws=0.025) (gid=0.458 gs=0.078)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.401, max=0.468, avg=0.438, sd=0.018], skew [0.067 vs 0.057*], 96.8% {0.407, 0.464} (wid=0.029 ws=0.025) (gid=0.458 gs=0.078)
          skew_group clk2/CON: insertion delay [min=0.370, max=0.431, avg=0.405, sd=0.015], skew [0.061 vs 0.057*], 99.6% {0.374, 0.431} (wid=0.040 ws=0.030) (gid=0.407 gs=0.068)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk1/CON,WC: 0.468 -> 0.468, clk2/CON,WC: 0.423 -> 0.431}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 20, numUnchanged = 145, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 269, numSkippedDueToCloseToSkewTarget = 25
        CCOpt-eGRPC Downsizing: considered: 165, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 165, unsuccessful: 0, sized: 20
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 2, numUnchanged = 12, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 6
        CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 2
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=838.440um^2, i=0.000um^2, icg=2771.640um^2, nicg=13.680um^2, l=0.000um^2, total=3623.760um^2
          cell capacitance : b=0.466pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.120pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.390pF, leaf=10.184pF, total=11.574pF
          wire lengths     : top=0.000um, trunk=8721.500um, leaf=60259.500um, total=68981.000um
          hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31042.300um, total=37784.000um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=9, worst=[0.004ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.011ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=86 avg=0.065ns sd=0.020ns min=0.004ns max=0.103ns {31 <= 0.063ns, 41 <= 0.084ns, 12 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.043ns max=0.110ns {11 <= 0.063ns, 98 <= 0.084ns, 120 <= 0.094ns, 64 <= 0.100ns, 71 <= 0.105ns} {9 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 36 CKBD12: 41 CKBD8: 17 CKBD6: 1 CKBD4: 3 CKBD3: 4 CKBD2: 2 CKBD1: 9 CKBD0: 8 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 80 CKLNQD6: 19 CKLNQD3: 38 CKLNQD2: 114 CKLNQD1: 61 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.402, max=0.468, avg=0.442, sd=0.016], skew [0.065 vs 0.057*], 98.8% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.458 gs=0.075)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.402, max=0.468, avg=0.442, sd=0.016], skew [0.065 vs 0.057*], 98.8% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.458 gs=0.075)
          skew_group clk2/CON: insertion delay [min=0.370, max=0.431, avg=0.406, sd=0.015], skew [0.061 vs 0.057*], 99.6% {0.374, 0.431} (wid=0.040 ws=0.030) (gid=0.407 gs=0.068)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.4 real=0:00:01.5)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 459, tested: 459, violation detected: 9, violation ignored (due to small violation): 7, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        ----------------------------------------------------------------------------------------------------------------------------
        top                0                    0                    0            0                    0                    0
        trunk              0                    0                    0            0                    0                    0
        leaf               2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 1.440um^2 (0.040%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=838.440um^2, i=0.000um^2, icg=2773.080um^2, nicg=13.680um^2, l=0.000um^2, total=3625.200um^2
          cell capacitance : b=0.466pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.120pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.390pF, leaf=10.184pF, total=11.574pF
          wire lengths     : top=0.000um, trunk=8721.500um, leaf=60259.500um, total=68981.000um
          hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31042.300um, total=37784.000um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=7, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.004ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=86 avg=0.065ns sd=0.020ns min=0.004ns max=0.103ns {31 <= 0.063ns, 41 <= 0.084ns, 12 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.011ns min=0.043ns max=0.106ns {11 <= 0.063ns, 99 <= 0.084ns, 121 <= 0.094ns, 64 <= 0.100ns, 71 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 36 CKBD12: 41 CKBD8: 17 CKBD6: 1 CKBD4: 3 CKBD3: 4 CKBD2: 2 CKBD1: 9 CKBD0: 8 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 81 CKLNQD6: 18 CKLNQD3: 39 CKLNQD2: 113 CKLNQD1: 61 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.402, max=0.468, avg=0.442, sd=0.016], skew [0.065 vs 0.057*], 98.8% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.458 gs=0.075)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.402, max=0.468, avg=0.442, sd=0.016], skew [0.065 vs 0.057*], 98.8% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.458 gs=0.075)
          skew_group clk2/CON: insertion delay [min=0.370, max=0.431, avg=0.406, sd=0.015], skew [0.061 vs 0.057*], 99.6% {0.374, 0.431} (wid=0.040 ws=0.030) (gid=0.407 gs=0.068)
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=2
        Moving clock insts towards fanout done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 190 insts, 380 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=838.440um^2, i=0.000um^2, icg=2773.080um^2, nicg=13.680um^2, l=0.000um^2, total=3625.200um^2
          cell capacitance : b=0.466pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.120pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.390pF, leaf=10.184pF, total=11.574pF
          wire lengths     : top=0.000um, trunk=8721.500um, leaf=60259.500um, total=68981.000um
          hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31037.900um, total=37779.600um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=7, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.004ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=86 avg=0.065ns sd=0.020ns min=0.004ns max=0.103ns {31 <= 0.063ns, 41 <= 0.084ns, 12 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.011ns min=0.043ns max=0.106ns {11 <= 0.063ns, 99 <= 0.084ns, 121 <= 0.094ns, 64 <= 0.100ns, 71 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 36 CKBD12: 41 CKBD8: 17 CKBD6: 1 CKBD4: 3 CKBD3: 4 CKBD2: 2 CKBD1: 9 CKBD0: 8 
           ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 81 CKLNQD6: 18 CKLNQD3: 39 CKLNQD2: 113 CKLNQD1: 61 
          NICGs: AN2D8: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.402, max=0.468, avg=0.442, sd=0.016], skew [0.065 vs 0.057*], 98.8% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.458 gs=0.075)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.402, max=0.468, avg=0.442, sd=0.016], skew [0.065 vs 0.057*], 98.8% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.458 gs=0.075)
          skew_group clk2/CON: insertion delay [min=0.370, max=0.431, avg=0.406, sd=0.015], skew [0.061 vs 0.057*], 99.6% {0.374, 0.431} (wid=0.040 ws=0.030) (gid=0.407 gs=0.068)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (2:15:09 mem=4086.3M) ***
Total net bbox length = 5.729e+05 (2.747e+05 2.981e+05) (ext = 2.419e+04)
Move report: Detail placement moves 22334 insts, mean move: 0.98 um, max move: 17.20 um
	Max move on inst (core1_inst/psum_mem_instance/memory11_reg_79_): (223.00, 105.40) --> (222.00, 121.60)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:02.0 MEM: 4086.3MB
Summary Report:
Instances move: 12029 (out of 42384 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 17.20 um (Instance: core1_inst/psum_mem_instance/memory11_reg_79_) (223, 105.4) -> (222, 121.6)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.784e+05 (2.789e+05 2.995e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:05.3 REAL: 0:00:03.0 MEM: 4086.3MB
*** Finished refinePlace (2:15:14 mem=4086.3M) ***
  Moved 4783, flipped 282 and cell swapped 0 of 10752 clock instance(s) during refinement.
  The largest move was 17.2 microns for core1_inst/psum_mem_instance/memory11_reg_79_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.6 real=0:00:03.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:12.9 real=0:00:10.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       459 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=459, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53274 (unrouted=9813, trialRouted=43461, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9434, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 459 nets for routing of which 459 have one or more fixed wires.
(ccopt eGR): Start to route 459 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4076.81 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4076.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=44299  numIgnoredNets=43840
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 459 clock nets ( 459 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 459 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 459 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 7.006320e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 230 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 230 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.200834e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 166 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 166 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.610208e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 27 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 27 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.757394e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        46( 0.05%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               46( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136162
[NR-eGR]     M2  (2V) length: 2.215548e+05um, number of vias: 188015
[NR-eGR]     M3  (3H) length: 2.539229e+05um, number of vias: 18427
[NR-eGR]     M4  (4V) length: 8.680757e+04um, number of vias: 8295
[NR-eGR]     M5  (5H) length: 4.931020e+04um, number of vias: 4957
[NR-eGR]     M6  (6V) length: 2.370672e+04um, number of vias: 3165
[NR-eGR]     M7  (7H) length: 1.688820e+04um, number of vias: 3943
[NR-eGR]     M8  (8V) length: 1.667224e+04um, number of vias: 0
[NR-eGR] Total length: 6.688626e+05um, number of vias: 362964
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.945620e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11209
[NR-eGR]     M2  (2V) length: 6.498400e+03um, number of vias: 12755
[NR-eGR]     M3  (3H) length: 2.792830e+04um, number of vias: 7276
[NR-eGR]     M4  (4V) length: 2.411000e+04um, number of vias: 1958
[NR-eGR]     M5  (5H) length: 8.233100e+03um, number of vias: 762
[NR-eGR]     M6  (6V) length: 2.686000e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.945620e+04um, number of vias: 33962
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.945620e+04um, number of vias: 33962
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.75 sec, Real: 1.66 sec, Curr Mem: 3771.81 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/.rgf6e4GeE
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:01.9)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 459 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 459 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/23 10:50:10, mem=3014.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 23 10:50:10 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=53733)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 10:50:12 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 53727 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:27, elapsed time = 00:00:05, memory = 3095.01 (MB), peak = 3365.45 (MB)
#Merging special wires: starts on Thu Mar 23 10:50:17 2023 with memory = 3095.26 (MB), peak = 3365.45 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.3 GB --0.69 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Thu Mar 23 10:50:17 2023
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:06
#Increased memory = 33.18 (MB)
#Total memory = 3096.45 (MB)
#Peak memory = 3365.45 (MB)
#
#
#Start global routing on Thu Mar 23 10:50:17 2023
#
#
#Start global routing initialization on Thu Mar 23 10:50:17 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 10:50:17 2023
#
#Start routing resource analysis on Thu Mar 23 10:50:17 2023
#
#Routing resource analysis is done on Thu Mar 23 10:50:18 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    93.59%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.84%
#
#  459 nets (0.85%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 10:50:18 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3103.20 (MB), peak = 3365.45 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu Mar 23 10:50:18 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3103.54 (MB), peak = 3365.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3113.34 (MB), peak = 3365.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3115.19 (MB), peak = 3365.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9434 (skipped).
#Total number of selected nets for routing = 459.
#Total number of unselected nets (but routable) for routing = 43840 (skipped).
#Total number of nets in the design = 53733.
#
#43840 skipped nets do not have any wires.
#459 routable nets have only global wires.
#459 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                459               0  
#------------------------------------------------
#        Total                459               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                459          582           43258  
#-------------------------------------------------------------
#        Total                459          582           43258  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            3(0.01%)      0(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           27(0.08%)      2(0.01%)   (0.08%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     30(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 459
#Total wire length = 67812 um.
#Total half perimeter of net bounding box = 38803 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5649 um.
#Total wire length on LAYER M3 = 27591 um.
#Total wire length on LAYER M4 = 23838 um.
#Total wire length on LAYER M5 = 8064 um.
#Total wire length on LAYER M6 = 2670 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29453
#Up-Via Summary (total 29453):
#           
#-----------------------
# M1              11207
# M2               9566
# M3               6278
# M4               1743
# M5                659
#-----------------------
#                 29453 
#
#Total number of involved priority nets 459
#Maximum src to sink distance for priority net 482.3
#Average of max src_to_sink distance for priority net 70.1
#Average of ave src_to_sink distance for priority net 39.6
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.08%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 25.68 (MB)
#Total memory = 3122.14 (MB)
#Peak memory = 3365.45 (MB)
#
#Finished global routing on Thu Mar 23 10:50:24 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3103.12 (MB), peak = 3365.45 (MB)
#Start Track Assignment.
#Done with 7043 horizontal wires in 2 hboxes and 6522 vertical wires in 2 hboxes.
#Done with 6931 horizontal wires in 2 hboxes and 6428 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 459
#Total wire length = 72374 um.
#Total half perimeter of net bounding box = 38803 um.
#Total wire length on LAYER M1 = 4566 um.
#Total wire length on LAYER M2 = 5305 um.
#Total wire length on LAYER M3 = 27415 um.
#Total wire length on LAYER M4 = 24163 um.
#Total wire length on LAYER M5 = 8177 um.
#Total wire length on LAYER M6 = 2748 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29453
#Up-Via Summary (total 29453):
#           
#-----------------------
# M1              11207
# M2               9566
# M3               6278
# M4               1743
# M5                659
#-----------------------
#                 29453 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.39 (MB), peak = 3365.45 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:14
#Increased memory = 64.46 (MB)
#Total memory = 3127.58 (MB)
#Peak memory = 3365.45 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.6% of the total area was rechecked for DRC, and 58.2% required routing.
#   number of violations = 0
#cpu time = 00:00:55, elapsed time = 00:00:07, memory = 3395.14 (MB), peak = 3399.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 459
#Total wire length = 70813 um.
#Total half perimeter of net bounding box = 38803 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 572 um.
#Total wire length on LAYER M3 = 29614 um.
#Total wire length on LAYER M4 = 30226 um.
#Total wire length on LAYER M5 = 8065 um.
#Total wire length on LAYER M6 = 2333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 35954
#Total number of multi-cut vias = 221 (  0.6%)
#Total number of single cut vias = 35733 ( 99.4%)
#Up-Via Summary (total 35954):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10974 ( 98.0%)       221 (  2.0%)      11195
# M2             11204 (100.0%)         0 (  0.0%)      11204
# M3             11372 (100.0%)         0 (  0.0%)      11372
# M4              1746 (100.0%)         0 (  0.0%)       1746
# M5               437 (100.0%)         0 (  0.0%)        437
#-----------------------------------------------------------
#                35733 ( 99.4%)       221 (  0.6%)      35954 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:56
#Elapsed time = 00:00:08
#Increased memory = 7.95 (MB)
#Total memory = 3135.54 (MB)
#Peak memory = 3399.14 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:08
#Increased memory = 7.95 (MB)
#Total memory = 3135.54 (MB)
#Peak memory = 3399.14 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:00:25
#Increased memory = 95.57 (MB)
#Total memory = 3110.18 (MB)
#Peak memory = 3399.14 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 10:50:35 2023
#
% End globalDetailRoute (date=03/23 10:50:35, total cpu=0:01:35, real=0:00:25.0, peak res=3399.1M, current mem=3094.3M)
        NanoRoute done. (took cpu=0:01:35 real=0:00:24.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 459 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          233
        50.000     100.000          102
       100.000     150.000           97
       150.000     200.000           19
       200.000     250.000            3
       250.000     300.000            1
       300.000     350.000            1
       350.000     400.000            1
       400.000     450.000            1
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          347
        0.000      5.000           83
        5.000     10.000           14
       10.000     15.000            8
       15.000     20.000            2
       20.000     25.000            1
       25.000     30.000            0
       30.000     35.000            1
       35.000     40.000            2
       40.000     45.000            0
       45.000     50.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core2_inst/ofifo_inst/col_idx_0__fifo_instance/net4304 (12 terminals)
    Guided length:  max path =    48.400um, total =    54.200um
    Routed length:  max path =    36.200um, total =    79.700um
    Deviation:      max path =   -25.207%,  total =    47.048%

    Net core1_inst/CTS_2 (6 terminals)
    Guided length:  max path =   104.000um, total =   144.200um
    Routed length:  max path =   143.800um, total =   163.680um
    Deviation:      max path =    38.269%,  total =    13.509%

    Net core2_inst/ofifo_inst/col_idx_2__fifo_instance/net4309 (12 terminals)
    Guided length:  max path =    46.600um, total =    59.400um
    Routed length:  max path =    31.200um, total =    78.410um
    Deviation:      max path =   -33.047%,  total =    32.003%

    Net core1_inst/mac_array_instance/col_idx_8__mac_col_inst/net4363 (33 terminals)
    Guided length:  max path =   128.000um, total =   167.400um
    Routed length:  max path =   116.800um, total =   207.680um
    Deviation:      max path =    -8.750%,  total =    24.062%

    Net core1_inst/mac_array_instance/col_idx_2__mac_col_inst/net4567 (33 terminals)
    Guided length:  max path =    89.200um, total =   160.200um
    Routed length:  max path =    89.600um, total =   198.360um
    Deviation:      max path =     0.448%,  total =    23.820%

    Net core2_inst/psum_mem_instance/CTS_33 (89 terminals)
    Guided length:  max path =    77.200um, total =   265.800um
    Routed length:  max path =    76.600um, total =   327.970um
    Deviation:      max path =    -0.777%,  total =    23.390%

    Net core1_inst/qmem_instance/net4266 (33 terminals)
    Guided length:  max path =    66.400um, total =   198.200um
    Routed length:  max path =    81.400um, total =   215.120um
    Deviation:      max path =    22.590%,  total =     8.537%

    Net core2_inst/mac_array_instance/CTS_2 (97 terminals)
    Guided length:  max path =   110.800um, total =   469.800um
    Routed length:  max path =    96.600um, total =   573.385um
    Deviation:      max path =   -12.816%,  total =    22.049%

    Net core2_inst/mac_array_instance/col_idx_8__mac_col_inst/net4347 (57 terminals)
    Guided length:  max path =    52.400um, total =   192.801um
    Routed length:  max path =    53.000um, total =   234.370um
    Deviation:      max path =     1.145%,  total =    21.561%

    Net normalizer_inst/CTS_11 (85 terminals)
    Guided length:  max path =    50.800um, total =   265.200um
    Routed length:  max path =    45.400um, total =   321.680um
    Deviation:      max path =   -10.630%,  total =    21.297%

Set FIXED routing status on 459 net(s)
Set FIXED placed status on 457 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3814.76 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3859.63 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3859.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 459  Num Prerouted Wires = 37844
[NR-eGR] Read numTotalNets=44299  numIgnoredNets=459
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43840 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 582 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 3.103560e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43258 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.939100e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       107( 0.11%)         7( 0.01%)   ( 0.12%) 
[NR-eGR]      M3  (3)        28( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M4  (4)       295( 0.33%)        10( 0.01%)   ( 0.34%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        92( 0.09%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]      M8  (8)        24( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              553( 0.08%)        18( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 3.240000e+00um, number of vias: 137420
[NR-eGR]     M2  (2V) length: 2.250441e+05um, number of vias: 188699
[NR-eGR]     M3  (3H) length: 2.616000e+05um, number of vias: 22949
[NR-eGR]     M4  (4V) length: 8.849643e+04um, number of vias: 8789
[NR-eGR]     M5  (5H) length: 5.341820e+04um, number of vias: 4787
[NR-eGR]     M6  (6V) length: 2.557423e+04um, number of vias: 3180
[NR-eGR]     M7  (7H) length: 1.677860e+04um, number of vias: 3957
[NR-eGR]     M8  (8V) length: 1.712564e+04um, number of vias: 0
[NR-eGR] Total length: 6.880404e+05um, number of vias: 369781
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.68 sec, Real: 1.74 sec, Curr Mem: 3824.34 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.1 real=0:00:02.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       459 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=459, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53274 (unrouted=9434, trialRouted=43840, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9434, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:41 real=0:00:29.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76793 and nets=53733 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3814.336M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
    cell areas       : b=838.440um^2, i=0.000um^2, icg=2773.080um^2, nicg=13.680um^2, l=0.000um^2, total=3625.200um^2
    cell capacitance : b=0.466pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.120pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.397pF, leaf=10.535pF, total=11.932pF
    wire lengths     : top=0.000um, trunk=8742.340um, leaf=62070.200um, total=70812.540um
    hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31246.000um, total=37987.700um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=27, worst=[0.008ns, 0.007ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.051ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=86 avg=0.066ns sd=0.020ns min=0.004ns max=0.110ns {31 <= 0.063ns, 41 <= 0.084ns, 12 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Leaf  : target=0.105ns count=373 avg=0.091ns sd=0.012ns min=0.045ns max=0.113ns {7 <= 0.063ns, 94 <= 0.084ns, 103 <= 0.094ns, 81 <= 0.100ns, 62 <= 0.105ns} {24 <= 0.110ns, 2 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 36 CKBD12: 41 CKBD8: 17 CKBD6: 1 CKBD4: 3 CKBD3: 4 CKBD2: 2 CKBD1: 9 CKBD0: 8 
     ICGs: CKLNQD16: 7 CKLNQD12: 15 CKLNQD8: 81 CKLNQD6: 18 CKLNQD3: 39 CKLNQD2: 113 CKLNQD1: 61 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.399, max=0.469, avg=0.443, sd=0.016], skew [0.070 vs 0.057*], 98.9% {0.409, 0.466} (wid=0.029 ws=0.025) (gid=0.459 gs=0.080)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.399, max=0.469, avg=0.443, sd=0.016], skew [0.070 vs 0.057*], 98.9% {0.409, 0.466} (wid=0.029 ws=0.025) (gid=0.459 gs=0.080)
    skew_group clk2/CON: insertion delay [min=0.373, max=0.432, avg=0.407, sd=0.014], skew [0.059 vs 0.057*], 99.9% {0.374, 0.432} (wid=0.041 ws=0.030) (gid=0.408 gs=0.066)
  CCOpt::Phase::Routing done. (took cpu=0:01:43 real=0:00:30.9)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 459, tested: 459, violation detected: 27, violation ignored (due to small violation): 0, cannot run: 0, attempted: 27, unsuccessful: 0, sized: 19
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              1 [3.7%]             0                   0            0                    0 (0.0%)            1 (100.0%)
    leaf              26 [96.3%]           19 (73.1%)           0            0                   19 (73.1%)           7 (26.9%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total             27 [100.0%]          19 (70.4%)           0            0                   19 (70.4%)           8 (29.6%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 19, Downsized: 0, Sized but same area: 0, Unchanged: 8, Area change: 25.560um^2 (0.705%)
    Max. move: 9.000um(core1_inst/kmem_instance/clk_gate_memory14_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f22f6bfece0, uid:A2af86, a CKLNQD8 at (48.600,249.400) in powerdomain auto-default in usermodule module core1_inst/kmem_instance/clk_gate_memory14_reg in clock tree clk1} and 18 others), Min. move: 0.000um, Avg. move: 0.348um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=847.080um^2, i=0.000um^2, icg=2790.000um^2, nicg=13.680um^2, l=0.000um^2, total=3650.760um^2
      cell capacitance : b=0.471pF, i=0.000pF, icg=0.649pF, nicg=0.007pF, l=0.000pF, total=1.126pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.397pF, leaf=10.535pF, total=11.932pF
      wire lengths     : top=0.000um, trunk=8742.340um, leaf=62070.200um, total=70812.540um
      hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31246.000um, total=37987.700um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=8, worst=[0.005ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.010ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=86 avg=0.066ns sd=0.020ns min=0.004ns max=0.110ns {31 <= 0.063ns, 41 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.045ns max=0.106ns {7 <= 0.063ns, 106 <= 0.084ns, 110 <= 0.094ns, 81 <= 0.100ns, 62 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 37 CKBD12: 43 CKBD8: 14 CKBD6: 1 CKBD4: 3 CKBD3: 4 CKBD2: 2 CKBD1: 9 CKBD0: 8 
       ICGs: CKLNQD16: 9 CKLNQD12: 14 CKLNQD8: 86 CKLNQD6: 12 CKLNQD3: 46 CKLNQD2: 106 CKLNQD1: 61 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.399, max=0.469, avg=0.442, sd=0.015], skew [0.070 vs 0.057*], 99.2% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.459 gs=0.080)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.399, max=0.469, avg=0.442, sd=0.015], skew [0.070 vs 0.057*], 99.2% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.459 gs=0.080)
      skew_group clk2/CON: insertion delay [min=0.373, max=0.432, avg=0.407, sd=0.014], skew [0.059 vs 0.057*], 99.9% {0.374, 0.432} (wid=0.041 ws=0.030) (gid=0.408 gs=0.066)
    Upsizing to fix DRVs done. (took cpu=0:00:01.1 real=0:00:01.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 459, tested: 459, violation detected: 8, violation ignored (due to small violation): 0, cannot run: 0, attempted: 8, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              1 [12.5%]            0           0            0                    0 (0.0%)           1 (100.0%)
    leaf               7 [87.5%]            0           0            0                    0 (0.0%)           7 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              8 [100.0%]           0           0            0                    0 (0.0%)           8 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 8, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=847.080um^2, i=0.000um^2, icg=2790.000um^2, nicg=13.680um^2, l=0.000um^2, total=3650.760um^2
      cell capacitance : b=0.471pF, i=0.000pF, icg=0.649pF, nicg=0.007pF, l=0.000pF, total=1.126pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.397pF, leaf=10.535pF, total=11.932pF
      wire lengths     : top=0.000um, trunk=8742.340um, leaf=62070.200um, total=70812.540um
      hp wire lengths  : top=0.000um, trunk=6741.700um, leaf=31246.000um, total=37987.700um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=8, worst=[0.005ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.010ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=86 avg=0.066ns sd=0.020ns min=0.004ns max=0.110ns {31 <= 0.063ns, 41 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.045ns max=0.106ns {7 <= 0.063ns, 106 <= 0.084ns, 110 <= 0.094ns, 81 <= 0.100ns, 62 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 37 CKBD12: 43 CKBD8: 14 CKBD6: 1 CKBD4: 3 CKBD3: 4 CKBD2: 2 CKBD1: 9 CKBD0: 8 
       ICGs: CKLNQD16: 9 CKLNQD12: 14 CKLNQD8: 86 CKLNQD6: 12 CKLNQD3: 46 CKLNQD2: 106 CKLNQD1: 61 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.399, max=0.469, avg=0.442, sd=0.015], skew [0.070 vs 0.057*], 99.2% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.459 gs=0.080)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.399, max=0.469, avg=0.442, sd=0.015], skew [0.070 vs 0.057*], 99.2% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.459 gs=0.080)
      skew_group clk2/CON: insertion delay [min=0.373, max=0.432, avg=0.407, sd=0.014], skew [0.059 vs 0.057*], 99.9% {0.374, 0.432} (wid=0.041 ws=0.030) (gid=0.408 gs=0.066)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 11 buffers and inverters.
    success count. Default: 0, QS: 1, QD: 5, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 459, nets tested: 459, nets violation detected: 8, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 8, nets unsuccessful: 2, buffered: 6
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=132, i=0, icg=334, nicg=2, l=0, total=468
      cell areas       : b=881.280um^2, i=0.000um^2, icg=2790.000um^2, nicg=13.680um^2, l=0.000um^2, total=3684.960um^2
      cell capacitance : b=0.491pF, i=0.000pF, icg=0.649pF, nicg=0.007pF, l=0.000pF, total=1.146pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.422pF, leaf=10.540pF, total=11.961pF
      wire lengths     : top=0.000um, trunk=8798.640um, leaf=62013.900um, total=70812.540um
      hp wire lengths  : top=0.000um, trunk=6877.700um, leaf=31716.000um, total=38593.700um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=92 avg=0.063ns sd=0.019ns min=0.004ns max=0.099ns {40 <= 0.063ns, 41 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.011ns min=0.045ns max=0.106ns {7 <= 0.063ns, 111 <= 0.084ns, 114 <= 0.094ns, 82 <= 0.100ns, 62 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 35 CKBD12: 46 CKBD8: 16 CKBD6: 1 CKBD4: 5 CKBD3: 5 CKBD2: 6 CKBD1: 10 CKBD0: 8 
       ICGs: CKLNQD16: 9 CKLNQD12: 14 CKLNQD8: 86 CKLNQD6: 12 CKLNQD3: 46 CKLNQD2: 106 CKLNQD1: 61 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.399, max=0.469, avg=0.444, sd=0.016], skew [0.070 vs 0.057*], 98% {0.411, 0.468} (wid=0.029 ws=0.025) (gid=0.459 gs=0.080)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.399, max=0.469, avg=0.444, sd=0.016], skew [0.070 vs 0.057*], 98% {0.411, 0.468} (wid=0.029 ws=0.025) (gid=0.459 gs=0.080)
      skew_group clk2/CON: insertion delay [min=0.373, max=0.432, avg=0.408, sd=0.014], skew [0.059 vs 0.057*], 99.9% {0.374, 0.432} (wid=0.041 ws=0.030) (gid=0.408 gs=0.066)
    Buffering to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
    Fixing Skew by cell sizing...
    Resized 6 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk             13 [56.5%]            3 (23.1%)           0            0                    3 (23.1%)          10 (76.9%)
    leaf              10 [43.5%]            3 (30.0%)           0            0                    3 (30.0%)           7 (70.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             23 [100.0%]           6 (26.1%)           0            0                    6 (26.1%)          17 (73.9%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 17, Area change: 7.200um^2 (0.195%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=132, i=0, icg=334, nicg=2, l=0, total=468
      cell areas       : b=885.240um^2, i=0.000um^2, icg=2793.240um^2, nicg=13.680um^2, l=0.000um^2, total=3692.160um^2
      cell capacitance : b=0.493pF, i=0.000pF, icg=0.649pF, nicg=0.007pF, l=0.000pF, total=1.149pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.422pF, leaf=10.540pF, total=11.961pF
      wire lengths     : top=0.000um, trunk=8798.640um, leaf=62013.900um, total=70812.540um
      hp wire lengths  : top=0.000um, trunk=6877.700um, leaf=31716.000um, total=38593.700um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=92 avg=0.062ns sd=0.020ns min=0.004ns max=0.099ns {41 <= 0.063ns, 40 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.011ns min=0.045ns max=0.106ns {9 <= 0.063ns, 110 <= 0.084ns, 115 <= 0.094ns, 81 <= 0.100ns, 61 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 5 CKBD2: 6 CKBD1: 9 CKBD0: 8 
       ICGs: CKLNQD16: 10 CKLNQD12: 13 CKLNQD8: 86 CKLNQD6: 12 CKLNQD3: 46 CKLNQD2: 107 CKLNQD1: 60 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.399, max=0.465, avg=0.443, sd=0.016], skew [0.066 vs 0.057*], 99.1% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.457 gs=0.078)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.399, max=0.465, avg=0.443, sd=0.016], skew [0.066 vs 0.057*], 99.1% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.457 gs=0.078)
      skew_group clk2/CON: insertion delay [min=0.373, max=0.430, avg=0.408, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.374, 0.430} (wid=0.041 ws=0.030) (gid=0.408 gs=0.066)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.7 real=0:00:00.8)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (2:17:02 mem=4125.9M) ***
Total net bbox length = 5.790e+05 (2.792e+05 2.998e+05) (ext = 2.417e+04)
Move report: Detail placement moves 3985 insts, mean move: 0.75 um, max move: 6.80 um
	Max move on inst (FILLER__5_697): (374.60, 112.60) --> (379.60, 114.40)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 4125.9MB
Summary Report:
Instances move: 2163 (out of 42395 movable)
Instances flipped: 0
Mean displacement: 0.72 um
Max displacement: 5.60 um (Instance: core1_inst/kmem_instance/U218) (55.8, 258.4) -> (57.8, 254.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 5.797e+05 (2.798e+05 2.999e+05) (ext = 2.416e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 4125.9MB
*** Finished refinePlace (2:17:07 mem=4125.9M) ***
    Moved 995, flipped 37 and cell swapped 0 of 10763 clock instance(s) during refinement.
    The largest move was 5.6 microns for core2_inst/psum_mem_instance/memory6_reg_40_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.3 real=0:00:03.0)
    Set dirty flag on 2351 insts, 1149 nets
  PostConditioning done.
Net route status summary:
  Clock:       470 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=470, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53274 (unrouted=9434, trialRouted=43840, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9434, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=132, i=0, icg=334, nicg=2, l=0, total=468
    cell areas       : b=885.240um^2, i=0.000um^2, icg=2793.240um^2, nicg=13.680um^2, l=0.000um^2, total=3692.160um^2
    cell capacitance : b=0.493pF, i=0.000pF, icg=0.649pF, nicg=0.007pF, l=0.000pF, total=1.149pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.422pF, leaf=10.540pF, total=11.962pF
    wire lengths     : top=0.000um, trunk=8888.945um, leaf=62100.120um, total=70989.065um
    hp wire lengths  : top=0.000um, trunk=6877.700um, leaf=31735.300um, total=38613.000um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=92 avg=0.062ns sd=0.020ns min=0.004ns max=0.099ns {41 <= 0.063ns, 40 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.011ns min=0.045ns max=0.106ns {9 <= 0.063ns, 110 <= 0.084ns, 115 <= 0.094ns, 81 <= 0.100ns, 61 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 5 CKBD2: 6 CKBD1: 9 CKBD0: 8 
     ICGs: CKLNQD16: 10 CKLNQD12: 13 CKLNQD8: 86 CKLNQD6: 12 CKLNQD3: 46 CKLNQD2: 107 CKLNQD1: 60 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.399, max=0.465, avg=0.443, sd=0.016], skew [0.066 vs 0.057*], 99.1% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.457 gs=0.078)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.399, max=0.465, avg=0.443, sd=0.016], skew [0.066 vs 0.057*], 99.1% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.457 gs=0.078)
    skew_group clk2/CON: insertion delay [min=0.373, max=0.430, avg=0.408, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.374, 0.430} (wid=0.041 ws=0.030) (gid=0.408 gs=0.066)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:11.0 real=0:00:08.0)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        132      885.240       0.493
  Inverters                        0        0.000       0.000
  Integrated Clock Gates         334     2793.240       0.649
  Non-Integrated Clock Gates       2       13.680       0.007
  Clock Logic                      0        0.000       0.000
  All                            468     3692.160       1.149
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8888.945
  Leaf      62100.120
  Total     70989.065
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       6877.700
  Leaf       31735.300
  Total      38613.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    1.151     1.422     2.573
  Leaf     8.254    10.540    18.793
  Total    9.405    11.962    21.367
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10295    8.255     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         2       0.001       0.000      0.001    [0.001, 0.000]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       92      0.062       0.020      0.004    0.099    {41 <= 0.063ns, 40 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}                                          -
  Leaf        0.105      378      0.089       0.011      0.045    0.106    {9 <= 0.063ns, 110 <= 0.084ns, 115 <= 0.094ns, 81 <= 0.100ns, 61 <= 0.105ns}    {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CKBD16      buffer      35      352.800
  CKBD12      buffer      47      372.240
  CKBD8       buffer      15       86.400
  CKBD6       buffer       1        4.320
  CKBD4       buffer       6       19.440
  CKBD3       buffer       5       12.600
  CKBD2       buffer       6       12.960
  CKBD1       buffer       9       12.960
  CKBD0       buffer       8       11.520
  CKLNQD16    icg         10      151.200
  CKLNQD12    icg         13      159.120
  CKLNQD8     icg         86      897.840
  CKLNQD6     icg         12      116.640
  CKLNQD3     icg         46      347.760
  CKLNQD2     icg        107      731.880
  CKLNQD1     icg         60      388.800
  AN2D8       nicg         2       13.680
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.399     0.465     0.066    0.057*           0.025           0.012           0.443        0.016     99.1% {0.408, 0.465}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.399     0.465     0.066    0.057*           0.025           0.012           0.443        0.016     99.1% {0.408, 0.465}
  WC:setup.late    clk2/CON      0.373     0.430     0.058    0.057*           0.030           0.011           0.408        0.014     99.9% {0.374, 0.430}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      Min        0.399    normalizer_inst/div_in_2_reg_0__3_/CP
  WC:setup.late    clk1/CON      Max        0.465    core1_inst/qmem_instance/memory12_reg_1_/CP
  WC:setup.late    clk2/CON      Min        0.373    core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/CP
  WC:setup.late    clk2/CON      Max        0.430    core2_inst/psum_mem_instance/memory6_reg_16_/CP
  ------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 146 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  ------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_66_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_62_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_61_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_58_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_57_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_55_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_17_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_15_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_14_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core1_inst/psum_mem_instance/memory2_reg_13_/CP
  ------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=132, i=0, icg=334, nicg=2, l=0, total=468
  cell areas       : b=885.240um^2, i=0.000um^2, icg=2793.240um^2, nicg=13.680um^2, l=0.000um^2, total=3692.160um^2
  cell capacitance : b=0.493pF, i=0.000pF, icg=0.649pF, nicg=0.007pF, l=0.000pF, total=1.149pF
  sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.422pF, leaf=10.540pF, total=11.962pF
  wire lengths     : top=0.000um, trunk=8888.945um, leaf=62100.120um, total=70989.065um
  hp wire lengths  : top=0.000um, trunk=6877.700um, leaf=31735.300um, total=38613.000um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=92 avg=0.062ns sd=0.020ns min=0.004ns max=0.099ns {41 <= 0.063ns, 40 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.011ns min=0.045ns max=0.106ns {9 <= 0.063ns, 110 <= 0.084ns, 115 <= 0.094ns, 81 <= 0.100ns, 61 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 15 CKBD6: 1 CKBD4: 6 CKBD3: 5 CKBD2: 6 CKBD1: 9 CKBD0: 8 
   ICGs: CKLNQD16: 10 CKLNQD12: 13 CKLNQD8: 86 CKLNQD6: 12 CKLNQD3: 46 CKLNQD2: 107 CKLNQD1: 60 
  NICGs: AN2D8: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.399, max=0.465, avg=0.443, sd=0.016], skew [0.066 vs 0.057*], 99.1% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.457 gs=0.078)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.399, max=0.465, avg=0.443, sd=0.016], skew [0.066 vs 0.057*], 99.1% {0.408, 0.465} (wid=0.029 ws=0.025) (gid=0.457 gs=0.078)
  skew_group clk2/CON: insertion delay [min=0.373, max=0.430, avg=0.408, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.374, 0.430} (wid=0.041 ws=0.030) (gid=0.408 gs=0.066)
Logging CTS constraint violations...
  Clock tree clk1 has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 89 slew violations below cell core1_inst/psum_mem_instance/CTS_ccl_a_buf_00147 (a lib_cell CKBD16) at (188.600,73.000), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core1_inst/psum_mem_instance/memory2_reg_13_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk1/CON in half corner WC:setup.late. Achieved skew of 0.066ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk2/CON in half corner WC:setup.late. Achieved skew of 0.058ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:01.0)
Runtime done. (took cpu=0:03:36 real=0:02:01)
Runtime Summary
===============
Clock Runtime:  (54%) Core CTS          62.34 (Init 6.81, Construction 18.34, Implementation 25.47, eGRPC 4.46, PostConditioning 5.02, Other 2.24)
Clock Runtime:  (39%) CTS services      44.45 (RefinePlace 10.86, EarlyGlobalClock 6.54, NanoRoute 24.88, ExtractRC 2.17, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          6.86 (Init 2.38, CongRepair/EGR-DP 4.06, TimingUpdate 0.42, Other 0.00)
Clock Runtime: (100%) Total            113.65

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3157.0M, totSessionCpu=2:17:11 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 3151.5M, totSessionCpu=2:17:21 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3869.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=3869.7M
** Profile ** Other data :  cpu=0:00:00.4, mem=3873.0M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3879.48)
Total number of fetched objects 44684
End delay calculation. (MEM=4247.48 CPU=0:00:05.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4247.48 CPU=0:00:07.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:02.0 totSessionCpu=2:17:32 mem=4215.5M)
** Profile ** Overall slacks :  cpu=0:00:10.9, mem=4223.5M
** Profile ** DRVs :  cpu=0:00:01.4, mem=4246.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.036  | -1.036  | -0.390  | -0.370  |
|           TNS (ns):| -40.596 | -34.588 | -1.067  | -4.940  |
|    Violating Paths:|   580   |   549   |   10    |   21    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.007   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.640%
       (98.697% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4246.0M
**optDesign ... cpu = 0:00:23, real = 0:00:08, mem = 3171.9M, totSessionCpu=2:17:34 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 42395

Instance distribution across the VT partitions:

 LVT : inst = 14235 (33.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14235 (33.6%)

 HVT : inst = 28160 (66.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28160 (66.4%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3892.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3892.5M) ***
*** Starting optimizing excluded clock nets MEM= 3892.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3892.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 470 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:36.4/0:39:21.3 (3.5), mem = 3892.5M
(I,S,L,T): WC_VIEW: 53.554, 37.5293, 2.15571, 93.239
(I,S,L,T): WC_VIEW: 53.554, 37.5293, 2.15571, 93.239
*** DrvOpt [finish] : cpu/real = 0:00:06.6/0:00:05.0 (1.3), totSession cpu/real = 2:17:43.0/0:39:26.3 (3.5), mem = 4025.5M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt DRV Optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 470 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:44.4/0:39:27.2 (3.5), mem = 4025.5M
(I,S,L,T): WC_VIEW: 53.554, 37.5293, 2.15571, 93.239
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    14|    -0.07|     6|     6|    -0.01|     0|     0|     0|     0|    -1.04|   -40.60|       0|       0|       0|  98.70|          |         |
|     1|    14|    -0.05|     6|     6|    -0.01|     0|     0|     0|     0|    -1.04|   -40.60|       0|       0|       1|  98.70| 0:00:00.0|  4405.2M|
|     1|    14|    -0.05|     6|     6|    -0.01|     0|     0|     0|     0|    -1.04|   -40.60|       0|       0|       0|  98.70| 0:00:00.0|  4424.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 470 constrained nets 
Layer 7 has 582 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:00.0 mem=4424.2M) ***

*** Starting refinePlace (2:17:52 mem=4424.2M) ***
Total net bbox length = 5.797e+05 (2.798e+05 2.999e+05) (ext = 2.416e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4435.3MB
Summary Report:
Instances move: 0 (out of 41927 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.797e+05 (2.798e+05 2.999e+05) (ext = 2.416e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4435.3MB
*** Finished refinePlace (2:17:55 mem=4435.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4435.3M)


Density : 0.9870
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=4492.6M) ***
(I,S,L,T): WC_VIEW: 53.5537, 37.5294, 2.15572, 93.2387
*** DrvOpt [finish] : cpu/real = 0:00:12.5/0:00:09.0 (1.4), totSession cpu/real = 2:17:56.9/0:39:36.1 (3.5), mem = 4284.6M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3957.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=3957.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4037.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=4035.5M

------------------------------------------------------------
     Summary (cpu=0.21min real=0.15min mem=3957.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.036  | -1.036  | -0.390  | -0.370  |
|           TNS (ns):| -40.596 | -34.588 | -1.067  | -4.940  |
|    Violating Paths:|   580   |   549   |   10    |   21    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.012   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.640%
       (98.697% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4035.5M
**optDesign ... cpu = 0:00:48, real = 0:00:25, mem = 3238.0M, totSessionCpu=2:17:59 **
*** Timing NOT met, worst failing slack is -1.036
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 470 nets with fixed/cover wires excluded.
Info: 470 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:59.1/0:39:37.5 (3.5), mem = 3956.5M
(I,S,L,T): WC_VIEW: 53.5537, 37.5294, 2.15572, 93.2387
*info: 470 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 470 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.036 TNS Slack -40.596 Density 98.70
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.370| -4.940|
|reg2cgate |-0.391| -1.067|
|reg2reg   |-1.036|-34.588|
|HEPG      |-1.036|-35.655|
|All Paths |-1.036|-40.596|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.390ns TNS -1.067ns; reg2reg* WNS -1.036ns TNS -34.588ns; HEPG WNS -1.036ns TNS -34.588ns; all paths WNS -1.036ns TNS -40.596ns; Real time 0:02:36
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.036|   -1.036| -35.655|  -40.596|    98.70%|   0:00:01.0| 4167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.019|   -1.019| -35.578|  -40.519|    98.70%|   0:00:02.0| 4483.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.019|   -1.019| -35.568|  -40.509|    98.70%|   0:00:00.0| 4483.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.019|   -1.019| -35.561|  -40.502|    98.70%|   0:00:01.0| 4490.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.019|   -1.019| -35.546|  -40.486|    98.70%|   0:00:00.0| 4490.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.019|   -1.019| -35.517|  -40.457|    98.70%|   0:00:00.0| 4490.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.019|   -1.019| -35.503|  -40.443|    98.70%|   0:00:00.0| 4490.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.019|   -1.019| -35.503|  -40.443|    98.70%|   0:00:00.0| 4490.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.019|   -1.019| -35.481|  -40.422|    98.70%|   0:00:00.0| 4490.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.019|   -1.019| -35.388|  -40.328|    98.70%|   0:00:00.0| 4493.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.019|   -1.019| -35.207|  -40.147|    98.70%|   0:00:00.0| 4493.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.019|   -1.019| -34.921|  -39.862|    98.70%|   0:00:00.0| 4493.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.019|   -1.019| -34.686|  -39.626|    98.70%|   0:00:00.0| 4493.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.019|   -1.019| -34.438|  -39.378|    98.70%|   0:00:00.0| 4496.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.019|   -1.019| -34.063|  -39.004|    98.70%|   0:00:01.0| 4500.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.019|   -1.019| -33.864|  -38.804|    98.70%|   0:00:00.0| 4500.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.019|   -1.019| -33.515|  -38.456|    98.70%|   0:00:00.0| 4500.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.019|   -1.019| -33.505|  -38.445|    98.70%|   0:00:00.0| 4500.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.019|   -1.019| -33.485|  -38.425|    98.70%|   0:00:00.0| 4500.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.019|   -1.019| -33.485|  -38.425|    98.70%|   0:00:00.0| 4576.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.4 real=0:00:07.0 mem=4576.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.5 real=0:00:07.0 mem=4576.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.370| -4.940|
|reg2cgate |-0.391| -0.869|
|reg2reg   |-1.019|-32.615|
|HEPG      |-1.019|-33.485|
|All Paths |-1.019|-38.425|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.390ns TNS -0.869ns; reg2reg* WNS -1.019ns TNS -32.616ns; HEPG WNS -1.019ns TNS -32.616ns; all paths WNS -1.019ns TNS -38.426ns; Real time 0:02:43
** GigaOpt Optimizer WNS Slack -1.019 TNS Slack -38.425 Density 98.70
*** Starting refinePlace (2:18:27 mem=4576.5M) ***
Total net bbox length = 5.797e+05 (2.798e+05 2.999e+05) (ext = 2.416e+04)
Density distribution unevenness ratio = 0.559%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4576.5MB
Summary Report:
Instances move: 0 (out of 41927 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.797e+05 (2.798e+05 2.999e+05) (ext = 2.416e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4576.5MB
*** Finished refinePlace (2:18:30 mem=4576.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4576.5M)


Density : 0.9870
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.2 real=0:00:04.0 mem=4576.5M) ***
** GigaOpt Optimizer WNS Slack -1.019 TNS Slack -38.425 Density 98.70
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.370| -4.940|
|reg2cgate |-0.391| -0.869|
|reg2reg   |-1.019|-32.615|
|HEPG      |-1.019|-33.485|
|All Paths |-1.019|-38.425|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 470 constrained nets 
Layer 7 has 582 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:22.9 real=0:00:11.0 mem=4576.5M) ***

(I,S,L,T): WC_VIEW: 53.5756, 37.5408, 2.15733, 93.2737
*** SetupOpt [finish] : cpu/real = 0:00:32.8/0:00:21.1 (1.6), totSession cpu/real = 2:18:31.9/0:39:58.6 (3.5), mem = 4367.0M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 470 nets with fixed/cover wires excluded.
Info: 470 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:18:32.2/0:39:58.9 (3.5), mem = 3960.0M
(I,S,L,T): WC_VIEW: 53.5756, 37.5408, 2.15733, 93.2737
*info: 470 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 470 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.019 TNS Slack -38.425 Density 98.70
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.370| -4.940|
|reg2cgate |-0.391| -0.869|
|reg2reg   |-1.019|-32.615|
|HEPG      |-1.019|-33.485|
|All Paths |-1.019|-38.425|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.390ns TNS -0.869ns; reg2reg* WNS -1.019ns TNS -32.616ns; HEPG WNS -1.019ns TNS -32.616ns; all paths WNS -1.019ns TNS -38.426ns; Real time 0:02:58
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.019|   -1.019| -33.485|  -38.425|    98.70%|   0:00:00.0| 4171.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.000|   -1.000| -33.172|  -38.112|    98.69%|   0:00:04.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.000|   -1.000| -33.164|  -38.104|    98.68%|   0:00:01.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.996|   -0.996| -33.105|  -38.045|    98.68%|   0:00:01.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.992|   -0.992| -33.051|  -37.991|    98.68%|   0:00:01.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.987|   -0.987| -32.918|  -37.859|    98.68%|   0:00:01.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.983|   -0.983| -32.745|  -37.685|    98.68%|   0:00:01.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.983|   -0.983| -32.744|  -37.684|    98.68%|   0:00:00.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.976|   -0.976| -32.703|  -37.644|    98.68%|   0:00:00.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.975|   -0.975| -32.683|  -37.623|    98.67%|   0:00:01.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.973|   -0.973| -32.539|  -37.479|    98.67%|   0:00:01.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.970|   -0.970| -32.509|  -37.450|    98.67%|   0:00:00.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.970|   -0.970| -32.484|  -37.424|    98.67%|   0:00:00.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.962|   -0.962| -32.399|  -37.340|    98.67%|   0:00:01.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.959|   -0.959| -32.350|  -37.291|    98.67%|   0:00:00.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.959|   -0.959| -32.350|  -37.290|    98.67%|   0:00:00.0| 4527.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.954|   -0.954| -32.259|  -37.199|    98.67%|   0:00:01.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.954|   -0.954| -32.257|  -37.198|    98.67%|   0:00:00.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.950|   -0.950| -32.190|  -37.131|    98.67%|   0:00:01.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.947|   -0.947| -32.077|  -37.018|    98.67%|   0:00:01.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.942|   -0.942| -31.954|  -36.895|    98.66%|   0:00:00.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.939|   -0.939| -31.902|  -36.843|    98.66%|   0:00:01.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.937|   -0.937| -31.848|  -36.789|    98.66%|   0:00:00.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.934|   -0.934| -31.779|  -36.719|    98.66%|   0:00:01.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.933|   -0.933| -31.774|  -36.715|    98.66%|   0:00:01.0| 4546.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.931|   -0.931| -31.760|  -36.701|    98.66%|   0:00:01.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.930|   -0.930| -31.706|  -36.647|    98.66%|   0:00:01.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.929|   -0.929| -31.693|  -36.634|    98.66%|   0:00:00.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.929|   -0.929| -31.683|  -36.624|    98.66%|   0:00:01.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.929|   -0.929| -31.681|  -36.622|    98.64%|   0:00:02.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.929|   -0.929| -31.684|  -36.624|    98.64%|   0:00:01.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 44676
End delay calculation. (MEM=0 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.1 REAL=0:00:02.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:13.3/0:00:03.8 (3.5), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.703|   -0.703| -32.433|  -41.575|    98.64%|   0:00:08.0| 4564.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.703|   -0.703| -32.432|  -41.574|    98.64%|   0:00:00.0| 4564.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.561|   -0.800| -31.116|  -43.740|    98.64%|   0:00:06.0| 4582.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.556|   -0.800| -31.119|  -43.744|    98.64%|   0:00:00.0| 4582.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.543|   -0.800| -31.289|  -43.913|    98.64%|   0:00:00.0| 4584.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.538|   -0.800| -31.108|  -43.733|    98.64%|   0:00:00.0| 4584.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.535|   -0.800| -31.084|  -43.708|    98.64%|   0:00:00.0| 4584.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.535|   -0.800| -31.082|  -43.706|    98.64%|   0:00:01.0| 4584.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.535|   -0.800| -31.073|  -43.697|    98.64%|   0:00:00.0| 4584.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.535|   -0.800| -31.073|  -43.697|    98.64%|   0:00:00.0| 4584.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:25 real=0:00:39.0 mem=4584.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.800|   -0.800| -12.624|  -43.697|    98.64%|   0:00:00.0| 4584.7M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -0.743|   -0.743| -12.469|  -43.541|    98.64%|   0:00:01.0| 4601.9M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -0.743|   -0.743| -12.469|  -43.541|    98.64%|   0:00:00.0| 4601.9M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=4601.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:00:40.0 mem=4601.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.743|-12.469|
|reg2cgate |-0.533| -1.605|
|reg2reg   |-0.535|-29.467|
|HEPG      |-0.535|-31.073|
|All Paths |-0.743|-43.541|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.533ns TNS -1.605ns; reg2reg* WNS -0.535ns TNS -29.468ns; HEPG WNS -0.535ns TNS -29.468ns; all paths WNS -0.743ns TNS -43.542ns; Real time 0:03:38
** GigaOpt Optimizer WNS Slack -0.743 TNS Slack -43.541 Density 98.64
*** Starting refinePlace (2:21:09 mem=4601.9M) ***
Total net bbox length = 5.801e+05 (2.802e+05 2.999e+05) (ext = 2.416e+04)
Density distribution unevenness ratio = 0.587%
Density distribution unevenness ratio = 4.049%
Move report: Timing Driven Placement moves 76191 insts, mean move: 11.70 um, max move: 126.00 um
	Max move on inst (core2_inst/U36): (83.00, 173.80) --> (185.60, 150.40)
	Runtime: CPU: 0:00:39.5 REAL: 0:00:11.0 MEM: 4684.8MB
Move report: Detail placement moves 72880 insts, mean move: 8.57 um, max move: 159.00 um
	Max move on inst (normalizer_inst/U12613): (411.20, 359.20) --> (442.40, 231.40)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4703.8MB
Summary Report:
Instances move: 41818 (out of 41935 movable)
Instances flipped: 82
Mean displacement: 10.99 um
Max displacement: 165.40 um (Instance: normalizer_inst/U12613) (406.6, 361) -> (442.4, 231.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 8.020e+05 (3.912e+05 4.108e+05) (ext = 2.454e+04)
Runtime: CPU: 0:00:42.8 REAL: 0:00:14.0 MEM: 4703.8MB
*** Finished refinePlace (2:21:52 mem=4703.8M) ***
Finished re-routing un-routed nets (0:00:00.8 4703.8M)


Density : 0.9866
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:53.6 real=0:00:18.0 mem=4703.8M) ***
** GigaOpt Optimizer WNS Slack -2.120 TNS Slack -102.255 Density 98.66
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.779| -12.721|
|reg2cgate |-0.507|  -1.625|
|reg2reg   |-2.120| -87.910|
|HEPG      |-2.120| -89.534|
|All Paths |-2.120|-102.255|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.507ns TNS -1.625ns; reg2reg* WNS -2.120ns TNS -87.910ns; HEPG WNS -2.120ns TNS -87.910ns; all paths WNS -2.120ns TNS -102.256ns; Real time 0:03:57
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.120|   -2.120| -89.534| -102.255|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.946|   -1.946| -87.860| -100.580|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.928|   -1.928| -86.191|  -98.912|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.901|   -1.901| -86.114|  -98.835|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.855|   -1.855| -84.804|  -97.525|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.843|   -1.843| -84.675|  -97.396|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.824|   -1.824| -84.413|  -97.134|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.785|   -1.785| -84.139|  -96.860|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.760|   -1.760| -83.127|  -95.847|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.736|   -1.736| -82.977|  -95.697|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.714|   -1.714| -82.771|  -95.492|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.705|   -1.705| -82.694|  -95.415|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.687|   -1.687| -82.487|  -95.208|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.676|   -1.676| -81.805|  -94.526|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.668|   -1.668| -81.776|  -94.497|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.657|   -1.657| -81.732|  -94.452|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.656|   -1.656| -81.398|  -94.119|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.645|   -1.645| -81.342|  -94.063|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.637|   -1.637| -81.312|  -94.033|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.627|   -1.627| -81.280|  -94.001|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.614|   -1.614| -81.158|  -93.879|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.605|   -1.605| -81.056|  -93.777|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.601|   -1.601| -81.028|  -93.749|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.601|   -1.601| -80.899|  -93.620|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.584|   -1.584| -79.844|  -92.565|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.565|   -1.565| -79.825|  -92.546|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.552|   -1.552| -79.406|  -92.127|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.536|   -1.536| -79.079|  -91.800|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.521|   -1.521| -78.857|  -91.578|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.500|   -1.500| -78.175|  -90.896|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.483|   -1.483| -77.664|  -90.385|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.473|   -1.473| -77.270|  -89.991|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.466|   -1.466| -76.523|  -89.244|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.466|   -1.466| -76.474|  -89.195|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.451|   -1.451| -76.158|  -88.879|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.442|   -1.442| -76.078|  -88.799|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433| -76.073|  -88.794|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433| -76.015|  -88.735|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.424|   -1.424| -75.981|  -88.702|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.424|   -1.424| -75.717|  -88.438|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.414|   -1.414| -75.698|  -88.419|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.405|   -1.405| -75.275|  -87.995|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.396|   -1.396| -75.220|  -87.941|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.392|   -1.392| -75.022|  -87.743|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.392|   -1.392| -74.791|  -87.512|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.385|   -1.385| -74.784|  -87.505|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.379|   -1.379| -74.779|  -87.500|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.377|   -1.377| -74.693|  -87.414|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.377|   -1.377| -74.693|  -87.414|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.370|   -1.370| -74.677|  -87.397|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.370|   -1.370| -74.577|  -87.298|    98.65%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.362|   -1.362| -74.477|  -87.198|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.354|   -1.354| -73.802|  -86.522|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.348|   -1.348| -73.687|  -86.407|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.348|   -1.348| -73.651|  -86.372|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.346|   -1.346| -73.649|  -86.370|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.341|   -1.341| -73.632|  -86.353|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.341|   -1.341| -73.555|  -86.276|    98.66%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.340|   -1.340| -73.539|  -86.260|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.340|   -1.340| -73.490|  -86.211|    98.66%|   0:00:00.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.340|   -1.340| -73.310|  -86.031|    98.65%|   0:00:01.0| 4703.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 23 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.656|   -1.441| -65.530|  -86.553|    98.65%|   0:00:07.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.651|   -1.441| -65.521|  -86.543|    98.65%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.650|   -1.441| -65.507|  -86.530|    98.65%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.647|   -1.441| -65.483|  -86.506|    98.65%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.641|   -1.441| -65.290|  -86.313|    98.65%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.631|   -1.441| -65.266|  -86.289|    98.65%|   0:00:01.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.631|   -1.441| -65.130|  -86.153|    98.65%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.623|   -1.441| -65.092|  -86.115|    98.65%|   0:00:01.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.614|   -1.441| -64.755|  -85.778|    98.65%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.614|   -1.441| -64.639|  -85.662|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.607|   -1.441| -64.609|  -85.632|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.604|   -1.441| -64.600|  -85.623|    98.64%|   0:00:01.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.602|   -1.441| -64.597|  -85.620|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.602|   -1.441| -64.581|  -85.604|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.602|   -1.441| -64.560|  -85.583|    98.64%|   0:00:01.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.602|   -1.441| -64.548|  -85.571|    98.64%|   0:00:00.0| 4708.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.602|   -1.441| -64.392|  -85.414|    98.64%|   0:00:00.0| 4708.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.602|   -1.441| -64.384|  -85.407|    98.64%|   0:00:00.0| 4708.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 13 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.475|   -1.647| -66.143|  -91.424|    98.64%|   0:00:06.0| 4689.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -0.464|   -1.647| -66.121|  -91.402|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -0.461|   -1.647| -66.084|  -91.365|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.461|   -1.647| -66.021|  -91.302|    98.64%|   0:00:01.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.461|   -1.647| -66.021|  -91.302|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:12 real=0:00:32.0 mem=4689.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.647|   -1.647| -25.281|  -91.302|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.610|   -1.610| -25.028|  -91.050|    98.64%|   0:00:01.0| 4689.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.609|   -1.609| -25.029|  -91.050|    98.64%|   0:00:00.0| 4689.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4689.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:13 real=0:00:33.0 mem=4689.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.609|-25.029|
|reg2cgate |-0.446| -1.765|
|reg2reg   |-0.461|-64.256|
|HEPG      |-0.461|-66.021|
|All Paths |-1.609|-91.050|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.446ns TNS -1.765ns; reg2reg* WNS -0.461ns TNS -64.257ns; HEPG WNS -0.461ns TNS -64.257ns; all paths WNS -1.610ns TNS -91.050ns; Real time 0:04:30
** GigaOpt Optimizer WNS Slack -1.609 TNS Slack -91.050 Density 98.64
*** Starting refinePlace (2:23:17 mem=4689.8M) ***
Total net bbox length = 8.036e+05 (3.919e+05 4.118e+05) (ext = 2.454e+04)
Density distribution unevenness ratio = 1.060%
Density distribution unevenness ratio = 4.113%
Move report: Timing Driven Placement moves 76020 insts, mean move: 9.36 um, max move: 155.80 um
	Max move on inst (normalizer_inst/U12613): (442.40, 231.40) --> (409.00, 353.80)
	Runtime: CPU: 0:00:37.6 REAL: 0:00:12.0 MEM: 4767.8MB
Move report: Detail placement moves 73525 insts, mean move: 8.09 um, max move: 155.00 um
	Max move on inst (normalizer_inst/U12698): (291.40, 366.40) --> (253.40, 483.40)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4767.8MB
Summary Report:
Instances move: 41661 (out of 41949 movable)
Instances flipped: 0
Mean displacement: 7.79 um
Max displacement: 291.40 um (Instance: normalizer_inst/U12700) (294, 499.6) -> (328, 242.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 7.901e+05 (3.801e+05 4.100e+05) (ext = 2.420e+04)
Runtime: CPU: 0:00:41.0 REAL: 0:00:15.0 MEM: 4767.8MB
*** Finished refinePlace (2:23:58 mem=4767.8M) ***
Finished re-routing un-routed nets (0:00:00.7 4767.8M)


Density : 0.9869
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:50.4 real=0:00:18.0 mem=4767.8M) ***
** GigaOpt Optimizer WNS Slack -1.614 TNS Slack -91.028 Density 98.69
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.614|-25.085|
|reg2cgate |-0.383| -1.668|
|reg2reg   |-0.467|-64.275|
|HEPG      |-0.467|-65.943|
|All Paths |-1.614|-91.028|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS -0.383ns TNS -1.668ns; reg2reg* WNS -0.467ns TNS -64.275ns; HEPG WNS -0.467ns TNS -64.275ns; all paths WNS -1.614ns TNS -91.029ns; Real time 0:04:49
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.467|   -1.614| -65.943|  -91.028|    98.69%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.422|   -1.614| -64.901|  -89.987|    98.69%|   0:00:02.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.412|   -1.614| -64.553|  -89.638|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.409|   -1.614| -64.549|  -89.634|    98.68%|   0:00:01.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.407|   -1.614| -64.496|  -89.581|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.407|   -1.614| -64.489|  -89.574|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.401|   -1.614| -64.351|  -89.436|    98.68%|   0:00:01.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.393|   -1.614| -64.267|  -89.352|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.393|   -1.614| -64.151|  -89.236|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.385|   -1.614| -64.115|  -89.200|    98.68%|   0:00:01.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.383|   -1.614| -63.934|  -89.019|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.383|   -1.614| -63.908|  -88.993|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.375|   -1.614| -63.897|  -88.982|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.375|   -1.614| -63.877|  -88.962|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.374|   -1.614| -63.804|  -88.890|    98.68%|   0:00:01.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.374|   -1.614| -63.782|  -88.868|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.370|   -1.614| -63.584|  -88.669|    98.68%|   0:00:01.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.370|   -1.614| -63.554|  -88.639|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.369|   -1.614| -63.548|  -88.633|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.368|   -1.614| -63.521|  -88.606|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.368|   -1.614| -63.520|  -88.605|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.365|   -1.614| -63.494|  -88.579|    98.68%|   0:00:01.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.365|   -1.614| -63.452|  -88.537|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.365|   -1.614| -63.440|  -88.525|    98.68%|   0:00:01.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.365|   -1.614| -63.436|  -88.521|    98.68%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.365|   -1.614| -63.327|  -88.412|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.365|   -1.614| -63.317|  -88.402|    98.67%|   0:00:01.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.365|   -1.614| -63.317|  -88.402|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.7 real=0:00:10.0 mem=4767.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.614|   -1.614| -25.085|  -88.402|    98.67%|   0:00:01.0| 4767.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.598|   -1.598| -24.943|  -88.260|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.596|   -1.596| -24.930|  -88.247|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.591|   -1.591| -24.858|  -88.175|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.590|   -1.590| -24.783|  -88.100|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.588|   -1.588| -24.685|  -88.002|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.584|   -1.584| -24.607|  -87.924|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.584|   -1.584| -24.597|  -87.914|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.585|   -1.585| -24.597|  -87.914|    98.67%|   0:00:00.0| 4767.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=4767.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.5 real=0:00:11.0 mem=4767.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.585|-24.597|
|reg2cgate |-0.364| -1.617|
|reg2reg   |-0.365|-61.700|
|HEPG      |-0.365|-63.317|
|All Paths |-1.585|-87.914|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS -0.364ns TNS -1.617ns; reg2reg* WNS -0.365ns TNS -61.701ns; HEPG WNS -0.365ns TNS -61.701ns; all paths WNS -1.585ns TNS -87.914ns; Real time 0:05:00
** GigaOpt Optimizer WNS Slack -1.585 TNS Slack -87.914 Density 98.67
*** Starting refinePlace (2:24:40 mem=4767.8M) ***
Total net bbox length = 7.901e+05 (3.801e+05 4.100e+05) (ext = 2.420e+04)
Density distribution unevenness ratio = 1.052%
Density distribution unevenness ratio = 4.327%
Move report: Timing Driven Placement moves 75958 insts, mean move: 9.00 um, max move: 158.00 um
	Max move on inst (normalizer_inst/U13893): (216.20, 483.40) --> (266.20, 375.40)
	Runtime: CPU: 0:00:38.9 REAL: 0:00:12.0 MEM: 4786.7MB
Move report: Detail placement moves 73514 insts, mean move: 8.60 um, max move: 144.60 um
	Max move on inst (normalizer_inst/U12700): (302.80, 368.20) --> (326.80, 247.60)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4786.7MB
Summary Report:
Instances move: 41600 (out of 41939 movable)
Instances flipped: 0
Mean displacement: 7.04 um
Max displacement: 292.20 um (Instance: normalizer_inst/U12698) (253.4, 483.4) -> (309.8, 247.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 8.190e+05 (3.888e+05 4.302e+05) (ext = 2.412e+04)
Runtime: CPU: 0:00:42.5 REAL: 0:00:14.0 MEM: 4786.7MB
*** Finished refinePlace (2:25:22 mem=4786.7M) ***
Finished re-routing un-routed nets (0:00:00.7 4786.7M)


Density : 0.9867
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:51.9 real=0:00:19.0 mem=4786.7M) ***
** GigaOpt Optimizer WNS Slack -1.567 TNS Slack -93.515 Density 98.67
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.567|-24.427|
|reg2cgate |-0.393| -1.726|
|reg2reg   |-0.608|-67.362|
|HEPG      |-0.608|-69.088|
|All Paths |-1.567|-93.515|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2cgate* WNS -0.393ns TNS -1.726ns; reg2reg* WNS -0.608ns TNS -67.363ns; HEPG WNS -0.608ns TNS -67.363ns; all paths WNS -1.567ns TNS -93.516ns; Real time 0:05:20
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.608|   -1.567| -69.088|  -93.515|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.598|   -1.567| -68.961|  -93.388|    98.67%|   0:00:01.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.588|   -1.567| -68.982|  -93.409|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.578|   -1.567| -68.841|  -93.268|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.570|   -1.567| -68.808|  -93.235|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.564|   -1.567| -68.707|  -93.134|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.553|   -1.567| -68.611|  -93.038|    98.67%|   0:00:01.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.543|   -1.567| -68.522|  -92.949|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.540|   -1.567| -68.449|  -92.876|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.530|   -1.567| -68.408|  -92.835|    98.67%|   0:00:01.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -0.525|   -1.567| -68.153|  -92.580|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.520|   -1.567| -68.074|  -92.501|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.520|   -1.567| -68.044|  -92.470|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.512|   -1.567| -67.967|  -92.394|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.512|   -1.567| -67.932|  -92.359|    98.66%|   0:00:01.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.512|   -1.567| -67.907|  -92.334|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.495|   -1.567| -67.565|  -91.992|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.488|   -1.567| -67.474|  -91.901|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.488|   -1.567| -67.459|  -91.886|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.480|   -1.567| -67.352|  -91.779|    98.66%|   0:00:01.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.480|   -1.567| -67.161|  -91.588|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.471|   -1.567| -67.109|  -91.536|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.471|   -1.567| -67.085|  -91.511|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.463|   -1.567| -67.060|  -91.487|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.463|   -1.567| -66.989|  -91.416|    98.66%|   0:00:01.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.455|   -1.567| -66.941|  -91.368|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.455|   -1.567| -66.941|  -91.368|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.449|   -1.567| -66.876|  -91.303|    98.66%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.448|   -1.567| -66.801|  -91.228|    98.67%|   0:00:01.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.440|   -1.567| -66.780|  -91.206|    98.67%|   0:00:01.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.440|   -1.567| -66.776|  -91.203|    98.67%|   0:00:00.0| 4786.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.440|   -1.567| -66.742|  -91.168|    98.67%|   0:00:01.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.440|   -1.567| -66.739|  -91.166|    98.67%|   0:00:01.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.440|   -1.567| -66.736|  -91.163|    98.67%|   0:00:00.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.440|   -1.567| -66.736|  -91.163|    98.67%|   0:00:01.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.4 real=0:00:11.0 mem=4805.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.567|   -1.567| -24.427|  -91.163|    98.67%|   0:00:00.0| 4805.8M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -1.567|   -1.567| -24.386|  -91.122|    98.67%|   0:00:00.0| 4805.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4805.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.9 real=0:00:11.0 mem=4805.8M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.567|-24.386|
|reg2cgate |-0.393| -1.726|
|reg2reg   |-0.440|-65.010|
|HEPG      |-0.440|-66.736|
|All Paths |-1.567|-91.122|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2cgate* WNS -0.393ns TNS -1.726ns; reg2reg* WNS -0.440ns TNS -65.010ns; HEPG WNS -0.440ns TNS -65.010ns; all paths WNS -1.567ns TNS -91.123ns; Real time 0:05:32
** GigaOpt Optimizer WNS Slack -1.567 TNS Slack -91.122 Density 98.67
*** Starting refinePlace (2:26:10 mem=4805.8M) ***
Total net bbox length = 8.189e+05 (3.887e+05 4.301e+05) (ext = 2.412e+04)
Density distribution unevenness ratio = 1.081%
Density distribution unevenness ratio = 4.398%
Move report: Timing Driven Placement moves 75921 insts, mean move: 9.17 um, max move: 143.40 um
	Max move on inst (normalizer_inst/U12944): (319.80, 247.60) --> (297.00, 368.20)
	Runtime: CPU: 0:00:40.5 REAL: 0:00:12.0 MEM: 4805.8MB
Move report: Detail placement moves 73811 insts, mean move: 8.59 um, max move: 146.20 um
	Max move on inst (normalizer_inst/U9223): (354.00, 371.80) --> (381.40, 253.00)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:06.0 MEM: 4805.8MB
Summary Report:
Instances move: 41512 (out of 41919 movable)
Instances flipped: 259
Mean displacement: 6.87 um
Max displacement: 239.60 um (Instance: normalizer_inst/U14597) (450.4, 256.6) -> (446.6, 492.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 8.010e+05 (3.523e+05 4.487e+05) (ext = 2.381e+04)
Runtime: CPU: 0:00:50.7 REAL: 0:00:18.0 MEM: 4805.8MB
*** Finished refinePlace (2:27:01 mem=4805.8M) ***
Finished re-routing un-routed nets (0:00:00.7 4805.8M)


Density : 0.9867
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:00 real=0:00:22.0 mem=4805.8M) ***
** GigaOpt Optimizer WNS Slack -1.578 TNS Slack -90.632 Density 98.67
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.600|   -1.578| -66.434|  -90.632|    98.67%|   0:00:00.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.541|   -1.578| -65.924|  -90.122|    98.66%|   0:00:01.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.534|   -1.578| -65.925|  -90.124|    98.66%|   0:00:01.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.534|   -1.578| -65.862|  -90.060|    98.66%|   0:00:00.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.531|   -1.578| -65.859|  -90.057|    98.66%|   0:00:00.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.531|   -1.578| -65.846|  -90.044|    98.66%|   0:00:00.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.531|   -1.578| -65.840|  -90.039|    98.66%|   0:00:00.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.531|   -1.578| -65.841|  -90.039|    98.66%|   0:00:00.0| 4805.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:02.0 mem=4805.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.578|   -1.578| -24.198|  -90.039|    98.66%|   0:00:01.0| 4805.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.578|   -1.578| -24.198|  -90.039|    98.66%|   0:00:00.0| 4805.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=4805.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:04.0 mem=4805.8M) ***
*** Starting refinePlace (2:27:19 mem=4805.8M) ***
Total net bbox length = 8.009e+05 (3.522e+05 4.487e+05) (ext = 2.381e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4805.8MB
Summary Report:
Instances move: 0 (out of 41913 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.009e+05 (3.522e+05 4.487e+05) (ext = 2.381e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4805.8MB
*** Finished refinePlace (2:27:23 mem=4805.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4805.8M)


Density : 0.9866
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4805.8M) ***
** GigaOpt Optimizer WNS Slack -1.578 TNS Slack -90.039 Density 98.66
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.578|-24.198|
|reg2cgate |-0.419| -1.867|
|reg2reg   |-0.531|-63.973|
|HEPG      |-0.531|-65.841|
|All Paths |-1.578|-90.039|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 475 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:08:43 real=0:03:04 mem=4805.8M) ***

(I,S,L,T): WC_VIEW: 53.5537, 43.1491, 2.15751, 98.8603
*** SetupOpt [finish] : cpu/real = 0:08:52.5/0:03:13.8 (2.7), totSession cpu/real = 2:27:24.7/0:43:12.7 (3.4), mem = 4596.4M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:25.0/0:43:13.1 (3.4), mem = 4138.4M
(I,S,L,T): WC_VIEW: 53.5537, 43.1491, 2.15751, 98.8603
*info: 522 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 470 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.578 TNS Slack -90.039 Density 98.66
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.578|-24.198|
|reg2cgate |-0.419| -1.867|
|reg2reg   |-0.531|-63.973|
|HEPG      |-0.531|-65.841|
|All Paths |-1.578|-90.039|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.419ns TNS -1.867ns; reg2reg* WNS -0.531ns TNS -63.974ns; HEPG WNS -0.531ns TNS -63.974ns; all paths WNS -1.578ns TNS -90.039ns; Real time 0:06:12
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.531|   -1.578| -65.841|  -90.039|    98.66%|   0:00:00.0| 4349.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.517|   -1.578| -65.166|  -89.364|    98.66%|   0:00:03.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.517|   -1.578| -65.118|  -89.316|    98.66%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.517|   -1.578| -65.108|  -89.306|    98.66%|   0:00:01.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.517|   -1.578| -65.035|  -89.234|    98.66%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.517|   -1.578| -64.978|  -89.176|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.517|   -1.578| -64.931|  -89.129|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.517|   -1.578| -64.922|  -89.120|    98.65%|   0:00:01.0| 4693.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.517|   -1.578| -64.909|  -89.107|    98.66%|   0:00:00.0| 4693.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.517|   -1.578| -64.896|  -89.094|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.517|   -1.578| -64.749|  -88.947|    98.65%|   0:00:01.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -0.517|   -1.578| -64.734|  -88.932|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.517|   -1.578| -64.621|  -88.819|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -0.517|   -1.578| -64.615|  -88.813|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -0.517|   -1.578| -64.589|  -88.787|    98.65%|   0:00:01.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -0.517|   -1.578| -64.584|  -88.782|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.517|   -1.578| -64.566|  -88.765|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.517|   -1.578| -64.565|  -88.763|    98.65%|   0:00:00.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.517|   -1.578| -64.422|  -88.620|    98.65%|   0:00:02.0| 4693.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -0.517|   -1.578| -62.495|  -86.693|    98.65%|   0:00:01.0| 4720.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DA              |
|  -0.517|   -1.578| -62.486|  -86.684|    98.65%|   0:00:00.0| 4720.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DA              |
|  -0.517|   -1.578| -62.474|  -86.673|    98.65%|   0:00:00.0| 4720.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DA              |
|  -0.517|   -1.578| -62.259|  -86.457|    98.65%|   0:00:00.0| 4720.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.517|   -1.578| -61.715|  -85.913|    98.65%|   0:00:00.0| 4720.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.517|   -1.578| -61.633|  -85.831|    98.65%|   0:00:00.0| 4720.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.517|   -1.578| -61.560|  -85.758|    98.65%|   0:00:00.0| 4720.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_4_/DB              |
|  -0.517|   -1.578| -61.128|  -85.326|    98.65%|   0:00:01.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.517|   -1.578| -60.990|  -85.188|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -0.517|   -1.578| -59.458|  -83.657|    98.65%|   0:00:01.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -0.517|   -1.578| -59.433|  -83.632|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.517|   -1.578| -59.375|  -83.573|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_0__7_/latch/E   |
|  -0.517|   -1.578| -59.229|  -83.427|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__1_/D               |
|  -0.517|   -1.578| -58.945|  -83.143|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__0_/D               |
|  -0.517|   -1.578| -58.098|  -82.296|    98.65%|   0:00:01.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__8_/D               |
|  -0.517|   -1.578| -57.517|  -81.716|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -0.517|   -1.578| -57.512|  -81.711|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__5_/D               |
|  -0.517|   -1.578| -57.371|  -81.570|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__5_/D               |
|  -0.517|   -1.578| -57.107|  -81.305|    98.65%|   0:00:01.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.517|   -1.578| -57.085|  -81.283|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.517|   -1.578| -55.831|  -80.029|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__5_/D               |
|  -0.517|   -1.578| -55.350|  -79.548|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__6_/D               |
|  -0.517|   -1.578| -54.925|  -79.123|    98.65%|   0:00:01.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__6_/D               |
|  -0.517|   -1.578| -54.366|  -78.564|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__2_/D               |
|  -0.517|   -1.578| -54.351|  -78.549|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__2_/D               |
|  -0.517|   -1.578| -53.846|  -78.044|    98.65%|   0:00:01.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.517|   -1.578| -53.841|  -78.039|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.517|   -1.578| -52.964|  -77.162|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.517|   -1.578| -52.476|  -76.674|    98.65%|   0:00:01.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.517|   -1.578| -52.382|  -76.580|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.517|   -1.578| -52.372|  -76.570|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.517|   -1.578| -51.995|  -76.193|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.517|   -1.578| -51.990|  -76.188|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.517|   -1.578| -51.471|  -75.670|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -0.517|   -1.578| -51.161|  -75.359|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -0.517|   -1.578| -51.146|  -75.344|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -0.517|   -1.578| -51.055|  -75.253|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.517|   -1.578| -50.858|  -75.056|    98.65%|   0:00:01.0| 4739.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.517|   -1.578| -50.858|  -75.056|    98.65%|   0:00:00.0| 4739.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:06 real=0:00:20.0 mem=4739.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:06 real=0:00:20.0 mem=4739.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.578|-24.198|
|reg2cgate |-0.419| -1.511|
|reg2reg   |-0.517|-49.347|
|HEPG      |-0.517|-50.858|
|All Paths |-1.578|-75.056|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.419ns TNS -1.511ns; reg2reg* WNS -0.517ns TNS -49.347ns; HEPG WNS -0.517ns TNS -49.347ns; all paths WNS -1.578ns TNS -75.057ns; Real time 0:06:33
** GigaOpt Optimizer WNS Slack -1.578 TNS Slack -75.056 Density 98.65
*** Starting refinePlace (2:28:43 mem=4739.4M) ***
Total net bbox length = 8.008e+05 (3.522e+05 4.486e+05) (ext = 2.381e+04)
Density distribution unevenness ratio = 1.092%
Density distribution unevenness ratio = 4.258%
Move report: Timing Driven Placement moves 75893 insts, mean move: 9.26 um, max move: 148.80 um
	Max move on inst (normalizer_inst/U9223): (381.40, 253.00) --> (353.20, 373.60)
	Runtime: CPU: 0:00:40.1 REAL: 0:00:11.0 MEM: 4767.3MB
Move report: Detail placement moves 73602 insts, mean move: 8.08 um, max move: 145.20 um
	Max move on inst (normalizer_inst/U13893): (255.60, 380.80) --> (222.00, 492.40)
	Runtime: CPU: 0:00:10.3 REAL: 0:00:07.0 MEM: 4760.3MB
Summary Report:
Instances move: 41490 (out of 41901 movable)
Instances flipped: 103
Mean displacement: 6.85 um
Max displacement: 235.40 um (Instance: normalizer_inst/U8527) (282.8, 262) -> (241.8, 456.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 8.040e+05 (3.482e+05 4.559e+05) (ext = 2.380e+04)
Runtime: CPU: 0:00:50.5 REAL: 0:00:19.0 MEM: 4760.3MB
*** Finished refinePlace (2:29:33 mem=4760.3M) ***
Finished re-routing un-routed nets (0:00:00.7 4760.3M)


Density : 0.9865
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:59.7 real=0:00:22.0 mem=4760.3M) ***
** GigaOpt Optimizer WNS Slack -1.534 TNS Slack -79.580 Density 98.65
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.759|   -1.534| -55.648|  -79.580|    98.65%|   0:00:00.0| 4760.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.702|   -1.534| -55.236|  -79.168|    98.65%|   0:00:01.0| 4760.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:02.0 mem=4760.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:02.0 mem=4760.3M) ***
** GigaOpt Optimizer WNS Slack -1.534 TNS Slack -79.168 Density 98.65
*** Starting refinePlace (2:29:47 mem=4760.3M) ***
Total net bbox length = 8.040e+05 (3.482e+05 4.559e+05) (ext = 2.380e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4760.3MB
Summary Report:
Instances move: 0 (out of 41901 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.040e+05 (3.482e+05 4.559e+05) (ext = 2.380e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4760.3MB
*** Finished refinePlace (2:29:50 mem=4760.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4760.3M)


Density : 0.9865
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=4760.3M) ***
** GigaOpt Optimizer WNS Slack -1.534 TNS Slack -79.168 Density 98.65
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.534|-23.932|
|reg2cgate |-0.437| -1.526|
|reg2reg   |-0.702|-53.710|
|HEPG      |-0.702|-55.236|
|All Paths |-1.534|-79.168|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 517 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:17 real=0:00:49.0 mem=4760.3M) ***

(I,S,L,T): WC_VIEW: 53.57, 43.0833, 2.15968, 98.813
*** SetupOpt [finish] : cpu/real = 0:02:27.1/0:00:59.4 (2.5), totSession cpu/real = 2:29:52.1/0:44:12.5 (3.4), mem = 4550.9M
End: GigaOpt Optimization in TNS mode
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:29:53.4/0:44:13.6 (3.4), mem = 4359.9M
(I,S,L,T): WC_VIEW: 53.57, 43.0833, 2.15968, 98.813
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.534  TNS Slack -79.168 Density 98.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.65%|        -|  -1.534| -79.168|   0:00:00.0| 4359.9M|
|    98.58%|      146|  -1.534| -78.871|   0:00:03.0| 4684.2M|
|    98.58%|        1|  -1.534| -78.871|   0:00:00.0| 4684.2M|
|    98.58%|      383|  -1.534| -78.675|   0:00:05.0| 4684.2M|
|    98.33%|      385|  -1.534| -77.962|   0:00:03.0| 4684.2M|
|    96.98%|     3892|  -1.534| -77.394|   0:00:17.0| 4684.2M|
|    96.91%|      171|  -1.534| -77.373|   0:00:02.0| 4684.2M|
|    96.91%|        9|  -1.534| -77.373|   0:00:01.0| 4684.2M|
|    96.91%|        2|  -1.534| -77.373|   0:00:00.0| 4684.2M|
|    96.91%|        0|  -1.534| -77.373|   0:00:00.0| 4684.2M|
|    96.91%|        8|  -1.534| -77.373|   0:00:01.0| 4684.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.534  TNS Slack -77.373 Density 96.91
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 117 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:37) (real = 0:00:34.0) **
*** Starting refinePlace (2:31:31 mem=4684.2M) ***
Total net bbox length = 7.965e+05 (3.479e+05 4.486e+05) (ext = 2.380e+04)
Move report: Detail placement moves 645 insts, mean move: 5.53 um, max move: 160.80 um
	Max move on inst (FILLER__2_4427): (117.60, 200.80) --> (41.40, 285.40)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4693.4MB
Summary Report:
Instances move: 211 (out of 41345 movable)
Instances flipped: 15
Mean displacement: 2.15 um
Max displacement: 7.20 um (Instance: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U39) (151.4, 123.4) -> (151.4, 130.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 7.967e+05 (3.480e+05 4.488e+05) (ext = 2.380e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4693.4MB
*** Finished refinePlace (2:31:34 mem=4693.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4693.4M)


Density : 0.9691
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.2 real=0:00:03.0 mem=4693.4M) ***
(I,S,L,T): WC_VIEW: 51.5645, 40.9184, 2.09531, 94.5782
*** AreaOpt [finish] : cpu/real = 0:01:42.2/0:00:37.7 (2.7), totSession cpu/real = 2:31:35.6/0:44:51.3 (3.4), mem = 4693.4M
End: Area Reclaim Optimization (cpu=0:01:42, real=0:00:37, mem=4150.38M, totSessionCpu=2:31:36).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4187.00 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4187.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 470  Num Prerouted Wires = 38577
[NR-eGR] Read numTotalNets=43726  numIgnoredNets=470
[NR-eGR] There are 52 clock nets ( 52 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43204 
[NR-eGR] Rule id: 1  Nets: 52 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.158660e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 52 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.28% V. EstWL: 1.190700e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 43087 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 8.121186e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       607( 0.63%)       185( 0.19%)        52( 0.05%)         3( 0.00%)   ( 0.87%) 
[NR-eGR]      M3  (3)        97( 0.10%)         5( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M4  (4)       405( 0.45%)        20( 0.02%)         2( 0.00%)         0( 0.00%)   ( 0.47%) 
[NR-eGR]      M5  (5)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         9( 0.01%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)         7( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1129( 0.17%)       211( 0.03%)        56( 0.01%)         3( 0.00%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 3.210000e+00um, number of vias: 136195
[NR-eGR]     M2  (2V) length: 2.353450e+05um, number of vias: 186564
[NR-eGR]     M3  (3H) length: 2.943209e+05um, number of vias: 31760
[NR-eGR]     M4  (4V) length: 1.667189e+05um, number of vias: 13418
[NR-eGR]     M5  (5H) length: 9.705810e+04um, number of vias: 5595
[NR-eGR]     M6  (6V) length: 9.298070e+04um, number of vias: 1191
[NR-eGR]     M7  (7H) length: 6.792800e+03um, number of vias: 1412
[NR-eGR]     M8  (8V) length: 1.580410e+04um, number of vias: 0
[NR-eGR] Total length: 9.090236e+05um, number of vias: 376135
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.348000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.32 sec, Real: 2.26 sec, Curr Mem: 4078.06 MB )
Extraction called for design 'dualcore' of instances=76220 and nets=43842 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4069.062M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4103.63)
Total number of fetched objects 44100
End delay calculation. (MEM=4492.71 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4492.71 CPU=0:00:08.4 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:31:54.1/0:44:59.2 (3.4), mem = 4460.7M
(I,S,L,T): WC_VIEW: 51.6538, 42.2515, 2.09531, 96.0006
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|   160|    -0.11|    15|    15|    -0.02|     0|     0|     0|     0|    -1.36|   -98.11|       0|       0|       0|  96.91|          |         |
|    13|   139|    -0.08|    13|    13|    -0.02|     0|     0|     0|     0|    -1.36|   -97.92|       0|       0|       5|  96.91| 0:00:00.0|  4711.9M|
|    13|   139|    -0.08|    13|    13|    -0.02|     0|     0|     0|     0|    -1.36|   -97.92|       0|       0|       0|  96.91| 0:00:00.0|  4711.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 67 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 18 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:01.0 mem=4712.0M) ***

*** Starting refinePlace (2:32:05 mem=4712.0M) ***
Total net bbox length = 7.967e+05 (3.480e+05 4.488e+05) (ext = 2.380e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 4711.9MB
Summary Report:
Instances move: 0 (out of 41345 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.967e+05 (3.480e+05 4.488e+05) (ext = 2.380e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 4711.9MB
*** Finished refinePlace (2:32:08 mem=4711.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4712.0M)


Density : 0.9691
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4712.0M) ***
(I,S,L,T): WC_VIEW: 51.6516, 42.2515, 2.09534, 95.9984
*** DrvOpt [finish] : cpu/real = 0:00:15.4/0:00:09.6 (1.6), totSession cpu/real = 2:32:09.5/0:45:08.7 (3.4), mem = 4504.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.698 -> -1.080 (bump = 0.382)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:32:09.9/0:45:09.2 (3.4), mem = 4504.0M
(I,S,L,T): WC_VIEW: 51.6516, 42.2515, 2.09534, 95.9984
*info: 522 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 470 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.357 TNS Slack -97.922 Density 96.91
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-21.830|
|reg2cgate |-0.545| -1.741|
|reg2reg   |-1.065|-74.352|
|HEPG      |-1.065|-76.093|
|All Paths |-1.357|-97.922|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.545ns TNS -1.741ns; reg2reg* WNS -1.065ns TNS -74.352ns; HEPG WNS -1.065ns TNS -74.352ns; all paths WNS -1.357ns TNS -97.923ns; Real time 0:08:07
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.065|   -1.357| -76.093|  -97.922|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.981|   -1.357| -75.292|  -97.122|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.935|   -1.357| -74.577|  -96.407|    96.91%|   0:00:01.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.915|   -1.357| -74.170|  -95.999|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.905|   -1.357| -74.132|  -95.962|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.893|   -1.357| -73.892|  -95.721|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.880|   -1.357| -73.348|  -95.178|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.867|   -1.357| -73.198|  -95.028|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.858|   -1.357| -72.994|  -94.824|    96.91%|   0:00:01.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.849|   -1.357| -72.891|  -94.720|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.838|   -1.357| -72.741|  -94.570|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.823|   -1.357| -72.089|  -93.919|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.813|   -1.357| -72.031|  -93.861|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.804|   -1.357| -71.963|  -93.792|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.796|   -1.357| -71.873|  -93.702|    96.91%|   0:00:01.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.785|   -1.357| -71.824|  -93.654|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.778|   -1.357| -71.638|  -93.468|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.773|   -1.357| -71.467|  -93.297|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.765|   -1.357| -71.123|  -92.952|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.756|   -1.357| -71.056|  -92.885|    96.91%|   0:00:01.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.747|   -1.357| -70.749|  -92.579|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.740|   -1.357| -70.732|  -92.562|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.733|   -1.357| -70.643|  -92.473|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.724|   -1.357| -70.372|  -92.201|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.717|   -1.357| -70.254|  -92.083|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.709|   -1.357| -70.220|  -92.050|    96.91%|   0:00:01.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.703|   -1.357| -70.077|  -91.906|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.696|   -1.357| -69.396|  -91.226|    96.91%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.686|   -1.357| -69.174|  -91.004|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.677|   -1.357| -68.940|  -90.770|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.670|   -1.357| -68.882|  -90.712|    96.92%|   0:00:01.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.661|   -1.357| -68.817|  -90.646|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.652|   -1.357| -68.695|  -90.525|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.644|   -1.357| -68.582|  -90.412|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.633|   -1.357| -68.374|  -90.204|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.625|   -1.357| -68.195|  -90.025|    96.92%|   0:00:01.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.616|   -1.357| -68.027|  -89.857|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.616|   -1.357| -67.772|  -89.602|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.608|   -1.357| -67.751|  -89.580|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.599|   -1.357| -67.642|  -89.472|    96.92%|   0:00:00.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.594|   -1.357| -67.299|  -89.128|    96.92%|   0:00:01.0| 4711.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.585|   -1.357| -67.188|  -89.018|    96.92%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.577|   -1.357| -67.073|  -88.903|    96.92%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.570|   -1.357| -66.738|  -88.567|    96.92%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.562|   -1.357| -66.675|  -88.504|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.557|   -1.357| -66.568|  -88.398|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.557|   -1.357| -66.499|  -88.329|    96.93%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.547|   -1.357| -66.435|  -88.265|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.541|   -1.357| -66.256|  -88.085|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.541|   -1.357| -66.140|  -87.969|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.539|   -1.357| -66.061|  -87.891|    96.93%|   0:00:01.0| 4731.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.539|   -1.357| -66.047|  -87.877|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.539|   -1.357| -66.047|  -87.876|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.5 real=0:00:11.0 mem=4731.0M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.532|   -1.357| -64.325|  -87.876|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.517|   -1.357| -63.952|  -87.504|    96.93%|   0:00:02.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.509|   -1.357| -63.756|  -87.308|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.508|   -1.357| -63.667|  -87.219|    96.93%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.505|   -1.357| -63.655|  -87.207|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.505|   -1.357| -63.560|  -87.112|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.496|   -1.357| -63.548|  -87.100|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.490|   -1.357| -63.431|  -86.983|    96.93%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.488|   -1.357| -63.296|  -86.848|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.485|   -1.357| -63.272|  -86.824|    96.93%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.485|   -1.357| -63.247|  -86.799|    96.93%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.480|   -1.357| -63.209|  -86.761|    96.94%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.476|   -1.357| -63.127|  -86.679|    96.94%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.470|   -1.357| -63.066|  -86.618|    96.94%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.463|   -1.357| -62.910|  -86.462|    96.94%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.463|   -1.357| -62.859|  -86.410|    96.94%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.460|   -1.357| -62.831|  -86.382|    96.94%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.460|   -1.357| -62.786|  -86.338|    96.95%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.460|   -1.357| -62.784|  -86.336|    96.95%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.460|   -1.357| -62.784|  -86.336|    96.95%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.1 real=0:00:07.0 mem=4731.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.357|   -1.357| -21.830|  -86.336|    96.95%|   0:00:01.0| 4731.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.357|   -1.357| -21.830|  -86.336|    96.95%|   0:00:00.0| 4731.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4731.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:55.0 real=0:00:19.0 mem=4731.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-21.830|
|reg2cgate |-0.539| -1.722|
|reg2reg   |-0.460|-62.784|
|HEPG      |-0.539|-64.506|
|All Paths |-1.357|-86.336|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.539ns TNS -1.722ns; reg2reg* WNS -0.460ns TNS -62.784ns; HEPG WNS -0.539ns TNS -62.784ns; all paths WNS -1.357ns TNS -86.336ns; Real time 0:08:27
** GigaOpt Optimizer WNS Slack -1.357 TNS Slack -86.336 Density 96.95
*** Starting refinePlace (2:33:15 mem=4731.0M) ***
Total net bbox length = 7.726e+05 (3.463e+05 4.262e+05) (ext = 2.380e+04)
Move report: Detail placement moves 13 insts, mean move: 1.38 um, max move: 4.40 um
	Max move on inst (FILLER__6_1630): (355.60, 263.80) --> (354.80, 260.20)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4731.0MB
Summary Report:
Instances move: 5 (out of 41333 movable)
Instances flipped: 0
Mean displacement: 0.68 um
Max displacement: 1.40 um (Instance: normalizer_inst/U7614) (344.6, 262) -> (346, 262)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 7.726e+05 (3.463e+05 4.262e+05) (ext = 2.380e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4731.0MB
*** Finished refinePlace (2:33:18 mem=4731.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4731.0M)


Density : 0.9695
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4731.0M) ***
** GigaOpt Optimizer WNS Slack -1.357 TNS Slack -86.335 Density 96.95
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-21.830|
|reg2cgate |-0.539| -1.722|
|reg2reg   |-0.460|-62.783|
|HEPG      |-0.539|-64.505|
|All Paths |-1.357|-86.335|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 67 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:01 real=0:00:24.0 mem=4731.0M) ***

(I,S,L,T): WC_VIEW: 51.6767, 41.537, 2.09787, 95.3115
*** SetupOpt [finish] : cpu/real = 0:01:10.5/0:00:32.7 (2.2), totSession cpu/real = 2:33:20.5/0:45:41.9 (3.4), mem = 4523.1M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.698 -> -0.545 (bump = -0.153)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -77.374 -> -86.335
Begin: GigaOpt TNS recovery
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:33:21.3/0:45:42.7 (3.4), mem = 4523.1M
(I,S,L,T): WC_VIEW: 51.6767, 41.537, 2.09787, 95.3115
*info: 522 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 470 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.357 TNS Slack -86.335 Density 96.95
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-21.830|
|reg2cgate |-0.539| -1.722|
|reg2reg   |-0.460|-62.783|
|HEPG      |-0.539|-64.505|
|All Paths |-1.357|-86.335|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.539ns TNS -1.722ns; reg2reg* WNS -0.460ns TNS -62.783ns; HEPG WNS -0.539ns TNS -62.783ns; all paths WNS -1.357ns TNS -86.335ns; Real time 0:08:41
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.539|   -1.357| -64.505|  -86.335|    96.95%|   0:00:00.0| 4731.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.539|   -1.357| -64.311|  -86.141|    96.95%|   0:00:02.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.539|   -1.357| -64.276|  -86.106|    96.95%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.539|   -1.357| -64.232|  -86.061|    96.96%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.539|   -1.357| -64.198|  -86.027|    96.96%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.539|   -1.357| -64.191|  -86.020|    96.96%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.539|   -1.357| -64.172|  -86.002|    96.96%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.539|   -1.357| -64.168|  -85.998|    96.96%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.539|   -1.357| -64.117|  -85.946|    96.96%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.539|   -1.357| -64.112|  -85.942|    96.96%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.539|   -1.357| -64.109|  -85.938|    96.96%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.539|   -1.357| -64.107|  -85.936|    96.96%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.539|   -1.357| -64.098|  -85.927|    96.96%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.539|   -1.357| -64.079|  -85.909|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -0.539|   -1.357| -64.067|  -85.896|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.539|   -1.357| -64.057|  -85.886|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.539|   -1.357| -64.036|  -85.866|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.539|   -1.357| -64.035|  -85.865|    96.97%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -0.539|   -1.357| -63.913|  -85.742|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -0.539|   -1.357| -63.907|  -85.737|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__3_/D               |
|  -0.539|   -1.357| -63.896|  -85.726|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.539|   -1.357| -63.874|  -85.703|    96.97%|   0:00:01.0| 4731.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.539|   -1.357| -61.230|  -83.060|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -0.539|   -1.357| -61.220|  -83.049|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__1_/D               |
|  -0.539|   -1.357| -61.210|  -83.039|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__10_/D              |
|  -0.539|   -1.357| -61.199|  -83.029|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__10_/D              |
|  -0.539|   -1.357| -61.189|  -83.019|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__4_/D               |
|  -0.539|   -1.357| -60.869|  -82.699|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__1_/D               |
|  -0.539|   -1.357| -60.800|  -82.630|    96.97%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__7_/D               |
|  -0.539|   -1.357| -60.771|  -82.600|    96.97%|   0:00:01.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__8_/D               |
|  -0.539|   -1.357| -60.712|  -82.541|    96.97%|   0:00:00.0| 4731.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__1_/D               |
|  -0.539|   -1.357| -60.567|  -82.396|    96.97%|   0:00:00.0| 4728.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__3_/D               |
|  -0.539|   -1.357| -60.487|  -82.316|    96.97%|   0:00:00.0| 4728.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__3_/D               |
|  -0.539|   -1.357| -59.266|  -81.095|    96.97%|   0:00:01.0| 4728.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.539|   -1.357| -58.836|  -80.666|    96.97%|   0:00:00.0| 4728.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -0.539|   -1.357| -58.156|  -79.985|    96.97%|   0:00:00.0| 4728.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -0.539|   -1.357| -57.520|  -79.350|    96.97%|   0:00:01.0| 4728.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -0.539|   -1.357| -57.285|  -79.115|    96.97%|   0:00:00.0| 4728.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.539|   -1.357| -57.225|  -79.055|    96.97%|   0:00:00.0| 4728.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.539|   -1.357| -56.654|  -78.484|    96.97%|   0:00:00.0| 4728.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.539|   -1.357| -55.833|  -77.663|    96.97%|   0:00:01.0| 4747.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.539|   -1.357| -55.820|  -77.650|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.539|   -1.357| -55.223|  -77.053|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -0.539|   -1.357| -55.186|  -77.016|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -0.539|   -1.357| -54.739|  -76.569|    96.97%|   0:00:01.0| 4747.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -0.539|   -1.357| -54.709|  -76.538|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -0.539|   -1.357| -54.441|  -76.270|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.539|   -1.357| -54.430|  -76.260|    96.98%|   0:00:00.0| 4747.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.539|   -1.357| -54.430|  -76.260|    96.98%|   0:00:01.0| 4747.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.6 real=0:00:14.0 mem=4747.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.357|   -1.357| -21.830|  -76.260|    96.98%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.357|   -1.357| -20.541|  -74.971|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -1.357|   -1.357| -20.391|  -74.821|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -1.357|   -1.357| -20.276|  -74.707|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.357|   -1.357| -20.241|  -74.672|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.357|   -1.357| -20.224|  -74.654|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.357|   -1.357| -20.202|  -74.632|    96.97%|   0:00:00.0| 4747.1M|        NA|       NA| NA                                                 |
|  -1.357|   -1.357| -20.202|  -74.632|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=4747.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:40.5 real=0:00:15.0 mem=4747.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-20.202|
|reg2cgate |-0.539| -1.717|
|reg2reg   |-0.461|-52.714|
|HEPG      |-0.539|-54.430|
|All Paths |-1.357|-74.632|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.539ns TNS -1.717ns; reg2reg* WNS -0.461ns TNS -52.714ns; HEPG WNS -0.539ns TNS -52.714ns; all paths WNS -1.357ns TNS -74.633ns; Real time 0:08:56
** GigaOpt Optimizer WNS Slack -1.357 TNS Slack -74.632 Density 96.97
*** Starting refinePlace (2:34:12 mem=4747.1M) ***
Total net bbox length = 7.725e+05 (3.464e+05 4.261e+05) (ext = 2.449e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4747.1MB
Summary Report:
Instances move: 0 (out of 41321 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.725e+05 (3.464e+05 4.261e+05) (ext = 2.449e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4747.1MB
*** Finished refinePlace (2:34:15 mem=4747.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4747.1M)


Density : 0.9697
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=4747.1M) ***
** GigaOpt Optimizer WNS Slack -1.357 TNS Slack -74.632 Density 96.97
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-20.202|
|reg2cgate |-0.539| -1.717|
|reg2reg   |-0.461|-52.714|
|HEPG      |-0.539|-54.430|
|All Paths |-1.357|-74.632|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:46.9 real=0:00:19.0 mem=4747.1M) ***

(I,S,L,T): WC_VIEW: 51.7186, 41.5762, 2.10037, 95.3951
*** SetupOpt [finish] : cpu/real = 0:00:56.0/0:00:27.8 (2.0), totSession cpu/real = 2:34:17.3/0:46:10.5 (3.3), mem = 4539.1M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 1.677%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:34:17.5/0:46:10.7 (3.3), mem = 4539.1M
(I,S,L,T): WC_VIEW: 51.7186, 41.5762, 2.10037, 95.3951
*info: 522 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 470 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.357 TNS Slack -74.632 Density 96.97
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-20.202|
|reg2cgate |-0.539| -1.717|
|reg2reg   |-0.461|-52.714|
|HEPG      |-0.539|-54.430|
|All Paths |-1.357|-74.632|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.539ns TNS -1.717ns; reg2reg* WNS -0.461ns TNS -52.714ns; HEPG WNS -0.539ns TNS -52.714ns; all paths WNS -1.357ns TNS -74.633ns; Real time 0:09:09
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.539|   -1.357| -54.430|  -74.632|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.539|   -1.357| -54.430|  -74.632|    96.97%|   0:00:01.0| 4747.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -0.539|   -1.357| -54.430|  -74.632|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -0.539|   -1.357| -54.430|  -74.632|    96.97%|   0:00:01.0| 4747.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:02.0 mem=4747.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.357|   -1.357| -20.202|  -74.632|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.357|   -1.357| -20.202|  -74.632|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_2[10]                                    |
|  -1.357|   -1.357| -20.202|  -74.632|    96.97%|   0:00:00.0| 4747.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4747.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=4747.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-20.202|
|reg2cgate |-0.539| -1.717|
|reg2reg   |-0.461|-52.714|
|HEPG      |-0.539|-54.430|
|All Paths |-1.357|-74.632|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.539ns TNS -1.717ns; reg2reg* WNS -0.461ns TNS -52.714ns; HEPG WNS -0.539ns TNS -52.714ns; all paths WNS -1.357ns TNS -74.633ns; Real time 0:09:12
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.357|-20.202|
|reg2cgate |-0.539| -1.717|
|reg2reg   |-0.461|-52.714|
|HEPG      |-0.539|-54.430|
|All Paths |-1.357|-74.632|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.3 real=0:00:04.0 mem=4747.1M) ***

(I,S,L,T): WC_VIEW: 51.7186, 41.5762, 2.10037, 95.3951
*** SetupOpt [finish] : cpu/real = 0:00:13.3/0:00:12.3 (1.1), totSession cpu/real = 2:34:30.8/0:46:23.0 (3.3), mem = 4539.1M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:17:22, real = 0:07:12, mem = 3368.7M, totSessionCpu=2:34:33 **
**optDesign ... cpu = 0:17:22, real = 0:07:12, mem = 3366.7M, totSessionCpu=2:34:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=4140.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=4140.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4243.6M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4243.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.357  | -0.461  | -0.539  | -1.357  |
|           TNS (ns):| -74.633 | -52.714 | -1.717  | -20.202 |
|    Violating Paths:|   682   |   654   |    5    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.010   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.918%
       (96.975% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4243.6M
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3395.27MB/5395.89MB/3815.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3395.27MB/5395.89MB/3815.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3395.27MB/5395.89MB/3815.93MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT)
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 10%
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 20%
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 30%
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 40%
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 50%
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 60%
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 70%
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 80%
2023-Mar-23 10:58:02 (2023-Mar-23 17:58:02 GMT): 90%

Finished Levelizing
2023-Mar-23 10:58:03 (2023-Mar-23 17:58:03 GMT)

Starting Activity Propagation
2023-Mar-23 10:58:03 (2023-Mar-23 17:58:03 GMT)
2023-Mar-23 10:58:03 (2023-Mar-23 17:58:03 GMT): 10%
2023-Mar-23 10:58:03 (2023-Mar-23 17:58:03 GMT): 20%

Finished Activity Propagation
2023-Mar-23 10:58:04 (2023-Mar-23 17:58:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3396.74MB/5395.89MB/3815.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 10:58:04 (2023-Mar-23 17:58:04 GMT)
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 10%
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 20%
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 30%
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 40%
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 50%
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 60%
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 70%
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 80%
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT): 90%

Finished Calculating power
2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3401.13MB/5452.65MB/3815.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3401.13MB/5452.65MB/3815.93MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=3401.13MB/5452.65MB/3815.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3401.13MB/5452.65MB/3815.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 10:58:06 (2023-Mar-23 17:58:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.61287034 	   52.7929%
Total Switching Power:      44.82037368 	   44.9737%
Total Leakage Power:         2.22574709 	    2.2334%
Total Power:                99.65899098
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.18       2.949      0.5809       26.71        26.8
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05    3.05e-05
Physical-Only                          0           0      0.6605      0.6605      0.6628
Combinational                      26.85       38.61      0.9321       66.39       66.62
Clock (Combinational)              1.312       2.456     0.02415       3.792       3.805
Clock (Sequential)                 1.269      0.8028      0.0281       2.099       2.107
-----------------------------------------------------------------------------------------
Total                              52.61       44.82       2.226       99.66         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.61       44.82       2.226       99.66         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.9802       1.329      0.0231       2.332        2.34
clk1                                 1.6        1.93     0.02915        3.56       3.572
-----------------------------------------------------------------------------------------
Total                               2.58       3.259     0.05225       5.892       5.912
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC5357_CTS_24 (BUFFD12):           0.1233
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      2.98665e-10 F
*                Total instances in design: 76196
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34409
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3435.41MB/5452.65MB/3815.93MB)


Phase 1 finished in (cpu = 0:00:07.5) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:11.6) (real = 0:00:06.0) **
(I,S,L,T): WC_VIEW: 51.6857, 41.5406, 2.09765, 95.3239
*** PowerOpt [finish] : cpu/real = 0:00:11.6/0:00:05.2 (2.2), totSession cpu/real = 2:34:55.5/0:46:37.8 (3.3), mem = 4814.3M
Finished Timing Update in (cpu = 0:00:11.9) (real = 0:00:06.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 22 and inserted 0 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.245|
|reg2cgate |-0.519| -1.630|
|reg2reg   |-0.503|-41.009|
|HEPG      |-0.519|-42.640|
|All Paths |-1.658|-65.885|
+----------+------+-------+

Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:35:05.9/0:46:46.1 (3.3), mem = 4814.3M
(I,S,L,T): WC_VIEW: 51.6857, 41.5406, 2.09765, 95.3239
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.885 Density 96.97
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.245|
|reg2cgate |-0.519| -1.630|
|reg2reg   |-0.503|-41.009|
|HEPG      |-0.519|-42.640|
|All Paths |-1.658|-65.885|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.519ns TNS -1.630ns; reg2reg* WNS -0.503ns TNS -41.010ns; HEPG WNS -0.519ns TNS -41.010ns; all paths WNS -1.658ns TNS -65.886ns; Real time 0:09:44
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.519|   -1.658| -42.640|  -65.885|    96.97%|   0:00:00.0| 5012.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:35:43 mem=4814.3M) ***
Total net bbox length = 7.725e+05 (3.464e+05 4.261e+05) (ext = 2.449e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4814.3MB
Summary Report:
Instances move: 0 (out of 41324 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.725e+05 (3.464e+05 4.261e+05) (ext = 2.449e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4814.3MB
*** Finished refinePlace (2:35:47 mem=4814.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4814.3M)


Density : 0.9696
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4814.3M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:01.2/0:47:26.3 (3.3), mem = 5079.9M
(I,S,L,T): WC_VIEW: 51.6955, 41.5438, 2.09829, 95.3376
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.222 Density 96.96
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.484|-40.350|
|HEPG      |-0.518|-41.975|
|All Paths |-1.658|-65.222|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.518ns TNS -1.626ns; reg2reg* WNS -0.484ns TNS -40.350ns; HEPG WNS -0.518ns TNS -40.350ns; all paths WNS -1.658ns TNS -65.222ns; Real time 0:10:24
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.518|   -1.658| -41.975|  -65.222|    96.96%|   0:00:00.0| 5279.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (2:36:14 mem=5082.9M) ***
Total net bbox length = 7.725e+05 (3.464e+05 4.261e+05) (ext = 2.449e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5082.9MB
Summary Report:
Instances move: 0 (out of 41324 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.725e+05 (3.464e+05 4.261e+05) (ext = 2.449e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5082.9MB
*** Finished refinePlace (2:36:18 mem=5082.9M) ***
Finished re-routing un-routed nets (0:00:00.0 5082.9M)


Density : 0.9696
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=5082.9M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:18.9/0:47:40.1 (3.3), mem = 5082.9M
(I,S,L,T): WC_VIEW: 51.6955, 41.5438, 2.09829, 95.3376
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.658  TNS Slack -65.182 Density 96.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    96.96%|        -|  -1.658| -65.182|   0:00:00.0| 5082.9M|
|    96.96%|        0|  -1.658| -65.182|   0:00:00.0| 5082.9M|
|    96.93%|       54|  -1.658| -65.132|   0:00:02.0| 5082.9M|
|    96.93%|        1|  -1.658| -65.132|   0:00:00.0| 5082.9M|
|    96.92%|        9|  -1.658| -65.132|   0:00:02.0| 5082.9M|
|    96.92%|        5|  -1.658| -65.132|   0:00:02.0| 5082.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.658  TNS Slack -65.132 Density 96.92
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:30.2) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 51.6767, 41.4668, 2.09722, 95.2407
*** PowerOpt [finish] : cpu/real = 0:00:30.5/0:00:09.1 (3.4), totSession cpu/real = 2:36:49.4/0:47:49.2 (3.3), mem = 5082.9M
*** Starting refinePlace (2:36:50 mem=5082.9M) ***
Total net bbox length = 7.693e+05 (3.461e+05 4.233e+05) (ext = 2.449e+04)
Move report: Detail placement moves 13 insts, mean move: 2.78 um, max move: 6.60 um
	Max move on inst (normalizer_inst/U2291): (475.20, 298.00) --> (468.60, 298.00)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 5082.9MB
Summary Report:
Instances move: 13 (out of 41258 movable)
Instances flipped: 1
Mean displacement: 2.78 um
Max displacement: 6.60 um (Instance: normalizer_inst/U2291) (475.2, 298) -> (468.6, 298)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 7.694e+05 (3.461e+05 4.233e+05) (ext = 2.449e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 5082.9MB
*** Finished refinePlace (2:36:53 mem=5082.9M) ***
Finished re-routing un-routed nets (0:00:00.0 5082.9M)


Density : 0.9692
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=5082.9M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:55.9/0:47:53.4 (3.3), mem = 5082.9M
(I,S,L,T): WC_VIEW: 51.6767, 41.4668, 2.09722, 95.2407
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.132 Density 96.92
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.478|-40.259|
|HEPG      |-0.518|-41.885|
|All Paths |-1.658|-65.132|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.518ns TNS -1.626ns; reg2reg* WNS -0.478ns TNS -40.260ns; HEPG WNS -0.518ns TNS -40.260ns; all paths WNS -1.658ns TNS -65.132ns; Real time 0:10:51
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.518|   -1.658| -41.885|  -65.132|    96.92%|   0:00:01.0| 5281.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.518|   -1.658| -41.885|  -65.132|    96.92%|   0:00:00.0| 5281.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5281.3M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.478|   -1.658| -40.259|  -65.132|    96.92%|   0:00:00.0| 5281.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.478|   -1.658| -40.259|  -65.132|    96.92%|   0:00:00.0| 5281.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5281.3M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.658|   -1.658| -23.246|  -65.132|    96.92%|   0:00:00.0| 5281.3M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.658|   -1.658| -23.246|  -65.132|    96.92%|   0:00:00.0| 5281.3M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5281.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:02.0 mem=5281.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.478|-40.259|
|HEPG      |-0.518|-41.885|
|All Paths |-1.658|-65.132|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.518ns TNS -1.626ns; reg2reg* WNS -0.478ns TNS -40.260ns; HEPG WNS -0.518ns TNS -40.260ns; all paths WNS -1.658ns TNS -65.132ns; Real time 0:10:53
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.478|-40.259|
|HEPG      |-0.518|-41.885|
|All Paths |-1.658|-65.132|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=5281.3M) ***

(I,S,L,T): WC_VIEW: 51.6767, 41.4668, 2.09722, 95.2407
*** SetupOpt [finish] : cpu/real = 0:00:10.6/0:00:11.1 (1.0), totSession cpu/real = 2:37:06.5/0:48:04.5 (3.3), mem = 5073.4M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:37:06.9/0:48:04.9 (3.3), mem = 5073.4M
(I,S,L,T): WC_VIEW: 51.6767, 41.4668, 2.09722, 95.2407
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.132 Density 96.92
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.478|-40.259|
|HEPG      |-0.518|-41.885|
|All Paths |-1.658|-65.132|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.518ns TNS -1.626ns; reg2reg* WNS -0.478ns TNS -40.260ns; HEPG WNS -0.518ns TNS -40.260ns; all paths WNS -1.658ns TNS -65.132ns; Real time 0:11:02
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.518|   -1.658| -41.885|  -65.132|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.518|   -1.658| -41.882|  -65.129|    96.92%|   0:00:01.0| 5273.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -0.518|   -1.658| -41.882|  -65.129|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.518|   -1.658| -41.901|  -65.147|    96.92%|   0:00:01.0| 5273.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.518|   -1.658| -41.901|  -65.147|    96.92%|   0:00:01.0| 5273.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.518|   -1.658| -41.886|  -65.132|    96.92%|   0:00:01.0| 5273.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.518|   -1.658| -41.886|  -65.132|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.5 real=0:00:04.0 mem=5273.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:13.9 real=0:00:05.0 mem=5273.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.478|-40.260|
|HEPG      |-0.518|-41.886|
|All Paths |-1.658|-65.132|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.518ns TNS -1.626ns; reg2reg* WNS -0.478ns TNS -40.260ns; HEPG WNS -0.518ns TNS -40.260ns; all paths WNS -1.658ns TNS -65.132ns; Real time 0:11:08
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.132 Density 96.92
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.478|-40.260|
|HEPG      |-0.518|-41.886|
|All Paths |-1.658|-65.132|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.7 real=0:00:06.0 mem=5273.3M) ***

(I,S,L,T): WC_VIEW: 51.6769, 41.4676, 2.09728, 95.2418
*** SetupOpt [finish] : cpu/real = 0:00:23.1/0:00:14.0 (1.7), totSession cpu/real = 2:37:30.0/0:48:18.9 (3.3), mem = 5073.4M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:37:32 mem=5074.9M) ***
Total net bbox length = 7.694e+05 (3.461e+05 4.233e+05) (ext = 2.449e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 5074.9MB
Summary Report:
Instances move: 0 (out of 41258 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.694e+05 (3.461e+05 4.233e+05) (ext = 2.449e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 5074.9MB
*** Finished refinePlace (2:37:35 mem=5074.9M) ***
Finished re-routing un-routed nets (0:00:00.0 5074.9M)


Density : 0.9692
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=5074.9M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:37:36.6/0:48:23.1 (3.3), mem = 5074.9M
(I,S,L,T): WC_VIEW: 51.6769, 41.4676, 2.09728, 95.2418
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.132 Density 96.92
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.478|-40.260|
|HEPG      |-0.518|-41.886|
|All Paths |-1.658|-65.132|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.518ns TNS -1.626ns; reg2reg* WNS -0.478ns TNS -40.260ns; HEPG WNS -0.518ns TNS -40.260ns; all paths WNS -1.658ns TNS -65.132ns; Real time 0:11:21
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.518|   -1.658| -41.886|  -65.132|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.518|   -1.658| -41.886|  -65.132|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5273.3M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.478|   -1.658| -40.260|  -65.132|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.474|   -1.658| -40.246|  -65.118|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=5273.3M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.658|   -1.658| -23.246|  -65.118|    96.92%|   0:00:01.0| 5273.3M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.658|   -1.658| -23.246|  -65.118|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=5273.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=5273.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.474|-40.246|
|HEPG      |-0.518|-41.872|
|All Paths |-1.658|-65.118|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.518ns TNS -1.626ns; reg2reg* WNS -0.474ns TNS -40.247ns; HEPG WNS -0.518ns TNS -40.247ns; all paths WNS -1.658ns TNS -65.119ns; Real time 0:11:23
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.118 Density 96.92
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.118 Density 96.92
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.474|-40.246|
|HEPG      |-0.518|-41.872|
|All Paths |-1.658|-65.118|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=5273.3M) ***

(I,S,L,T): WC_VIEW: 51.6775, 41.4681, 2.09729, 95.2429
*** SetupOpt [finish] : cpu/real = 0:00:11.0/0:00:11.5 (1.0), totSession cpu/real = 2:37:47.7/0:48:34.6 (3.2), mem = 5073.4M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:37:49.5/0:48:35.8 (3.2), mem = 5073.4M
(I,S,L,T): WC_VIEW: 51.6775, 41.4681, 2.09729, 95.2429
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.118 Density 96.92
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.518| -1.626|
|reg2reg   |-0.474|-40.246|
|HEPG      |-0.518|-41.872|
|All Paths |-1.658|-65.118|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.518ns TNS -1.626ns; reg2reg* WNS -0.474ns TNS -40.247ns; HEPG WNS -0.518ns TNS -40.247ns; all paths WNS -1.658ns TNS -65.119ns; Real time 0:11:33
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.518|   -1.658| -41.872|  -65.118|    96.92%|   0:00:00.0| 5273.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.474|   -1.658| -41.816|  -65.063|    96.92%|   0:00:00.0| 5303.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:01.0 mem=5303.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:01.0 mem=5303.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.471| -1.570|
|reg2reg   |-0.474|-40.246|
|HEPG      |-0.474|-41.816|
|All Paths |-1.658|-65.063|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.471ns TNS -1.570ns; reg2reg* WNS -0.474ns TNS -40.247ns; HEPG WNS -0.474ns TNS -40.247ns; all paths WNS -1.658ns TNS -65.063ns; Real time 0:11:35
** GigaOpt Optimizer WNS Slack -1.658 TNS Slack -65.063 Density 96.92
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.658|-23.246|
|reg2cgate |-0.471| -1.570|
|reg2reg   |-0.474|-40.246|
|HEPG      |-0.474|-41.816|
|All Paths |-1.658|-65.063|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:02.0 mem=5303.0M) ***

(I,S,L,T): WC_VIEW: 51.6775, 41.4691, 2.09729, 95.2439
*** SetupOpt [finish] : cpu/real = 0:00:11.8/0:00:10.4 (1.1), totSession cpu/real = 2:38:01.3/0:48:46.2 (3.2), mem = 5103.1M
End: GigaOpt postEco optimization
*** Starting refinePlace (2:38:03 mem=5104.6M) ***
Total net bbox length = 7.694e+05 (3.461e+05 4.233e+05) (ext = 2.449e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 5104.6MB
Summary Report:
Instances move: 0 (out of 41258 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.694e+05 (3.461e+05 4.233e+05) (ext = 2.449e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5104.6MB
*** Finished refinePlace (2:38:06 mem=5104.6M) ***
Finished re-routing un-routed nets (0:00:00.0 5104.6M)


Density : 0.9692
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=5104.6M) ***
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:38:07.3/0:48:49.9 (3.2), mem = 5104.6M
(I,S,L,T): WC_VIEW: 51.6775, 41.4691, 2.09729, 95.2439
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.658|   -1.658| -65.063|  -65.063|    96.92%|   0:00:00.0| 5303.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5303.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=5303.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 51.6775, 41.4691, 2.09729, 95.2439
*** SetupOpt [finish] : cpu/real = 0:00:09.0/0:00:09.3 (1.0), totSession cpu/real = 2:38:16.3/0:48:59.2 (3.2), mem = 5103.1M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3655.84MB/6255.45MB/3815.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3655.84MB/6255.45MB/3815.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3655.84MB/6255.45MB/3815.93MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT)
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 10%
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 20%
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 30%
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 40%
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 50%
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 60%
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 70%
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 80%
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT): 90%

Finished Levelizing
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT)

Starting Activity Propagation
2023-Mar-23 11:00:36 (2023-Mar-23 18:00:36 GMT)
2023-Mar-23 11:00:37 (2023-Mar-23 18:00:37 GMT): 10%
2023-Mar-23 11:00:37 (2023-Mar-23 18:00:37 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:00:38 (2023-Mar-23 18:00:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3656.42MB/6255.45MB/3815.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 11:00:38 (2023-Mar-23 18:00:38 GMT)
2023-Mar-23 11:00:39 (2023-Mar-23 18:00:39 GMT): 10%
2023-Mar-23 11:00:39 (2023-Mar-23 18:00:39 GMT): 20%
2023-Mar-23 11:00:39 (2023-Mar-23 18:00:39 GMT): 30%
2023-Mar-23 11:00:39 (2023-Mar-23 18:00:39 GMT): 40%
2023-Mar-23 11:00:40 (2023-Mar-23 18:00:40 GMT): 50%
2023-Mar-23 11:00:40 (2023-Mar-23 18:00:40 GMT): 60%
2023-Mar-23 11:00:40 (2023-Mar-23 18:00:40 GMT): 70%
2023-Mar-23 11:00:40 (2023-Mar-23 18:00:40 GMT): 80%
2023-Mar-23 11:00:40 (2023-Mar-23 18:00:40 GMT): 90%

Finished Calculating power
2023-Mar-23 11:00:40 (2023-Mar-23 18:00:40 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3660.43MB/6320.22MB/3815.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3660.43MB/6320.22MB/3815.93MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3660.43MB/6320.22MB/3815.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3660.43MB/6320.22MB/3815.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 11:00:40 (2023-Mar-23 18:00:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.47906161 	   52.7863%
Total Switching Power:      44.71689987 	   44.9787%
Total Leakage Power:         2.22194699 	    2.2350%
Total Power:                99.41790834
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.18        2.95      0.5809       26.71       26.87
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.058e-05
Physical-Only                          0           0      0.6605      0.6605      0.6644
Combinational                      26.79       38.52      0.9289       66.24       66.62
Clock (Combinational)               1.24       2.448     0.02354       3.711       3.733
Clock (Sequential)                 1.265      0.8018     0.02807       2.095       2.107
-----------------------------------------------------------------------------------------
Total                              52.48       44.72       2.222       99.42         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.48       44.72       2.222       99.42         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.9802       1.329      0.0231       2.332       2.346
clk1                               1.524       1.921     0.02852       3.474       3.494
-----------------------------------------------------------------------------------------
Total                              2.504        3.25     0.05162       5.806        5.84
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC5357_CTS_24 (BUFFD12):           0.1233
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      2.97733e-10 F
*                Total instances in design: 76130
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34409
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=3689.25MB/6320.22MB/3815.93MB)

** Power Reclaim End WNS Slack -1.658  TNS Slack -65.063 
End: Power Optimization (cpu=0:03:40, real=0:02:33, mem=4325.62M, totSessionCpu=2:38:24).
**optDesign ... cpu = 0:21:13, real = 0:09:53, mem = 3428.6M, totSessionCpu=2:38:24 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=76130 and nets=43752 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4256.617M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4301.49 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4301.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 470  Num Prerouted Wires = 38577
[NR-eGR] Read numTotalNets=43636  numIgnoredNets=470
[NR-eGR] There are 52 clock nets ( 52 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43114 
[NR-eGR] Rule id: 1  Nets: 52 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 66 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.738000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 52 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.27% V. EstWL: 1.006740e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 43048 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 7.847622e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       592( 0.61%)       132( 0.14%)        38( 0.04%)         4( 0.00%)   ( 0.79%) 
[NR-eGR]      M3  (3)        88( 0.09%)         6( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M4  (4)       396( 0.44%)        18( 0.02%)         2( 0.00%)         0( 0.00%)   ( 0.46%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1087( 0.16%)       156( 0.02%)        42( 0.01%)         4( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.73 sec, Real: 1.36 sec, Curr Mem: 4312.53 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4188.9)
Total number of fetched objects 44010
End delay calculation. (MEM=4562.89 CPU=0:00:06.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4562.89 CPU=0:00:08.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:03.0 totSessionCpu=2:38:39 mem=4530.9M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3446.58MB/5683.23MB/3815.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3446.58MB/5683.23MB/3815.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3446.58MB/5683.23MB/3815.93MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT)
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 10%
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 20%
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 30%
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 40%
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 50%
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 60%
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 70%
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 80%
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT): 90%

Finished Levelizing
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT)

Starting Activity Propagation
2023-Mar-23 11:00:48 (2023-Mar-23 18:00:48 GMT)
2023-Mar-23 11:00:49 (2023-Mar-23 18:00:49 GMT): 10%
2023-Mar-23 11:00:49 (2023-Mar-23 18:00:49 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:00:49 (2023-Mar-23 18:00:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=3447.87MB/5683.23MB/3815.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 11:00:50 (2023-Mar-23 18:00:50 GMT)
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 10%
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 20%
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 30%
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 40%
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 50%
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 60%
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 70%
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 80%
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT): 90%

Finished Calculating power
2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3452.59MB/5763.27MB/3815.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3452.59MB/5763.27MB/3815.93MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3452.59MB/5763.27MB/3815.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3452.59MB/5763.27MB/3815.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 11:00:51 (2023-Mar-23 18:00:51 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.47904326 	   52.7863%
Total Switching Power:      44.71689987 	   44.9787%
Total Leakage Power:         2.22194699 	    2.2350%
Total Power:                99.41788997
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.18        2.95      0.5809       26.71       26.87
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.058e-05
Physical-Only                          0           0      0.6605      0.6605      0.6644
Combinational                      26.79       38.52      0.9289       66.24       66.62
Clock (Combinational)               1.24       2.448     0.02354       3.711       3.733
Clock (Sequential)                 1.265      0.8018     0.02807       2.095       2.107
-----------------------------------------------------------------------------------------
Total                              52.48       44.72       2.222       99.42         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.48       44.72       2.222       99.42         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.9802       1.329      0.0231       2.332       2.346
clk1                               1.524       1.921     0.02852       3.474       3.494
-----------------------------------------------------------------------------------------
Total                              2.504        3.25     0.05162       5.806        5.84
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3497.11MB/5763.27MB/3815.93MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:21:35, real = 0:10:05, mem = 3415.1M, totSessionCpu=2:38:46 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:21:35, real = 0:10:05, mem = 3407.1M, totSessionCpu=2:38:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=4242.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=4242.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4330.4M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4253.4M
** Profile ** DRVs :  cpu=0:00:02.2, mem=4257.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.658  | -0.474  | -0.471  | -1.658  |
|           TNS (ns):| -65.138 | -40.324 | -1.569  | -23.246 |
|    Violating Paths:|   702   |   674   |    5    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.010   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.862%
       (96.919% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4257.9M
**optDesign ... cpu = 0:21:38, real = 0:10:08, mem = 3390.6M, totSessionCpu=2:38:49 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      738  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        2  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 767 warning(s), 0 error(s)

#% End ccopt_design (date=03/23 11:00:56, total cpu=0:25:15, real=0:12:09, peak res=3816.0M, current mem=3309.9M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3196.3M, totSessionCpu=2:38:50 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 11:01:01 (2023-Mar-23 18:01:01 GMT)
2023-Mar-23 11:01:01 (2023-Mar-23 18:01:01 GMT): 10%
2023-Mar-23 11:01:01 (2023-Mar-23 18:01:01 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:01:02 (2023-Mar-23 18:01:02 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 3514.8M, totSessionCpu=2:39:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4379.6M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:39:07 mem=4384.8M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 44010
End delay calculation. (MEM=113.031 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=113.031 CPU=0:00:08.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:02.0 totSessionCpu=0:00:25.6 mem=81.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:15.0 real=0:00:04.0 totSessionCpu=0:00:27.0 mem=111.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=111.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=111.6M
Done building hold timer [53134 node(s), 75814 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.9 real=0:00:06.0 totSessionCpu=0:00:30.0 mem=111.6M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:18.0/0:00:05.9 (3.0), mem = 111.6M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4434.12)
Total number of fetched objects 44010
End delay calculation. (MEM=4787.04 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4787.04 CPU=0:00:07.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:02.0 totSessionCpu=2:39:36 mem=4755.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:28.9 real=0:00:09.0 totSessionCpu=2:39:36 mem=4755.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4755.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4763.0M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4763.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=4763.0M
** Profile ** DRVs :  cpu=0:00:01.4, mem=4785.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.658  | -0.474  | -0.471  | -1.658  |
|           TNS (ns):| -65.138 | -40.324 | -1.569  | -23.246 |
|    Violating Paths:|   702   |   674   |    5    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.386  | -0.386  |  0.046  |  0.000  |
|           TNS (ns):| -9.988  | -9.988  |  0.000  |  0.000  |
|    Violating Paths:|   41    |   41    |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.010   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.862%
       (96.919% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:20, mem = 3641.9M, totSessionCpu=2:39:40 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:39:40.4/0:49:41.5 (3.2), mem = 4429.6M
(I,S,L,T): WC_VIEW: 51.6766, 41.4671, 2.09729, 95.241
*info: Run optDesign holdfix with 8 threads.
Info: 470 nets with fixed/cover wires excluded.
Info: 522 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:37.4 real=0:00:16.0 totSessionCpu=2:39:45 mem=4768.6M density=96.919% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4768.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=4768.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4799.1M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3863
      TNS :      -9.9881
      #VP :           41
  Density :      96.919%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:38.9 real=0:00:17.0 totSessionCpu=2:39:46 mem=4799.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3863
      TNS :      -9.9881
      #VP :           41
  Density :      96.919%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.0 real=0:00:17.0 totSessionCpu=2:39:46 mem=4799.1M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4799.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=4799.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4799.1M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 16526 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:40.3 real=0:00:18.0 totSessionCpu=2:39:48 mem=4799.1M density=96.919% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:40.3 real=0:00:18.0 totSessionCpu=2:39:48 mem=4799.1M density=96.919%) ***
(I,S,L,T): WC_VIEW: 51.6766, 41.4671, 2.09729, 95.241
*** HoldOpt [finish] : cpu/real = 0:00:07.5/0:00:06.5 (1.2), totSession cpu/real = 2:39:47.9/0:49:47.9 (3.2), mem = 4588.2M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4507.21 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4552.09 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4552.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 470  Num Prerouted Wires = 38577
[NR-eGR] Read numTotalNets=43636  numIgnoredNets=470
[NR-eGR] There are 52 clock nets ( 52 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43114 
[NR-eGR] Rule id: 1  Nets: 52 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 66 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.738000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 52 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.27% V. EstWL: 1.006740e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 43048 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 7.847622e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       592( 0.61%)       132( 0.14%)        38( 0.04%)         4( 0.00%)   ( 0.79%) 
[NR-eGR]      M3  (3)        88( 0.09%)         6( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M4  (4)       396( 0.44%)        18( 0.02%)         2( 0.00%)         0( 0.00%)   ( 0.46%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1087( 0.16%)       156( 0.02%)        42( 0.01%)         4( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.69 sec, Real: 1.34 sec, Curr Mem: 4563.12 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:01, real = 0:00:29, mem = 3709.5M, totSessionCpu=2:39:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=4500.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=4500.1M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 44010
End delay calculation. (MEM=100.906 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=100.906 CPU=0:00:08.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:03.0 totSessionCpu=0:00:41.0 mem=68.9M)
** Profile ** Overall slacks :  cpu=0:00:10.4, mem=76.9M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:13.8/0:00:03.6 (3.8), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.9, mem=4579.6M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4502.6M
** Profile ** DRVs :  cpu=0:00:02.3, mem=4499.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.658  | -0.474  | -0.471  | -1.658  |
|           TNS (ns):| -65.138 | -40.324 | -1.569  | -23.246 |
|    Violating Paths:|   702   |   674   |    5    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.386  | -0.386  |  0.046  |  0.000  |
|           TNS (ns):| -9.988  | -9.988  |  0.000  |  0.000  |
|    Violating Paths:|   41    |   41    |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.010   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.862%
       (96.919% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4499.1M
**optDesign ... cpu = 0:01:16, real = 0:00:36, mem = 3691.3M, totSessionCpu=2:40:06 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/23 11:01:33, mem=3615.9M)
% Begin Save ccopt configuration ... (date=03/23 11:01:34, mem=3615.9M)
% End Save ccopt configuration ... (date=03/23 11:01:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=3616.2M, current mem=3616.2M)
% Begin Save netlist data ... (date=03/23 11:01:34, mem=3616.2M)
Writing Binary DB to cts.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 11:01:34, total cpu=0:00:00.2, real=0:00:00.0, peak res=3617.3M, current mem=3617.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 11:01:34, mem=3618.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 11:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3618.3M, current mem=3618.3M)
Saving scheduling_file.cts.1035 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 11:01:35, mem=3618.3M)
% End Save clock tree data ... (date=03/23 11:01:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3618.3M, current mem=3618.3M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat/dualcore.pg.gz
Saving property file cts.enc.dat/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4510.3M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4502.3M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=4486.3M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 11:01:37, mem=3618.7M)
% End Save power constraints data ... (date=03/23 11:01:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=3618.7M, current mem=3618.7M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/23 11:01:39, total cpu=0:00:04.9, real=0:00:06.0, peak res=3619.0M, current mem=3619.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/23 11:02:50, mem=3621.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.95 (MB), peak = 3954.23 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4451.4M, init mem=4454.6M)
*info: Placed = 76130          (Fixed = 465)
*info: Unplaced = 0           
Placement Density:96.92%(289671/298879)
Placement Density (including fixed std cells):96.92%(289671/298879)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4451.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (470) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4451.4M) ***
#Start route 522 clock and analog nets...
% Begin globalDetailRoute (date=03/23 11:02:50, mem=3615.7M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 11:02:50 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=43230
#need_extraction net=43230 (total=43752)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 11:02:52 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43746 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3664.48 (MB), peak = 3954.23 (MB)
#Merging special wires: starts on Thu Mar 23 11:02:55 2023 with memory = 3665.46 (MB), peak = 3954.23 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.9 GB --0.89 [8]--
#
#Finished routing data preparation on Thu Mar 23 11:02:55 2023
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 17.69 (MB)
#Total memory = 3665.86 (MB)
#Peak memory = 3954.23 (MB)
#
#
#Start global routing on Thu Mar 23 11:02:55 2023
#
#
#Start global routing initialization on Thu Mar 23 11:02:55 2023
#
#Number of eco nets is 410
#
#Start global routing data preparation on Thu Mar 23 11:02:55 2023
#
#Start routing resource analysis on Thu Mar 23 11:02:55 2023
#
#Routing resource analysis is done on Thu Mar 23 11:02:56 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.86%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.75%
#
#  522 nets (1.19%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 11:02:56 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3671.84 (MB), peak = 3954.23 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 11:02:56 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3673.33 (MB), peak = 3954.23 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3711.64 (MB), peak = 3954.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3717.38 (MB), peak = 3954.23 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3717.72 (MB), peak = 3954.23 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3726.98 (MB), peak = 3954.23 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of nets with skipped attribute = 43114 (skipped).
#Total number of routable nets = 522.
#Total number of nets in the design = 43752.
#
#462 routable nets have only global wires.
#60 routable nets have only detail routed wires.
#43114 skipped nets have only detail routed wires.
#462 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#60 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                462               0  
#------------------------------------------------
#        Total                462               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                522           66                68           43046  
#-------------------------------------------------------------------------------
#        Total                522           66                68           43046  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            2(0.01%)   (0.01%)
#  M4           79(0.22%)   (0.22%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     81(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 84871 um.
#Total half perimeter of net bounding box = 39861 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 160 um.
#Total wire length on LAYER M3 = 46718 um.
#Total wire length on LAYER M4 = 29491 um.
#Total wire length on LAYER M5 = 6697 um.
#Total wire length on LAYER M6 = 1805 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31938
#Total number of multi-cut vias = 206 (  0.6%)
#Total number of single cut vias = 31732 ( 99.4%)
#Up-Via Summary (total 31938):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11009 ( 98.2%)       206 (  1.8%)      11215
# M2             10243 (100.0%)         0 (  0.0%)      10243
# M3              8932 (100.0%)         0 (  0.0%)       8932
# M4              1234 (100.0%)         0 (  0.0%)       1234
# M5               314 (100.0%)         0 (  0.0%)        314
#-----------------------------------------------------------
#                31732 ( 99.4%)       206 (  0.6%)      31938 
#
#Total number of involved priority nets 462
#Maximum src to sink distance for priority net 481.9
#Average of max src_to_sink distance for priority net 66.8
#Average of ave src_to_sink distance for priority net 40.1
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.22%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 65.57 (MB)
#Total memory = 3731.43 (MB)
#Peak memory = 3954.23 (MB)
#
#Finished global routing on Thu Mar 23 11:03:00 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3688.04 (MB), peak = 3954.23 (MB)
#Start Track Assignment.
#Done with 6243 horizontal wires in 2 hboxes and 2176 vertical wires in 2 hboxes.
#Done with 358 horizontal wires in 2 hboxes and 92 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 96479 um.
#Total half perimeter of net bounding box = 39861 um.
#Total wire length on LAYER M1 = 4225 um.
#Total wire length on LAYER M2 = 184 um.
#Total wire length on LAYER M3 = 52231 um.
#Total wire length on LAYER M4 = 31297 um.
#Total wire length on LAYER M5 = 6736 um.
#Total wire length on LAYER M6 = 1805 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31938
#Total number of multi-cut vias = 206 (  0.6%)
#Total number of single cut vias = 31732 ( 99.4%)
#Up-Via Summary (total 31938):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11009 ( 98.2%)       206 (  1.8%)      11215
# M2             10243 (100.0%)         0 (  0.0%)      10243
# M3              8932 (100.0%)         0 (  0.0%)       8932
# M4              1234 (100.0%)         0 (  0.0%)       1234
# M5               314 (100.0%)         0 (  0.0%)        314
#-----------------------------------------------------------
#                31732 ( 99.4%)       206 (  0.6%)      31938 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3712.73 (MB), peak = 3954.23 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:10
#Increased memory = 64.77 (MB)
#Total memory = 3712.92 (MB)
#Peak memory = 3954.23 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.9% of the total area was rechecked for DRC, and 55.7% required routing.
#   number of violations = 0
#75743 out of 76130 instances (99.5%) need to be verified(marked ipoed), dirty area = 105.6%.
#   number of violations = 0
#cpu time = 00:01:32, elapsed time = 00:00:12, memory = 3988.39 (MB), peak = 4016.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 84278 um.
#Total half perimeter of net bounding box = 39861 um.
#Total wire length on LAYER M1 = 87 um.
#Total wire length on LAYER M2 = 7578 um.
#Total wire length on LAYER M3 = 44832 um.
#Total wire length on LAYER M4 = 28397 um.
#Total wire length on LAYER M5 = 2801 um.
#Total wire length on LAYER M6 = 583 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29517
#Total number of multi-cut vias = 246 (  0.8%)
#Total number of single cut vias = 29271 ( 99.2%)
#Up-Via Summary (total 29517):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10697 ( 97.8%)       246 (  2.2%)      10943
# M2             10233 (100.0%)         0 (  0.0%)      10233
# M3              7787 (100.0%)         0 (  0.0%)       7787
# M4               459 (100.0%)         0 (  0.0%)        459
# M5                95 (100.0%)         0 (  0.0%)         95
#-----------------------------------------------------------
#                29271 ( 99.2%)       246 (  0.8%)      29517 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:34
#Elapsed time = 00:00:13
#Increased memory = -19.00 (MB)
#Total memory = 3693.92 (MB)
#Peak memory = 4016.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3696.17 (MB), peak = 4016.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 84278 um.
#Total half perimeter of net bounding box = 39861 um.
#Total wire length on LAYER M1 = 87 um.
#Total wire length on LAYER M2 = 7578 um.
#Total wire length on LAYER M3 = 44832 um.
#Total wire length on LAYER M4 = 28397 um.
#Total wire length on LAYER M5 = 2801 um.
#Total wire length on LAYER M6 = 583 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29517
#Total number of multi-cut vias = 246 (  0.8%)
#Total number of single cut vias = 29271 ( 99.2%)
#Up-Via Summary (total 29517):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10697 ( 97.8%)       246 (  2.2%)      10943
# M2             10233 (100.0%)         0 (  0.0%)      10233
# M3              7787 (100.0%)         0 (  0.0%)       7787
# M4               459 (100.0%)         0 (  0.0%)        459
# M5                95 (100.0%)         0 (  0.0%)         95
#-----------------------------------------------------------
#                29271 ( 99.2%)       246 (  0.8%)      29517 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 84278 um.
#Total half perimeter of net bounding box = 39861 um.
#Total wire length on LAYER M1 = 87 um.
#Total wire length on LAYER M2 = 7578 um.
#Total wire length on LAYER M3 = 44832 um.
#Total wire length on LAYER M4 = 28397 um.
#Total wire length on LAYER M5 = 2801 um.
#Total wire length on LAYER M6 = 583 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29517
#Total number of multi-cut vias = 246 (  0.8%)
#Total number of single cut vias = 29271 ( 99.2%)
#Up-Via Summary (total 29517):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10697 ( 97.8%)       246 (  2.2%)      10943
# M2             10233 (100.0%)         0 (  0.0%)      10233
# M3              7787 (100.0%)         0 (  0.0%)       7787
# M4               459 (100.0%)         0 (  0.0%)        459
# M5                95 (100.0%)         0 (  0.0%)         95
#-----------------------------------------------------------
#                29271 ( 99.2%)       246 (  0.8%)      29517 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:00:15
#Increased memory = -13.13 (MB)
#Total memory = 3699.79 (MB)
#Peak memory = 4016.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:55
#Elapsed time = 00:00:27
#Increased memory = 34.79 (MB)
#Total memory = 3650.51 (MB)
#Peak memory = 4016.50 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 11:03:18 2023
#
% End globalDetailRoute (date=03/23 11:03:18, total cpu=0:01:55, real=0:00:28.0, peak res=4016.5M, current mem=3523.6M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/23 11:03:18, mem=3523.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 11:03:18 2023
#
#Generating timing data, please wait...
#43636 total nets, 522 already routed, 522 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 44010
End delay calculation. (MEM=4877.16 CPU=0:00:06.5 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:17, elapsed time = 00:00:08, memory = 3588.85 (MB), peak = 4016.50 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=43752)
#Start reading timing information from file .timing_file_1035.tif.gz ...
#Read in timing information for 305 ports, 41721 instances from timing file .timing_file_1035.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 11:03:30 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43746 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3576.06 (MB), peak = 4016.50 (MB)
#Merging special wires: starts on Thu Mar 23 11:03:32 2023 with memory = 3577.00 (MB), peak = 4016.50 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.9 GB --0.90 [8]--
#
#Finished routing data preparation on Thu Mar 23 11:03:32 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 14.11 (MB)
#Total memory = 3577.39 (MB)
#Peak memory = 4016.50 (MB)
#
#
#Start global routing on Thu Mar 23 11:03:32 2023
#
#
#Start global routing initialization on Thu Mar 23 11:03:32 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 11:03:32 2023
#
#Start routing resource analysis on Thu Mar 23 11:03:32 2023
#
#Routing resource analysis is done on Thu Mar 23 11:03:33 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.86%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.75%
#
#  522 nets (1.19%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 11:03:33 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3583.76 (MB), peak = 4016.50 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 11:03:33 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3584.94 (MB), peak = 4016.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3653.33 (MB), peak = 4016.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3653.34 (MB), peak = 4016.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3680.61 (MB), peak = 4016.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of routable nets = 43636.
#Total number of nets in the design = 43752.
#
#43114 routable nets have only global wires.
#522 routable nets have only detail routed wires.
#68 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#522 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           66                68           43046  
#------------------------------------------------------------
#        Total           66                68           43046  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                522           66                68           43046  
#-------------------------------------------------------------------------------
#        Total                522           66                68           43046  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          266(0.75%)     63(0.18%)     12(0.03%)      4(0.01%)   (0.98%)
#  M3           12(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  M4            7(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    285(0.11%)     63(0.03%)     12(0.00%)      4(0.00%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.00% H + 0.14% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.89 |         10.22 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.89 | (M2)    10.22 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 857306 um.
#Total half perimeter of net bounding box = 825999 um.
#Total wire length on LAYER M1 = 357 um.
#Total wire length on LAYER M2 = 192098 um.
#Total wire length on LAYER M3 = 295791 um.
#Total wire length on LAYER M4 = 197900 um.
#Total wire length on LAYER M5 = 98261 um.
#Total wire length on LAYER M6 = 63235 um.
#Total wire length on LAYER M7 = 2766 um.
#Total wire length on LAYER M8 = 6897 um.
#Total number of vias = 265784
#Total number of multi-cut vias = 246 (  0.1%)
#Total number of single cut vias = 265538 ( 99.9%)
#Up-Via Summary (total 265784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            130000 ( 99.8%)       246 (  0.2%)     130246
# M2             94901 (100.0%)         0 (  0.0%)      94901
# M3             27501 (100.0%)         0 (  0.0%)      27501
# M4              8844 (100.0%)         0 (  0.0%)       8844
# M5              3198 (100.0%)         0 (  0.0%)       3198
# M6               612 (100.0%)         0 (  0.0%)        612
# M7               482 (100.0%)         0 (  0.0%)        482
#-----------------------------------------------------------
#               265538 ( 99.9%)       246 (  0.1%)     265784 
#
#Max overcon = 8 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.03%.
#
#Global routing statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:26
#Increased memory = 106.51 (MB)
#Total memory = 3683.90 (MB)
#Peak memory = 4016.50 (MB)
#
#Finished global routing on Thu Mar 23 11:03:58 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3609.61 (MB), peak = 4016.50 (MB)
#Start Track Assignment.
#Done with 58502 horizontal wires in 2 hboxes and 54857 vertical wires in 2 hboxes.
#Done with 12680 horizontal wires in 2 hboxes and 10577 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           272.20 	  0.00%  	  0.00% 	  0.00%
# M2        183223.21 	  0.05%  	  0.00% 	  0.01%
# M3        249767.84 	  0.14%  	  0.00% 	  0.03%
# M4        168598.58 	  0.07%  	  0.00% 	  0.05%
# M5         95427.31 	  0.00%  	  0.00% 	  0.00%
# M6         62684.10 	  0.00%  	  0.00% 	  0.00%
# M7          2891.00 	  0.01%  	  0.00% 	  0.00%
# M8          6978.62 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      769842.86  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 894246 um.
#Total half perimeter of net bounding box = 825999 um.
#Total wire length on LAYER M1 = 25946 um.
#Total wire length on LAYER M2 = 189830 um.
#Total wire length on LAYER M3 = 308218 um.
#Total wire length on LAYER M4 = 198028 um.
#Total wire length on LAYER M5 = 99000 um.
#Total wire length on LAYER M6 = 63523 um.
#Total wire length on LAYER M7 = 2788 um.
#Total wire length on LAYER M8 = 6913 um.
#Total number of vias = 265784
#Total number of multi-cut vias = 246 (  0.1%)
#Total number of single cut vias = 265538 ( 99.9%)
#Up-Via Summary (total 265784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            130000 ( 99.8%)       246 (  0.2%)     130246
# M2             94901 (100.0%)         0 (  0.0%)      94901
# M3             27501 (100.0%)         0 (  0.0%)      27501
# M4              8844 (100.0%)         0 (  0.0%)       8844
# M5              3198 (100.0%)         0 (  0.0%)       3198
# M6               612 (100.0%)         0 (  0.0%)        612
# M7               482 (100.0%)         0 (  0.0%)        482
#-----------------------------------------------------------
#               265538 ( 99.9%)       246 (  0.1%)     265784 
#
#cpu time = 00:00:14, elapsed time = 00:00:13, memory = 3665.83 (MB), peak = 4016.50 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	283       205       488       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:42
#Increased memory = 103.32 (MB)
#Total memory = 3666.60 (MB)
#Peak memory = 4016.50 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 362
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        2        0       26        0       28
#	M2           30       15      278        0        7      330
#	M3            1        1        2        0        0        4
#	Totals       31       18      280       26        7      362
#cpu time = 00:05:24, elapsed time = 00:00:41, memory = 4080.86 (MB), peak = 4087.04 (MB)
#start 1st optimization iteration ...
#   number of violations = 282
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1            0        4        0        0        0        0        4
#	M2           60       22      173        6        2       15      278
#	Totals       60       26      173        6        2       15      282
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 4086.83 (MB), peak = 4087.77 (MB)
#start 2nd optimization iteration ...
#   number of violations = 275
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1            0        2        0        0        0        0        2
#	M2           58       11      169       16        0       17      271
#	M3            0        0        0        0        2        0        2
#	Totals       58       13      169       16        2       17      275
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 4084.26 (MB), peak = 4087.86 (MB)
#start 3rd optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            3        3
#	M3            1        1
#	Totals        4        4
#cpu time = 00:00:15, elapsed time = 00:00:02, memory = 4086.68 (MB), peak = 4089.01 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4086.61 (MB), peak = 4089.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 904907 um.
#Total half perimeter of net bounding box = 825999 um.
#Total wire length on LAYER M1 = 2222 um.
#Total wire length on LAYER M2 = 217835 um.
#Total wire length on LAYER M3 = 299798 um.
#Total wire length on LAYER M4 = 209429 um.
#Total wire length on LAYER M5 = 99413 um.
#Total wire length on LAYER M6 = 68085 um.
#Total wire length on LAYER M7 = 1861 um.
#Total wire length on LAYER M8 = 6264 um.
#Total number of vias = 294709
#Total number of multi-cut vias = 1425 (  0.5%)
#Total number of single cut vias = 293284 ( 99.5%)
#Up-Via Summary (total 294709):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132769 ( 99.1%)      1192 (  0.9%)     133961
# M2            114224 (100.0%)         0 (  0.0%)     114224
# M3             33164 (100.0%)         0 (  0.0%)      33164
# M4              9568 (100.0%)         0 (  0.0%)       9568
# M5              3085 ( 93.0%)       233 (  7.0%)       3318
# M6               256 (100.0%)         0 (  0.0%)        256
# M7               218 (100.0%)         0 (  0.0%)        218
#-----------------------------------------------------------
#               293284 ( 99.5%)      1425 (  0.5%)     294709 
#
#Total number of DRC violations = 0
#Cpu time = 00:06:10
#Elapsed time = 00:00:49
#Increased memory = -29.27 (MB)
#Total memory = 3637.57 (MB)
#Peak memory = 4089.01 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3640.91 (MB), peak = 4089.01 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 904907 um.
#Total half perimeter of net bounding box = 825999 um.
#Total wire length on LAYER M1 = 2222 um.
#Total wire length on LAYER M2 = 217835 um.
#Total wire length on LAYER M3 = 299798 um.
#Total wire length on LAYER M4 = 209429 um.
#Total wire length on LAYER M5 = 99413 um.
#Total wire length on LAYER M6 = 68085 um.
#Total wire length on LAYER M7 = 1861 um.
#Total wire length on LAYER M8 = 6264 um.
#Total number of vias = 294709
#Total number of multi-cut vias = 1425 (  0.5%)
#Total number of single cut vias = 293284 ( 99.5%)
#Up-Via Summary (total 294709):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132769 ( 99.1%)      1192 (  0.9%)     133961
# M2            114224 (100.0%)         0 (  0.0%)     114224
# M3             33164 (100.0%)         0 (  0.0%)      33164
# M4              9568 (100.0%)         0 (  0.0%)       9568
# M5              3085 ( 93.0%)       233 (  7.0%)       3318
# M6               256 (100.0%)         0 (  0.0%)        256
# M7               218 (100.0%)         0 (  0.0%)        218
#-----------------------------------------------------------
#               293284 ( 99.5%)      1425 (  0.5%)     294709 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 904907 um.
#Total half perimeter of net bounding box = 825999 um.
#Total wire length on LAYER M1 = 2222 um.
#Total wire length on LAYER M2 = 217835 um.
#Total wire length on LAYER M3 = 299798 um.
#Total wire length on LAYER M4 = 209429 um.
#Total wire length on LAYER M5 = 99413 um.
#Total wire length on LAYER M6 = 68085 um.
#Total wire length on LAYER M7 = 1861 um.
#Total wire length on LAYER M8 = 6264 um.
#Total number of vias = 294709
#Total number of multi-cut vias = 1425 (  0.5%)
#Total number of single cut vias = 293284 ( 99.5%)
#Up-Via Summary (total 294709):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132769 ( 99.1%)      1192 (  0.9%)     133961
# M2            114224 (100.0%)         0 (  0.0%)     114224
# M3             33164 (100.0%)         0 (  0.0%)      33164
# M4              9568 (100.0%)         0 (  0.0%)       9568
# M5              3085 ( 93.0%)       233 (  7.0%)       3318
# M6               256 (100.0%)         0 (  0.0%)        256
# M7               218 (100.0%)         0 (  0.0%)        218
#-----------------------------------------------------------
#               293284 ( 99.5%)      1425 (  0.5%)     294709 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#78.01% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:45, elapsed time = 00:00:07, memory = 3721.11 (MB), peak = 4089.01 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 904907 um.
#Total half perimeter of net bounding box = 825999 um.
#Total wire length on LAYER M1 = 2222 um.
#Total wire length on LAYER M2 = 217835 um.
#Total wire length on LAYER M3 = 299798 um.
#Total wire length on LAYER M4 = 209429 um.
#Total wire length on LAYER M5 = 99413 um.
#Total wire length on LAYER M6 = 68085 um.
#Total wire length on LAYER M7 = 1861 um.
#Total wire length on LAYER M8 = 6264 um.
#Total number of vias = 294709
#Total number of multi-cut vias = 207838 ( 70.5%)
#Total number of single cut vias = 86871 ( 29.5%)
#Up-Via Summary (total 294709):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             84241 ( 62.9%)     49720 ( 37.1%)     133961
# M2              2393 (  2.1%)    111831 ( 97.9%)     114224
# M3               222 (  0.7%)     32942 ( 99.3%)      33164
# M4                12 (  0.1%)      9556 ( 99.9%)       9568
# M5                 0 (  0.0%)      3318 (100.0%)       3318
# M6                 2 (  0.8%)       254 ( 99.2%)        256
# M7                 1 (  0.5%)       217 ( 99.5%)        218
#-----------------------------------------------------------
#                86871 ( 29.5%)    207838 ( 70.5%)     294709 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:27, elapsed time = 00:00:03, memory = 3947.37 (MB), peak = 4089.01 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 11:05:16 2023
#
#
#Start Post Route Wire Spread.
#Done with 8658 horizontal wires in 3 hboxes and 8976 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 911515 um.
#Total half perimeter of net bounding box = 825999 um.
#Total wire length on LAYER M1 = 2222 um.
#Total wire length on LAYER M2 = 218943 um.
#Total wire length on LAYER M3 = 302063 um.
#Total wire length on LAYER M4 = 211472 um.
#Total wire length on LAYER M5 = 100230 um.
#Total wire length on LAYER M6 = 68424 um.
#Total wire length on LAYER M7 = 1870 um.
#Total wire length on LAYER M8 = 6290 um.
#Total number of vias = 294709
#Total number of multi-cut vias = 207838 ( 70.5%)
#Total number of single cut vias = 86871 ( 29.5%)
#Up-Via Summary (total 294709):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             84241 ( 62.9%)     49720 ( 37.1%)     133961
# M2              2393 (  2.1%)    111831 ( 97.9%)     114224
# M3               222 (  0.7%)     32942 ( 99.3%)      33164
# M4                12 (  0.1%)      9556 ( 99.9%)       9568
# M5                 0 (  0.0%)      3318 (100.0%)       3318
# M6                 2 (  0.8%)       254 ( 99.2%)        256
# M7                 1 (  0.5%)       217 ( 99.5%)        218
#-----------------------------------------------------------
#                86871 ( 29.5%)    207838 ( 70.5%)     294709 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:30, elapsed time = 00:00:04, memory = 3993.12 (MB), peak = 4089.01 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:41, elapsed time = 00:00:10, memory = 3669.88 (MB), peak = 4089.01 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 522
#Total wire length = 911515 um.
#Total half perimeter of net bounding box = 825999 um.
#Total wire length on LAYER M1 = 2222 um.
#Total wire length on LAYER M2 = 218943 um.
#Total wire length on LAYER M3 = 302063 um.
#Total wire length on LAYER M4 = 211472 um.
#Total wire length on LAYER M5 = 100230 um.
#Total wire length on LAYER M6 = 68424 um.
#Total wire length on LAYER M7 = 1870 um.
#Total wire length on LAYER M8 = 6290 um.
#Total number of vias = 294709
#Total number of multi-cut vias = 207838 ( 70.5%)
#Total number of single cut vias = 86871 ( 29.5%)
#Up-Via Summary (total 294709):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             84241 ( 62.9%)     49720 ( 37.1%)     133961
# M2              2393 (  2.1%)    111831 ( 97.9%)     114224
# M3               222 (  0.7%)     32942 ( 99.3%)      33164
# M4                12 (  0.1%)      9556 ( 99.9%)       9568
# M5                 0 (  0.0%)      3318 (100.0%)       3318
# M6                 2 (  0.8%)       254 ( 99.2%)        256
# M7                 1 (  0.5%)       217 ( 99.5%)        218
#-----------------------------------------------------------
#                86871 ( 29.5%)    207838 ( 70.5%)     294709 
#
#detailRoute Statistics:
#Cpu time = 00:08:14
#Elapsed time = 00:01:14
#Increased memory = -1.54 (MB)
#Total memory = 3665.30 (MB)
#Peak memory = 4089.01 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:09:23
#Elapsed time = 00:02:08
#Increased memory = 55.59 (MB)
#Total memory = 3579.18 (MB)
#Peak memory = 4089.01 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 11:05:26 2023
#
% End globalDetailRoute (date=03/23 11:05:26, total cpu=0:09:23, real=0:02:08, peak res=4089.0M, current mem=3546.0M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:11:19, elapsed time = 00:02:37, memory = 3502.32 (MB), peak = 4089.01 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/23 11:05:27, total cpu=0:11:19, real=0:02:37, peak res=4089.0M, current mem=3502.3M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76130 and nets=43752 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/dualcore_1035_tjM5A2.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4458.8M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 4511.2M)
Extracted 20.0004% (CPU Time= 0:00:02.1  MEM= 4511.2M)
Extracted 30.0003% (CPU Time= 0:00:02.4  MEM= 4511.2M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 4511.2M)
Extracted 50.0005% (CPU Time= 0:00:03.4  MEM= 4515.2M)
Extracted 60.0003% (CPU Time= 0:00:04.0  MEM= 4515.2M)
Extracted 70.0004% (CPU Time= 0:00:05.4  MEM= 4515.2M)
Extracted 80.0003% (CPU Time= 0:00:06.4  MEM= 4515.2M)
Extracted 90.0004% (CPU Time= 0:00:06.9  MEM= 4515.2M)
Extracted 100% (CPU Time= 0:00:08.3  MEM= 4515.2M)
Number of Extracted Resistors     : 751131
Number of Extracted Ground Cap.   : 743444
Number of Extracted Coupling Cap. : 1314952
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4499.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.7  Real Time: 0:00:11.0  MEM: 4499.211M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3501.6M, totSessionCpu=2:51:56 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4504.09 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4560.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4592.0M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT)
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 10%
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 20%
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 30%
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 40%
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 50%
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 60%
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 70%
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 80%
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT): 90%

Finished Levelizing
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT)

Starting Activity Propagation
2023-Mar-23 11:05:46 (2023-Mar-23 18:05:46 GMT)
2023-Mar-23 11:05:47 (2023-Mar-23 18:05:47 GMT): 10%
2023-Mar-23 11:05:47 (2023-Mar-23 18:05:47 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:05:48 (2023-Mar-23 18:05:48 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 3825.7M, totSessionCpu=2:52:17 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4791.6M, init mem=4791.6M)
*info: Placed = 76130          (Fixed = 463)
*info: Unplaced = 0           
Placement Density:96.92%(289671/298879)
Placement Density (including fixed std cells):96.92%(289671/298879)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=4788.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41721

Instance distribution across the VT partitions:

 LVT : inst = 14344 (34.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14344 (34.4%)

 HVT : inst = 27377 (65.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27377 (65.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76130 and nets=43752 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/dualcore_1035_tjM5A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4783.6M)
Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 4852.1M)
Extracted 20.0004% (CPU Time= 0:00:02.2  MEM= 4852.1M)
Extracted 30.0003% (CPU Time= 0:00:02.5  MEM= 4852.1M)
Extracted 40.0004% (CPU Time= 0:00:02.9  MEM= 4852.1M)
Extracted 50.0005% (CPU Time= 0:00:03.5  MEM= 4856.1M)
Extracted 60.0003% (CPU Time= 0:00:04.1  MEM= 4856.1M)
Extracted 70.0004% (CPU Time= 0:00:05.4  MEM= 4856.1M)
Extracted 80.0003% (CPU Time= 0:00:06.4  MEM= 4856.1M)
Extracted 90.0004% (CPU Time= 0:00:06.9  MEM= 4856.1M)
Extracted 100% (CPU Time= 0:00:08.4  MEM= 4856.1M)
Number of Extracted Resistors     : 751131
Number of Extracted Ground Cap.   : 743444
Number of Extracted Coupling Cap. : 1314952
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4824.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.7  Real Time: 0:00:11.0  MEM: 4824.062M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 44010. 
Total number of fetched objects 44010
End delay calculation. (MEM=249.859 CPU=0:00:07.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=166.781 CPU=0:00:09.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:03.0 totSessionCpu=0:00:55.1 mem=134.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.1 real=0:00:04.0 totSessionCpu=0:00:55.1 mem=134.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.5/0:00:05.1 (3.2), mem = 165.3M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4906.98)
Total number of fetched objects 44010
AAE_INFO-618: Total number of nets in the design is 43752,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5345.06 CPU=0:00:13.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5261.98 CPU=0:00:14.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5230.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5262.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4908.1)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 44010. 
Total number of fetched objects 44010
AAE_INFO-618: Total number of nets in the design is 43752,  17.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5181.34 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5181.34 CPU=0:00:06.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.9 real=0:00:07.0 totSessionCpu=2:53:19 mem=5181.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=5181.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=5181.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5189.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5211.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.702  | -0.484  | -0.396  | -1.702  |
|           TNS (ns):| -54.453 | -31.201 | -1.429  | -21.823 |
|    Violating Paths:|   660   |   627   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.010   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.862%
       (96.919% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:00:40, mem = 4082.2M, totSessionCpu=2:53:21 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       522 (unrouted=0, trialRouted=0, noStatus=0, routed=522, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43230 (unrouted=116, trialRouted=0, noStatus=0, routed=43114, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 520 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    -----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    -----------------------------------------------------------------------------
       0          0        479     [min=1, max=335, avg=71, sd=57, total=34122]
       0          1         29     [min=2, max=490, avg=115, sd=123, total=3329]
       0          2          3     [min=62, max=482, avg=334, sd=236, total=1002]
       1          1         11     [min=2, max=306, avg=123, sd=106, total=1352]
    -----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=182, i=2, icg=334, nicg=2, l=0, total=520
    cell areas       : b=1060.560um^2, i=15.840um^2, icg=2791.440um^2, nicg=13.680um^2, l=0.000um^2, total=3881.520um^2
    cell capacitance : b=0.592pF, i=0.032pF, icg=0.648pF, nicg=0.007pF, l=0.000pF, total=1.280pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.285pF, leaf=11.281pF, total=12.566pF
    wire lengths     : top=0.000um, trunk=9202.490um, leaf=75115.600um, total=84318.090um
    hp wire lengths  : top=0.000um, trunk=7220.900um, leaf=32040.300um, total=39261.200um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=60, worst=[0.026ns, 0.025ns, 0.025ns, 0.022ns, 0.022ns, 0.021ns, 0.015ns, 0.015ns, 0.014ns, 0.013ns, ...]} avg=0.007ns sd=0.007ns sum=0.437ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=140 avg=0.050ns sd=0.022ns min=0.004ns max=0.100ns {95 <= 0.063ns, 38 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.092ns sd=0.016ns min=0.016ns max=0.132ns {13 <= 0.063ns, 96 <= 0.084ns, 84 <= 0.094ns, 55 <= 0.100ns, 74 <= 0.105ns} {30 <= 0.110ns, 16 <= 0.115ns, 9 <= 0.126ns, 5 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 1 CKBD16: 38 BUFFD12: 9 CKBD12: 46 CKBD8: 16 CKBD6: 3 BUFFD4: 1 CKBD4: 6 CKBD3: 6 BUFFD2: 1 CKBD2: 10 BUFFD1: 10 CKBD1: 10 BUFFD0: 3 CKBD0: 22 
     Invs: CKND16: 2 
     ICGs: CKLNQD16: 10 CKLNQD12: 13 CKLNQD8: 86 CKLNQD6: 11 CKLNQD4: 1 CKLNQD3: 46 CKLNQD2: 107 CKLNQD1: 60 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.379, max=1.870, avg=0.449, sd=0.120], skew [1.491 vs 0.057*], 84.1% {0.398, 0.455} (wid=0.026 ws=0.023) (gid=1.844 gs=1.477)
    skew_group clk2/CON: insertion delay [min=0.352, max=0.436, avg=0.393, sd=0.013], skew [0.084 vs 0.057*], 97.4% {0.360, 0.417} (wid=0.038 ws=0.029) (gid=0.408 gs=0.086)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 522, tested: 522, violation detected: 60, violation ignored (due to small violation): 0, cannot run: 0, attempted: 60, unsuccessful: 0, sized: 51
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              60 [100.0%]          51 (85.0%)           0            0                   51 (85.0%)           9 (15.0%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             60 [100.0%]          51 (85.0%)           0            0                   51 (85.0%)           9 (15.0%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 51, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 113.400um^2 (2.922%)
  Max. move: 2.000um(core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk_gate_q6_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f227db20980, uid:A6e713, a CKLNQD2 at (450.200,44.200) in powerdomain auto-default in usermodule module core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk_gate_q6_reg in clock tree clk2} and 53 others), Min. move: 0.000um, Avg. move: 0.203um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=182, i=2, icg=334, nicg=2, l=0, total=520
    cell areas       : b=1062.720um^2, i=15.840um^2, icg=2902.680um^2, nicg=13.680um^2, l=0.000um^2, total=3994.920um^2
    cell capacitance : b=0.594pF, i=0.032pF, icg=0.660pF, nicg=0.007pF, l=0.000pF, total=1.293pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.285pF, leaf=11.281pF, total=12.566pF
    wire lengths     : top=0.000um, trunk=9202.490um, leaf=75115.600um, total=84318.090um
    hp wire lengths  : top=0.000um, trunk=7221.300um, leaf=32044.400um, total=39265.700um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=9, worst=[0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.039ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=140 avg=0.050ns sd=0.022ns min=0.004ns max=0.100ns {95 <= 0.063ns, 38 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.088ns sd=0.014ns min=0.016ns max=0.113ns {21 <= 0.063ns, 112 <= 0.084ns, 94 <= 0.094ns, 68 <= 0.100ns, 78 <= 0.105ns} {5 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 1 CKBD16: 38 BUFFD12: 9 CKBD12: 47 CKBD8: 15 CKBD6: 3 BUFFD4: 1 CKBD4: 6 CKBD3: 6 BUFFD2: 1 CKBD2: 10 BUFFD1: 10 CKBD1: 10 BUFFD0: 3 CKBD0: 22 
     Invs: CKND16: 2 
     ICGs: CKLNQD16: 19 CKLNQD12: 29 CKLNQD8: 68 CKLNQD6: 11 CKLNQD4: 1 CKLNQD3: 66 CKLNQD2: 82 CKLNQD1: 58 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.381, max=1.870, avg=0.450, sd=0.120], skew [1.489 vs 0.057*], 83.3% {0.405, 0.462} (wid=0.026 ws=0.023) (gid=1.844 gs=1.476)
    skew_group clk2/CON: insertion delay [min=0.355, max=0.436, avg=0.393, sd=0.014], skew [0.081 vs 0.057*], 96.6% {0.365, 0.422} (wid=0.038 ws=0.029) (gid=0.408 gs=0.084)
  Fixing DRVs done. (took cpu=0:00:02.9 real=0:00:03.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 78 insts, 274 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=182, i=2, icg=334, nicg=2, l=0, total=520
    cell areas       : b=1062.720um^2, i=15.840um^2, icg=2902.680um^2, nicg=13.680um^2, l=0.000um^2, total=3994.920um^2
    cell capacitance : b=0.594pF, i=0.032pF, icg=0.660pF, nicg=0.007pF, l=0.000pF, total=1.293pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.285pF, leaf=11.281pF, total=12.566pF
    wire lengths     : top=0.000um, trunk=9202.490um, leaf=75115.600um, total=84318.090um
    hp wire lengths  : top=0.000um, trunk=7221.300um, leaf=32044.400um, total=39265.700um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=9, worst=[0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.039ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=140 avg=0.050ns sd=0.022ns min=0.004ns max=0.100ns {95 <= 0.063ns, 38 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.088ns sd=0.014ns min=0.016ns max=0.113ns {21 <= 0.063ns, 112 <= 0.084ns, 94 <= 0.094ns, 68 <= 0.100ns, 78 <= 0.105ns} {5 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 1 CKBD16: 38 BUFFD12: 9 CKBD12: 47 CKBD8: 15 CKBD6: 3 BUFFD4: 1 CKBD4: 6 CKBD3: 6 BUFFD2: 1 CKBD2: 10 BUFFD1: 10 CKBD1: 10 BUFFD0: 3 CKBD0: 22 
     Invs: CKND16: 2 
     ICGs: CKLNQD16: 19 CKLNQD12: 29 CKLNQD8: 68 CKLNQD6: 11 CKLNQD4: 1 CKLNQD3: 66 CKLNQD2: 82 CKLNQD1: 58 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.381, max=1.870, avg=0.450, sd=0.120], skew [1.489 vs 0.057*], 83.3% {0.405, 0.462} (wid=0.026 ws=0.023) (gid=1.844 gs=1.476)
    skew_group clk2/CON: insertion delay [min=0.355, max=0.436, avg=0.393, sd=0.014], skew [0.081 vs 0.057*], 96.6% {0.365, 0.422} (wid=0.038 ws=0.029) (gid=0.408 gs=0.084)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       522 (unrouted=0, trialRouted=0, noStatus=0, routed=522, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43230 (unrouted=116, trialRouted=0, noStatus=0, routed=43114, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:10.5 real=0:00:07.9)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 4928.79M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 522 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:53:37.5/0:54:51.7 (3.2), mem = 4928.8M
(I,S,L,T): WC_VIEW: 51.4425, 38.7625, 2.09729, 92.3023
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     4|     4|    -0.01|     0|     0|     0|     0|     0|     0|    -1.70|   -54.58|       0|       0|       0|  96.96|          |         |
|     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|     0|     0|    -1.70|   -54.58|       1|       0|       0|  96.96| 0:00:00.0|  5488.2M|
|     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|     0|     0|    -1.70|   -54.58|       0|       0|       0|  96.96| 0:00:01.0|  5488.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 522 constrained nets 
Layer 7 has 66 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=5488.2M) ***

(I,S,L,T): WC_VIEW: 51.4425, 38.7625, 2.09731, 92.3023
*** DrvOpt [finish] : cpu/real = 0:00:11.1/0:00:09.4 (1.2), totSession cpu/real = 2:53:48.6/0:55:01.1 (3.2), mem = 5278.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:53:49 mem=5278.7M) ***
Move report: Detail placement moves 15933 insts, mean move: 1.21 um, max move: 18.40 um
	Max move on inst (FILLER__5_2585): (555.80, 137.80) --> (555.40, 155.80)
	Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 5278.7MB
Summary Report:
Instances move: 8547 (out of 41310 movable)
Instances flipped: 0
Mean displacement: 1.09 um
Max displacement: 11.00 um (Instance: core2_inst/psum_mem_instance/U413) (382.8, 64) -> (388.4, 69.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Runtime: CPU: 0:00:05.7 REAL: 0:00:04.0 MEM: 5278.7MB
*** Finished refinePlace (2:53:55 mem=5278.7M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:59, real = 0:01:03, mem = 4263.5M, totSessionCpu=2:53:55 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:18, Mem = 4991.71M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4991.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=4991.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5093.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5092.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.29min real=0.23min mem=4991.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.701  | -0.484  | -0.396  | -1.701  |
|           TNS (ns):| -54.581 | -31.340 | -1.429  | -21.811 |
|    Violating Paths:|   658   |   625   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.901%
       (96.958% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5092.2M
**optDesign ... cpu = 0:02:01, real = 0:01:04, mem = 4251.8M, totSessionCpu=2:53:57 **
*** Timing NOT met, worst failing slack is -1.701
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 522 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:53:58.1/0:55:06.8 (3.2), mem = 4982.6M
(I,S,L,T): WC_VIEW: 51.4425, 38.7625, 2.09731, 92.3023
*info: 522 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.701 TNS Slack -54.581 Density 96.96
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.701|-21.811|
|reg2cgate |-0.396| -1.429|
|reg2reg   |-0.484|-31.340|
|HEPG      |-0.484|-32.770|
|All Paths |-1.701|-54.581|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.484|   -1.701| -32.770|  -54.581|    96.96%|   0:00:01.0| 5193.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.465|   -1.701| -32.720|  -54.531|    96.96%|   0:00:01.0| 5574.8M|   WC_VIEW|  default| normalizer_inst/shift_reg_1__0__0_/Q               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.355|   -1.702| -34.261|  -56.084|    96.96%|   0:00:05.0| 5687.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 6 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.310|   -1.711| -41.600|  -63.775|    96.96%|   0:00:08.0| 5667.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.310|   -1.711| -41.600|  -63.775|    96.96%|   0:00:00.0| 5667.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.5 real=0:00:15.0 mem=5667.5M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -1.711| -40.273|  -63.775|    96.96%|   0:00:00.0| 5667.5M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DA              |
|  -0.269|   -1.711| -43.068|  -66.569|    96.97%|   0:00:04.0| 5751.8M|   WC_VIEW|  default| normalizer_inst/shift_reg_0__0__0_/Q               |
|  -0.269|   -1.711| -42.974|  -66.476|    96.97%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| normalizer_inst/sum_reg_13_/Q                      |
|  -0.269|   -1.711| -42.949|  -66.451|    96.97%|   0:00:00.0| 5751.8M|        NA|       NA| NA                                                 |
|  -0.269|   -1.711| -42.949|  -66.451|    96.97%|   0:00:00.0| 5751.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.5 real=0:00:04.0 mem=5751.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.711|   -1.711| -22.175|  -66.451|    96.97%|   0:00:01.0| 5751.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.638|   -1.638| -21.876|  -66.152|    96.97%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.626|   -1.626| -21.778|  -66.054|    96.98%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.606|   -1.606| -21.696|  -65.972|    96.98%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -1.588|   -1.588| -21.654|  -65.930|    96.98%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.576|   -1.576| -21.309|  -65.584|    96.98%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.570|   -1.570| -21.087|  -65.363|    96.98%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.570|   -1.570| -20.924|  -65.200|    96.98%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.570|   -1.570| -20.924|  -65.200|    96.98%|   0:00:00.0| 5751.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:02.0 mem=5751.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.4 real=0:00:21.0 mem=5751.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.570|-20.924|
|reg2cgate |-0.310| -1.327|
|reg2reg   |-0.269|-42.949|
|HEPG      |-0.310|-44.276|
|All Paths |-1.570|-65.200|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.570 TNS Slack -65.200 Density 96.98
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 43 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.661|-21.106|
|reg2cgate |-0.310| -1.327|
|reg2reg   |-0.270|-42.993|
|HEPG      |-0.310|-44.319|
|All Paths |-1.661|-65.426|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 537 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:35.6 real=0:00:21.0 mem=5751.8M) ***
(I,S,L,T): WC_VIEW: 51.4546, 38.7732, 2.09809, 92.3259
*** SetupOpt [finish] : cpu/real = 0:00:48.3/0:00:33.5 (1.4), totSession cpu/real = 2:54:46.5/0:55:40.3 (3.1), mem = 5542.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:54:47 mem=5542.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 5542.3MB
Summary Report:
Instances move: 0 (out of 41345 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.9 REAL: 0:00:02.0 MEM: 5542.3MB
*** Finished refinePlace (2:54:51 mem=5542.3M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 537 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:54:51.4/0:55:43.6 (3.1), mem = 5095.4M
(I,S,L,T): WC_VIEW: 51.4546, 38.7732, 2.09809, 92.3259
*info: 537 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.661 TNS Slack -65.426 Density 96.98
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.661|-21.106|
|reg2cgate |-0.310| -1.327|
|reg2reg   |-0.270|-42.993|
|HEPG      |-0.310|-44.319|
|All Paths |-1.661|-65.426|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.310|   -1.661| -44.319|  -65.426|    96.98%|   0:00:00.0| 5306.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.310|   -1.661| -44.221|  -65.327|    96.98%|   0:00:01.0| 5636.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__10_/D              |
|  -0.310|   -1.661| -44.160|  -65.267|    96.99%|   0:00:00.0| 5636.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__10_/D              |
|  -0.310|   -1.661| -44.010|  -65.116|    96.99%|   0:00:01.0| 5674.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__7_/D               |
|  -0.310|   -1.661| -43.964|  -65.070|    96.99%|   0:00:00.0| 5674.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__7_/D               |
|  -0.310|   -1.661| -43.944|  -65.050|    96.99%|   0:00:00.0| 5674.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__7_/D               |
|  -0.310|   -1.661| -43.787|  -64.893|    96.99%|   0:00:00.0| 5674.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__8_/D               |
|  -0.310|   -1.661| -43.762|  -64.868|    96.99%|   0:00:00.0| 5674.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__8_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -1.631| -34.812|  -55.210|    96.99%|   0:00:06.0| 5720.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.280|   -1.631| -34.717|  -55.115|    97.00%|   0:00:00.0| 5720.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.280|   -1.631| -34.703|  -55.101|    97.00%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.280|   -1.631| -34.703|  -55.101|    97.00%|   0:00:01.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.280|   -1.631| -34.660|  -55.058|    97.00%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.280|   -1.631| -34.650|  -55.048|    97.00%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.280|   -1.631| -34.605|  -55.003|    97.01%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.280|   -1.631| -34.561|  -54.959|    97.01%|   0:00:01.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.280|   -1.631| -34.543|  -54.941|    97.01%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.280|   -1.631| -34.536|  -54.934|    97.01%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.280|   -1.631| -34.521|  -54.919|    97.01%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.280|   -1.631| -34.520|  -54.918|    97.01%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.280|   -1.631| -34.507|  -54.905|    97.01%|   0:00:01.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.280|   -1.631| -34.498|  -54.895|    97.02%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.280|   -1.631| -34.406|  -54.804|    97.02%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -0.280|   -1.631| -34.333|  -54.731|    97.02%|   0:00:01.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -0.280|   -1.631| -34.293|  -54.691|    97.02%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -0.280|   -1.631| -34.212|  -54.609|    97.02%|   0:00:00.0| 5728.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -0.280|   -1.631| -34.188|  -54.586|    97.02%|   0:00:01.0| 5728.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -0.280|   -1.631| -34.128|  -54.526|    97.03%|   0:00:01.0| 5728.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -1.631| -33.909|  -54.307|    97.03%|   0:00:03.0| 5793.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.280|   -1.631| -33.794|  -54.192|    97.03%|   0:00:01.0| 5793.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.280|   -1.631| -33.771|  -54.169|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.280|   -1.631| -33.703|  -54.101|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.280|   -1.631| -33.639|  -54.037|    97.03%|   0:00:01.0| 5793.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -0.280|   -1.631| -33.637|  -54.035|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -0.280|   -1.631| -33.633|  -54.030|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.280|   -1.631| -33.633|  -54.030|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:40.0 real=0:00:19.0 mem=5793.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.631|   -1.631| -20.398|  -54.030|    97.03%|   0:00:01.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.539|   -1.539| -19.769|  -53.401|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.539|   -1.539| -19.589|  -53.222|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.539|   -1.539| -19.488|  -53.120|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.539|   -1.539| -19.423|  -53.055|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.539|   -1.539| -19.367|  -53.000|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.539|   -1.539| -19.343|  -52.976|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.539|   -1.539| -19.167|  -52.799|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.539|   -1.539| -19.139|  -52.771|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -1.539|   -1.539| -19.083|  -52.715|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -1.539|   -1.539| -19.066|  -52.698|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -1.539|   -1.539| -18.906|  -52.538|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.539|   -1.539| -18.743|  -52.375|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -1.539|   -1.539| -18.519|  -52.152|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.539|   -1.539| -18.325|  -51.958|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.539|   -1.539| -18.081|  -51.714|    97.03%|   0:00:01.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.539|   -1.539| -17.928|  -51.561|    97.03%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[8]                                     |
|  -1.539|   -1.539| -17.801|  -51.433|    97.04%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -1.539|   -1.539| -17.759|  -51.391|    97.04%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.539|   -1.539| -17.702|  -51.335|    97.04%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -1.539|   -1.539| -17.681|  -51.314|    97.04%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -1.539|   -1.539| -17.671|  -51.304|    97.04%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -1.539|   -1.539| -17.671|  -51.304|    97.04%|   0:00:00.0| 5793.4M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=5793.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.8 real=0:00:21.0 mem=5793.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.539|-17.671|
|reg2cgate |-0.280| -1.103|
|reg2reg   |-0.274|-32.530|
|HEPG      |-0.280|-33.633|
|All Paths |-1.539|-51.304|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.539 TNS Slack -51.304 Density 97.04
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 216 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.539|-17.804|
|reg2cgate |-0.280| -1.103|
|reg2reg   |-0.274|-32.606|
|HEPG      |-0.280|-33.709|
|All Paths |-1.539|-51.513|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 538 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:43.4 real=0:00:22.0 mem=5793.4M) ***
(I,S,L,T): WC_VIEW: 51.5324, 38.8206, 2.10145, 92.4545
*** SetupOpt [finish] : cpu/real = 0:00:55.8/0:00:34.3 (1.6), totSession cpu/real = 2:55:47.2/0:56:17.8 (3.1), mem = 5584.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:55:47 mem=5584.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 5584.0MB
Summary Report:
Instances move: 0 (out of 41385 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:04.0 REAL: 0:00:03.0 MEM: 5584.0MB
*** Finished refinePlace (2:55:52 mem=5584.0M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:03:56, real = 0:02:19, mem = 4332.1M, totSessionCpu=2:55:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=5138.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=5138.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5217.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5215.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.539  | -0.274  | -0.280  | -1.539  |
|           TNS (ns):| -51.512 | -32.606 | -1.103  | -17.804 |
|    Violating Paths:|   602   |   573   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.981%
       (97.038% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5215.9M
Info: 538 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4362.20MB/6396.36MB/4675.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4362.20MB/6396.36MB/4675.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4362.20MB/6396.36MB/4675.82MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT)
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 10%
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 20%
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 30%
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 40%
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 50%
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 60%
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 70%
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 80%
2023-Mar-23 11:08:00 (2023-Mar-23 18:08:00 GMT): 90%

Finished Levelizing
2023-Mar-23 11:08:01 (2023-Mar-23 18:08:01 GMT)

Starting Activity Propagation
2023-Mar-23 11:08:01 (2023-Mar-23 18:08:01 GMT)
2023-Mar-23 11:08:01 (2023-Mar-23 18:08:01 GMT): 10%
2023-Mar-23 11:08:01 (2023-Mar-23 18:08:01 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:08:02 (2023-Mar-23 18:08:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4363.67MB/6396.36MB/4675.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 11:08:02 (2023-Mar-23 18:08:02 GMT)
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 10%
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 20%
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 30%
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 40%
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 50%
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 60%
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 70%
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 80%
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT): 90%

Finished Calculating power
2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4367.98MB/6445.13MB/4675.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4367.98MB/6445.13MB/4675.82MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:04, mem(process/total/peak)=4367.98MB/6445.13MB/4675.82MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4367.98MB/6445.13MB/4675.82MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 11:08:04 (2023-Mar-23 18:08:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.50649673 	   54.2282%
Total Switching Power:      42.08977945 	   43.4699%
Total Leakage Power:         2.22882154 	    2.3019%
Total Power:                96.82509757
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.13       2.784      0.5808        26.5       27.37
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05    3.14e-05
Physical-Only                          0           0      0.6605      0.6605      0.6822
Combinational                      26.83       36.04      0.9332        63.8        65.9
Clock (Combinational)              1.262       2.424     0.02366        3.71       3.831
Clock (Sequential)                 1.284      0.8393     0.03059       2.154       2.225
-----------------------------------------------------------------------------------------
Total                              52.51       42.09       2.229       96.83         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.51       42.09       2.229       96.83         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               0.974       1.326     0.02411       2.324       2.401
clk1                               1.572       1.937     0.03014       3.539       3.656
-----------------------------------------------------------------------------------------
Total                              2.546       3.264     0.05425       5.864       6.056
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC5357_CTS_24 (BUFFD12):           0.1263
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      2.80711e-10 F
*                Total instances in design: 76204
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34409
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4397.75MB/6445.13MB/4675.82MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:56:02.5/0:56:29.3 (3.1), mem = 5457.4M
(I,S,L,T): WC_VIEW: 51.5408, 38.8261, 2.10145, 92.4684
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.539  TNS Slack -51.513 Density 97.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.04%|        -|  -1.539| -51.513|   0:00:00.0| 5473.4M|
|    97.00%|      262|  -1.539| -51.512|   0:00:04.0| 5797.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.539  TNS Slack -51.512 Density 97.00
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 538 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:19.1) (real = 0:00:08.0) **
(I,S,L,T): WC_VIEW: 51.4487, 38.7534, 2.09886, 92.301
*** PowerOpt [finish] : cpu/real = 0:00:19.7/0:00:08.5 (2.3), totSession cpu/real = 2:56:22.2/0:56:37.9 (3.1), mem = 5797.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:56:22 mem=5797.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 5797.7MB
Summary Report:
Instances move: 0 (out of 41385 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 5797.7MB
*** Finished refinePlace (2:56:26 mem=5797.7M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:04:31, real = 0:02:39, mem = 4418.6M, totSessionCpu=2:56:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=5742.73M, totSessionCpu=2:56:28).
**optDesign ... cpu = 0:04:32, real = 0:02:40, mem = 4419.2M, totSessionCpu=2:56:28 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4419.70MB/6923.15MB/4675.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4419.70MB/6923.15MB/4675.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4419.70MB/6923.15MB/4675.82MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT)
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 10%
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 20%
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 30%
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 40%
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 50%
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 60%
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 70%
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 80%
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT): 90%

Finished Levelizing
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT)

Starting Activity Propagation
2023-Mar-23 11:08:19 (2023-Mar-23 18:08:19 GMT)
2023-Mar-23 11:08:20 (2023-Mar-23 18:08:20 GMT): 10%
2023-Mar-23 11:08:20 (2023-Mar-23 18:08:20 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:08:21 (2023-Mar-23 18:08:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4421.10MB/6923.15MB/4675.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 11:08:21 (2023-Mar-23 18:08:21 GMT)
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 10%
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 20%
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 30%
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 40%
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 50%
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 60%
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 70%
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 80%
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT): 90%

Finished Calculating power
2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4423.51MB/6987.16MB/4675.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4423.51MB/6987.16MB/4675.82MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4423.51MB/6987.16MB/4675.82MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4423.51MB/6987.16MB/4675.82MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 11:08:22 (2023-Mar-23 18:08:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.42250717 	   54.2308%
Total Switching Power:      42.01708356 	   43.4665%
Total Leakage Power:         2.22590824 	    2.3027%
Total Power:                96.66549883
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.13       2.783      0.5808        26.5       27.41
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.145e-05
Physical-Only                          0           0      0.6605      0.6605      0.6833
Combinational                      26.74       35.97      0.9304       63.64       65.84
Clock (Combinational)              1.262       2.424     0.02366        3.71       3.838
Clock (Sequential)                 1.284      0.8393     0.03059       2.154       2.228
-----------------------------------------------------------------------------------------
Total                              52.42       42.02       2.226       96.67         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.42       42.02       2.226       96.67         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               0.974       1.326     0.02411       2.324       2.404
clk1                               1.572       1.937     0.03014       3.539       3.662
-----------------------------------------------------------------------------------------
Total                              2.546       3.264     0.05425       5.864       6.066
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC5357_CTS_24 (BUFFD12):           0.1263
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      2.80371e-10 F
*                Total instances in design: 76204
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34409
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4470.05MB/7039.66MB/4675.82MB)

** Power Reclaim End WNS Slack -1.539  TNS Slack -51.512 
End: Power Optimization (cpu=0:00:33, real=0:00:19, mem=5250.77M, totSessionCpu=2:56:35).
**optDesign ... cpu = 0:04:39, real = 0:02:46, mem = 4333.8M, totSessionCpu=2:56:35 **
**ERROR: (IMPOPT-310):	Design density (97.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:56:38 mem=5254.3M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 44084
AAE_INFO-618: Total number of nets in the design is 43826,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:12.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.7 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 44084. 
Total number of fetched objects 44084
AAE_INFO-618: Total number of nets in the design is 43826,  9.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:24.6 real=0:00:07.0 totSessionCpu=0:01:23 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:27.9 real=0:00:08.0 totSessionCpu=0:01:23 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/coe_eosdata_E9HyIU/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [52695 node(s), 70446 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.9 real=0:00:11.0 totSessionCpu=0:01:27 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:31.9/0:00:10.8 (3.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:30.3 real=0:00:11.0 totSessionCpu=2:57:08 mem=5254.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=5254.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5333.7M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/coe_eosdata_E9HyIU/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=5333.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5333.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5332.2M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.539  | -0.274  | -0.280  | -1.539  |
|           TNS (ns):| -51.512 | -32.606 | -1.103  | -17.804 |
|    Violating Paths:|   601   |   572   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.349  |  0.044  |  0.000  |
|           TNS (ns):| -9.156  | -9.156  |  0.000  |  0.000  |
|    Violating Paths:|   42    |   42    |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.942%
       (96.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:15, real = 0:03:01, mem = 4341.3M, totSessionCpu=2:57:11 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:57:10.9/0:57:03.0 (3.1), mem = 5249.2M
(I,S,L,T): WC_VIEW: 51.4487, 38.7534, 2.09886, 92.301
*info: Run optDesign holdfix with 8 threads.
Info: 538 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:36.2 real=0:00:16.0 totSessionCpu=2:57:14 mem=5468.2M density=96.999% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5468.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=5468.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5547.6M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3488
      TNS :      -9.1552
      #VP :           42
  Density :      96.999%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:38.1 real=0:00:17.0 totSessionCpu=2:57:16 mem=5547.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3488
      TNS :      -9.1552
      #VP :           42
  Density :      96.999%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:38.3 real=0:00:17.0 totSessionCpu=2:57:16 mem=5547.6M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5547.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=5547.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5524.6M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 15715 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:39.8 real=0:00:18.0 totSessionCpu=2:57:18 mem=5524.6M density=96.999% ***


*** Finish Post Route Hold Fixing (cpu=0:00:39.8 real=0:00:18.0 totSessionCpu=2:57:18 mem=5524.6M density=96.999%) ***
(I,S,L,T): WC_VIEW: 51.4487, 38.7534, 2.09886, 92.301
*** HoldOpt [finish] : cpu/real = 0:00:07.0/0:00:05.7 (1.2), totSession cpu/real = 2:57:17.9/0:57:08.7 (3.1), mem = 5313.7M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:05:22, real = 0:03:07, mem = 4350.6M, totSessionCpu=2:57:18 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=5272.16M, totSessionCpu=2:57:21).
**optDesign ... cpu = 0:05:25, real = 0:03:09, mem = 4356.3M, totSessionCpu=2:57:21 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.280 ns

Start Layer Assignment ...
WNS(-0.280ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 40 cadidates out of 43826.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -0.2797
        slack threshold: 1.1703
GigaOpt: 20 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1298 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.539 ns

Start Layer Assignment ...
WNS(-1.539ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 49 cadidates out of 43826.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -1.5388
        slack threshold: -0.0888
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1298 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5365.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=5365.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5365.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5365.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.539  | -0.274  | -0.280  | -1.539  |
|           TNS (ns):| -51.512 | -32.606 | -1.103  | -17.804 |
|    Violating Paths:|   601   |   572   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.942%
       (96.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5365.1M
**optDesign ... cpu = 0:05:31, real = 0:03:13, mem = 4283.9M, totSessionCpu=2:57:27 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 337
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 337

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 11:08:52 2023
#
#num needed restored net=0
#need_extraction net=0 (total=43826)
#Processed 30611 dirty instances, 1087 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(15520 insts marked dirty, reset pre-exisiting dirty flag on 16463 insts, 14523 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 11:08:54 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43820 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4155.53 (MB), peak = 4697.53 (MB)
#Merging special wires: starts on Thu Mar 23 11:08:57 2023 with memory = 4156.22 (MB), peak = 4697.53 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.6 GB --0.88 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 272.30500 257.51000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 403.47500 239.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 431.92000 225.09000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 431.67500 225.09000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 379.27500 225.09000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 435.92000 223.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 432.12000 223.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 431.87500 223.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 378.47500 223.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.47500 221.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 435.67500 221.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 428.32000 221.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 403.12000 221.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 440.67500 219.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 382.47500 219.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 378.67500 219.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 443.47500 217.89000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.67500 217.89000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 406.92000 217.89000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 406.67500 217.89000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#14501 routed nets are extracted.
#    14050 (32.06%) extracted nets are partially routed.
#29189 routed net(s) are imported.
#20 (0.05%) nets are without wires.
#116 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 43826.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 11:08:59 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 15.44 (MB)
#Total memory = 4161.18 (MB)
#Peak memory = 4697.53 (MB)
#
#
#Start global routing on Thu Mar 23 11:08:59 2023
#
#
#Start global routing initialization on Thu Mar 23 11:08:59 2023
#
#Number of eco nets is 14104
#
#Start global routing data preparation on Thu Mar 23 11:08:59 2023
#
#Start routing resource analysis on Thu Mar 23 11:08:59 2023
#
#Routing resource analysis is done on Thu Mar 23 11:09:00 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.88%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.76%
#
#  562 nets (1.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 11:09:00 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4167.91 (MB), peak = 4697.53 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 11:09:00 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4169.44 (MB), peak = 4697.53 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4205.27 (MB), peak = 4697.53 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4245.56 (MB), peak = 4697.53 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4245.66 (MB), peak = 4697.53 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4261.12 (MB), peak = 4697.53 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of routable nets = 43710.
#Total number of nets in the design = 43826.
#
#14124 routable nets have only global wires.
#29586 routable nets have only detail routed wires.
#414 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#219 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                372           40                42           13710  
#-------------------------------------------------------------------------------
#        Total                372           40                42           13710  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                562           69                71           43077  
#-------------------------------------------------------------------------------
#        Total                562           69                71           43077  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           36(0.10%)      2(0.01%)      2(0.01%)   (0.11%)
#  M3            2(0.01%)      1(0.00%)      0(0.00%)   (0.01%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     38(0.02%)      3(0.00%)      2(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 915864 um.
#Total half perimeter of net bounding box = 830663 um.
#Total wire length on LAYER M1 = 2130 um.
#Total wire length on LAYER M2 = 216143 um.
#Total wire length on LAYER M3 = 309049 um.
#Total wire length on LAYER M4 = 211587 um.
#Total wire length on LAYER M5 = 100213 um.
#Total wire length on LAYER M6 = 68413 um.
#Total wire length on LAYER M7 = 1952 um.
#Total wire length on LAYER M8 = 6378 um.
#Total number of vias = 292105
#Total number of multi-cut vias = 197078 ( 67.5%)
#Total number of single cut vias = 95027 ( 32.5%)
#Up-Via Summary (total 292105):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             84516 ( 64.9%)     45808 ( 35.1%)     130324
# M2              9743 (  8.5%)    105335 ( 91.5%)     115078
# M3               538 (  1.6%)     32633 ( 98.4%)      33171
# M4                90 (  0.9%)      9531 ( 99.1%)       9621
# M5                53 (  1.6%)      3308 ( 98.4%)       3361
# M6                53 ( 17.6%)       248 ( 82.4%)        301
# M7                34 ( 13.7%)       215 ( 86.3%)        249
#-----------------------------------------------------------
#                95027 ( 32.5%)    197078 ( 67.5%)     292105 
#
#Total number of involved priority nets 360
#Maximum src to sink distance for priority net 398.8
#Average of max src_to_sink distance for priority net 69.9
#Average of ave src_to_sink distance for priority net 41.0
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:07
#Increased memory = 103.66 (MB)
#Total memory = 4265.03 (MB)
#Peak memory = 4697.53 (MB)
#
#Finished global routing on Thu Mar 23 11:09:07 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4199.57 (MB), peak = 4697.53 (MB)
#Start Track Assignment.
#Done with 4292 horizontal wires in 2 hboxes and 1910 vertical wires in 2 hboxes.
#Done with 293 horizontal wires in 2 hboxes and 155 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 931792 um.
#Total half perimeter of net bounding box = 830663 um.
#Total wire length on LAYER M1 = 4003 um.
#Total wire length on LAYER M2 = 221953 um.
#Total wire length on LAYER M3 = 317072 um.
#Total wire length on LAYER M4 = 211713 um.
#Total wire length on LAYER M5 = 100256 um.
#Total wire length on LAYER M6 = 68426 um.
#Total wire length on LAYER M7 = 1979 um.
#Total wire length on LAYER M8 = 6391 um.
#Total number of vias = 292105
#Total number of multi-cut vias = 197078 ( 67.5%)
#Total number of single cut vias = 95027 ( 32.5%)
#Up-Via Summary (total 292105):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             84516 ( 64.9%)     45808 ( 35.1%)     130324
# M2              9743 (  8.5%)    105335 ( 91.5%)     115078
# M3               538 (  1.6%)     32633 ( 98.4%)      33171
# M4                90 (  0.9%)      9531 ( 99.1%)       9621
# M5                53 (  1.6%)      3308 ( 98.4%)       3361
# M6                53 ( 17.6%)       248 ( 82.4%)        301
# M7                34 ( 13.7%)       215 ( 86.3%)        249
#-----------------------------------------------------------
#                95027 ( 32.5%)    197078 ( 67.5%)     292105 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4294.21 (MB), peak = 4697.53 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	458       56        21        9         544       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:19
#Increased memory = 149.67 (MB)
#Total memory = 4295.40 (MB)
#Peak memory = 4697.53 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 57.6% required routing.
#   number of violations = 812
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           22        1       39       12       51        0        1      126
#	M2           92       66      468        0        0       44        8      678
#	M3            0        0        1        0        0        0        0        1
#	M4            0        0        6        0        0        0        1        7
#	Totals      114       67      514       12       51       44       10      812
#15520 out of 76204 instances (20.4%) need to be verified(marked ipoed), dirty area = 20.9%.
#3.0% of the total area is being checked for drcs
#3.0% of the total area was checked
#   number of violations = 812
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           22        1       39       12       51        0        1      126
#	M2           92       66      468        0        0       44        8      678
#	M3            0        0        1        0        0        0        0        1
#	M4            0        0        6        0        0        0        1        7
#	Totals      114       67      514       12       51       44       10      812
#cpu time = 00:02:16, elapsed time = 00:00:18, memory = 4581.79 (MB), peak = 4697.53 (MB)
#start 1st optimization iteration ...
#   number of violations = 233
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           18        2       37       12        0        0        3       72
#	M2           40       18       67        8        7       18        0      158
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        2        0        1        0        0        3
#	Totals       58       20      106       20        8       18        3      233
#cpu time = 00:00:26, elapsed time = 00:00:03, memory = 4642.31 (MB), peak = 4697.53 (MB)
#start 2nd optimization iteration ...
#   number of violations = 235
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           17        1       37       12        0        0        2       69
#	M2           37       18       69       14        6       19        0      163
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        2        0        1        0        0        3
#	Totals       54       19      108       26        7       19        2      235
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4638.69 (MB), peak = 4697.53 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:01, memory = 4636.93 (MB), peak = 4697.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 919853 um.
#Total half perimeter of net bounding box = 830663 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212631 um.
#Total wire length on LAYER M3 = 311001 um.
#Total wire length on LAYER M4 = 216410 um.
#Total wire length on LAYER M5 = 100755 um.
#Total wire length on LAYER M6 = 68671 um.
#Total wire length on LAYER M7 = 1899 um.
#Total wire length on LAYER M8 = 6319 um.
#Total number of vias = 312413
#Total number of multi-cut vias = 169183 ( 54.2%)
#Total number of single cut vias = 143230 ( 45.8%)
#Up-Via Summary (total 312413):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95789 ( 71.4%)     38449 ( 28.6%)     134238
# M2             38223 ( 30.2%)     88309 ( 69.8%)     126532
# M3              7964 ( 21.1%)     29694 ( 78.9%)      37658
# M4              1005 ( 10.0%)      9056 ( 90.0%)      10061
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143230 ( 45.8%)    169183 ( 54.2%)     312413 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:02
#Elapsed time = 00:00:26
#Increased memory = -85.23 (MB)
#Total memory = 4210.18 (MB)
#Peak memory = 4697.53 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4213.01 (MB), peak = 4697.53 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 919853 um.
#Total half perimeter of net bounding box = 830663 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212631 um.
#Total wire length on LAYER M3 = 311001 um.
#Total wire length on LAYER M4 = 216410 um.
#Total wire length on LAYER M5 = 100755 um.
#Total wire length on LAYER M6 = 68671 um.
#Total wire length on LAYER M7 = 1899 um.
#Total wire length on LAYER M8 = 6319 um.
#Total number of vias = 312413
#Total number of multi-cut vias = 169183 ( 54.2%)
#Total number of single cut vias = 143230 ( 45.8%)
#Up-Via Summary (total 312413):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95789 ( 71.4%)     38449 ( 28.6%)     134238
# M2             38223 ( 30.2%)     88309 ( 69.8%)     126532
# M3              7964 ( 21.1%)     29694 ( 78.9%)      37658
# M4              1005 ( 10.0%)      9056 ( 90.0%)      10061
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143230 ( 45.8%)    169183 ( 54.2%)     312413 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 919853 um.
#Total half perimeter of net bounding box = 830663 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212631 um.
#Total wire length on LAYER M3 = 311001 um.
#Total wire length on LAYER M4 = 216410 um.
#Total wire length on LAYER M5 = 100755 um.
#Total wire length on LAYER M6 = 68671 um.
#Total wire length on LAYER M7 = 1899 um.
#Total wire length on LAYER M8 = 6319 um.
#Total number of vias = 312413
#Total number of multi-cut vias = 169183 ( 54.2%)
#Total number of single cut vias = 143230 ( 45.8%)
#Up-Via Summary (total 312413):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95789 ( 71.4%)     38449 ( 28.6%)     134238
# M2             38223 ( 30.2%)     88309 ( 69.8%)     126532
# M3              7964 ( 21.1%)     29694 ( 78.9%)      37658
# M4              1005 ( 10.0%)      9056 ( 90.0%)      10061
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143230 ( 45.8%)    169183 ( 54.2%)     312413 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 11:09:42 2023
#
#
#Start Post Route Wire Spread.
#Done with 1819 horizontal wires in 3 hboxes and 2134 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 921045 um.
#Total half perimeter of net bounding box = 830663 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212879 um.
#Total wire length on LAYER M3 = 311462 um.
#Total wire length on LAYER M4 = 216805 um.
#Total wire length on LAYER M5 = 100815 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1900 um.
#Total wire length on LAYER M8 = 6326 um.
#Total number of vias = 312413
#Total number of multi-cut vias = 169183 ( 54.2%)
#Total number of single cut vias = 143230 ( 45.8%)
#Up-Via Summary (total 312413):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95789 ( 71.4%)     38449 ( 28.6%)     134238
# M2             38223 ( 30.2%)     88309 ( 69.8%)     126532
# M3              7964 ( 21.1%)     29694 ( 78.9%)      37658
# M4              1005 ( 10.0%)      9056 ( 90.0%)      10061
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143230 ( 45.8%)    169183 ( 54.2%)     312413 
#
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:06, memory = 4304.57 (MB), peak = 4697.53 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 921045 um.
#Total half perimeter of net bounding box = 830663 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212879 um.
#Total wire length on LAYER M3 = 311462 um.
#Total wire length on LAYER M4 = 216805 um.
#Total wire length on LAYER M5 = 100815 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1900 um.
#Total wire length on LAYER M8 = 6326 um.
#Total number of vias = 312413
#Total number of multi-cut vias = 169183 ( 54.2%)
#Total number of single cut vias = 143230 ( 45.8%)
#Up-Via Summary (total 312413):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95789 ( 71.4%)     38449 ( 28.6%)     134238
# M2             38223 ( 30.2%)     88309 ( 69.8%)     126532
# M3              7964 ( 21.1%)     29694 ( 78.9%)      37658
# M4              1005 ( 10.0%)      9056 ( 90.0%)      10061
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143230 ( 45.8%)    169183 ( 54.2%)     312413 
#
#detailRoute Statistics:
#Cpu time = 00:03:20
#Elapsed time = 00:00:35
#Increased memory = -99.36 (MB)
#Total memory = 4196.04 (MB)
#Peak memory = 4697.53 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:03:52
#Elapsed time = 00:00:58
#Increased memory = -150.86 (MB)
#Total memory = 4133.04 (MB)
#Peak memory = 4697.53 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 11:09:49 2023
#
**optDesign ... cpu = 0:09:23, real = 0:04:12, mem = 3943.4M, totSessionCpu=3:01:19 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76204 and nets=43826 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/dualcore_1035_tjM5A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5120.6M)
Extracted 10.0005% (CPU Time= 0:00:01.8  MEM= 5173.0M)
Extracted 20.0005% (CPU Time= 0:00:02.1  MEM= 5173.0M)
Extracted 30.0005% (CPU Time= 0:00:02.4  MEM= 5173.0M)
Extracted 40.0005% (CPU Time= 0:00:02.8  MEM= 5173.0M)
Extracted 50.0005% (CPU Time= 0:00:03.4  MEM= 5177.0M)
Extracted 60.0005% (CPU Time= 0:00:04.1  MEM= 5177.0M)
Extracted 70.0005% (CPU Time= 0:00:05.5  MEM= 5177.0M)
Extracted 80.0005% (CPU Time= 0:00:06.5  MEM= 5177.0M)
Extracted 90.0005% (CPU Time= 0:00:07.0  MEM= 5177.0M)
Extracted 100% (CPU Time= 0:00:08.5  MEM= 5177.0M)
Number of Extracted Resistors     : 792650
Number of Extracted Ground Cap.   : 778699
Number of Extracted Coupling Cap. : 1380740
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5161.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.0  Real Time: 0:00:11.0  MEM: 5153.711M)
**optDesign ... cpu = 0:09:35, real = 0:04:23, mem = 3948.1M, totSessionCpu=3:01:31 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5064.34)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 44084
AAE_INFO-618: Total number of nets in the design is 43826,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5441.43 CPU=0:00:14.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5441.43 CPU=0:00:16.1 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5409.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5441.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5103.54)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 44084. 
Total number of fetched objects 44084
AAE_INFO-618: Total number of nets in the design is 43826,  18.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5357.79 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5357.79 CPU=0:00:06.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:34.0 real=0:00:08.0 totSessionCpu=3:02:05 mem=5357.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=5357.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=5357.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5365.8M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5388.3M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.480  | -0.285  | -0.298  | -1.480  |
|           TNS (ns):| -51.357 | -32.886 | -1.129  | -17.342 |
|    Violating Paths:|   642   |   612   |    7    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.942%
       (96.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=5388.3M
**optDesign ... cpu = 0:10:11, real = 0:04:33, mem = 4181.9M, totSessionCpu=3:02:07 **
**optDesign ... cpu = 0:10:11, real = 0:04:33, mem = 4181.9M, totSessionCpu=3:02:07 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.480
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 538 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:02:07.5/0:58:35.1 (3.1), mem = 5101.3M
(I,S,L,T): WC_VIEW: 51.4575, 38.8083, 2.09886, 92.3646
*info: 538 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.480 TNS Slack -51.358 Density 97.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.480|-17.342|
|reg2cgate |-0.298| -1.129|
|reg2reg   |-0.285|-32.887|
|HEPG      |-0.298|-34.016|
|All Paths |-1.480|-51.358|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.298|   -1.480| -34.016|  -51.358|    97.00%|   0:00:00.0| 5431.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.298|   -1.480| -34.016|  -51.357|    97.00%|   0:00:01.0| 5545.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__1_/D               |
|  -0.298|   -1.480| -34.016|  -51.357|    97.00%|   0:00:01.0| 5545.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.298|   -1.480| -34.016|  -51.358|    97.00%|   0:00:00.0| 5545.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:02.0 mem=5545.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:02.0 mem=5545.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.480|-17.342|
|reg2cgate |-0.298| -1.129|
|reg2reg   |-0.285|-32.887|
|HEPG      |-0.298|-34.016|
|All Paths |-1.480|-51.358|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.480|-17.342|
|reg2cgate |-0.298| -1.129|
|reg2reg   |-0.285|-32.887|
|HEPG      |-0.298|-34.016|
|All Paths |-1.480|-51.358|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 538 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.7 real=0:00:02.0 mem=5545.6M) ***
(I,S,L,T): WC_VIEW: 51.4575, 38.8083, 2.09886, 92.3646
*** SetupOpt [finish] : cpu/real = 0:00:15.8/0:00:14.7 (1.1), totSession cpu/real = 3:02:23.3/0:58:49.8 (3.1), mem = 5337.6M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:10:27, real = 0:04:48, mem = 4351.8M, totSessionCpu=3:02:23 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5147.10M, totSessionCpu=3:02:25).
**optDesign ... cpu = 0:10:29, real = 0:04:49, mem = 4351.0M, totSessionCpu=3:02:25 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4359.75MB/6298.54MB/4675.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4359.75MB/6298.54MB/4675.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4359.75MB/6298.54MB/4675.82MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT)
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 10%
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 20%
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 30%
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 40%
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 50%
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 60%
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 70%
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 80%
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 90%

Finished Levelizing
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT)

Starting Activity Propagation
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT)
2023-Mar-23 11:10:29 (2023-Mar-23 18:10:29 GMT): 10%
2023-Mar-23 11:10:30 (2023-Mar-23 18:10:30 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:10:30 (2023-Mar-23 18:10:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=4360.51MB/6298.54MB/4675.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 11:10:30 (2023-Mar-23 18:10:30 GMT)
2023-Mar-23 11:10:31 (2023-Mar-23 18:10:31 GMT): 10%
2023-Mar-23 11:10:31 (2023-Mar-23 18:10:31 GMT): 20%
2023-Mar-23 11:10:31 (2023-Mar-23 18:10:31 GMT): 30%
2023-Mar-23 11:10:32 (2023-Mar-23 18:10:32 GMT): 40%
2023-Mar-23 11:10:32 (2023-Mar-23 18:10:32 GMT): 50%
2023-Mar-23 11:10:32 (2023-Mar-23 18:10:32 GMT): 60%
2023-Mar-23 11:10:32 (2023-Mar-23 18:10:32 GMT): 70%
2023-Mar-23 11:10:32 (2023-Mar-23 18:10:32 GMT): 80%
2023-Mar-23 11:10:32 (2023-Mar-23 18:10:32 GMT): 90%

Finished Calculating power
2023-Mar-23 11:10:32 (2023-Mar-23 18:10:32 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4365.79MB/6378.57MB/4675.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4365.79MB/6378.57MB/4675.82MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4365.79MB/6378.57MB/4675.82MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4365.79MB/6378.57MB/4675.82MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 11:10:32 (2023-Mar-23 18:10:32 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.42952272 	   54.2075%
Total Switching Power:      42.06461728 	   43.4911%
Total Leakage Power:         2.22590824 	    2.3014%
Total Power:                96.72004807
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.14       2.794      0.5808       26.51       27.41
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.143e-05
Physical-Only                          0           0      0.6605      0.6605      0.6829
Combinational                      26.74       36.01      0.9304       63.69       65.85
Clock (Combinational)              1.262       2.419     0.02366       3.704        3.83
Clock (Sequential)                 1.284      0.8378     0.03059       2.152       2.225
-----------------------------------------------------------------------------------------
Total                              52.43       42.06       2.226       96.72         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.43       42.06       2.226       96.72         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               0.974        1.33     0.02411       2.328       2.407
clk1                               1.572       1.926     0.03014       3.528       3.648
-----------------------------------------------------------------------------------------
Total                              2.546       3.256     0.05425       5.856       6.055
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4411.87MB/6432.82MB/4675.82MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:10:38, real = 0:04:55, mem = 4348.0M, totSessionCpu=3:02:34 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:38, real = 0:04:55, mem = 4338.6M, totSessionCpu=3:02:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=5197.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5197.9M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 44084
AAE_INFO-618: Total number of nets in the design is 43826,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=71.6172 CPU=0:00:13.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=71.6172 CPU=0:00:14.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 39.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 71.6M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 44084. 
Total number of fetched objects 44084
AAE_INFO-618: Total number of nets in the design is 43826,  9.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.7 real=0:00:07.0 totSessionCpu=0:01:54 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:26.1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:29.7/0:00:07.9 (3.8), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:28.9, mem=5283.3M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5209.3M
** Profile ** DRVs :  cpu=0:00:01.9, mem=5213.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.480  | -0.285  | -0.298  | -1.480  |
|           TNS (ns):| -51.357 | -32.886 | -1.129  | -17.342 |
|    Violating Paths:|   642   |   612   |    7    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.351  | -0.351  |  0.044  |  0.000  |
|           TNS (ns):| -9.225  | -9.225  |  0.000  |  0.000  |
|    Violating Paths:|   42    |   42    |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.942%
       (96.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5213.8M
**optDesign ... cpu = 0:11:10, real = 0:05:07, mem = 4320.7M, totSessionCpu=3:03:06 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4238.1M, totSessionCpu=3:03:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 11:10:50 (2023-Mar-23 18:10:50 GMT)
2023-Mar-23 11:10:50 (2023-Mar-23 18:10:50 GMT): 10%
2023-Mar-23 11:10:50 (2023-Mar-23 18:10:50 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:10:51 (2023-Mar-23 18:10:51 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4568.7M, totSessionCpu=3:03:22 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5463.3M, init mem=5463.3M)
*info: Placed = 76204          (Fixed = 433)
*info: Unplaced = 0           
Placement Density:96.98%(289909/298925)
Placement Density (including fixed std cells):96.98%(289909/298925)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=5460.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41795

Instance distribution across the VT partitions:

 LVT : inst = 14383 (34.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14383 (34.4%)

 HVT : inst = 27412 (65.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27412 (65.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76204 and nets=43826 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/dualcore_1035_tjM5A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5451.3M)
Extracted 10.0005% (CPU Time= 0:00:02.0  MEM= 5519.7M)
Extracted 20.0005% (CPU Time= 0:00:02.3  MEM= 5519.7M)
Extracted 30.0005% (CPU Time= 0:00:02.6  MEM= 5519.7M)
Extracted 40.0005% (CPU Time= 0:00:03.0  MEM= 5519.7M)
Extracted 50.0005% (CPU Time= 0:00:03.7  MEM= 5523.7M)
Extracted 60.0005% (CPU Time= 0:00:04.4  MEM= 5523.7M)
Extracted 70.0005% (CPU Time= 0:00:05.8  MEM= 5523.7M)
Extracted 80.0005% (CPU Time= 0:00:06.9  MEM= 5523.7M)
Extracted 90.0005% (CPU Time= 0:00:07.4  MEM= 5523.7M)
Extracted 100% (CPU Time= 0:00:09.0  MEM= 5523.7M)
Number of Extracted Resistors     : 792650
Number of Extracted Ground Cap.   : 778699
Number of Extracted Coupling Cap. : 1380740
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5487.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.6  Real Time: 0:00:11.0  MEM: 5487.695M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5403.97)
Total number of fetched objects 44084
AAE_INFO-618: Total number of nets in the design is 43826,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5758.97 CPU=0:00:13.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5758.97 CPU=0:00:15.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5727.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5759.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5404.09)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 44084. 
Total number of fetched objects 44084
AAE_INFO-618: Total number of nets in the design is 43826,  18.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5677.34 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5677.34 CPU=0:00:06.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:08.0 totSessionCpu=3:04:08 mem=5677.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=5677.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=5677.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5685.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5707.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.480  | -0.285  | -0.298  | -1.480  |
|           TNS (ns):| -51.357 | -32.886 | -1.129  | -17.342 |
|    Violating Paths:|   642   |   612   |    7    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.942%
       (96.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5707.9M
**optDesign ... cpu = 0:01:04, real = 0:00:31, mem = 4496.0M, totSessionCpu=3:04:10 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       538 (unrouted=0, trialRouted=0, noStatus=0, routed=538, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43288 (unrouted=116, trialRouted=0, noStatus=0, routed=43172, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 536 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    -----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    -----------------------------------------------------------------------------
       0          0        490     [min=1, max=335, avg=70, sd=57, total=34322]
       0          1         29     [min=2, max=490, avg=115, sd=123, total=3332]
       0          2          3     [min=62, max=482, avg=334, sd=236, total=1002]
       1          1         16     [min=7, max=306, avg=90, sd=100, total=1442]
    -----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=194, i=6, icg=334, nicg=2, l=0, total=536
    cell areas       : b=1072.080um^2, i=20.880um^2, icg=2902.680um^2, nicg=13.680um^2, l=0.000um^2, total=4009.320um^2
    cell capacitance : b=0.602pF, i=0.039pF, icg=0.660pF, nicg=0.007pF, l=0.000pF, total=1.308pF
    sink capacitance : count=10295, total=8.253pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.315pF, leaf=11.248pF, total=12.562pF
    wire lengths     : top=0.000um, trunk=9408.240um, leaf=76178.220um, total=85586.460um
    hp wire lengths  : top=0.000um, trunk=7354.500um, leaf=32199.600um, total=39554.100um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=16, worst=[0.008ns, 0.007ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.002ns sum=0.042ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=152 avg=0.049ns sd=0.023ns min=0.004ns max=0.102ns {105 <= 0.063ns, 39 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=386 avg=0.088ns sd=0.015ns min=0.024ns max=0.113ns {24 <= 0.063ns, 116 <= 0.084ns, 95 <= 0.094ns, 67 <= 0.100ns, 68 <= 0.105ns} {14 <= 0.110ns, 2 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 1 CKBD16: 36 BUFFD12: 9 CKBD12: 47 CKBD8: 17 CKBD6: 2 BUFFD4: 2 CKBD4: 6 CKBD3: 7 BUFFD2: 1 CKBD2: 11 BUFFD1: 17 CKBD1: 13 BUFFD0: 5 CKBD0: 20 
     Invs: CKND16: 2 INVD2: 2 CKND1: 2 
     ICGs: CKLNQD16: 19 CKLNQD12: 29 CKLNQD8: 68 CKLNQD6: 11 CKLNQD4: 1 CKLNQD3: 66 CKLNQD2: 82 CKLNQD1: 58 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.380, max=1.928, avg=0.450, sd=0.120], skew [1.547 vs 0.057*], 79.6% {0.404, 0.461} (wid=0.026 ws=0.023) (gid=1.902 gs=1.534)
    skew_group clk2/CON: insertion delay [min=0.354, max=0.452, avg=0.398, sd=0.019], skew [0.099 vs 0.057*], 86.6% {0.368, 0.426} (wid=0.037 ws=0.028) (gid=0.424 gs=0.093)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 538, tested: 538, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 7
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              16 [100.0%]           7 (43.8%)           0            0                    7 (43.8%)           9 (56.2%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             16 [100.0%]           7 (43.8%)           0            0                    7 (43.8%)           9 (56.2%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 7, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 13.680um^2 (0.341%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=194, i=6, icg=334, nicg=2, l=0, total=536
    cell areas       : b=1074.240um^2, i=20.880um^2, icg=2914.200um^2, nicg=13.680um^2, l=0.000um^2, total=4023.000um^2
    cell capacitance : b=0.603pF, i=0.039pF, icg=0.662pF, nicg=0.007pF, l=0.000pF, total=1.310pF
    sink capacitance : count=10295, total=8.253pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.315pF, leaf=11.248pF, total=12.562pF
    wire lengths     : top=0.000um, trunk=9408.240um, leaf=76178.220um, total=85586.460um
    hp wire lengths  : top=0.000um, trunk=7354.500um, leaf=32199.600um, total=39554.100um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=9, worst=[0.008ns, 0.007ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.002ns sum=0.037ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=152 avg=0.049ns sd=0.023ns min=0.004ns max=0.102ns {105 <= 0.063ns, 39 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=386 avg=0.087ns sd=0.015ns min=0.024ns max=0.113ns {26 <= 0.063ns, 121 <= 0.084ns, 95 <= 0.094ns, 67 <= 0.100ns, 68 <= 0.105ns} {7 <= 0.110ns, 2 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 1 CKBD16: 36 BUFFD12: 9 CKBD12: 48 CKBD8: 16 CKBD6: 2 BUFFD4: 2 CKBD4: 6 CKBD3: 7 BUFFD2: 1 CKBD2: 11 BUFFD1: 17 CKBD1: 13 BUFFD0: 5 CKBD0: 20 
     Invs: CKND16: 2 INVD2: 2 CKND1: 2 
     ICGs: CKLNQD16: 20 CKLNQD12: 29 CKLNQD8: 68 CKLNQD6: 11 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 78 CKLNQD1: 57 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.381, max=1.928, avg=0.450, sd=0.120], skew [1.546 vs 0.057*], 79.6% {0.404, 0.461} (wid=0.026 ws=0.023) (gid=1.902 gs=1.533)
    skew_group clk2/CON: insertion delay [min=0.354, max=0.452, avg=0.398, sd=0.019], skew [0.099 vs 0.057*], 86.6% {0.368, 0.426} (wid=0.037 ws=0.028) (gid=0.424 gs=0.093)
  Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.8)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 29 insts, 88 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=194, i=6, icg=334, nicg=2, l=0, total=536
    cell areas       : b=1074.240um^2, i=20.880um^2, icg=2914.200um^2, nicg=13.680um^2, l=0.000um^2, total=4023.000um^2
    cell capacitance : b=0.603pF, i=0.039pF, icg=0.662pF, nicg=0.007pF, l=0.000pF, total=1.310pF
    sink capacitance : count=10295, total=8.253pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.315pF, leaf=11.248pF, total=12.562pF
    wire lengths     : top=0.000um, trunk=9408.240um, leaf=76178.220um, total=85586.460um
    hp wire lengths  : top=0.000um, trunk=7354.500um, leaf=32199.600um, total=39554.100um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=9, worst=[0.008ns, 0.007ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.002ns sum=0.037ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=152 avg=0.049ns sd=0.023ns min=0.004ns max=0.102ns {105 <= 0.063ns, 39 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=386 avg=0.087ns sd=0.015ns min=0.024ns max=0.113ns {26 <= 0.063ns, 121 <= 0.084ns, 95 <= 0.094ns, 67 <= 0.100ns, 68 <= 0.105ns} {7 <= 0.110ns, 2 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 1 CKBD16: 36 BUFFD12: 9 CKBD12: 48 CKBD8: 16 CKBD6: 2 BUFFD4: 2 CKBD4: 6 CKBD3: 7 BUFFD2: 1 CKBD2: 11 BUFFD1: 17 CKBD1: 13 BUFFD0: 5 CKBD0: 20 
     Invs: CKND16: 2 INVD2: 2 CKND1: 2 
     ICGs: CKLNQD16: 20 CKLNQD12: 29 CKLNQD8: 68 CKLNQD6: 11 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 78 CKLNQD1: 57 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.381, max=1.928, avg=0.450, sd=0.120], skew [1.546 vs 0.057*], 79.6% {0.404, 0.461} (wid=0.026 ws=0.023) (gid=1.902 gs=1.533)
    skew_group clk2/CON: insertion delay [min=0.354, max=0.452, avg=0.398, sd=0.019], skew [0.099 vs 0.057*], 86.6% {0.368, 0.426} (wid=0.037 ws=0.028) (gid=0.424 gs=0.093)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       538 (unrouted=0, trialRouted=0, noStatus=0, routed=538, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43288 (unrouted=116, trialRouted=0, noStatus=0, routed=43172, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:07.4 real=0:00:05.5)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5421.78M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 538 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:04:24.1/0:59:47.9 (3.1), mem = 5421.8M
(I,S,L,T): WC_VIEW: 51.4577, 38.8083, 2.09886, 92.3648
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|     0|     0|    -1.48|   -51.43|       0|       0|       0|  97.00|          |         |
|     0|     0|     0.00|     2|     2|    -0.01|     0|     0|     0|     0|     0|     0|    -1.48|   -51.43|       1|       0|       0|  97.00| 0:00:00.0|  5976.5M|
|     0|     0|     0.00|     2|     2|    -0.01|     0|     0|     0|     0|     0|     0|    -1.48|   -51.43|       0|       0|       0|  97.00| 0:00:00.0|  5976.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 538 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:02.0 mem=5976.5M) ***

(I,S,L,T): WC_VIEW: 51.4577, 38.8083, 2.09889, 92.3649
*** DrvOpt [finish] : cpu/real = 0:00:10.5/0:00:08.9 (1.2), totSession cpu/real = 3:04:34.6/0:59:56.7 (3.1), mem = 5767.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:04:35 mem=5767.0M) ***
Move report: Detail placement moves 277 insts, mean move: 4.34 um, max move: 37.80 um
	Max move on inst (FILLER__1_5041): (477.00, 51.40) --> (493.20, 73.00)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5767.0MB
Summary Report:
Instances move: 30 (out of 41393 movable)
Instances flipped: 0
Mean displacement: 4.04 um
Max displacement: 7.60 um (Instance: core2_inst/psum_mem_instance/FE_OFC1643_inst_core2_11) (362, 116.2) -> (361.6, 123.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 5767.0MB
*** Finished refinePlace (3:04:39 mem=5767.0M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:32, real = 0:00:50, mem = 4654.9M, totSessionCpu=3:04:39 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 5478.02M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5478.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5478.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5557.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5556.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.18min mem=5478.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.479  | -0.286  | -0.298  | -1.479  |
|           TNS (ns):| -51.431 | -32.966 | -1.129  | -17.336 |
|    Violating Paths:|   642   |   613   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.006   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.947%
       (97.004% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5556.0M
**optDesign ... cpu = 0:01:34, real = 0:00:52, mem = 4644.0M, totSessionCpu=3:04:41 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:36, real = 0:00:53, mem = 4622.3M, totSessionCpu=3:04:42 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5467.42M, totSessionCpu=3:04:43).
**optDesign ... cpu = 0:01:37, real = 0:00:53, mem = 4611.0M, totSessionCpu=3:04:43 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5467.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=5467.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5546.9M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5546.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.479  | -0.286  | -0.298  | -1.479  |
|           TNS (ns):| -51.431 | -32.966 | -1.129  | -17.336 |
|    Violating Paths:|   642   |   613   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.006   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.947%
       (97.004% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5546.9M
**optDesign ... cpu = 0:01:40, real = 0:00:54, mem = 4608.8M, totSessionCpu=3:04:46 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 59
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 59

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 11:11:39 2023
#
#num needed restored net=0
#need_extraction net=0 (total=43827)
#Processed 140 dirty instances, 128 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(74 insts marked dirty, reset pre-exisiting dirty flag on 307 insts, 94 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 11:11:41 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43821 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4573.25 (MB), peak = 4776.66 (MB)
#Merging special wires: starts on Thu Mar 23 11:11:44 2023 with memory = 4574.18 (MB), peak = 4776.66 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:4.7 GB --0.80 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 362.29500 117.08500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN75_n906. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 360.10500 117.08500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN75_n906. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 361.31000 117.08500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN489_n274. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 361.09000 117.08500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN489_n274. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 350.11000 115.31500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN489_n274. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 102.28000 38.02500 ) on M1 for NET core1_inst/CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 480.30000 45.30000 ) on M1 for NET core2_inst/CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 471.70000 45.30000 ) on M1 for NET core2_inst/CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 443.50000 153.30000 ) on M1 for NET core2_inst/CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 121.89500 46.90000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN223_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 117.89500 39.70000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN223_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 109.10000 39.70000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN223_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 120.70000 36.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN223_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 107.69500 36.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN223_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 118.49500 34.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN223_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 127.49500 46.90000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN194_rd_ptr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 117.30000 45.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN194_rd_ptr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 111.90000 43.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN194_rd_ptr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 117.09500 41.50000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN194_rd_ptr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 114.30000 37.90000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFN194_rd_ptr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#92 routed nets are extracted.
#    76 (0.17%) extracted nets are partially routed.
#43619 routed net(s) are imported.
#116 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 43827.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 11:11:45 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 11.08 (MB)
#Total memory = 4574.82 (MB)
#Peak memory = 4776.66 (MB)
#
#
#Start global routing on Thu Mar 23 11:11:45 2023
#
#
#Start global routing initialization on Thu Mar 23 11:11:45 2023
#
#Number of eco nets is 92
#
#Start global routing data preparation on Thu Mar 23 11:11:45 2023
#
#Start routing resource analysis on Thu Mar 23 11:11:45 2023
#
#Routing resource analysis is done on Thu Mar 23 11:11:45 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.88%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.76%
#
#  562 nets (1.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 11:11:45 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4581.49 (MB), peak = 4776.66 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 11:11:46 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4582.69 (MB), peak = 4776.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4584.43 (MB), peak = 4776.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4584.55 (MB), peak = 4776.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4589.06 (MB), peak = 4776.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of routable nets = 43711.
#Total number of nets in the design = 43827.
#
#92 routable nets have only global wires.
#43619 routable nets have only detail routed wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#627 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  6              86  
#------------------------------------------------
#        Total                  6              86  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                562           69                71           43078  
#-------------------------------------------------------------------------------
#        Total                562           69                71           43078  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            1(0.00%)   (0.00%)
#  M3            1(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 921236 um.
#Total half perimeter of net bounding box = 830804 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212934 um.
#Total wire length on LAYER M3 = 311584 um.
#Total wire length on LAYER M4 = 216817 um.
#Total wire length on LAYER M5 = 100817 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1900 um.
#Total wire length on LAYER M8 = 6326 um.
#Total number of vias = 312416
#Total number of multi-cut vias = 169136 ( 54.1%)
#Total number of single cut vias = 143280 ( 45.9%)
#Up-Via Summary (total 312416):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95796 ( 71.4%)     38431 ( 28.6%)     134227
# M2             38261 ( 30.2%)     88282 ( 69.8%)     126543
# M3              7968 ( 21.2%)     29692 ( 78.8%)      37660
# M4              1006 ( 10.0%)      9056 ( 90.0%)      10062
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143280 ( 45.9%)    169136 ( 54.1%)     312416 
#
#Total number of involved priority nets 6
#Maximum src to sink distance for priority net 133.1
#Average of max src_to_sink distance for priority net 78.9
#Average of ave src_to_sink distance for priority net 46.8
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:03
#Increased memory = 18.09 (MB)
#Total memory = 4592.91 (MB)
#Peak memory = 4776.66 (MB)
#
#Finished global routing on Thu Mar 23 11:11:48 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4584.08 (MB), peak = 4776.66 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 2 hboxes and 43 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 921391 um.
#Total half perimeter of net bounding box = 830804 um.
#Total wire length on LAYER M1 = 2189 um.
#Total wire length on LAYER M2 = 212988 um.
#Total wire length on LAYER M3 = 311660 um.
#Total wire length on LAYER M4 = 216820 um.
#Total wire length on LAYER M5 = 100819 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1900 um.
#Total wire length on LAYER M8 = 6326 um.
#Total number of vias = 312416
#Total number of multi-cut vias = 169136 ( 54.1%)
#Total number of single cut vias = 143280 ( 45.9%)
#Up-Via Summary (total 312416):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95796 ( 71.4%)     38431 ( 28.6%)     134227
# M2             38261 ( 30.2%)     88282 ( 69.8%)     126543
# M3              7968 ( 21.2%)     29692 ( 78.8%)      37660
# M4              1006 ( 10.0%)      9056 ( 90.0%)      10062
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143280 ( 45.9%)    169136 ( 54.1%)     312416 
#
#cpu time = 00:00:07, elapsed time = 00:00:05, memory = 4691.88 (MB), peak = 4776.66 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        Total 
#	1         2         3         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:13
#Increased memory = 129.11 (MB)
#Total memory = 4692.84 (MB)
#Peak memory = 4776.66 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.0% of the total area was rechecked for DRC, and 1.1% required routing.
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            1        0        7        1        1       10
#	M2            4        4        5        0        0       13
#	Totals        5        4       12        1        1       23
#74 out of 76205 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            1        0        7        1        1       10
#	M2            4        4        5        0        0       13
#	Totals        5        4       12        1        1       23
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4838.75 (MB), peak = 4838.80 (MB)
#start 1st optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1            1        7        1        9
#	M2            0        2        0        2
#	Totals        1        9        1       11
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4858.64 (MB), peak = 4858.64 (MB)
#start 2nd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1            1        7        1        9
#	Totals        1        7        1        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4861.48 (MB), peak = 4861.48 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4873.59 (MB), peak = 4873.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 921231 um.
#Total half perimeter of net bounding box = 830804 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212876 um.
#Total wire length on LAYER M3 = 311581 um.
#Total wire length on LAYER M4 = 216846 um.
#Total wire length on LAYER M5 = 100845 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1900 um.
#Total wire length on LAYER M8 = 6326 um.
#Total number of vias = 312517
#Total number of multi-cut vias = 169061 ( 54.1%)
#Total number of single cut vias = 143456 ( 45.9%)
#Up-Via Summary (total 312517):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95820 ( 71.4%)     38419 ( 28.6%)     134239
# M2             38347 ( 30.3%)     88235 ( 69.7%)     126582
# M3              8017 ( 21.3%)     29679 ( 78.7%)      37696
# M4              1023 ( 10.2%)      9053 ( 89.8%)      10076
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143456 ( 45.9%)    169061 ( 54.1%)     312517 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:04
#Increased memory = -95.38 (MB)
#Total memory = 4597.70 (MB)
#Peak memory = 4873.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4599.25 (MB), peak = 4873.59 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 921231 um.
#Total half perimeter of net bounding box = 830804 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212876 um.
#Total wire length on LAYER M3 = 311581 um.
#Total wire length on LAYER M4 = 216846 um.
#Total wire length on LAYER M5 = 100845 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1900 um.
#Total wire length on LAYER M8 = 6326 um.
#Total number of vias = 312517
#Total number of multi-cut vias = 169061 ( 54.1%)
#Total number of single cut vias = 143456 ( 45.9%)
#Up-Via Summary (total 312517):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95820 ( 71.4%)     38419 ( 28.6%)     134239
# M2             38347 ( 30.3%)     88235 ( 69.7%)     126582
# M3              8017 ( 21.3%)     29679 ( 78.7%)      37696
# M4              1023 ( 10.2%)      9053 ( 89.8%)      10076
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143456 ( 45.9%)    169061 ( 54.1%)     312517 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 921231 um.
#Total half perimeter of net bounding box = 830804 um.
#Total wire length on LAYER M1 = 2168 um.
#Total wire length on LAYER M2 = 212876 um.
#Total wire length on LAYER M3 = 311581 um.
#Total wire length on LAYER M4 = 216846 um.
#Total wire length on LAYER M5 = 100845 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1900 um.
#Total wire length on LAYER M8 = 6326 um.
#Total number of vias = 312517
#Total number of multi-cut vias = 169061 ( 54.1%)
#Total number of single cut vias = 143456 ( 45.9%)
#Up-Via Summary (total 312517):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95820 ( 71.4%)     38419 ( 28.6%)     134239
# M2             38347 ( 30.3%)     88235 ( 69.7%)     126582
# M3              8017 ( 21.3%)     29679 ( 78.7%)      37696
# M4              1023 ( 10.2%)      9053 ( 89.8%)      10076
# M5               161 (  4.7%)      3261 ( 95.3%)       3422
# M6                53 ( 19.5%)       219 ( 80.5%)        272
# M7                35 ( 15.2%)       195 ( 84.8%)        230
#-----------------------------------------------------------
#               143456 ( 45.9%)    169061 ( 54.1%)     312517 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:06
#Increased memory = -90.04 (MB)
#Total memory = 4603.04 (MB)
#Peak memory = 4873.59 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:21
#Increased memory = -61.93 (MB)
#Total memory = 4546.88 (MB)
#Peak memory = 4873.59 (MB)
#Number of warnings = 21
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 11:12:01 2023
#
**optDesign ... cpu = 0:02:19, real = 0:01:16, mem = 4369.6M, totSessionCpu=3:05:25 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76205 and nets=43827 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/dualcore_1035_tjM5A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5367.3M)
Extracted 10.0003% (CPU Time= 0:00:01.8  MEM= 5419.7M)
Extracted 20.0004% (CPU Time= 0:00:02.1  MEM= 5419.7M)
Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 5419.7M)
Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 5419.7M)
Extracted 50.0004% (CPU Time= 0:00:03.5  MEM= 5423.7M)
Extracted 60.0004% (CPU Time= 0:00:04.2  MEM= 5423.7M)
Extracted 70.0003% (CPU Time= 0:00:05.6  MEM= 5423.7M)
Extracted 80.0003% (CPU Time= 0:00:06.6  MEM= 5423.7M)
Extracted 90.0004% (CPU Time= 0:00:07.0  MEM= 5423.7M)
Extracted 100% (CPU Time= 0:00:08.6  MEM= 5423.7M)
Number of Extracted Resistors     : 791746
Number of Extracted Ground Cap.   : 777771
Number of Extracted Coupling Cap. : 1377888
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5407.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.2  Real Time: 0:00:12.0  MEM: 5407.664M)
**optDesign ... cpu = 0:02:31, real = 0:01:28, mem = 4367.7M, totSessionCpu=3:05:37 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5450.06)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 44085
AAE_INFO-618: Total number of nets in the design is 43827,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5805.07 CPU=0:00:13.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5805.07 CPU=0:00:15.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5773.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5805.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5473.18)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 44085. 
Total number of fetched objects 44085
AAE_INFO-618: Total number of nets in the design is 43827,  18.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5746.43 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5746.43 CPU=0:00:06.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:32.8 real=0:00:08.0 totSessionCpu=3:06:10 mem=5746.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=5746.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=5746.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5754.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5777.0M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.480  | -0.285  | -0.298  | -1.480  |
|           TNS (ns):| -51.433 | -32.962 | -1.129  | -17.342 |
|    Violating Paths:|   644   |   615   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.006   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.947%
       (97.004% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5777.0M
**optDesign ... cpu = 0:03:06, real = 0:01:37, mem = 4604.2M, totSessionCpu=3:06:12 **
**optDesign ... cpu = 0:03:06, real = 0:01:37, mem = 4604.2M, totSessionCpu=3:06:12 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:09, real = 0:01:38, mem = 4592.9M, totSessionCpu=3:06:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=5442.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=5442.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5529.9M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5451.9M
** Profile ** DRVs :  cpu=0:00:02.0, mem=5472.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.480  | -0.285  | -0.298  | -1.480  |
|           TNS (ns):| -51.433 | -32.962 | -1.129  | -17.342 |
|    Violating Paths:|   644   |   615   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.006   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.947%
       (97.004% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5472.4M
**optDesign ... cpu = 0:03:12, real = 0:01:42, mem = 4589.3M, totSessionCpu=3:06:19 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4503.8M, totSessionCpu=3:06:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 11:12:31 (2023-Mar-23 18:12:31 GMT)
2023-Mar-23 11:12:31 (2023-Mar-23 18:12:31 GMT): 10%
2023-Mar-23 11:12:31 (2023-Mar-23 18:12:31 GMT): 20%
2023-Mar-23 11:12:31 (2023-Mar-23 18:12:31 GMT): 30%
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT): 40%
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT): 50%
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT): 60%
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT): 70%
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT): 80%
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT): 90%

Finished Levelizing
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT)

Starting Activity Propagation
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT)
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT): 10%
2023-Mar-23 11:12:32 (2023-Mar-23 18:12:32 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:12:33 (2023-Mar-23 18:12:33 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4844.5M, totSessionCpu=3:06:34 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5723.9M, init mem=5723.9M)
*info: Placed = 76205          (Fixed = 426)
*info: Unplaced = 0           
Placement Density:96.99%(289925/298925)
Placement Density (including fixed std cells):96.99%(289925/298925)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=5720.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41796

Instance distribution across the VT partitions:

 LVT : inst = 14385 (34.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14385 (34.4%)

 HVT : inst = 27411 (65.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27411 (65.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76205 and nets=43827 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/dualcore_1035_tjM5A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5709.9M)
Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 5778.3M)
Extracted 20.0004% (CPU Time= 0:00:02.2  MEM= 5778.3M)
Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 5778.3M)
Extracted 40.0003% (CPU Time= 0:00:02.9  MEM= 5778.3M)
Extracted 50.0004% (CPU Time= 0:00:03.6  MEM= 5782.3M)
Extracted 60.0004% (CPU Time= 0:00:04.3  MEM= 5782.3M)
Extracted 70.0003% (CPU Time= 0:00:05.7  MEM= 5782.3M)
Extracted 80.0003% (CPU Time= 0:00:06.8  MEM= 5782.3M)
Extracted 90.0004% (CPU Time= 0:00:07.2  MEM= 5782.3M)
Extracted 100% (CPU Time= 0:00:08.8  MEM= 5782.3M)
Number of Extracted Resistors     : 791746
Number of Extracted Ground Cap.   : 777771
Number of Extracted Coupling Cap. : 1377888
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5750.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.6  Real Time: 0:00:12.0  MEM: 5750.297M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 44085. 
Total number of fetched objects 44085
End delay calculation. (MEM=100.641 CPU=0:00:07.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=100.641 CPU=0:00:08.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:03.0 totSessionCpu=0:02:08 mem=68.6M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.1 real=0:00:04.0 totSessionCpu=0:02:08 mem=68.6M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.6/0:00:05.0 (3.3), mem = 99.2M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5730.57)
Total number of fetched objects 44085
AAE_INFO-618: Total number of nets in the design is 43827,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6085.57 CPU=0:00:13.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6085.57 CPU=0:00:15.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6053.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6085.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5703.69)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 44085. 
Total number of fetched objects 44085
AAE_INFO-618: Total number of nets in the design is 43827,  18.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5976.94 CPU=0:00:06.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5976.94 CPU=0:00:06.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:30.1 real=0:00:07.0 totSessionCpu=3:07:37 mem=5976.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5976.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5976.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5984.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=6007.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.480  | -0.285  | -0.298  | -1.480  |
|           TNS (ns):| -51.433 | -32.962 | -1.129  | -17.342 |
|    Violating Paths:|   644   |   615   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.006   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.947%
       (97.004% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:00:37, mem = 4848.0M, totSessionCpu=3:07:39 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -1.480
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 538 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:07:43.6/1:01:28.9 (3.1), mem = 5671.9M
(I,S,L,T): WC_VIEW: 51.4582, 38.8141, 2.09889, 92.3712
*info: 538 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.480 TNS Slack -51.433 Density 97.00
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.480|-17.342|
|reg2cgate |-0.298| -1.129|
|reg2reg   |-0.285|-32.962|
|HEPG      |-0.298|-34.091|
|All Paths |-1.480|-51.433|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.298|   -1.480| -34.091|  -51.433|    97.00%|   0:00:00.0| 6033.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.265|   -1.480| -33.871|  -51.476|    97.00%|   0:00:05.0| 6403.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -0.260|   -1.480| -33.800|  -51.406|    97.00%|   0:00:00.0| 6403.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -0.260|   -1.480| -33.779|  -51.384|    97.00%|   0:00:00.0| 6403.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.260|   -1.495| -33.472|  -51.243|    97.00%|   0:00:05.0| 6424.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -0.260|   -1.495| -33.472|  -51.242|    97.00%|   0:00:00.0| 6424.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.5 real=0:00:10.0 mem=6424.1M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.244|   -1.495| -32.468|  -51.242|    97.00%|   0:00:00.0| 6424.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.244|   -1.495| -33.679|  -52.454|    97.01%|   0:00:03.0| 6443.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.244|   -1.495| -33.679|  -52.454|    97.01%|   0:00:00.0| 6443.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:03.0 mem=6443.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.6 real=0:00:13.0 mem=6443.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.495|-17.771|
|reg2cgate |-0.260| -1.004|
|reg2reg   |-0.244|-33.679|
|HEPG      |-0.260|-34.683|
|All Paths |-1.495|-52.454|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.495 TNS Slack -52.454 Density 97.01
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 8 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.495|-17.771|
|reg2cgate |-0.260| -1.004|
|reg2reg   |-0.244|-33.679|
|HEPG      |-0.260|-34.683|
|All Paths |-1.495|-52.454|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 547 constrained nets 
Layer 7 has 73 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:20.8 real=0:00:14.0 mem=6443.2M) ***
(I,S,L,T): WC_VIEW: 51.461, 38.8166, 2.09898, 92.3765
*** SetupOpt [finish] : cpu/real = 0:00:35.3/0:00:28.3 (1.2), totSession cpu/real = 3:08:18.9/1:01:57.3 (3.0), mem = 6233.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:08:19 mem=6233.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 6233.8MB
Summary Report:
Instances move: 0 (out of 41410 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 6233.8MB
*** Finished refinePlace (3:08:23 mem=6233.8M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 547 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:08:23.5/1:02:00.3 (3.0), mem = 5835.8M
(I,S,L,T): WC_VIEW: 51.461, 38.8166, 2.09898, 92.3765
*info: 547 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.495 TNS Slack -52.454 Density 97.01
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.495|-17.771|
|reg2cgate |-0.260| -1.004|
|reg2reg   |-0.244|-33.679|
|HEPG      |-0.260|-34.683|
|All Paths |-1.495|-52.454|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.260|   -1.495| -34.683|  -52.454|    97.01%|   0:00:00.0| 6047.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -0.260|   -1.495| -34.674|  -52.445|    97.01%|   0:00:01.0| 6415.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__10_/D              |
|  -0.260|   -1.495| -34.659|  -52.430|    97.01%|   0:00:01.0| 6415.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.260|   -1.495| -34.685|  -52.456|    97.01%|   0:00:01.0| 6415.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.260|   -1.495| -33.901|  -51.672|    97.02%|   0:00:00.0| 6415.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -0.260|   -1.495| -33.891|  -51.662|    97.02%|   0:00:00.0| 6415.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.260|   -1.495| -33.853|  -51.624|    97.02%|   0:00:05.0| 6453.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -0.260|   -1.495| -33.847|  -51.618|    97.02%|   0:00:00.0| 6453.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DB              |
|  -0.260|   -1.495| -33.844|  -51.615|    97.02%|   0:00:01.0| 6453.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DB              |
|  -0.260|   -1.495| -33.820|  -51.591|    97.02%|   0:00:00.0| 6453.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -0.260|   -1.495| -33.791|  -51.562|    97.02%|   0:00:00.0| 6453.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -0.260|   -1.495| -33.789|  -51.560|    97.02%|   0:00:01.0| 6453.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -0.260|   -1.495| -33.652|  -51.423|    97.02%|   0:00:00.0| 6453.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.260|   -1.495| -33.648|  -51.419|    97.02%|   0:00:00.0| 6453.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.260|   -1.495| -33.630|  -51.401|    97.02%|   0:00:00.0| 6453.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__3_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.260|   -1.495| -33.607|  -51.378|    97.02%|   0:00:04.0| 6460.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.260|   -1.495| -33.599|  -51.370|    97.03%|   0:00:00.0| 6460.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.260|   -1.495| -33.599|  -51.370|    97.03%|   0:00:01.0| 6460.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.5 real=0:00:15.0 mem=6460.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.6 real=0:00:15.0 mem=6460.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.495|-17.771|
|reg2cgate |-0.260| -1.000|
|reg2reg   |-0.244|-32.598|
|HEPG      |-0.260|-33.599|
|All Paths |-1.495|-51.370|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.495 TNS Slack -51.370 Density 97.03
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 36 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.495|-17.771|
|reg2cgate |-0.260| -1.000|
|reg2reg   |-0.244|-32.598|
|HEPG      |-0.260|-33.599|
|All Paths |-1.495|-51.370|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 547 constrained nets 
Layer 7 has 74 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:27.7 real=0:00:16.0 mem=6460.2M) ***
(I,S,L,T): WC_VIEW: 51.4703, 38.826, 2.09951, 92.3957
*** SetupOpt [finish] : cpu/real = 0:00:39.5/0:00:27.0 (1.5), totSession cpu/real = 3:09:03.0/1:02:27.3 (3.0), mem = 6250.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:09:03 mem=6250.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 6250.8MB
Summary Report:
Instances move: 0 (out of 41422 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 6250.8MB
*** Finished refinePlace (3:09:07 mem=6250.8M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.260 ns

Start Layer Assignment ...
WNS(-0.260ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 46 cadidates out of 43855.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -0.2596
        slack threshold: 1.1904
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1299 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.495 ns

Start Layer Assignment ...
WNS(-1.495ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 55 cadidates out of 43855.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -1.4954
        slack threshold: -0.0454
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1299 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5959.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=5959.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5959.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5959.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.495  | -0.244  | -0.260  | -1.495  |
|           TNS (ns):| -51.369 | -32.598 | -1.000  | -17.771 |
|    Violating Paths:|   628   |   599   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.006   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.969%
       (97.026% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5959.4M
**optDesign ... cpu = 0:02:54, real = 0:01:44, mem = 4986.6M, totSessionCpu=3:09:13 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 60
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 60

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 11:14:11 2023
#
#num needed restored net=0
#need_extraction net=0 (total=43855)
#Processed 71 dirty instances, 107 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(59 insts marked dirty, reset pre-exisiting dirty flag on 59 insts, 141 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 11:14:12 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43849 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4859.80 (MB), peak = 5388.21 (MB)
#Merging special wires: starts on Thu Mar 23 11:14:15 2023 with memory = 4860.52 (MB), peak = 5388.21 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.7 GB, peak:5.3 GB --0.79 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 332.92000 12.70000 ) on M1 for NET normalizer_inst/FE_OFN90_n15535. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 213.71500 478.90000 ) on M1 for NET normalizer_inst/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 271.71500 399.70000 ) on M1 for NET normalizer_inst/CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 288.51500 397.90000 ) on M1 for NET normalizer_inst/CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 287.11500 392.50000 ) on M1 for NET normalizer_inst/CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 445.29000 63.10000 ) on M1 for NET core2_inst/CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 390.91500 270.10000 ) on M1 for NET normalizer_inst/net4032. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 494.80000 396.20000 ) on M1 for NET normalizer_inst/FE_RN_252. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 452.40000 327.80000 ) on M1 for NET normalizer_inst/FE_OCPN4520_n4299. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 252.70000 480.70000 ) on M1 for NET normalizer_inst/FE_RN_256. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 424.70000 452.00000 ) on M1 for NET normalizer_inst/FE_OFN15407_n8450. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 259.00000 392.60000 ) on M1 for NET normalizer_inst/n4287. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 333.50000 12.68000 ) on M1 for NET normalizer_inst/FE_PSN5488_FE_OFN90_n15535. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN TE at ( 443.06500 63.10000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_6__fifo_instance/n_Logic0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 424.60000 451.80000 ) on M1 for NET normalizer_inst/FE_OFN15705_n11873. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 452.00000 284.60000 ) on M1 for NET normalizer_inst/n15135. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 500.80000 405.00000 ) on M1 for NET normalizer_inst/n5696. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 417.95500 192.70000 ) on M1 for NET core2_inst/FE_PSN5506_array_out_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 220.71500 270.10000 ) on M1 for NET core2_inst/mac_array_instance/q_temp[53]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 500.90000 405.30000 ) on M1 for NET normalizer_inst/FE_OFN15821_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#130 routed nets are extracted.
#    99 (0.23%) extracted nets are partially routed.
#43600 routed net(s) are imported.
#9 (0.02%) nets are without wires.
#116 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 43855.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 11:14:16 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 11.67 (MB)
#Total memory = 4861.94 (MB)
#Peak memory = 5388.21 (MB)
#
#
#Start global routing on Thu Mar 23 11:14:16 2023
#
#
#Start global routing initialization on Thu Mar 23 11:14:16 2023
#
#Number of eco nets is 103
#
#Start global routing data preparation on Thu Mar 23 11:14:16 2023
#
#Start routing resource analysis on Thu Mar 23 11:14:16 2023
#
#Routing resource analysis is done on Thu Mar 23 11:14:17 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.88%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.76%
#
#  575 nets (1.31%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 11:14:17 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4868.41 (MB), peak = 5388.21 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 11:14:17 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4869.64 (MB), peak = 5388.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4871.82 (MB), peak = 5388.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4871.96 (MB), peak = 5388.21 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4876.03 (MB), peak = 5388.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of routable nets = 43739.
#Total number of nets in the design = 43855.
#
#112 routable nets have only global wires.
#43627 routable nets have only detail routed wires.
#31 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#620 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 21           10                10              81  
#-------------------------------------------------------------------------------
#        Total                 21           10                10              81  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                575           74                76           43088  
#-------------------------------------------------------------------------------
#        Total                575           74                76           43088  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            9(0.03%)      2(0.01%)   (0.03%)
#  M3            2(0.01%)      0(0.00%)   (0.01%)
#  M4            3(0.01%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     14(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 575
#Total wire length = 921539 um.
#Total half perimeter of net bounding box = 831143 um.
#Total wire length on LAYER M1 = 2166 um.
#Total wire length on LAYER M2 = 212932 um.
#Total wire length on LAYER M3 = 311718 um.
#Total wire length on LAYER M4 = 216924 um.
#Total wire length on LAYER M5 = 100857 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1915 um.
#Total wire length on LAYER M8 = 6337 um.
#Total number of vias = 312686
#Total number of multi-cut vias = 169022 ( 54.1%)
#Total number of single cut vias = 143664 ( 45.9%)
#Up-Via Summary (total 312686):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95883 ( 71.4%)     38407 ( 28.6%)     134290
# M2             38421 ( 30.3%)     88215 ( 69.7%)     126636
# M3              8054 ( 21.3%)     29673 ( 78.7%)      37727
# M4              1033 ( 10.2%)      9053 ( 89.8%)      10086
# M5               169 (  4.9%)      3261 ( 95.1%)       3430
# M6                61 ( 21.8%)       219 ( 78.2%)        280
# M7                43 ( 18.1%)       194 ( 81.9%)        237
#-----------------------------------------------------------
#               143664 ( 45.9%)    169022 ( 54.1%)     312686 
#
#Total number of involved priority nets 19
#Maximum src to sink distance for priority net 203.6
#Average of max src_to_sink distance for priority net 43.6
#Average of ave src_to_sink distance for priority net 30.8
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:03
#Increased memory = 17.90 (MB)
#Total memory = 4879.84 (MB)
#Peak memory = 5388.21 (MB)
#
#Finished global routing on Thu Mar 23 11:14:19 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4870.89 (MB), peak = 5388.21 (MB)
#Start Track Assignment.
#Done with 43 horizontal wires in 2 hboxes and 47 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 575
#Total wire length = 921664 um.
#Total half perimeter of net bounding box = 831143 um.
#Total wire length on LAYER M1 = 2174 um.
#Total wire length on LAYER M2 = 212974 um.
#Total wire length on LAYER M3 = 311767 um.
#Total wire length on LAYER M4 = 216938 um.
#Total wire length on LAYER M5 = 100856 um.
#Total wire length on LAYER M6 = 68689 um.
#Total wire length on LAYER M7 = 1922 um.
#Total wire length on LAYER M8 = 6343 um.
#Total number of vias = 312686
#Total number of multi-cut vias = 169022 ( 54.1%)
#Total number of single cut vias = 143664 ( 45.9%)
#Up-Via Summary (total 312686):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95883 ( 71.4%)     38407 ( 28.6%)     134290
# M2             38421 ( 30.3%)     88215 ( 69.7%)     126636
# M3              8054 ( 21.3%)     29673 ( 78.7%)      37727
# M4              1033 ( 10.2%)      9053 ( 89.8%)      10086
# M5               169 (  4.9%)      3261 ( 95.1%)       3430
# M6                61 ( 21.8%)       219 ( 78.2%)        280
# M7                43 ( 18.1%)       194 ( 81.9%)        237
#-----------------------------------------------------------
#               143664 ( 45.9%)    169022 ( 54.1%)     312686 
#
#cpu time = 00:00:07, elapsed time = 00:00:05, memory = 4978.38 (MB), peak = 5388.21 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	13        10        1         4         28        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:13
#Increased memory = 129.08 (MB)
#Total memory = 4979.34 (MB)
#Peak memory = 5388.21 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.3% of the total area was rechecked for DRC, and 6.8% required routing.
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            2        0        6        1        9
#	M2            2        2       13        0       17
#	M3            0        0        3        0        3
#	M4            0        0        8        0        8
#	Totals        4        2       30        1       37
#59 out of 76233 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            2        0        6        1        9
#	M2            2        2       13        0       17
#	M3            0        0        3        0        3
#	M4            0        0        8        0        8
#	Totals        4        2       30        1       37
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 5186.16 (MB), peak = 5388.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            2        2
#	M3            3        3
#	M4            4        4
#	Totals        9        9
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5231.05 (MB), peak = 5388.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            2        2
#	M3            3        3
#	M4            4        4
#	Totals        9        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5231.05 (MB), peak = 5388.21 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5241.09 (MB), peak = 5388.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 575
#Total wire length = 921539 um.
#Total half perimeter of net bounding box = 831143 um.
#Total wire length on LAYER M1 = 2157 um.
#Total wire length on LAYER M2 = 212898 um.
#Total wire length on LAYER M3 = 311708 um.
#Total wire length on LAYER M4 = 216965 um.
#Total wire length on LAYER M5 = 100864 um.
#Total wire length on LAYER M6 = 68709 um.
#Total wire length on LAYER M7 = 1916 um.
#Total wire length on LAYER M8 = 6322 um.
#Total number of vias = 312823
#Total number of multi-cut vias = 168807 ( 54.0%)
#Total number of single cut vias = 144016 ( 46.0%)
#Up-Via Summary (total 312823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95949 ( 71.4%)     38347 ( 28.6%)     134296
# M2             38589 ( 30.5%)     88106 ( 69.5%)     126695
# M3              8145 ( 21.6%)     29637 ( 78.4%)      37782
# M4              1057 ( 10.5%)      9040 ( 89.5%)      10097
# M5               174 (  5.1%)      3266 ( 94.9%)       3440
# M6                61 ( 21.8%)       219 ( 78.2%)        280
# M7                41 ( 17.6%)       192 ( 82.4%)        233
#-----------------------------------------------------------
#               144016 ( 46.0%)    168807 ( 54.0%)     312823 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:20
#Elapsed time = 00:00:05
#Increased memory = -90.95 (MB)
#Total memory = 4888.63 (MB)
#Peak memory = 5388.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4890.18 (MB), peak = 5388.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 575
#Total wire length = 921539 um.
#Total half perimeter of net bounding box = 831143 um.
#Total wire length on LAYER M1 = 2157 um.
#Total wire length on LAYER M2 = 212898 um.
#Total wire length on LAYER M3 = 311708 um.
#Total wire length on LAYER M4 = 216965 um.
#Total wire length on LAYER M5 = 100864 um.
#Total wire length on LAYER M6 = 68709 um.
#Total wire length on LAYER M7 = 1916 um.
#Total wire length on LAYER M8 = 6322 um.
#Total number of vias = 312823
#Total number of multi-cut vias = 168807 ( 54.0%)
#Total number of single cut vias = 144016 ( 46.0%)
#Up-Via Summary (total 312823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95949 ( 71.4%)     38347 ( 28.6%)     134296
# M2             38589 ( 30.5%)     88106 ( 69.5%)     126695
# M3              8145 ( 21.6%)     29637 ( 78.4%)      37782
# M4              1057 ( 10.5%)      9040 ( 89.5%)      10097
# M5               174 (  5.1%)      3266 ( 94.9%)       3440
# M6                61 ( 21.8%)       219 ( 78.2%)        280
# M7                41 ( 17.6%)       192 ( 82.4%)        233
#-----------------------------------------------------------
#               144016 ( 46.0%)    168807 ( 54.0%)     312823 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 575
#Total wire length = 921539 um.
#Total half perimeter of net bounding box = 831143 um.
#Total wire length on LAYER M1 = 2157 um.
#Total wire length on LAYER M2 = 212898 um.
#Total wire length on LAYER M3 = 311708 um.
#Total wire length on LAYER M4 = 216965 um.
#Total wire length on LAYER M5 = 100864 um.
#Total wire length on LAYER M6 = 68709 um.
#Total wire length on LAYER M7 = 1916 um.
#Total wire length on LAYER M8 = 6322 um.
#Total number of vias = 312823
#Total number of multi-cut vias = 168807 ( 54.0%)
#Total number of single cut vias = 144016 ( 46.0%)
#Up-Via Summary (total 312823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95949 ( 71.4%)     38347 ( 28.6%)     134296
# M2             38589 ( 30.5%)     88106 ( 69.5%)     126695
# M3              8145 ( 21.6%)     29637 ( 78.4%)      37782
# M4              1057 ( 10.5%)      9040 ( 89.5%)      10097
# M5               174 (  5.1%)      3266 ( 94.9%)       3440
# M6                61 ( 21.8%)       219 ( 78.2%)        280
# M7                41 ( 17.6%)       192 ( 82.4%)        233
#-----------------------------------------------------------
#               144016 ( 46.0%)    168807 ( 54.0%)     312823 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:06
#Increased memory = -85.61 (MB)
#Total memory = 4893.97 (MB)
#Peak memory = 5388.21 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:22
#Increased memory = -156.54 (MB)
#Total memory = 4830.04 (MB)
#Peak memory = 5388.21 (MB)
#Number of warnings = 21
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 11:14:33 2023
#
**optDesign ... cpu = 0:03:43, real = 0:02:06, mem = 4660.4M, totSessionCpu=3:10:02 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76233 and nets=43855 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1035_ieng6-ece-10.ucsd.edu_a6srinivasan_ZtuApi/dualcore_1035_tjM5A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5735.4M)
Extracted 10.0003% (CPU Time= 0:00:01.8  MEM= 5787.8M)
Extracted 20.0003% (CPU Time= 0:00:02.1  MEM= 5787.8M)
Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 5787.8M)
Extracted 40.0004% (CPU Time= 0:00:02.8  MEM= 5787.8M)
Extracted 50.0005% (CPU Time= 0:00:03.5  MEM= 5791.8M)
Extracted 60.0003% (CPU Time= 0:00:04.2  MEM= 5791.8M)
Extracted 70.0003% (CPU Time= 0:00:05.6  MEM= 5791.8M)
Extracted 80.0004% (CPU Time= 0:00:06.6  MEM= 5791.8M)
Extracted 90.0004% (CPU Time= 0:00:07.2  MEM= 5791.8M)
Extracted 100% (CPU Time= 0:00:08.7  MEM= 5791.8M)
Number of Extracted Resistors     : 792266
Number of Extracted Ground Cap.   : 778233
Number of Extracted Coupling Cap. : 1378872
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5775.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.3  Real Time: 0:00:12.0  MEM: 5768.500M)
**optDesign ... cpu = 0:03:55, real = 0:02:18, mem = 4659.8M, totSessionCpu=3:10:14 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5804.12)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 44113
AAE_INFO-618: Total number of nets in the design is 43855,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6175.21 CPU=0:00:13.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6175.21 CPU=0:00:15.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6143.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 6175.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5827.32)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 44113. 
Total number of fetched objects 44113
AAE_INFO-618: Total number of nets in the design is 43855,  18.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=6100.57 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6100.57 CPU=0:00:06.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:33.0 real=0:00:08.0 totSessionCpu=3:10:47 mem=6100.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=6100.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=6100.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=6108.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=6131.1M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.494  | -0.239  | -0.258  | -1.494  |
|           TNS (ns):| -51.847 | -33.116 | -1.006  | -17.726 |
|    Violating Paths:|   625   |   596   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.006   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.969%
       (97.026% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6131.1M
**optDesign ... cpu = 0:04:30, real = 0:02:27, mem = 4895.0M, totSessionCpu=3:10:49 **
**optDesign ... cpu = 0:04:30, real = 0:02:27, mem = 4895.0M, totSessionCpu=3:10:49 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.494
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 547 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:10:49.6/1:03:18.7 (3.0), mem = 5826.1M
(I,S,L,T): WC_VIEW: 51.4704, 38.8278, 2.09951, 92.3978
*info: 547 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.494 TNS Slack -51.847 Density 97.03
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.494|-17.726|
|reg2cgate |-0.258| -1.006|
|reg2reg   |-0.239|-33.116|
|HEPG      |-0.258|-34.121|
|All Paths |-1.494|-51.847|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.258|   -1.494| -34.121|  -51.847|    97.03%|   0:00:00.0| 6155.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -0.258|   -1.494| -34.121|  -51.847|    97.03%|   0:00:01.0| 6270.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__4_/D               |
|  -0.258|   -1.494| -34.121|  -51.847|    97.03%|   0:00:01.0| 6270.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.258|   -1.494| -34.121|  -51.847|    97.03%|   0:00:00.0| 6270.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:02.0 mem=6270.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:02.0 mem=6270.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.494|-17.726|
|reg2cgate |-0.258| -1.006|
|reg2reg   |-0.239|-33.116|
|HEPG      |-0.258|-34.121|
|All Paths |-1.494|-51.847|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.494|-17.726|
|reg2cgate |-0.258| -1.006|
|reg2reg   |-0.239|-33.116|
|HEPG      |-0.258|-34.121|
|All Paths |-1.494|-51.847|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 547 constrained nets 
Layer 7 has 74 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.9 real=0:00:03.0 mem=6270.3M) ***
(I,S,L,T): WC_VIEW: 51.4704, 38.8278, 2.09951, 92.3978
*** SetupOpt [finish] : cpu/real = 0:00:15.8/0:00:14.6 (1.1), totSession cpu/real = 3:11:05.4/1:03:33.3 (3.0), mem = 6062.4M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:46, real = 0:02:42, mem = 5070.6M, totSessionCpu=3:11:05 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5876.88M, totSessionCpu=3:11:07).
**optDesign ... cpu = 0:04:48, real = 0:02:43, mem = 5064.1M, totSessionCpu=3:11:07 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:51, real = 0:02:44, mem = 5050.3M, totSessionCpu=3:11:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=5846.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=5846.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5933.8M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5854.8M
** Profile ** DRVs :  cpu=0:00:02.1, mem=5875.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.494  | -0.239  | -0.258  | -1.494  |
|           TNS (ns):| -51.847 | -33.116 | -1.006  | -17.726 |
|    Violating Paths:|   625   |   596   |    6    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.006   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.969%
       (97.026% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5875.3M
**optDesign ... cpu = 0:04:54, real = 0:02:48, mem = 5034.8M, totSessionCpu=3:11:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 11:15:15, mem=4952.1M)
% Begin Save ccopt configuration ... (date=03/23 11:15:15, mem=4952.1M)
% End Save ccopt configuration ... (date=03/23 11:15:15, total cpu=0:00:00.3, real=0:00:00.0, peak res=4952.3M, current mem=4952.3M)
% Begin Save netlist data ... (date=03/23 11:15:15, mem=4952.3M)
Writing Binary DB to route.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 11:15:16, total cpu=0:00:00.2, real=0:00:01.0, peak res=4953.4M, current mem=4953.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 11:15:16, mem=4954.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 11:15:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=4954.3M, current mem=4954.3M)
Saving scheduling_file.cts.1035 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 11:15:16, mem=4958.7M)
% End Save clock tree data ... (date=03/23 11:15:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=4958.7M, current mem=4958.7M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.enc.dat/dualcore.pg.gz
Saving property file route.enc.dat/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=5881.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=5873.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=5857.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 11:15:19, mem=4959.0M)
% End Save power constraints data ... (date=03/23 11:15:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=4959.0M, current mem=4959.0M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/23 11:15:21, total cpu=0:00:05.4, real=0:00:06.0, peak res=4959.3M, current mem=4959.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5817.7) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
VG: elapsed time: 11.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 33
  Overlap     : 0
End Summary

  Verification Complete : 33 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:31.8  MEM: 902.4M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 11:15:48 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (568.0000, 565.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 23 11:15:49 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.6  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5132.07MB/6967.60MB/5307.65MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5132.07MB/6967.60MB/5307.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5132.07MB/6967.60MB/5307.65MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT)
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 10%
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 20%
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 30%
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 40%
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 50%
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 60%
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 70%
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 80%
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT): 90%

Finished Levelizing
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT)

Starting Activity Propagation
2023-Mar-23 11:15:51 (2023-Mar-23 18:15:51 GMT)
2023-Mar-23 11:15:52 (2023-Mar-23 18:15:52 GMT): 10%
2023-Mar-23 11:15:52 (2023-Mar-23 18:15:52 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:15:53 (2023-Mar-23 18:15:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=5132.07MB/6967.60MB/5307.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 11:15:53 (2023-Mar-23 18:15:53 GMT)
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 10%
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 20%
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 30%
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 40%
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 50%
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 60%
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 70%
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 80%
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT): 90%

Finished Calculating power
2023-Mar-23 11:15:54 (2023-Mar-23 18:15:54 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=5154.99MB/7065.95MB/5307.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5154.99MB/7065.95MB/5307.65MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=5154.99MB/7065.95MB/5307.65MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5154.99MB/7065.95MB/5307.65MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.46423661 	   54.1936%
Total Switching Power:      42.11770837 	   43.5060%
Total Leakage Power:         2.22694425 	    2.3004%
Total Power:                96.80888904
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=5197.33MB/7118.45MB/5307.65MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt

--------------------------------------------------------------------------------
Exiting Innovus on Thu Mar 23 11:38:54 2023
  Total CPU time:     3:17:18
  Total real time:    1:27:21
  Peak memory (main): 5307.65MB


*** Memory Usage v#1 (Current mem = 5952.469M, initial mem = 283.785M) ***
*** Message Summary: 3418 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=3:16:27, real=1:27:20, mem=5952.5M) ---
