
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/TFG/TFG/VHDL/Procesador/pa.fromNetlist.tcl
# create_project -name Procesador -dir "D:/TFG/TFG/VHDL/Procesador/planAhead_run_1" -part xc7a100tcsg324-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/TFG/TFG/VHDL/Procesador/cpu.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/TFG/TFG/VHDL/Procesador} }
# set_property target_constrs_file "Nexys4_Master.ucf" [current_fileset -constrset]
Adding file 'D:/TFG/TFG/VHDL/Procesador/Nexys4_Master.ucf' to fileset 'constrs_1'
# add_files [list {Nexys4_Master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ID_out_entero<24 : 0> on block cpu is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_entero_reg<24 : 0> on block cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus EXE_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 84628 kilobytes

Parsing EDIF File [./planAhead_run_1/Procesador.data/cache/cpu_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Procesador.data/cache/cpu_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 415 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'cpu' is not ideal for floorplanning, since the cellview 'cpu' defined in file 'cpu.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
WARNING: [Designutils 20-1037] Could not find -g options in the bsoptions.cfg file. Bitstream options will not be available. 
Parsing UCF File [D:/TFG/TFG/VHDL/Procesador/Nexys4_Master.ucf]
Finished Parsing UCF File [D:/TFG/TFG/VHDL/Procesador/Nexys4_Master.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 415 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 414 instances

Phase 0 | Netlist Checksum: 14022e42
link_design: Time (s): elapsed = 00:00:25 . Memory (MB): peak = 763.953 ; gain = 339.828
