// Seed: 745370111
module module_0 (
    input wire id_0,
    output tri id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7,
    output wor id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wand id_11,
    output uwire id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    output tri id_17
);
  assign id_8 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    output logic id_7,
    input tri id_8,
    input tri1 id_9,
    input wand id_10
);
  wire id_12;
  assign id_7 = 1;
  assign id_0 = 1;
  tri0 id_13;
  assign id_6 = id_8;
  module_0(
      id_8,
      id_5,
      id_8,
      id_3,
      id_8,
      id_13,
      id_9,
      id_13,
      id_6,
      id_5,
      id_1,
      id_10,
      id_6,
      id_8,
      id_5,
      id_13,
      id_1,
      id_6
  );
  assign id_5 = id_13;
  wire id_14;
  initial begin
    id_7 <= 1;
  end
endmodule
