==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.23 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.27 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.57 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.4 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.31 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.27 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.18 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.42 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.61 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.96 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.53 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.75 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.15 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.58 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.28 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.56 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.34 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
WARNING: [HLS 200-1998] cannot find relative file path '../DIseno/AEStables.h' in directory(s): /home/fluctlights/HlsProjects/AES_AntonioMateo/solution /home/fluctlights/HlsProjects
WARNING: [HLS 200-1998] cannot find relative file path '../DIseno/AESkeys.h' in directory(s): /home/fluctlights/HlsProjects/AES_AntonioMateo/solution /home/fluctlights/HlsProjects
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.19 seconds. CPU system time: 0.72 seconds. Elapsed time: 8.92 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.27 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.23 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.49 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.96 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.36 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.72 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.08 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.93 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.41 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.2 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.62 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.74 seconds. CPU system time: 0.64 seconds. Elapsed time: 7.38 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.46 seconds. CPU system time: 0.55 seconds. Elapsed time: 6.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.59 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.94 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.13 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.56 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.19 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.45 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.34 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.19 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.56 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.88 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.35 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.79 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.8 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.84 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.2 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.22 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.55 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.85 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.22 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.7 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.9 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.32 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.55 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.09 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.32 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.77 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.02 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.48 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.9 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.22 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.74 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.25 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.79 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.99 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.22 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.42 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.32 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.87 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.57 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.12 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.66 seconds. CPU system time: 0.83 seconds. Elapsed time: 10.56 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.78 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.52 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.46 seconds. CPU system time: 0.52 seconds. Elapsed time: 6 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.15 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.45 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.96 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.27 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.77 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.78 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.29 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.74 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.5 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.02 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.73 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.28 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.39 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.91 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.57 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.81 seconds. CPU system time: 0.72 seconds. Elapsed time: 8.78 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.81 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.34 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.344 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.47 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.26 seconds; current allocated memory: 234.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,163 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90,563 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,282 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,194 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,873 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,940 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,940 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,940 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,940 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41,064 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41,072 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,947 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54,919 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,671 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,629 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,681 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_422_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:422:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_425_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:425:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_400_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:400:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_405_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:405:21)
INFO: [HLS 214-291] Loop 'L_DECIPHER' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:338:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_187_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:187:20)
INFO: [HLS 214-291] Loop 'L_ISB' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:85:9)
INFO: [HLS 214-291] Loop 'L_ISR' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:141:9)
INFO: [HLS 214-291] Loop 'L_CIPHER' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:309:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:296:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:169:20)
INFO: [HLS 214-291] Loop 'L_SR' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:112:8)
INFO: [HLS 214-291] Loop 'L_SB' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:77:8)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:273:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_217_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:217:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_208_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:208:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_422_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:422:20) in function 'AES_Full_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_425_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:425:21) in function 'AES_Full_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_400_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:400:20) in function 'AES_Full_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_405_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:405:21) in function 'AES_Full_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'L_DECIPHER' (AES_AntonioMateo/DIseno/AES_accel.cpp:338:14) in function 'InvCipher' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:326:20) in function 'InvCipher' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_187_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:187:20) in function 'InvMixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:182:0)
INFO: [HLS 214-186] Unrolling loop 'L_ISB' (AES_AntonioMateo/DIseno/AES_accel.cpp:85:9) in function 'InvSubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'L_ISR' (AES_AntonioMateo/DIseno/AES_accel.cpp:141:9) in function 'InvShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'L_CIPHER' (AES_AntonioMateo/DIseno/AES_accel.cpp:309:12) in function 'Cipher' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_296_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:296:20) in function 'Cipher' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:169:20) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:163:0)
INFO: [HLS 214-186] Unrolling loop 'L_SR' (AES_AntonioMateo/DIseno/AES_accel.cpp:112:8) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'L_SB' (AES_AntonioMateo/DIseno/AES_accel.cpp:77:8) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:273:20) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_217_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:217:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:208:21) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char*)' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'AES_init_ctx(AES_ctx*, unsigned char const*)' into 'test_encrypt_ecb(unsigned char*, AES_ctx*, unsigned char*)' (AES_AntonioMateo/DIseno/AES_accel.cpp:358:0)
INFO: [HLS 214-178] Inlining function 'AES_ECB_encrypt(AES_ctx const*, unsigned char*, unsigned char*)' into 'test_encrypt_ecb(unsigned char*, AES_ctx*, unsigned char*)' (AES_AntonioMateo/DIseno/AES_accel.cpp:358:0)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'multiply(unsigned char, unsigned char)' (AES_AntonioMateo/DIseno/AES_accel.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'AES_init_ctx(AES_ctx*, unsigned char const*)' into 'test_decrypt_ecb(unsigned char*, AES_ctx*, unsigned char*)' (AES_AntonioMateo/DIseno/AES_accel.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'AES_ECB_decrypt(AES_ctx const*, unsigned char*, unsigned char*)' into 'test_decrypt_ecb(unsigned char*, AES_ctx*, unsigned char*)' (AES_AntonioMateo/DIseno/AES_accel.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'test_encrypt_ecb(unsigned char*, AES_ctx*, unsigned char*)' into 'AES_Full_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'test_decrypt_ecb(unsigned char*, AES_ctx*, unsigned char*)' into 'AES_Full_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:387:0)
INFO: [HLS 214-364] Automatically inlining function 'Cipher(unsigned char*, unsigned char const*, unsigned char*)' to improve effectiveness of pipeline pragma in function 'AES_Full_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:347:2)
INFO: [HLS 214-364] Automatically inlining function 'InvCipher(unsigned char*, unsigned char const*, unsigned char*)' to improve effectiveness of pipeline pragma in function 'AES_Full_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:353:2)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:389:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 11 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:398:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.15 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.5 seconds; current allocated memory: 237.680 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.680 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 240.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 243.020 MB.
INFO: [XFORM 203-102] Partitioning array 'data_in' (AES_AntonioMateo/DIseno/AES_accel.cpp:395) automatically.
INFO: [XFORM 203-102] Partitioning array 'key.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'key' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'multiply' (AES_AntonioMateo/DIseno/AES_accel.cpp:152)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:149:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:181:1)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 273.117 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 364.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Full_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 8, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 366.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 366.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 371.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 371.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'InvShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 371.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvSubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'InvSubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 371.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 372.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvMixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'InvMixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 373.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 374.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 376.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Full_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_axi' (function 'AES_Full_axi'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret47', AES_AntonioMateo/DIseno/AES_accel.cpp:330->AES_AntonioMateo/DIseno/AES_accel.cpp:353->AES_AntonioMateo/DIseno/AES_accel.cpp:377->AES_AntonioMateo/DIseno/AES_accel.cpp:416) to 'AddRoundKey' and 'call' operation 0 bit ('_ln265', AES_AntonioMateo/DIseno/AES_accel.cpp:265->AES_AntonioMateo/DIseno/AES_accel.cpp:365->AES_AntonioMateo/DIseno/AES_accel.cpp:414) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_axi' (function 'AES_Full_axi'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret51', AES_AntonioMateo/DIseno/AES_accel.cpp:330->AES_AntonioMateo/DIseno/AES_accel.cpp:353->AES_AntonioMateo/DIseno/AES_accel.cpp:377->AES_AntonioMateo/DIseno/AES_accel.cpp:416) to 'AddRoundKey' and 'call' operation 0 bit ('_ln265', AES_AntonioMateo/DIseno/AES_accel.cpp:265->AES_AntonioMateo/DIseno/AES_accel.cpp:365->AES_AntonioMateo/DIseno/AES_accel.cpp:414) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_axi' (function 'AES_Full_axi'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret51', AES_AntonioMateo/DIseno/AES_accel.cpp:330->AES_AntonioMateo/DIseno/AES_accel.cpp:353->AES_AntonioMateo/DIseno/AES_accel.cpp:377->AES_AntonioMateo/DIseno/AES_accel.cpp:416) to 'AddRoundKey' and 'call' operation 0 bit ('_ln265', AES_AntonioMateo/DIseno/AES_accel.cpp:265->AES_AntonioMateo/DIseno/AES_accel.cpp:365->AES_AntonioMateo/DIseno/AES_accel.cpp:414) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_axi' (function 'AES_Full_axi'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret51', AES_AntonioMateo/DIseno/AES_accel.cpp:330->AES_AntonioMateo/DIseno/AES_accel.cpp:353->AES_AntonioMateo/DIseno/AES_accel.cpp:377->AES_AntonioMateo/DIseno/AES_accel.cpp:416) to 'AddRoundKey' and 'call' operation 0 bit ('_ln265', AES_AntonioMateo/DIseno/AES_accel.cpp:265->AES_AntonioMateo/DIseno/AES_accel.cpp:365->AES_AntonioMateo/DIseno/AES_accel.cpp:414) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_axi' (function 'AES_Full_axi'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret71', AES_AntonioMateo/DIseno/AES_accel.cpp:330->AES_AntonioMateo/DIseno/AES_accel.cpp:353->AES_AntonioMateo/DIseno/AES_accel.cpp:377->AES_AntonioMateo/DIseno/AES_accel.cpp:416) to 'AddRoundKey' and 'call' operation 0 bit ('_ln265', AES_AntonioMateo/DIseno/AES_accel.cpp:265->AES_AntonioMateo/DIseno/AES_accel.cpp:365->AES_AntonioMateo/DIseno/AES_accel.cpp:414) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_axi' (function 'AES_Full_axi'): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret79', AES_AntonioMateo/DIseno/AES_accel.cpp:330->AES_AntonioMateo/DIseno/AES_accel.cpp:353->AES_AntonioMateo/DIseno/AES_accel.cpp:377->AES_AntonioMateo/DIseno/AES_accel.cpp:416) to 'AddRoundKey' and 'call' operation 0 bit ('_ln265', AES_AntonioMateo/DIseno/AES_accel.cpp:265->AES_AntonioMateo/DIseno/AES_accel.cpp:365->AES_AntonioMateo/DIseno/AES_accel.cpp:414) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 41, Depth = 45, function 'AES_Full_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 390.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 390.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 390.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 394.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 404.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'InvSubBytes' pipeline 'InvSubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_axi_InvSubBytes_inverted_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 405.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 406.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 413.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 415.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 417.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/cipher_or_i_cipher' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Full_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_axi' pipeline 'AES_Full_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'cipher_or_i_cipher' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_axi'.
INFO: [RTMG 210-278] Implementing memory 'AES_Full_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 433.375 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 456.941 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 464.219 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Full_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Full_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 184.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.38 seconds. CPU system time: 1.23 seconds. Elapsed time: 21.86 seconds; current allocated memory: 231.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.09 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.79 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.969 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.96 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.77 seconds; current allocated memory: 270.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,939 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85,536 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46,137 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41,057 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,739 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,803 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,803 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,803 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,803 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,927 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,935 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,810 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,725 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,725 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,683 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,735 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_426_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:426:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_429_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:429:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_404_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:404:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_409_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:409:21)
INFO: [HLS 214-291] Loop 'L_DECIPHER' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:338:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_187_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:187:20)
INFO: [HLS 214-291] Loop 'L_ISB' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:85:9)
INFO: [HLS 214-291] Loop 'L_ISR' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:141:9)
INFO: [HLS 214-291] Loop 'L_CIPHER' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:309:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:296:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:169:20)
INFO: [HLS 214-291] Loop 'L_SR' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:112:8)
INFO: [HLS 214-291] Loop 'L_SB' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:77:8)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:273:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_426_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:426:20) in function 'AES_Full_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:388:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_429_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:429:21) in function 'AES_Full_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:388:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_404_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:404:20) in function 'AES_Full_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:388:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_409_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:409:21) in function 'AES_Full_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:388:0)
INFO: [HLS 214-186] Unrolling loop 'L_DECIPHER' (AES_AntonioMateo/DIseno/AES_accel.cpp:338:14) in function 'InvCipher' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:326:20) in function 'InvCipher' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_187_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:187:20) in function 'InvMixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:182:0)
INFO: [HLS 214-186] Unrolling loop 'L_ISB' (AES_AntonioMateo/DIseno/AES_accel.cpp:85:9) in function 'InvSubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'L_ISR' (AES_AntonioMateo/DIseno/AES_accel.cpp:141:9) in function 'InvShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'L_CIPHER' (AES_AntonioMateo/DIseno/AES_accel.cpp:309:12) in function 'Cipher' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_296_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:296:20) in function 'Cipher' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:169:20) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:163:0)
INFO: [HLS 214-186] Unrolling loop 'L_SR' (AES_AntonioMateo/DIseno/AES_accel.cpp:112:8) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'L_SB' (AES_AntonioMateo/DIseno/AES_accel.cpp:77:8) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:273:20) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:271:0)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char*)' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'multiply(unsigned char, unsigned char)' (AES_AntonioMateo/DIseno/AES_accel.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'AES_ECB_encrypt(AES_ctx const*, unsigned char*, unsigned char*)' into 'AES_Full_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:388:0)
INFO: [HLS 214-178] Inlining function 'AES_ECB_decrypt(AES_ctx const*, unsigned char*, unsigned char*)' into 'AES_Full_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:388:0)
INFO: [HLS 214-364] Automatically inlining function 'Cipher(unsigned char*, unsigned char const*, unsigned char*)' to improve effectiveness of pipeline pragma in function 'AES_Full_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:347:2)
INFO: [HLS 214-364] Automatically inlining function 'InvCipher(unsigned char*, unsigned char const*, unsigned char*)' to improve effectiveness of pipeline pragma in function 'AES_Full_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:353:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.42 seconds. Elapsed time: 8.26 seconds; current allocated memory: 273.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 273.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 274.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 276.871 MB.
INFO: [XFORM 203-102] Partitioning array 'data_in' (AES_AntonioMateo/DIseno/AES_accel.cpp:396) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'multiply' (AES_AntonioMateo/DIseno/AES_accel.cpp:152)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:149:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:181:1)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 304.844 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 383.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Full_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'InvShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 384.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvSubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'InvSubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 384.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 385.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 385.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvMixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'InvMixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 386.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 386.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 387.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 388.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 389.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 389.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Full_axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 30, function 'AES_Full_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 402.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 402.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_axi_AddRoundKey_ctx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 402.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 402.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'InvSubBytes' pipeline 'InvSubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_axi_InvSubBytes_inverted_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 402.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 404.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 406.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 410.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 412.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full_axi/cipher_or_i_cipher' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Full_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_axi' pipeline 'AES_Full_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'cipher_or_i_cipher' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 430.242 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 448.629 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 458.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Full_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Full_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 196.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.61 seconds. CPU system time: 1.15 seconds. Elapsed time: 18.62 seconds; current allocated memory: 190.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.73 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.29 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.47 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.22 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.69 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.78 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.43 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.76 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.38 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.85 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.87 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.34 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.77 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.27 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.52 seconds. CPU system time: 0.48 seconds. Elapsed time: 6 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.12 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.2 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.72 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.86 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.34 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.61 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.03 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.46 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.98 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.66 seconds. CPU system time: 0.42 seconds. Elapsed time: 5.09 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.48 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.23 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.39 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.9 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.49 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.01 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.32 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.77 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.1 seconds. CPU system time: 0.73 seconds. Elapsed time: 7.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.87 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.4 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full_axi AES_Full_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.23 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.07 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.69 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.27 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.84 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.6 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.12 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.51 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.39 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.93 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.91 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.41 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.98 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.46 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.58 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 268.965 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.83 seconds; current allocated memory: 270.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,375 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,306 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,438 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,048 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,202 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,210 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,202 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,117 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,117 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,075 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,061 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_289_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:289:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_292_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:292:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_271_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:271:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:256:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:92:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:115:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:105:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:214:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_289_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:289:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_292_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:292:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_271_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:271:21) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:256:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:92:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:115:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:105:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:214:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char*)' (AES_AntonioMateo/DIseno/AES_accel.cpp:84:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.43 seconds. Elapsed time: 7.86 seconds; current allocated memory: 272.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 272.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 273.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 275.391 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:239) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:78:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 301.070 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 336.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 336.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 336.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 337.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 338.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 338.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 339.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 339.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 31, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 345.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 345.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_AddRoundKey_ctx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 348.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/cipher_or_i_cipher' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 362.184 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 372.605 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 382.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 215.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.11 seconds. CPU system time: 1.2 seconds. Elapsed time: 16.79 seconds; current allocated memory: 113.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.92 seconds. CPU system time: 0.7 seconds. Elapsed time: 8.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.84 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.37 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 268.969 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:219:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:276:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.78 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.4 seconds; current allocated memory: 270.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,496 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,503 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,413 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,401 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,431 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,431 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,431 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,431 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,555 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,563 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,555 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,509 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,385 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,343 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,338 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'AES_Encrypt_axi(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul, (unsigned char)56, false>, 0>&, bool)' (AES_AntonioMateo/DIseno/AES_accel.cpp:251:2)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'RoundKey'. (AES_AntonioMateo/DIseno/AES_accel.cpp:171:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_295_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:295:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_298_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:298:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_277_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:277:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:267:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:168:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:158:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:220:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_295_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:295:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_298_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:298:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:277:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:267:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:168:21) in function 'AES_Encrypt_axi' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:235:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_168_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:168:21) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:158:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:220:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:218:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:237:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 11 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.83 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.97 seconds; current allocated memory: 272.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 272.816 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 274.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 276.793 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:245) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:82:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 305.027 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 343.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 348.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 348.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'store' operation 0 bit ('RoundKey_addr_write_ln160', AES_AntonioMateo/DIseno/AES_accel.cpp:160->AES_AntonioMateo/DIseno/AES_accel.cpp:251) of constant 0 on array 'ctx', AES_AntonioMateo/DIseno/AES_accel.cpp:249.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'store' operation 0 bit ('RoundKey_addr_write_ln160', AES_AntonioMateo/DIseno/AES_accel.cpp:160->AES_AntonioMateo/DIseno/AES_accel.cpp:251) of constant 0 on array 'ctx', AES_AntonioMateo/DIseno/AES_accel.cpp:249.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'store' operation 0 bit ('RoundKey_addr_write_ln160', AES_AntonioMateo/DIseno/AES_accel.cpp:160->AES_AntonioMateo/DIseno/AES_accel.cpp:251) of constant 0 on array 'ctx', AES_AntonioMateo/DIseno/AES_accel.cpp:249.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret25', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'store' operation 0 bit ('RoundKey_addr_write_ln160', AES_AntonioMateo/DIseno/AES_accel.cpp:160->AES_AntonioMateo/DIseno/AES_accel.cpp:251) of constant 0 on array 'ctx', AES_AntonioMateo/DIseno/AES_accel.cpp:249.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'store' operation 0 bit ('RoundKey_addr_write_ln160', AES_AntonioMateo/DIseno/AES_accel.cpp:160->AES_AntonioMateo/DIseno/AES_accel.cpp:251) of constant 0 on array 'ctx', AES_AntonioMateo/DIseno/AES_accel.cpp:249.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to schedule 'store' operation 0 bit ('RoundKey_addr_4_write_ln208', AES_AntonioMateo/DIseno/AES_accel.cpp:208->AES_AntonioMateo/DIseno/AES_accel.cpp:251) of constant 104 on array 'ctx', AES_AntonioMateo/DIseno/AES_accel.cpp:249 due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'ctx'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 41, Depth = 45, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.12 seconds; current allocated memory: 365.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 365.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 365.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 370.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 372.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 374.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/cipher_or_i_cipher' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 385.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 402.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 412.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 268.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.68 seconds. CPU system time: 1.26 seconds. Elapsed time: 25.64 seconds; current allocated memory: 144.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 268.969 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:167:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:217:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:274:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.34 seconds; current allocated memory: 270.555 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,367 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-272] In function 'KeyExpansion(unsigned char*, unsigned char const*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (AES_AntonioMateo/DIseno/AES_accel.cpp:151:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.15 seconds. CPU system time: 0.78 seconds. Elapsed time: 12.8 seconds; current allocated memory: 2.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.42 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.969 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:167:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:217:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:274:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.26 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.85 seconds; current allocated memory: 270.555 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,367 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-272] In function 'KeyExpansion(unsigned char*, unsigned char const*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (AES_AntonioMateo/DIseno/AES_accel.cpp:151:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.98 seconds. CPU system time: 0.88 seconds. Elapsed time: 13.71 seconds; current allocated memory: 2.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.07 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.969 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:167:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:217:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:274:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.96 seconds. CPU system time: 0.67 seconds. Elapsed time: 6.65 seconds; current allocated memory: 270.539 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,367 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,018 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,150 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,048 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,202 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,210 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,202 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,117 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,117 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,075 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,070 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:293:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:296:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:275:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_260_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:260:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_265_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:265:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:293:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_296_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:296:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:275:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:260:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_265_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:265:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:216:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.79 seconds; current allocated memory: 272.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 272.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.551 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:243) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:82:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 301.195 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 336.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 336.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 337.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 337.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 338.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 339.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 339.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 31, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 345.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 345.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_AddRoundKey_ctx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/cipher_or_i_cipher' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 362.316 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 373.004 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 382.637 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 215.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.08 seconds. CPU system time: 1.22 seconds. Elapsed time: 17.08 seconds; current allocated memory: 114.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.21 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.67 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.03 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.35 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.74 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.49 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.94 seconds. CPU system time: 0.73 seconds. Elapsed time: 7.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.969 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:267:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.28 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.76 seconds; current allocated memory: 270.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,015 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,132 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,042 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,030 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,192 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,055 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,061 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_286_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_289_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:289:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:253:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:258:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_286_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_289_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:289:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:253:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:258:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:216:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.46 seconds; current allocated memory: 272.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 272.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 273.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 275.457 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:242) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:82:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 300.977 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 335.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 336.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 336.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 337.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 337.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 337.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 338.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 339.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 339.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 30, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 344.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 344.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_AddRoundKey_ctx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 344.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 347.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 361.629 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 371.699 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 381.516 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 215.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.06 seconds. CPU system time: 0.99 seconds. Elapsed time: 15.05 seconds; current allocated memory: 112.980 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 29.79 seconds. CPU system time: 2.36 seconds. Elapsed time: 29.06 seconds; current allocated memory: 13.148 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.42 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.2 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.71 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.24 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.6 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.78 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.36 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.33 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.86 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.43 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.98 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.7 seconds. CPU system time: 0.65 seconds. Elapsed time: 7.35 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.04 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.6 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.64 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.21 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.16 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.5 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.04 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.48 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.99 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.7 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.27 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.89 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.47 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.91 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.19 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.62 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.35 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.23 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.83 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.54 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.07 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.67 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.98 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.56 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.58 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.22 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.68 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.2 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.67 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.26 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.39 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.97 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.375 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:267:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.35 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.11 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,015 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,132 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,042 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,030 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,192 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,055 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,061 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_286_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_289_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:289:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:253:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:258:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_286_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_289_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:289:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:253:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:258:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:216:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.47 seconds; current allocated memory: 237.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 238.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.973 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:242) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:82:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 265.793 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 301.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 303.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 51, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 309.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 309.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_AddRoundKey_ctx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 312.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 314.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 316.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 326.785 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 337.133 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 347.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 139.72 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.84 seconds. CPU system time: 0.96 seconds. Elapsed time: 15.26 seconds; current allocated memory: 114.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 233.410 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (AES_AntonioMateo/DIseno/AES_accel.cpp:267:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.2 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.76 seconds; current allocated memory: 235.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,015 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,132 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,042 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,030 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,192 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,055 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,061 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_286_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_289_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:289:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:253:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:258:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_286_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_289_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:289:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:253:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:258:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:216:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.85 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.08 seconds; current allocated memory: 237.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 240.082 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:242) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:82:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 265.840 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 301.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 302.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 30, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 309.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 309.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_AddRoundKey_ctx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 312.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 314.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 316.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 326.293 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 336.332 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 346.496 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 215.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.03 seconds. CPU system time: 1.12 seconds. Elapsed time: 16.98 seconds; current allocated memory: 113.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 233.410 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.35 seconds; current allocated memory: 234.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,015 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,132 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,042 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,030 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,192 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,055 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,061 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_286_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_289_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:289:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:267:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:253:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:258:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_286_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_289_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:289:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:267:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:253:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:258:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:91:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:122:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:112:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:218:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:216:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.28 seconds; current allocated memory: 237.195 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 240.047 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:242) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:82:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 265.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 300.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 301.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 301.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 302.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 302.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 30, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 309.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 309.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_AddRoundKey_ctx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 309.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 312.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 314.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 316.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 326.238 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 336.305 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 346.367 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 215.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.32 seconds. CPU system time: 1.1 seconds. Elapsed time: 16.39 seconds; current allocated memory: 113.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.04 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.62 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.2 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.67 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 233.410 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.99 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.72 seconds; current allocated memory: 234.949 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,015 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,132 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,042 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,030 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,192 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,099 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,055 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,061 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_287_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:287:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_290_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:290:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_271_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:271:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:257:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_287_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:287:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_290_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:290:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_271_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:271:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:257:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.32 seconds; current allocated memory: 237.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 238.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 240.082 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 265.586 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 300.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 301.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 302.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 302.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 30, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 309.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 309.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_AddRoundKey_ctx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 309.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 312.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 314.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 326.270 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 336.293 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 346.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 215.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.23 seconds. CPU system time: 0.92 seconds. Elapsed time: 14.71 seconds; current allocated memory: 113.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 29.16 seconds. CPU system time: 2.13 seconds. Elapsed time: 28.16 seconds; current allocated memory: 13.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.51 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.71 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.44 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.94 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.23 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.92 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.39 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.24 seconds. CPU system time: 0.61 seconds. Elapsed time: 7.98 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.3 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.65 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.39 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.92 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.047 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.68 seconds; current allocated memory: 270.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,504 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,731 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,390 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,300 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,319 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,319 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,319 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,319 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,433 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,449 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,433 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,375 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,251 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,192 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,199 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_7' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:302:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_283_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:283:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_274_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:274:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:256:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_7' (AES_AntonioMateo/DIseno/AES_accel.cpp:302:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:283:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:269:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_274_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:274:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:256:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:20) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:240:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 11 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:252:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.2 seconds; current allocated memory: 273.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 273.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 275.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 277.887 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:250) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 305.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 354.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln168', AES_AntonioMateo/DIseno/AES_accel.cpp:168) of variable 'Key[11]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 24, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 360.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 360.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 363.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 363.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 363.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 363.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 364.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 364.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 365.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 365.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'AddRoundKey' and 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 20 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 22 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'AddRoundKey' and 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'AddRoundKey' and 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'AddRoundKey' and 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:295) to 'AddRoundKey' and 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:295) to 'AddRoundKey' and 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 56, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:295) to 'AddRoundKey' and 'call' operation 0 bit ('_ln267', AES_AntonioMateo/DIseno/AES_accel.cpp:267) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 57, Depth = 64, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 371.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 371.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeyExpansion' pipeline 'KeyExpansion' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 373.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 388.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 397.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 399.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 401.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/KEY_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/KEY_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/KEY_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/KEY_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/KEY_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/KEY_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/KEY_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 413.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 424.043 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 436.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.91 seconds. CPU system time: 1 seconds. Elapsed time: 17.57 seconds; current allocated memory: 167.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.31 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.73 seconds. CPU system time: 0.55 seconds. Elapsed time: 6.29 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.06 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.56 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.83 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.33 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.91 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.41 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.37 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.88 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.66 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.11 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.89 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.39 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.69 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.24 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.22 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.7 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.67 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.5 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.29 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.77 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.97 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.5 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.78 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.29 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.91 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.41 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.17 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.28 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.87 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.047 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'KEY_STREAM' (AES_AntonioMateo/DIseno/AES_accel.cpp:241:33)
WARNING: [HLS 207-5554] invalid variable expr  (AES_AntonioMateo/DIseno/AES_accel.cpp:241:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.75 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.047 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'KEY_STREAM' (AES_AntonioMateo/DIseno/AES_accel.cpp:241:33)
WARNING: [HLS 207-5554] invalid variable expr  (AES_AntonioMateo/DIseno/AES_accel.cpp:241:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.74 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 269.066 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'KEY_STREAM' (AES_AntonioMateo/DIseno/AES_accel.cpp:241:33)
WARNING: [HLS 207-5554] invalid variable expr  (AES_AntonioMateo/DIseno/AES_accel.cpp:241:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.39 seconds. CPU system time: 0.3 seconds. Elapsed time: 1.71 seconds; current allocated memory: 0.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.92 seconds. CPU system time: 0.85 seconds. Elapsed time: 9.79 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,367 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,243 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,183 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,190 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_310_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:310:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_313_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:313:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:294:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:267:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_260_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:260:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_310_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:310:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_313_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:313:21) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:294:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:260:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:267:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:20) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 11 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.06 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.85 seconds; current allocated memory: 237.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 240.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.305 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 269.719 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 318.762 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln168', AES_AntonioMateo/DIseno/AES_accel.cpp:168) of variable 'Key[11]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 24, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 324.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 324.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 327.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 327.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 328.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:292) to 'AddRoundKey' and 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 20 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 22 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:292) to 'AddRoundKey' and 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:292) to 'AddRoundKey' and 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:292) to 'AddRoundKey' and 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:306) to 'AddRoundKey' and 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:306) to 'AddRoundKey' and 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 56, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:306) to 'AddRoundKey' and 'call' operation 0 bit ('_ln276', AES_AntonioMateo/DIseno/AES_accel.cpp:276) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 57, Depth = 68, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 335.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 335.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeyExpansion' pipeline 'KeyExpansion' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 337.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 352.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 361.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 363.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 365.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 377.719 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 388.594 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 400.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.83 seconds. CPU system time: 1.46 seconds. Elapsed time: 24.74 seconds; current allocated memory: 167.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:9)
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.14 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.58 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,367 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,243 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,183 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,190 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 11 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.33 seconds; current allocated memory: 237.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 240.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.445 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 269.867 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 318.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln168', AES_AntonioMateo/DIseno/AES_accel.cpp:168) of variable 'Key[11]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 24, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 324.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 324.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 328.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 328.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 328.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 328.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 328.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 329.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 20 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 22 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 56, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 57, Depth = 68, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 335.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 335.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeyExpansion' pipeline 'KeyExpansion' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 337.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 352.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 361.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 363.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 365.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 377.809 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 388.766 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 400.480 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.06 seconds. CPU system time: 0.97 seconds. Elapsed time: 17.72 seconds; current allocated memory: 167.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:9)
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.19 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.65 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,367 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,243 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,183 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,190 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 11 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.61 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.44 seconds; current allocated memory: 237.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 240.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.438 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 269.855 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 318.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln168', AES_AntonioMateo/DIseno/AES_accel.cpp:168) of variable 'Key[11]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 24, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 324.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 324.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 328.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 328.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 328.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 328.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 328.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 329.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 20 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 22 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 56, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 57, Depth = 68, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 336.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 336.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeyExpansion' pipeline 'KeyExpansion' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 337.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 352.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 361.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 363.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 365.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 377.809 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 388.695 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 400.449 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.26 seconds. CPU system time: 0.98 seconds. Elapsed time: 17.73 seconds; current allocated memory: 167.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.18 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.81 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:9)
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.05 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.49 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,367 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,243 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,183 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,190 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 11 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.26 seconds; current allocated memory: 237.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 240.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.438 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 269.863 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 318.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln168', AES_AntonioMateo/DIseno/AES_accel.cpp:168) of variable 'Key[11]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 24, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 324.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 324.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 328.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 328.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 328.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 328.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 328.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 328.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 329.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 20 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 22 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 56, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 57, Depth = 68, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 336.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 336.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeyExpansion' pipeline 'KeyExpansion' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 337.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 352.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 361.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 363.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 365.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 377.809 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 388.754 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 400.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.66 seconds. CPU system time: 0.99 seconds. Elapsed time: 17.39 seconds; current allocated memory: 167.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:9)
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.17 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.67 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.39 seconds; current allocated memory: 237.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 239.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 241.641 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 268.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 316.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 321.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 321.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 323.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 329.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 329.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 330.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 344.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 345.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 361.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 371.941 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 383.246 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.46 seconds. CPU system time: 1.05 seconds. Elapsed time: 17.36 seconds; current allocated memory: 150.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.11 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.13 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.79 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.37 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.51 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.19 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.38 seconds. CPU system time: 0.65 seconds. Elapsed time: 8.07 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.1 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.58 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.2 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.31 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.81 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:9)
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.86 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,367 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,243 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,183 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,190 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 11 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.66 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.49 seconds; current allocated memory: 237.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 240.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 242.438 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 269.355 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 318.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln168', AES_AntonioMateo/DIseno/AES_accel.cpp:168) of variable 'Key[11]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln214', AES_AntonioMateo/DIseno/AES_accel.cpp:214) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:214 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 24, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 324.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 324.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 328.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 328.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 328.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 328.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 20 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 22 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 24 and incompatible II = 8 of 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret1', AES_AntonioMateo/DIseno/AES_accel.cpp:282) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 56, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 57, Depth = 68, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 335.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 335.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeyExpansion' pipeline 'KeyExpansion' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 337.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 352.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 361.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 363.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 365.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 377.816 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 388.203 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 400.523 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1.03 seconds. Elapsed time: 19.56 seconds; current allocated memory: 167.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.81 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.37 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:9)
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.62 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.11 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.61 seconds; current allocated memory: 237.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 239.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 241.828 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 268.719 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 316.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 321.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 321.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 321.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 323.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 329.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 329.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 330.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 344.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 345.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 347.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 361.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 371.953 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 383.254 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.57 seconds. CPU system time: 1.12 seconds. Elapsed time: 17.88 seconds; current allocated memory: 150.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.87 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.47 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:9)
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.23 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,179 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,407 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,347 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,354 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=6 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 6 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.61 seconds; current allocated memory: 237.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 239.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.074 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 268.961 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 317.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln167', AES_AntonioMateo/DIseno/AES_accel.cpp:167) of variable 'Key[6]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln213', AES_AntonioMateo/DIseno/AES_accel.cpp:213) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:213 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln213', AES_AntonioMateo/DIseno/AES_accel.cpp:213) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:213 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln213', AES_AntonioMateo/DIseno/AES_accel.cpp:213) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:213 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_21_write_ln213', AES_AntonioMateo/DIseno/AES_accel.cpp:213) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:213 on array 'RoundKey_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_25_write_ln213', AES_AntonioMateo/DIseno/AES_accel.cpp:213) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:213 on array 'RoundKey_0' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_27_write_ln213', AES_AntonioMateo/DIseno/AES_accel.cpp:213) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:213 on array 'RoundKey_0' due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 15, Depth = 15, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 323.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation 8 bit ('RoundKey_0_load_3', AES_AntonioMateo/DIseno/AES_accel.cpp:227) on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 324.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 324.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 325.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 325.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 325.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 326.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 326.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret5', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret5', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret5', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret5', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret25', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 118, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret33', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret37', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 142, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 146, Depth = 157, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 332.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 332.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 335.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 349.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 354.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 356.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 358.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 372.320 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 383.324 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 394.648 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.66 seconds. CPU system time: 1.19 seconds. Elapsed time: 19.37 seconds; current allocated memory: 161.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:9)
WARNING: [HLS 207-5571] Only for/while/do loop or function body support the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.95 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.47 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:284:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:270:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.75 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.69 seconds; current allocated memory: 237.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 239.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.828 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 268.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 316.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 321.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 321.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 323.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:290) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:296) to 'AddRoundKey' and 'call' operation 0 bit ('_ln279', AES_AntonioMateo/DIseno/AES_accel.cpp:279) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 329.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 329.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 330.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 344.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 361.156 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 371.957 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 383.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.54 seconds. CPU system time: 1.17 seconds. Elapsed time: 18.22 seconds; current allocated memory: 150.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 58.07 seconds. CPU system time: 2.07 seconds. Elapsed time: 29.66 seconds; current allocated memory: 13.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.28 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.71 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_301_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:301:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_306_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:306:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:285:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:256:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_271_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:271:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_263_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:263:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_301_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:301:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_301_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:301:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_306_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:306:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:285:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:256:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_263_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:263:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_271_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:271:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.36 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 239.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 241.738 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 268.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 315.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 321.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 321.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 323.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:291) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:291) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:291) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:291) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:297) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:297) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 329.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 329.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 344.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 361.043 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 371.887 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 383.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.17 seconds. CPU system time: 0.95 seconds. Elapsed time: 16.91 seconds; current allocated memory: 150.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.11 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.62 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.05 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.5 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_308_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:308:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:285:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:256:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_271_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:271:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_263_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:263:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_303_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_308_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:308:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:285:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:256:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_263_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:263:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_271_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:271:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:223:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:173:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:250:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.04 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.27 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 239.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.738 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 268.375 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 315.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln211', AES_AntonioMateo/DIseno/AES_accel.cpp:211) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 321.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 321.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 321.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:291) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:291) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:291) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:291) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:297) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:297) to 'AddRoundKey' and 'call' operation 0 bit ('_ln280', AES_AntonioMateo/DIseno/AES_accel.cpp:280) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 329.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 329.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 330.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 344.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 345.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 361.035 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 371.848 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 383.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.35 seconds. CPU system time: 0.96 seconds. Elapsed time: 16.19 seconds; current allocated memory: 150.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.99 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.5 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.32 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.74 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,437 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,001 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,362 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,272 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,260 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,291 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,291 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,291 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,291 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,423 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,439 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,423 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,547 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,356 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,296 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,303 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_304_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:304:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_309_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:309:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_286_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:257:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_272_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:272:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_264_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:264:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:224:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_174_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:174:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_304_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:304:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_304_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:304:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_309_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:309:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_286_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:286:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:257:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_264_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:264:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_272_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:272:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:224:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:174:20) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:240:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:251:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.33 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.38 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 239.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.750 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:248) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:249) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 268.652 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'RoundKey_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 316.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln212', AES_AntonioMateo/DIseno/AES_accel.cpp:212) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:212 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 321.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 321.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 323.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:292) to 'AddRoundKey' and 'call' operation 0 bit ('_ln281', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:292) to 'AddRoundKey' and 'call' operation 0 bit ('_ln281', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:292) to 'AddRoundKey' and 'call' operation 0 bit ('_ln281', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:292) to 'AddRoundKey' and 'call' operation 0 bit ('_ln281', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:298) to 'AddRoundKey' and 'call' operation 0 bit ('_ln281', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:298) to 'AddRoundKey' and 'call' operation 0 bit ('_ln281', AES_AntonioMateo/DIseno/AES_accel.cpp:281) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 329.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 329.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 344.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 361.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 371.914 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 383.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.19 seconds. CPU system time: 0.96 seconds. Elapsed time: 16.84 seconds; current allocated memory: 150.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'ctx' (AES_AntonioMateo/DIseno/AES_accel.cpp:239:65)
WARNING: [HLS 207-5554] invalid variable expr  (AES_AntonioMateo/DIseno/AES_accel.cpp:239:65)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.78 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.96 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.06 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.51 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,437 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,001 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,362 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,272 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,260 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,504 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,313 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,313 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,313 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,445 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,461 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,445 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,340 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,340 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,280 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,287 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_301_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:301:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_306_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:306:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_283_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:283:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:256:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:269:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:262:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_301_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:301:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_301_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:301:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_306_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:306:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:283:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:256:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:262:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:269:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.94 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.26 seconds; current allocated memory: 237.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 239.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.793 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 268.406 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 316.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 42, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 321.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret33', AES_AntonioMateo/DIseno/AES_accel.cpp:289) to 'AddRoundKey' and 'call' operation 0 bit ('_ln278', AES_AntonioMateo/DIseno/AES_accel.cpp:278) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret33', AES_AntonioMateo/DIseno/AES_accel.cpp:289) to 'AddRoundKey' and 'call' operation 0 bit ('_ln278', AES_AntonioMateo/DIseno/AES_accel.cpp:278) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret33', AES_AntonioMateo/DIseno/AES_accel.cpp:289) to 'AddRoundKey' and 'call' operation 0 bit ('_ln278', AES_AntonioMateo/DIseno/AES_accel.cpp:278) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret37', AES_AntonioMateo/DIseno/AES_accel.cpp:289) to 'AddRoundKey' and 'call' operation 0 bit ('_ln278', AES_AntonioMateo/DIseno/AES_accel.cpp:278) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:295) to 'AddRoundKey' and 'call' operation 0 bit ('_ln278', AES_AntonioMateo/DIseno/AES_accel.cpp:278) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:295) to 'AddRoundKey' and 'call' operation 0 bit ('_ln278', AES_AntonioMateo/DIseno/AES_accel.cpp:278) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 42, Final II = 53, Depth = 64, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 329.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 329.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 345.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 361.504 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 372.332 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 383.578 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.31 seconds. CPU system time: 1.01 seconds. Elapsed time: 16.26 seconds; current allocated memory: 150.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.12 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.55 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,115 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,365 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,305 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,312 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:238:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 4 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.36 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 239.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.516 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 268.309 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 315.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[4]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[12]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_37_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:200) on array 's_box' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 's_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = 52, Final II = 22, Depth = 22, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.39 seconds; current allocated memory: 321.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation 8 bit ('RoundKey_0_load_1', AES_AntonioMateo/DIseno/AES_accel.cpp:224) on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 3, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 323.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 53, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret25', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:294) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 83, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:294) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 84, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:294) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 52, Final II = 85, Depth = 96, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 329.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 329.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 331.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 345.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 362.961 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 373.777 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 384.734 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.32 seconds. CPU system time: 0.95 seconds. Elapsed time: 18.14 seconds; current allocated memory: 151.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.25 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.73 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:238:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.38 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 239.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.742 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 268.383 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 315.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 321.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:294) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:294) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 329.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 329.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 344.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 361.113 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 371.902 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 383.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.92 seconds. CPU system time: 1.08 seconds. Elapsed time: 16.78 seconds; current allocated memory: 150.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.03 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.44 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_300_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:300:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:305:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:238:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.06 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.27 seconds; current allocated memory: 237.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 239.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.738 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 268.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 315.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 321.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:288) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:294) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:294) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 329.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 329.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 330.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 344.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 361.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 371.836 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 383.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.58 seconds. CPU system time: 0.96 seconds. Elapsed time: 16.41 seconds; current allocated memory: 150.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.49 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.98 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.28 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.78 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.06 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.52 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:238:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.28 seconds; current allocated memory: 237.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 239.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.754 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 268.645 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 316.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 321.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 329.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 329.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 344.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 361.020 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 371.863 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 383.105 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.31 seconds. CPU system time: 0.91 seconds. Elapsed time: 16.1 seconds; current allocated memory: 150.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 61.88 seconds. CPU system time: 2.01 seconds. Elapsed time: 30.42 seconds; current allocated memory: 13.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.4 seconds. CPU system time: 0.72 seconds. Elapsed time: 8.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.36 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.86 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.2 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.19 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.15 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.61 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:238:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.08 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.25 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 239.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.742 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 268.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 315.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 321.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 329.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 329.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 330.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 344.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 361.016 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 371.828 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 383.102 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.95 seconds. CPU system time: 0.95 seconds. Elapsed time: 16.74 seconds; current allocated memory: 150.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.64 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.54 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.05 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.25 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.06 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.56 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.49 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.01 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.13 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.53 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:238:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.08 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.25 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 239.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.551 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 268.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 315.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 321.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 321.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 321.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 329.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 329.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 330.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 344.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 361.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 371.852 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 383.090 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.65 seconds. CPU system time: 0.9 seconds. Elapsed time: 16.37 seconds; current allocated memory: 150.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 69.63 seconds. CPU system time: 2.18 seconds. Elapsed time: 34.49 seconds; current allocated memory: 13.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 233.453 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.07 seconds. CPU system time: 0.62 seconds. Elapsed time: 6.69 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:238:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.48 seconds. CPU system time: 0.47 seconds. Elapsed time: 8 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 239.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.742 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 268.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 315.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 321.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 321.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 321.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 321.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 323.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 329.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 329.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 330.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 344.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 361.047 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 371.859 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 383.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.02 seconds. CPU system time: 1.25 seconds. Elapsed time: 19.34 seconds; current allocated memory: 150.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10 seconds. CPU system time: 0.88 seconds. Elapsed time: 10.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 269.078 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_AntonioMateo/DIseno/AES_accel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.43 seconds. CPU system time: 0.81 seconds. Elapsed time: 8.52 seconds; current allocated memory: 270.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,259 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,438 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_5' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_6' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_4' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_3' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20)
INFO: [HLS 214-291] Loop 'SUBBYTES' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12)
INFO: [HLS 214-291] Loop 'ADDROUNDKEY' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_2' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_299_5' (AES_AntonioMateo/DIseno/AES_accel.cpp:299:20) in function 'AES_Encrypt_axi' has been removed because the loop is unrolled completely (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_6' (AES_AntonioMateo/DIseno/AES_accel.cpp:303:20) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_4' (AES_AntonioMateo/DIseno/AES_accel.cpp:282:20) in function 'AES_Encrypt_axi' completely with a factor of 9 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:255:20) in function 'AES_Encrypt_axi' completely with a factor of 8 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:261:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_3' (AES_AntonioMateo/DIseno/AES_accel.cpp:268:22) in function 'AES_Encrypt_axi' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:96:19) in function 'MixColumns' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:127:20) in function 'ShiftRows' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'SUBBYTES' (AES_AntonioMateo/DIseno/AES_accel.cpp:117:12) in function 'SubBytes' completely with a factor of 16 (AES_AntonioMateo/DIseno/AES_accel.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'ADDROUNDKEY' (AES_AntonioMateo/DIseno/AES_accel.cpp:222:15) in function 'AddRoundKey' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_2' (AES_AntonioMateo/DIseno/AES_accel.cpp:172:21) in function 'KeyExpansion' completely with a factor of 40 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (AES_AntonioMateo/DIseno/AES_accel.cpp:163:20) in function 'KeyExpansion' completely with a factor of 4 (AES_AntonioMateo/DIseno/AES_accel.cpp:156:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'ctx' due to pipeline pragma (AES_AntonioMateo/DIseno/AES_accel.cpp:238:9)
INFO: [HLS 214-248] Applying array_partition to 'ctx': Cyclic partitioning with factor 8 on dimension 1. (AES_AntonioMateo/DIseno/AES_accel.cpp:249:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.73 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.2 seconds; current allocated memory: 273.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 273.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 274.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 277.363 MB.
INFO: [XFORM 203-102] Partitioning array 'data' (AES_AntonioMateo/DIseno/AES_accel.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'key' (AES_AntonioMateo/DIseno/AES_accel.cpp:247) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_AntonioMateo/DIseno/AES_accel.cpp:87:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 304.250 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 351.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_1_write_ln165', AES_AntonioMateo/DIseno/AES_accel.cpp:165) of variable 'Key[8]', AES_AntonioMateo/DIseno/AES_accel.cpp:155 on array 'RoundKey_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_3_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_5_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_7_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_13_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_17_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [HLS 200-885] The II Violation in module 'KeyExpansion' (function 'KeyExpansion'): Unable to schedule 'store' operation 0 bit ('RoundKey_0_addr_19_write_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 11, Depth = 11, function 'KeyExpansion'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 357.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 357.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 357.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 357.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 357.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 357.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 357.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 358.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 359.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 359.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AES_Encrypt_axi'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret17', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret21', AES_AntonioMateo/DIseno/AES_accel.cpp:287) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Encrypt_axi' (function 'AES_Encrypt_axi'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'call' operation 128 bit ('call_ret39', AES_AntonioMateo/DIseno/AES_accel.cpp:293) to 'AddRoundKey' and 'call' operation 0 bit ('_ln277', AES_AntonioMateo/DIseno/AES_accel.cpp:277) to 'KeyExpansion'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 43, Depth = 54, function 'AES_Encrypt_axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 365.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 365.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 366.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddRoundKey' pipeline 'AddRoundKey' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 380.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SubBytes' pipeline 'SubBytes' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 381.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 383.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt_axi/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_axi' pipeline 'AES_Encrypt_axi' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_axi'.
INFO: [RTMG 210-279] Implementing memory 'AES_Encrypt_axi_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_axi_ctx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 396.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 407.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 418.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 234.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.97 seconds. CPU system time: 1.52 seconds. Elapsed time: 23.83 seconds; current allocated memory: 150.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 78.11 seconds. CPU system time: 2.62 seconds. Elapsed time: 41.09 seconds; current allocated memory: 13.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AES_AntonioMateo/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.02 seconds. CPU system time: 0.55 seconds. Elapsed time: 20.49 seconds; current allocated memory: 7.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_AntonioMateo/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Encrypt_axi AES_Encrypt_axi 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file AES_AntonioMateo/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 258.29 seconds. CPU system time: 9.14 seconds. Elapsed time: 259.8 seconds; current allocated memory: 8.312 MB.
