Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 20 14:56:36 2024
| Host         : PC_CSDVerisure running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file simpleAudioSystem_timing_summary_routed.rpt -rpx simpleAudioSystem_timing_summary_routed.rpx
| Design       : simpleAudioSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.292        0.000                      0                   93        0.040        0.000                      0                   93        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_100Mhz               {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_12Mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_12Mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12Mhz_clk_12Mhz         78.292        0.000                      0                   93        0.216        0.000                      0                   93       41.167        0.000                       0                    50  
  clkfbout_clk_12Mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_12Mhz_clk_12Mhz_1       78.303        0.000                      0                   93        0.216        0.000                      0                   93       41.167        0.000                       0                    50  
  clkfbout_clk_12Mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12Mhz_clk_12Mhz_1  clk_12Mhz_clk_12Mhz         78.292        0.000                      0                   93        0.040        0.000                      0                   93  
clk_12Mhz_clk_12Mhz    clk_12Mhz_clk_12Mhz_1       78.292        0.000                      0                   93        0.040        0.000                      0                   93  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz
  To Clock:  clk_12Mhz_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       78.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (55.986%)  route 0.149ns (44.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.601    -0.563    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/Q
                         net (fo=3, routed)           0.149    -0.273    AUDIO_INTERFACE_COMP/INPUT/data0_reg[6]
    SLICE_X85Y100        LUT3 (Prop_lut3_I0_O)        0.049    -0.224 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    AUDIO_INTERFACE_COMP/INPUT/sample_out_next[6]
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.107    -0.440    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.244    AUDIO_INTERFACE_COMP/INPUT/counter_reg[0]
    SLICE_X84Y96         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    AUDIO_INTERFACE_COMP/INPUT/counter_reg[4]_i_1_n_0
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.121    -0.424    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.243    AUDIO_INTERFACE_COMP/INPUT/counter_reg[0]
    SLICE_X84Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    AUDIO_INTERFACE_COMP/INPUT/counter_next[1]
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.120    -0.425    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.419ns (69.120%)  route 0.187ns (30.880%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.408 f  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.222    AUDIO_INTERFACE_COMP/INPUT/r_reg_reg[7][7]
    SLICE_X86Y99         LUT5 (Prop_lut5_I0_O)        0.103    -0.119 r  AUDIO_INTERFACE_COMP/INPUT/buf_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.119    AUDIO_INTERFACE_COMP/OUTPUT/DI[3]
    SLICE_X86Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.027 r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.026    AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.050 r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.050    AUDIO_INTERFACE_COMP/OUTPUT/buf_next
    SLICE_X86Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.799    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X86Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.100    -0.190    AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.037%)  route 0.116ns (31.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.408 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/Q
                         net (fo=5, routed)           0.116    -0.292    AUDIO_INTERFACE_COMP/OUTPUT/Q[7]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.099    -0.193 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    AUDIO_INTERFACE_COMP/OUTPUT/r_next[8]
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.121    -0.435    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.246    AUDIO_INTERFACE_COMP/OUTPUT/Q[2]
    SLICE_X87Y99         LUT5 (Prop_lut5_I3_O)        0.042    -0.204 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    AUDIO_INTERFACE_COMP/OUTPUT/r_next[3]
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X87Y99         FDCE (Hold_fdce_C_D)         0.107    -0.449    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.217    AUDIO_INTERFACE_COMP/OUTPUT/Q[0]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.043    -0.174 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    AUDIO_INTERFACE_COMP/OUTPUT/r_next[1]
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.131    -0.425    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.764%)  route 0.203ns (52.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.602    -0.562    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/Q
                         net (fo=8, routed)           0.203    -0.218    AUDIO_INTERFACE_COMP/INPUT/data0_reg[0]
    SLICE_X85Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    AUDIO_INTERFACE_COMP/INPUT/sample_out_next[0]
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.091    -0.434    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.616%)  route 0.168ns (47.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.248    AUDIO_INTERFACE_COMP/INPUT/state[0]
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.045    -0.203 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    AUDIO_INTERFACE_COMP/INPUT/counter_next[5]
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X86Y97         FDCE (Hold_fdce_C_D)         0.091    -0.465    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.503%)  route 0.182ns (49.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/Q
                         net (fo=8, routed)           0.182    -0.233    AUDIO_INTERFACE_COMP/INPUT/data1_reg[0]
    SLICE_X87Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  AUDIO_INTERFACE_COMP/INPUT/data1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    AUDIO_INTERFACE_COMP/INPUT/data1_next[4]
    SLICE_X87Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X87Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.092    -0.451    AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_12Mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   CLOCK_POTTER/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X85Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y97     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y100    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y100    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y100    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y100    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz
  To Clock:  clkfbout_clk_12Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLOCK_POTTER/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz_1
  To Clock:  clk_12Mhz_clk_12Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       78.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.303ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.166    82.222    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.017    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.017    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.303    

Slack (MET) :             78.303ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.166    82.222    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.017    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.017    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.303    

Slack (MET) :             78.303ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.166    82.222    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.017    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.017    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.303    

Slack (MET) :             78.318ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.166    82.222    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.017    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.017    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.318    

Slack (MET) :             78.318ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.166    82.222    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.017    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.017    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.318    

Slack (MET) :             78.318ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.166    82.222    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.017    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.017    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.318    

Slack (MET) :             78.318ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.166    82.222    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.017    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.017    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.318    

Slack (MET) :             78.448ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.166    82.334    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.129    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.129    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.448    

Slack (MET) :             78.448ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.166    82.334    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.129    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.129    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.448    

Slack (MET) :             78.448ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.166    82.334    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.129    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.129    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (55.986%)  route 0.149ns (44.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.601    -0.563    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/Q
                         net (fo=3, routed)           0.149    -0.273    AUDIO_INTERFACE_COMP/INPUT/data0_reg[6]
    SLICE_X85Y100        LUT3 (Prop_lut3_I0_O)        0.049    -0.224 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    AUDIO_INTERFACE_COMP/INPUT/sample_out_next[6]
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.107    -0.440    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.244    AUDIO_INTERFACE_COMP/INPUT/counter_reg[0]
    SLICE_X84Y96         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    AUDIO_INTERFACE_COMP/INPUT/counter_reg[4]_i_1_n_0
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.121    -0.424    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.243    AUDIO_INTERFACE_COMP/INPUT/counter_reg[0]
    SLICE_X84Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    AUDIO_INTERFACE_COMP/INPUT/counter_next[1]
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.120    -0.425    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.419ns (69.120%)  route 0.187ns (30.880%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.408 f  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.222    AUDIO_INTERFACE_COMP/INPUT/r_reg_reg[7][7]
    SLICE_X86Y99         LUT5 (Prop_lut5_I0_O)        0.103    -0.119 r  AUDIO_INTERFACE_COMP/INPUT/buf_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.119    AUDIO_INTERFACE_COMP/OUTPUT/DI[3]
    SLICE_X86Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.027 r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.026    AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.050 r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.050    AUDIO_INTERFACE_COMP/OUTPUT/buf_next
    SLICE_X86Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.799    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X86Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.100    -0.190    AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.037%)  route 0.116ns (31.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.408 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/Q
                         net (fo=5, routed)           0.116    -0.292    AUDIO_INTERFACE_COMP/OUTPUT/Q[7]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.099    -0.193 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    AUDIO_INTERFACE_COMP/OUTPUT/r_next[8]
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.121    -0.435    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.246    AUDIO_INTERFACE_COMP/OUTPUT/Q[2]
    SLICE_X87Y99         LUT5 (Prop_lut5_I3_O)        0.042    -0.204 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    AUDIO_INTERFACE_COMP/OUTPUT/r_next[3]
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X87Y99         FDCE (Hold_fdce_C_D)         0.107    -0.449    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.217    AUDIO_INTERFACE_COMP/OUTPUT/Q[0]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.043    -0.174 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    AUDIO_INTERFACE_COMP/OUTPUT/r_next[1]
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.131    -0.425    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.764%)  route 0.203ns (52.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.602    -0.562    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/Q
                         net (fo=8, routed)           0.203    -0.218    AUDIO_INTERFACE_COMP/INPUT/data0_reg[0]
    SLICE_X85Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    AUDIO_INTERFACE_COMP/INPUT/sample_out_next[0]
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.091    -0.434    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.616%)  route 0.168ns (47.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.248    AUDIO_INTERFACE_COMP/INPUT/state[0]
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.045    -0.203 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    AUDIO_INTERFACE_COMP/INPUT/counter_next[5]
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X86Y97         FDCE (Hold_fdce_C_D)         0.091    -0.465    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.503%)  route 0.182ns (49.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/Q
                         net (fo=8, routed)           0.182    -0.233    AUDIO_INTERFACE_COMP/INPUT/data1_reg[0]
    SLICE_X87Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  AUDIO_INTERFACE_COMP/INPUT/data1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    AUDIO_INTERFACE_COMP/INPUT/data1_next[4]
    SLICE_X87Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X87Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.092    -0.451    AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_12Mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   CLOCK_POTTER/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X85Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y97     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y100    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y100    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y100    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y100    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    AUDIO_INTERFACE_COMP/ENABLES/state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X84Y96     AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz_1
  To Clock:  clkfbout_clk_12Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLOCK_POTTER/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLOCK_POTTER/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz_1
  To Clock:  clk_12Mhz_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       78.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (55.986%)  route 0.149ns (44.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.601    -0.563    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/Q
                         net (fo=3, routed)           0.149    -0.273    AUDIO_INTERFACE_COMP/INPUT/data0_reg[6]
    SLICE_X85Y100        LUT3 (Prop_lut3_I0_O)        0.049    -0.224 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    AUDIO_INTERFACE_COMP/INPUT/sample_out_next[6]
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.176    -0.371    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.107    -0.264    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.244    AUDIO_INTERFACE_COMP/INPUT/counter_reg[0]
    SLICE_X84Y96         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    AUDIO_INTERFACE_COMP/INPUT/counter_reg[4]_i_1_n_0
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.176    -0.369    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.121    -0.248    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.243    AUDIO_INTERFACE_COMP/INPUT/counter_reg[0]
    SLICE_X84Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    AUDIO_INTERFACE_COMP/INPUT/counter_next[1]
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.176    -0.369    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.120    -0.249    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.419ns (69.120%)  route 0.187ns (30.880%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.408 f  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.222    AUDIO_INTERFACE_COMP/INPUT/r_reg_reg[7][7]
    SLICE_X86Y99         LUT5 (Prop_lut5_I0_O)        0.103    -0.119 r  AUDIO_INTERFACE_COMP/INPUT/buf_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.119    AUDIO_INTERFACE_COMP/OUTPUT/DI[3]
    SLICE_X86Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.027 r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.026    AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.050 r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.050    AUDIO_INTERFACE_COMP/OUTPUT/buf_next
    SLICE_X86Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.799    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X86Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.176    -0.114    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.100    -0.014    AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.037%)  route 0.116ns (31.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.408 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/Q
                         net (fo=5, routed)           0.116    -0.292    AUDIO_INTERFACE_COMP/OUTPUT/Q[7]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.099    -0.193 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    AUDIO_INTERFACE_COMP/OUTPUT/r_next[8]
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.121    -0.259    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.246    AUDIO_INTERFACE_COMP/OUTPUT/Q[2]
    SLICE_X87Y99         LUT5 (Prop_lut5_I3_O)        0.042    -0.204 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    AUDIO_INTERFACE_COMP/OUTPUT/r_next[3]
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X87Y99         FDCE (Hold_fdce_C_D)         0.107    -0.273    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.217    AUDIO_INTERFACE_COMP/OUTPUT/Q[0]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.043    -0.174 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    AUDIO_INTERFACE_COMP/OUTPUT/r_next[1]
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.131    -0.249    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.764%)  route 0.203ns (52.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.602    -0.562    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/Q
                         net (fo=8, routed)           0.203    -0.218    AUDIO_INTERFACE_COMP/INPUT/data0_reg[0]
    SLICE_X85Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    AUDIO_INTERFACE_COMP/INPUT/sample_out_next[0]
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.176    -0.349    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.091    -0.258    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.616%)  route 0.168ns (47.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.248    AUDIO_INTERFACE_COMP/INPUT/state[0]
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.045    -0.203 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    AUDIO_INTERFACE_COMP/INPUT/counter_next[5]
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X86Y97         FDCE (Hold_fdce_C_D)         0.091    -0.289    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.503%)  route 0.182ns (49.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/Q
                         net (fo=8, routed)           0.182    -0.233    AUDIO_INTERFACE_COMP/INPUT/data1_reg[0]
    SLICE_X87Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  AUDIO_INTERFACE_COMP/INPUT/data1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    AUDIO_INTERFACE_COMP/INPUT/data1_next[4]
    SLICE_X87Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X87Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.176    -0.367    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.092    -0.275    AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz
  To Clock:  clk_12Mhz_clk_12Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       78.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.370ns (30.284%)  route 3.154ns (69.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.581     2.472    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.326     2.798 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.714    AUDIO_INTERFACE_COMP/INPUT/data0_reg_1
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.307ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.370ns (30.384%)  route 3.139ns (69.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.510     3.699    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.595    81.907    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]/C
                         clock pessimism              0.480    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    82.006    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.006    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 78.307    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    

Slack (MET) :             78.437ns  (required time - arrival time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.370ns (30.504%)  route 3.121ns (69.496%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 81.924 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.730    -0.810    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.292 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.893     0.602    AUDIO_INTERFACE_COMP/INPUT/counter_reg[2]
    SLICE_X84Y96         LUT5 (Prop_lut5_I3_O)        0.152     0.754 f  AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2/O
                         net (fo=6, routed)           0.763     1.517    AUDIO_INTERFACE_COMP/INPUT/counter_reg[7]_i_2_n_0
    SLICE_X87Y96         LUT5 (Prop_lut5_I4_O)        0.374     1.891 r  AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2/O
                         net (fo=3, routed)           0.973     2.863    AUDIO_INTERFACE_COMP/INPUT/state[0]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I4_O)        0.326     3.189 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.492     3.681    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    81.924    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]/C
                         clock pessimism              0.575    82.500    
                         clock uncertainty           -0.176    82.323    
    SLICE_X85Y99         FDCE (Setup_fdce_C_CE)      -0.205    82.118    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 78.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (55.986%)  route 0.149ns (44.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.601    -0.563    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[6]/Q
                         net (fo=3, routed)           0.149    -0.273    AUDIO_INTERFACE_COMP/INPUT/data0_reg[6]
    SLICE_X85Y100        LUT3 (Prop_lut3_I0_O)        0.049    -0.224 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    AUDIO_INTERFACE_COMP/INPUT/sample_out_next[6]
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.176    -0.371    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.107    -0.264    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.244    AUDIO_INTERFACE_COMP/INPUT/counter_reg[0]
    SLICE_X84Y96         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    AUDIO_INTERFACE_COMP/INPUT/counter_reg[4]_i_1_n_0
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.176    -0.369    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.121    -0.248    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.243    AUDIO_INTERFACE_COMP/INPUT/counter_reg[0]
    SLICE_X84Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    AUDIO_INTERFACE_COMP/INPUT/counter_next[1]
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X84Y96         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.176    -0.369    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.120    -0.249    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.419ns (69.120%)  route 0.187ns (30.880%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.408 f  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.222    AUDIO_INTERFACE_COMP/INPUT/r_reg_reg[7][7]
    SLICE_X86Y99         LUT5 (Prop_lut5_I0_O)        0.103    -0.119 r  AUDIO_INTERFACE_COMP/INPUT/buf_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.119    AUDIO_INTERFACE_COMP/OUTPUT/DI[3]
    SLICE_X86Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.027 r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.026    AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.050 r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.050    AUDIO_INTERFACE_COMP/OUTPUT/buf_next
    SLICE_X86Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.799    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X86Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.176    -0.114    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.100    -0.014    AUDIO_INTERFACE_COMP/OUTPUT/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.037%)  route 0.116ns (31.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.408 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[7]/Q
                         net (fo=5, routed)           0.116    -0.292    AUDIO_INTERFACE_COMP/OUTPUT/Q[7]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.099    -0.193 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    AUDIO_INTERFACE_COMP/OUTPUT/r_next[8]
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.121    -0.259    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.246    AUDIO_INTERFACE_COMP/OUTPUT/Q[2]
    SLICE_X87Y99         LUT5 (Prop_lut5_I3_O)        0.042    -0.204 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    AUDIO_INTERFACE_COMP/OUTPUT/r_next[3]
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X87Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X87Y99         FDCE (Hold_fdce_C_D)         0.107    -0.273    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.217    AUDIO_INTERFACE_COMP/OUTPUT/Q[0]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.043    -0.174 r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    AUDIO_INTERFACE_COMP/OUTPUT/r_next[1]
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/OUTPUT/clk_12Mhz
    SLICE_X88Y99         FDCE                                         r  AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.131    -0.249    AUDIO_INTERFACE_COMP/OUTPUT/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.764%)  route 0.203ns (52.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.602    -0.562    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y101        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  AUDIO_INTERFACE_COMP/INPUT/data0_reg_reg[0]/Q
                         net (fo=8, routed)           0.203    -0.218    AUDIO_INTERFACE_COMP/INPUT/data0_reg[0]
    SLICE_X85Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    AUDIO_INTERFACE_COMP/INPUT/sample_out_next[0]
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X85Y100        FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.176    -0.349    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.091    -0.258    AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.616%)  route 0.168ns (47.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  AUDIO_INTERFACE_COMP/INPUT/state_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.248    AUDIO_INTERFACE_COMP/INPUT/state[0]
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.045    -0.203 r  AUDIO_INTERFACE_COMP/INPUT/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    AUDIO_INTERFACE_COMP/INPUT/counter_next[5]
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y97         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X86Y97         FDCE (Hold_fdce_C_D)         0.091    -0.289    AUDIO_INTERFACE_COMP/INPUT/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.503%)  route 0.182ns (49.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X86Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[0]/Q
                         net (fo=8, routed)           0.182    -0.233    AUDIO_INTERFACE_COMP/INPUT/data1_reg[0]
    SLICE_X87Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  AUDIO_INTERFACE_COMP/INPUT/data1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    AUDIO_INTERFACE_COMP/INPUT/data1_next[4]
    SLICE_X87Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_POTTER/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_POTTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_POTTER/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_POTTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_POTTER/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_POTTER/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    AUDIO_INTERFACE_COMP/INPUT/clk_12Mhz
    SLICE_X87Y98         FDCE                                         r  AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.176    -0.367    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.092    -0.275    AUDIO_INTERFACE_COMP/INPUT/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.087    





