

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Mon Nov  1 19:13:22 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     37|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      21|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      21|     91|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_116_p2                |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2     |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_56_p3          |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_48_p3            |       and|   0|  0|   2|           1|           0|
    |icmp_ln23_fu_110_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          24|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |INPUT_I_V_blk_n          |   9|          2|    1|          2|
    |INPUT_R_V_blk_n          |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_44                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_149              |  9|   0|    9|          0|
    |i_fu_44                  |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 21|   0|   21|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_23_1|  return value|
|INPUT_R_V_dout       |   in|   32|     ap_fifo|                     INPUT_R_V|       pointer|
|INPUT_R_V_empty_n    |   in|    1|     ap_fifo|                     INPUT_R_V|       pointer|
|INPUT_R_V_read       |  out|    1|     ap_fifo|                     INPUT_R_V|       pointer|
|INPUT_I_V_dout       |   in|   32|     ap_fifo|                     INPUT_I_V|       pointer|
|INPUT_I_V_empty_n    |   in|    1|     ap_fifo|                     INPUT_I_V|       pointer|
|INPUT_I_V_read       |  out|    1|     ap_fifo|                     INPUT_I_V|       pointer|
|INTERNAL_R_address0  |  out|    8|   ap_memory|                    INTERNAL_R|         array|
|INTERNAL_R_ce0       |  out|    1|   ap_memory|                    INTERNAL_R|         array|
|INTERNAL_R_we0       |  out|    1|   ap_memory|                    INTERNAL_R|         array|
|INTERNAL_R_d0        |  out|   32|   ap_memory|                    INTERNAL_R|         array|
|INTERNAL_I_address0  |  out|    8|   ap_memory|                    INTERNAL_I|         array|
|INTERNAL_I_ce0       |  out|    1|   ap_memory|                    INTERNAL_I|         array|
|INTERNAL_I_we0       |  out|    1|   ap_memory|                    INTERNAL_I|         array|
|INTERNAL_I_d0        |  out|   32|   ap_memory|                    INTERNAL_I|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

