INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_4_1_df_no_0012/mux_4_1_df_no_0012.srcs/sources_1/new/mux_4_1_df_no_0012.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_df_no_0012
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_4_1_df_no_0012/mux_4_1_df_no_0012.srcs/sim_1/new/mux_4_1_df_tb_no_0012.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_df_tb_no_0012
