#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 20 03:36:08 2019
# Process ID: 22374
# Current directory: /home/alpha/Documents/FPGA/project_1/project_1.runs/synth_1
# Command line: vivado -log Full_Adder_4bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Full_Adder_4bit.tcl
# Log file: /home/alpha/Documents/FPGA/project_1/project_1.runs/synth_1/Full_Adder_4bit.vds
# Journal file: /home/alpha/Documents/FPGA/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Full_Adder_4bit.tcl -notrace
Command: synth_design -top Full_Adder_4bit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22390 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1393.988 ; gain = 4.918 ; free physical = 123 ; free virtual = 6691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Full_Adder_4bit' [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:32]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder_Bit' [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_Bit.v:23]
WARNING: [Synth 8-6104] Input port 's' has an internal driver [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_Bit.v:30]
WARNING: [Synth 8-6104] Input port 'Cout' has an internal driver [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_Bit.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder_Bit' (1#1) [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_Bit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:34]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:35]
WARNING: [Synth 8-3848] Net s in module/entity Full_Adder_4bit does not have driver. [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:27]
WARNING: [Synth 8-3848] Net Cout in module/entity Full_Adder_4bit does not have driver. [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:28]
WARNING: [Synth 8-3848] Net C1 in module/entity Full_Adder_4bit does not have driver. [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:30]
WARNING: [Synth 8-3848] Net C2 in module/entity Full_Adder_4bit does not have driver. [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:30]
WARNING: [Synth 8-3848] Net C3 in module/entity Full_Adder_4bit does not have driver. [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder_4bit' (2#1) [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.738 ; gain = 50.668 ; free physical = 183 ; free virtual = 6704
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin FA1:Cout to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:32]
WARNING: [Synth 8-3295] tying undriven pin FA1:s to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:32]
WARNING: [Synth 8-3295] tying undriven pin FA2:Cin to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:33]
WARNING: [Synth 8-3295] tying undriven pin FA2:Cout to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:33]
WARNING: [Synth 8-3295] tying undriven pin FA2:s to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:33]
WARNING: [Synth 8-3295] tying undriven pin FA3:Cin to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:34]
WARNING: [Synth 8-3295] tying undriven pin FA3:Cout to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:34]
WARNING: [Synth 8-3295] tying undriven pin FA3:s to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:34]
WARNING: [Synth 8-3295] tying undriven pin FA4:Cin to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:35]
WARNING: [Synth 8-3295] tying undriven pin FA4:Cout to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:35]
WARNING: [Synth 8-3295] tying undriven pin FA4:s to constant 0 [/home/alpha/Documents/FPGA/project_1/project_1.srcs/sources_1/new/Full_Adder_4bit.v:35]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.738 ; gain = 50.668 ; free physical = 184 ; free virtual = 6704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.738 ; gain = 50.668 ; free physical = 184 ; free virtual = 6704
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alpha/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/alpha/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alpha/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Full_Adder_4bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Full_Adder_4bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.082 ; gain = 0.000 ; free physical = 121 ; free virtual = 6450
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.082 ; gain = 0.000 ; free physical = 122 ; free virtual = 6451
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.082 ; gain = 0.000 ; free physical = 122 ; free virtual = 6451
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.082 ; gain = 0.000 ; free physical = 122 ; free virtual = 6451
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 189 ; free virtual = 6518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 189 ; free virtual = 6518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 190 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 190 ; free virtual = 6519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Full_Adder_Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 177 ; free virtual = 6510
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 128 ; free virtual = 6386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 128 ; free virtual = 6386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 127 ; free virtual = 6385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 132 ; free virtual = 6385
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 132 ; free virtual = 6385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 132 ; free virtual = 6385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 132 ; free virtual = 6385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 132 ; free virtual = 6385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 132 ; free virtual = 6385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.082 ; gain = 378.012 ; free physical = 132 ; free virtual = 6385
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1767.082 ; gain = 50.668 ; free physical = 186 ; free virtual = 6440
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1767.090 ; gain = 378.012 ; free physical = 187 ; free virtual = 6440
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.090 ; gain = 0.000 ; free physical = 129 ; free virtual = 6382
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1767.090 ; gain = 378.102 ; free physical = 177 ; free virtual = 6430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.090 ; gain = 0.000 ; free physical = 177 ; free virtual = 6430
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alpha/Documents/FPGA/project_1/project_1.runs/synth_1/Full_Adder_4bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Full_Adder_4bit_utilization_synth.rpt -pb Full_Adder_4bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 20 03:36:31 2019...
