# Optimized Design of a Parking Management System Using FPGA

## ğŸ“˜ Published Research (ICoST 2015)

**Umar, W., et al.**
*Optimized Design of a Parking Management System Using FPGA.*
International Conference on Science and Technology (ICoST), 2015.

ğŸ”— IEEE Xplore Link: [ https://ieeexplore.ieee.org/document/7029343/ ]

This work presents a high-speed, FPGA-based smart parking management system implemented using Verilog HDL on a Xilinx Spartan-3E board.



## ğŸ¥ Hardware Demonstration

â–¶ï¸ Watch the working hardware implementation here:  
[(https://www.automotionparking.com/)]

(System implemented and verified on Xilinx Spartan-3E FPGA board)*


## ğŸš€ Key Technical Contributions

### ğŸ”¹ High-Speed Processing
- Designed using a **50 MHz clock frequency**
- Significantly faster than traditional microcontroller-based systems
- Deterministic hardware-level processing

### ğŸ”¹ Wireless Security Integration
- RFID authentication module
- RF transmitter/receiver communication
- Secure vehicle identification before gate control

### ğŸ”¹ Parallel FPGA Architecture
- Modular Verilog design
- All modules execute within a single clock cycle
- Efficient use of FPGA parallelism



## ğŸ§  Finite State Machine (FSM) Design

The system is built using structured FSM modeling:

- Vehicle Arrival Detection
- Slot Availability Check
- RFID Authentication
- Gate Control Logic
- Exit Monitoring

This structured design approach ensures reliability and deterministic control flow.

---

## ğŸ— Hardware & Simulation Gallery

### ğŸ”¹ RTL View
![RTL View](docs/RTL.pdf)

### ğŸ”¹ FSM State Transition Diagram
![FSM Diagram](docs/FSM.jpeg)


### ğŸ”¹ FSM Algorithum
![FSM Diagram](docs/aLGORITHUM-FIMITE-STATE-MECHINE.jpeg)

---

## ğŸ”¬ Technical Stack

- Verilog HDL
- Xilinx ISE
- ISim Simulator
- Xilinx Spartan-3E FPGA
- RFID Modules
- RF Transmitter/Receiver Modules

---

## ğŸŒ± Future Work

The ASMD (Algorithmic State Machine Diagram) methodology used in this design can be extended toward:

- Modeling biological neural pathways
- Neuropathic-inspired hardware architectures
- Event-driven parallel processing systems
- FPGA-based neuromorphic accelerators

---

## ğŸ‘©â€ğŸ’» Author

**Wajeeha Umar**  
Master of Engineering â€“ Microsystem Design  
Specializing in FPGA-based digital logic and FSM modeling.  
Interested in the intersection of hardware parallelism and neuropathic system architectures.



## ğŸ“Š Project Presentation

Download the full PowerPoint presentation here:

[Download PPT](FPGA_Presentation.pptx)


ğŸ“Š View Presentation Online:  
[View PPT]
https://docs.google.com/presentation/d/1JvyinaMvLk1TPMsPpXOavcKaj_DhbBsD/edit?slide=id.p13#slide=id.p13


ğŸ“Š View full paper Online:  
chrome-extension://efaidnbmnnnibpcajpcglclefindmkaj/https://drive.usercontent.google.com/download?id=1H5Bs1-ifYgVuP_oLtR4ND7HwXJcmUP8v&authuser=0&acrobatPromotionSource=gdrive_chrome-list
