// Seed: 735347892
module module_0 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input wor id_6,
    input supply0 id_7,
    output wor id_8,
    input wand id_9,
    output wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wand id_14,
    input supply0 id_15,
    input wire id_16,
    input wire id_17
);
  assign id_10 = id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input wor id_2,
    output wor id_3,
    input tri1 id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    output tri id_8,
    input wand id_9,
    input tri0 id_10,
    output tri id_11,
    input tri1 id_12,
    output logic id_13,
    output supply1 id_14,
    input tri id_15,
    input supply1 id_16
);
  assign id_11 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_16,
      id_1,
      id_4,
      id_0,
      id_12,
      id_8,
      id_7,
      id_5,
      id_9,
      id_10,
      id_0,
      id_1,
      id_12,
      id_2,
      id_7
  );
  always @* id_13 <= -1;
endmodule
