// SPDX-License-Identifier: GPL-2.0+
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/aspeed-gpio.h>
#include <dt-bindings/clock/ast2700-clock.h>
#include <dt-bindings/reset/ast2700-reset.h>

/ {
	model = "Aspeed AST2700 BootMCU";
	compatible = "aspeed,ast2700-bmcu";
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "lowrisc,ibex";
			device_type = "cpu";
			reg = <0>;
			comptaible = "riscv";
			riscv,isa = "rv32imc";
		};
	};

	memory@80000000 {
		reg = <0x80000000 0x80000000>;
	};

	soc0: soc@12000000 {
		compatible = "aspeed,soc0","simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		emmc_controller: sdc@12090000 {
			compatible = "aspeed,ast2700-sd-controller";
			reg = <0x12090000 0x100>;
			#address-cells = <1>;
			#size-cells = <1>;
			clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_EMMCCLK>;
			resets = <&soc0_rst ASPEED_RESET_EMMC>;
			ranges = <0 0x12090000 0x10000>;
			status = "disabled";

			emmc: sdhci@12090100 {
				compatible = "aspeed,ast2700-sdhci";
				reg = <0x100 0x100>;
				sdhci,auto-cmd12;
				#interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_EMMCCLK>;
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_emmc_default>;
			};
		};

		ufs: ufs-wrapper@12c08000 {
			compatible = "aspeed,ast2700-ufs";
			reg = <0x12c08000 0x100>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x12c08000 0x400>;
			clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_UFSCLK>;
			resets = <&soc0_rst ASPEED_RESET_UFS>;
			status = "disabled";

			ufshc: ufshc@12c08200 {
				compatible = "aspeed,ufshc-m31-16nm", "jedec,ufs-2.0";
				reg = <0x200 0x100>;
				#interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
				freq-table-hz = <24000000 24000000>;
				clocks = <&soc0_clk AST2700_SOC0_CLK_AXI1>;
				clock-names = "core_clk";
				dma-coherent;
			};
		};

		syscon0: syscon@12c02000 {
			compatible = "aspeed,ast2700-scu0", "syscon", "simple-mfd";
			reg = <0x12c02000 0x1000>;
			ranges = <0 0x12c02000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;

			soc0_rst: reset-controller@12c02200 {
				compatible = "aspeed,ast2700-reset";
				reg = <0x200 0x40>;
				#reset-cells = <1>;
			};

			soc0_clk: clock-controller@12c02200 {
				compatible = "aspeed,ast2700-soc0-clk";
				reg = <0x240 0x1c0>;
				#clock-cells = <1>;
			};

			pinctrl0: pinctrl@12c02400 {
				compatible = "aspeed,ast2700-soc0-pinctrl";
				reg = <0x400 0x100>;
			};
		};

		uart4: serial@12c1a000 {
			compatible = "ns16550a";
			reg = <0x12c1a000 0x20>;
			reg-shift = <2>;
			no-loopback-test;
			status = "disabled";
		};
	};

	soc1: soc@14000000 {
		compatible = "aspeed,soc1","simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		syscon1: syscon@14c02000 {
			compatible = "aspeed,ast2700-scu1", "syscon", "simple-mfd";
			reg = <0x14c02000 0x1000>;
			ranges = <0 0x14c02000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;

			soc1_rst: reset-controller@14c02200 {
				compatible = "aspeed,ast2700-reset";
				reg = <0x200 0x40>;
				#reset-cells = <1>;
			};

			soc1_clk: clock-controller@14c02200 {
				compatible = "aspeed,ast2700-soc1-clk";
				reg = <0x240 0x1c0>;
				#clock-cells = <1>;
			};

			pinctrl1: pinctrl@14c02400 {
				compatible = "aspeed,ast2700-soc1-pinctrl";
				reg = <0x400 0x100>;
			};
		};

		uart12: serial@14c33b00 {
			compatible = "ns16550a";
			reg = <0x14c33b00 0x20>;
			reg-shift = <2>;
			no-loopback-test;
			status = "disabled";
		};

		edaf_bridge0: edaf-bridge@14c38000 {
			compatible = "aspeed,ast2700-edaf-bridge";
			reg = <0x14c38000 0x200>;
			status = "disabled";
		};

		edaf_bridge1: edaf-bridge@14c38200 {
			compatible = "aspeed,ast2700-edaf-bridge";
			reg = <0x14c38200 0x200>;
			status = "disabled";
		};
	};
};
