{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 43,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import pyrtl\n",
    "from pyrtl import *\n",
    "from typing import Callable, Type\n",
    "from hardware_accelerators.dtypes import *\n",
    "from hardware_accelerators.rtllib import *\n",
    "from hardware_accelerators.rtllib.processing_element import ProcessingElement\n",
    "from hardware_accelerators.rtllib.adders import *\n",
    "from hardware_accelerators.rtllib.multipliers import *\n",
    "from hardware_accelerators.rtllib.lmul import *\n",
    "from hardware_accelerators.rtllib.utils.common import *"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Generating Hardware Blocks for Analysis\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "dtype_list = [Float8, BF16, Float32]\n",
    "dtype_map = {8: Float8, 16: BF16, 32: Float32}\n",
    "w_a_pairs = [(8, 8), (8, 16), (8, 32), (16, 16), (16, 32), (32, 32)]\n",
    "w_a_dtypes = [(dtype_map[w], dtype_map[a]) for w, a in w_a_pairs]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def create_basic_hardware_block(\n",
    "    fn: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    dtype: Type[BaseFloat],\n",
    "    **kwargs,\n",
    "):\n",
    "    bitwidth = dtype.bitwidth()\n",
    "    a, b = pyrtl.Input(bitwidth, \"a\"), pyrtl.Input(bitwidth, \"b\")\n",
    "    out = pyrtl.Output(bitwidth, \"out\")\n",
    "    out <<= fn(a, b, dtype, **kwargs)\n",
    "\n",
    "\n",
    "def create_inputs(*bitwidths, **named_bitwidths):\n",
    "    \"\"\"\n",
    "    Create PyRTL Input wires with specified bitwidths.\n",
    "\n",
    "    Args:\n",
    "        *bitwidths: Variable number of bitwidths for unnamed inputs\n",
    "        **named_bitwidths: Named bitwidths where the key is used as the wire name\n",
    "\n",
    "    Returns:\n",
    "        Generator of PyRTL Input wires\n",
    "\n",
    "    Note:\n",
    "        You must use either all positional arguments or all keyword arguments, not a mix.\n",
    "    \"\"\"\n",
    "    if bitwidths and named_bitwidths:\n",
    "        raise ValueError(\n",
    "            \"Please use either all positional arguments or all keyword arguments, not a mix.\"\n",
    "        )\n",
    "\n",
    "    # If using positional arguments\n",
    "    for bitwidth in bitwidths:\n",
    "        yield pyrtl.Input(bitwidth)\n",
    "\n",
    "    # If using keyword arguments\n",
    "    for name, bitwidth in named_bitwidths.items():\n",
    "        yield pyrtl.Input(bitwidth, name=name)\n",
    "\n",
    "\n",
    "def create_outputs(*args, **named_wires):\n",
    "    \"\"\"\n",
    "    Create PyRTL Output wires connected to the input wires.\n",
    "\n",
    "    Args:\n",
    "        *args: Variable number of wires to connect to unnamed outputs\n",
    "        **named_wires: Named wires where the key is used as the output wire name\n",
    "\n",
    "    Note:\n",
    "        You must use either all positional arguments or all keyword arguments, not a mix.\n",
    "    \"\"\"\n",
    "    if args and named_wires:\n",
    "        raise ValueError(\n",
    "            \"Please use either all positional arguments or all keyword arguments, not a mix.\"\n",
    "        )\n",
    "\n",
    "    # If using positional arguments\n",
    "    for wire in args:\n",
    "        out = pyrtl.Output(len(wire))\n",
    "        out <<= wire\n",
    "\n",
    "    # If using keyword arguments\n",
    "    for name, wire in named_wires.items():\n",
    "        out = pyrtl.Output(len(wire), name=name)\n",
    "        out <<= wire\n",
    "\n",
    "\n",
    "def analyze(block: Block | None = None):\n",
    "    if block is not None:\n",
    "        pyrtl.set_working_block(block)\n",
    "    pyrtl.synthesize()\n",
    "    pyrtl.optimize()\n",
    "    timing = pyrtl.TimingAnalysis()\n",
    "    delay = timing.max_length()\n",
    "    print(f\"\\nest. max delay: {delay:.2f} ps\")\n",
    "    print(f\"est. max freq: {timing.max_freq():.2f} MHz\")\n",
    "    print(f\"est. area: {pyrtl.area_estimation()}\\n\\n\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Adders\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "def create_pipelined_adder(dtype: Type[BaseFloat], fast: bool = False):\n",
    "    a, b = pyrtl.Input(dtype.bitwidth(), \"a\"), pyrtl.Input(dtype.bitwidth(), \"b\")\n",
    "    w_en = pyrtl.Input(1, \"w_en\")\n",
    "    out = pyrtl.Output(dtype.bitwidth(), \"out\")\n",
    "    adder = FloatAdderPipelined(a, b, w_en, dtype, fast)\n",
    "    out <<= adder.result\n",
    "\n",
    "\n",
    "def create_adder_blocks(dtype: Type[BaseFloat], fast: bool = False) -> dict[str, Block]:\n",
    "    bits = dtype.bitwidth()\n",
    "    e_bits, m_bits = dtype.exponent_bits(), dtype.mantissa_bits()\n",
    "\n",
    "    combinational_block = pyrtl.Block()\n",
    "    adder_block = pyrtl.Block()\n",
    "    stage_2_block = pyrtl.Block()\n",
    "    stage_3_block = pyrtl.Block()\n",
    "    stage_4_block = pyrtl.Block()\n",
    "    stage_5_block = pyrtl.Block()\n",
    "\n",
    "    # Combinational design\n",
    "    with set_working_block(combinational_block):\n",
    "        create_outputs(*float_adder(*create_inputs(bits, bits), dtype=dtype, fast=fast))\n",
    "\n",
    "    # Complete pipelined design\n",
    "    with set_working_block(adder_block):\n",
    "        create_pipelined_adder(dtype, fast)\n",
    "\n",
    "    # Stages 1 & 2\n",
    "    with set_working_block(stage_2_block):\n",
    "        float_components = extract_float_components(\n",
    "            *create_inputs(bits, bits),\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "        )\n",
    "        stage_2_outputs = adder_stage_2(\n",
    "            *float_components,\n",
    "            e_bits,\n",
    "            m_bits,\n",
    "            fast,\n",
    "        )\n",
    "        create_outputs(*stage_2_outputs)\n",
    "\n",
    "    # Stage 3\n",
    "    with set_working_block(stage_3_block):\n",
    "        # Perform alignment and generate SGR bits\n",
    "        stage_3_outputs = adder_stage_3(\n",
    "            *create_inputs(m_bits + 1, e_bits),\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "        )\n",
    "        create_outputs(*stage_3_outputs)\n",
    "\n",
    "    # Stage 4\n",
    "    with set_working_block(stage_4_block):\n",
    "        # Perform mantissa addition and leading zero detection\n",
    "        stage_4_outputs = adder_stage_4(\n",
    "            *create_inputs(m_bits + 1, m_bits + 1, 1), m_bits=m_bits, fast=fast\n",
    "        )\n",
    "        create_outputs(*stage_4_outputs)\n",
    "\n",
    "    # Stage 5\n",
    "    with set_working_block(stage_5_block):\n",
    "        # Perform normalization, rounding, and final assembly\n",
    "        stage_5_outputs = adder_stage_5(\n",
    "            *create_inputs(\n",
    "                m_bits + 2,  # abs_mantissa: m_bits + 2 wide\n",
    "                1,  # sticky_bit: 1 bit\n",
    "                1,  # guard_bit: 1 bit\n",
    "                1,  # round_bit: 1 bit\n",
    "                4,  # lzc: 4 bits wide\n",
    "                e_bits,  # exp_larger: e_bits wide\n",
    "                1,  # sign_a: 1 bit\n",
    "                1,  # sign_b: 1 bit\n",
    "                e_bits + 1,  # exp_diff: e_bits + 1 wide\n",
    "                1,  # is_neg: 1 bit\n",
    "            ),\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "        )\n",
    "        create_outputs(*stage_5_outputs)\n",
    "\n",
    "    # Return all the generated blocks for analysis\n",
    "    return {\n",
    "        \"combinational\": combinational_block,\n",
    "        \"adder\": adder_block,\n",
    "        \"stage_2\": stage_2_block,\n",
    "        \"stage_3\": stage_3_block,\n",
    "        \"stage_4\": stage_4_block,\n",
    "        \"stage_5\": stage_5_block,\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "est. max delay: 1944.98 ps\n",
      "est. max freq: 429.56 MHz\n",
      "est. area: (0.001515888, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "temp_working_block()\n",
    "m_bits = BF16.mantissa_bits()\n",
    "\n",
    "create_outputs(\n",
    "    *add_sub_mantissas(\n",
    "        *create_inputs(m_bits + 1, m_bits + 1, 1), m_bits=m_bits, fast=True\n",
    "    )\n",
    ")\n",
    "analyze()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "est. max delay: 2015.67 ps\n",
      "est. max freq: 416.90 MHz\n",
      "est. area: (0.00252648, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "temp_working_block()\n",
    "m_bits = BF16.mantissa_bits()\n",
    "\n",
    "create_outputs(\n",
    "    *adder_stage_4(*create_inputs(m_bits + 1, m_bits + 1, 1), m_bits=m_bits, fast=True)\n",
    ")\n",
    "analyze()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Analyzing combinational block:\n",
      "\n",
      "est. max delay: 4106.58 ps\n",
      "est. max freq: 222.74 MHz\n",
      "est. area: (0.0035684352, 0)\n",
      "\n",
      "\n",
      "Analyzing adder block:\n",
      "\n",
      "est. max delay: 1908.24 ps\n",
      "est. max freq: 436.44 MHz\n",
      "est. area: (0.0064538496, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_2 block:\n",
      "\n",
      "est. max delay: 1230.84 ps\n",
      "est. max freq: 619.64 MHz\n",
      "est. area: (0.000818928, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_3 block:\n",
      "\n",
      "est. max delay: 1565.30 ps\n",
      "est. max freq: 513.27 MHz\n",
      "est. area: (0.000496584, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_4 block:\n",
      "\n",
      "est. max delay: 1445.68 ps\n",
      "est. max freq: 546.84 MHz\n",
      "est. area: (0.0011900592, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_5 block:\n",
      "\n",
      "est. max delay: 1711.24 ps\n",
      "est. max freq: 477.50 MHz\n",
      "est. area: (0.001080288, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "adder_blocks = create_adder_blocks(Float8, fast=True)\n",
    "\n",
    "for name, block in adder_blocks.items():\n",
    "    print(f\"Analyzing {name} block:\")\n",
    "    analyze(block)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "est. max delay: 3090.40 ps\n",
      "est. max freq: 287.90 MHz\n",
      "est. area: (0.0130697424, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "reset_working_block()\n",
    "\n",
    "create_pipelined_adder(BF16, True)\n",
    "analyze()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Multipliers\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "def create_multiplier_blocks(\n",
    "    dtype: Type[BaseFloat], fast: bool = False\n",
    ") -> dict[str, Block]:\n",
    "    bits = dtype.bitwidth()\n",
    "    e_bits, m_bits = dtype.exponent_bits(), dtype.mantissa_bits()\n",
    "\n",
    "    combinational_block = pyrtl.Block()\n",
    "    multiplier_block = pyrtl.Block()\n",
    "    stage_2_block = pyrtl.Block()\n",
    "    stage_3_block = pyrtl.Block()\n",
    "    stage_4_block = pyrtl.Block()\n",
    "\n",
    "    # Combinational design\n",
    "    with set_working_block(combinational_block):\n",
    "        create_outputs(\n",
    "            float_multiplier(*create_inputs(bits, bits), dtype=dtype, fast=fast)\n",
    "        )\n",
    "\n",
    "    # Complete pipelined design\n",
    "    with set_working_block(multiplier_block):\n",
    "        multiplier = FloatMultiplierPipelined(\n",
    "            *create_inputs(bits, bits), dtype=dtype, fast=fast\n",
    "        )\n",
    "        create_outputs(multiplier._result)\n",
    "\n",
    "    # Stage 1 & 2: Extract components and calculate sign, exponent sum, mantissa product\n",
    "    with set_working_block(stage_2_block):\n",
    "        float_components = extract_float_components(\n",
    "            *create_inputs(bits, bits),\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "        )\n",
    "        stage_2_outputs = multiplier_stage_2(\n",
    "            *float_components,\n",
    "            m_bits,\n",
    "            fast,\n",
    "        )\n",
    "        create_outputs(*stage_2_outputs)\n",
    "\n",
    "    # Stage 3: Leading zero detection and exponent adjustment\n",
    "    with set_working_block(stage_3_block):\n",
    "        stage_3_outputs = multiplier_stage_3(\n",
    "            *create_inputs(e_bits + 1, 2 * m_bits + 2),  # exp_sum, mantissa_product\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "            fast=fast,\n",
    "        )\n",
    "        create_outputs(*stage_3_outputs)\n",
    "\n",
    "    # Stage 4: Normalization, rounding, and final assembly\n",
    "    with set_working_block(stage_4_block):\n",
    "        stage_4_outputs = multiplier_stage_4(\n",
    "            *create_inputs(\n",
    "                e_bits,  # unbiased_exp\n",
    "                e_bits,  # leading_zeros\n",
    "                2 * m_bits + 2,  # mantissa_product\n",
    "            ),\n",
    "            m_bits=m_bits,\n",
    "            e_bits=e_bits,\n",
    "            fast=fast,\n",
    "        )\n",
    "        create_outputs(*stage_4_outputs)\n",
    "\n",
    "    # Return all the generated blocks for analysis\n",
    "    return {\n",
    "        \"combinational\": combinational_block,\n",
    "        \"multiplier\": multiplier_block,\n",
    "        \"stage_2\": stage_2_block,\n",
    "        \"stage_3\": stage_3_block,\n",
    "        \"stage_4\": stage_4_block,\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Analyzing combinational block:\n",
      "\n",
      "est. max delay: 4906.51 ps\n",
      "est. max freq: 189.05 MHz\n",
      "est. area: (0.003023064, 0)\n",
      "\n",
      "\n",
      "Analyzing multiplier block:\n",
      "\n",
      "est. max delay: 1828.47 ps\n",
      "est. max freq: 452.19 MHz\n",
      "est. area: (0.0038001744, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_2 block:\n",
      "\n",
      "est. max delay: 1394.44 ps\n",
      "est. max freq: 562.61 MHz\n",
      "est. area: (0.001062864, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_3 block:\n",
      "\n",
      "est. max delay: 1585.10 ps\n",
      "est. max freq: 508.10 MHz\n",
      "est. area: (0.000670824, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_4 block:\n",
      "\n",
      "est. max delay: 1828.47 ps\n",
      "est. max freq: 452.19 MHz\n",
      "est. area: (0.001210968, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "multiplier_blocks = create_multiplier_blocks(Float8, fast=True)\n",
    "\n",
    "for name, block in multiplier_blocks.items():\n",
    "    print(f\"Analyzing {name} block:\")\n",
    "    analyze(block)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# L-mul\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Processing Element\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def connect_pe_io(pe: ProcessingElement):\n",
    "    # Connect the inputs and outputs of the processing element\n",
    "    w_bits, a_bits = pe.weight_type.bitwidth(), pe.data_type.bitwidth()\n",
    "    w_in, d_in, acc_in = create_inputs(\n",
    "        weight_in=w_bits, data_in=a_bits, accum_in=a_bits\n",
    "    )\n",
    "    # w_in, d_in, acc_in = create_inputs(w_bits, a_bits, a_bits)\n",
    "    pe.connect_weight(w_in)\n",
    "    pe.connect_data(d_in)\n",
    "    pe.connect_accum(acc_in)\n",
    "    # if pe.pipeline:\n",
    "    #     controls = create_inputs(weight_en=1, data_en=1, mul_en=1, adder_en=1)\n",
    "    pe.connect_control_signals(\n",
    "        *create_inputs(weight_en=1, data_en=1, mul_en=1, adder_en=1)\n",
    "    )\n",
    "    create_outputs(*pe.outputs.__dict__.values())\n",
    "\n",
    "\n",
    "def create_pe_blocks(\n",
    "    dtypes: tuple[Type[BaseFloat], Type[BaseFloat]]\n",
    ") -> dict[str, Block]:\n",
    "    \"\"\"Create a processing element for each pair of dtypes.\"\"\"\n",
    "\n",
    "    weight_dtype, act_dtype = dtypes\n",
    "\n",
    "    # Defining blocks to encapsulate hardware\n",
    "\n",
    "    combinational_block = Block()\n",
    "    simple_pipeline_block = Block()\n",
    "    simple_pipeline_fast_block = Block()\n",
    "    full_pipeline_block = Block()\n",
    "    full_pipeline_fast_block = Block()\n",
    "\n",
    "    combinational_lmul_block = Block()\n",
    "    simple_pipeline_lmul_block = Block()\n",
    "    simple_pipeline_fast_lmul_block = Block()\n",
    "    full_pipeline_lmul_block = Block()\n",
    "    full_pipeline_fast_lmul_block = Block()\n",
    "\n",
    "    # Standard IEEE multiplier versions\n",
    "\n",
    "    with set_working_block(combinational_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier,\n",
    "            adder=float_adder,\n",
    "            pipeline_mult=False,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(simple_pipeline_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier,\n",
    "            adder=float_adder,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(simple_pipeline_fast_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier_fast_unstable,\n",
    "            adder=float_adder_fast_unstable,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(full_pipeline_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier_pipelined,\n",
    "            adder=float_adder_pipelined,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(full_pipeline_fast_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier_pipelined_fast_unstable,\n",
    "            adder=float_adder_pipelined_fast_unstable,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    # L-mul versions\n",
    "\n",
    "    with set_working_block(combinational_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_simple,\n",
    "            adder=float_adder,\n",
    "            pipeline_mult=False,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(simple_pipeline_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_simple,\n",
    "            adder=float_adder,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(simple_pipeline_fast_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_fast,\n",
    "            adder=float_adder_fast_unstable,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(full_pipeline_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_pipelined,\n",
    "            adder=float_adder_pipelined,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(full_pipeline_fast_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_pipelined_fast,\n",
    "            adder=float_adder_pipelined_fast_unstable,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    return {\n",
    "        \"combinational\": combinational_block,\n",
    "        \"standard\": simple_pipeline_block,\n",
    "        \"fast\": simple_pipeline_fast_block,\n",
    "        \"pipelined\": full_pipeline_block,\n",
    "        \"fast_pipelined\": full_pipeline_fast_block,\n",
    "        \"combinational_lmul\": combinational_lmul_block,\n",
    "        \"standard_lmul\": simple_pipeline_lmul_block,\n",
    "        \"fast_lmul\": simple_pipeline_fast_lmul_block,\n",
    "        \"pipelined_lmul\": full_pipeline_lmul_block,\n",
    "        \"fast_pipelined_lmul\": full_pipeline_fast_lmul_block,\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Pipelining disabled, no product register to enable. Deleting wire.\n",
      "Pipelining disabled, no product register to enable. Deleting wire.\n",
      "Analyzing combinational block:\n",
      "\n",
      "est. max delay: 12953.76 ps\n",
      "est. max freq: 74.98 MHz\n",
      "est. area: (0.0079923888, 0)\n",
      "\n",
      "\n",
      "Analyzing standard block:\n",
      "\n",
      "est. max delay: 7848.58 ps\n",
      "est. max freq: 121.48 MHz\n",
      "est. area: (0.0084523824, 0)\n",
      "\n",
      "\n",
      "Analyzing fast block:\n",
      "\n",
      "est. max delay: 5110.31 ps\n",
      "est. max freq: 182.04 MHz\n",
      "est. area: (0.0084314736, 0)\n",
      "\n",
      "\n",
      "Analyzing pipelined block:\n",
      "\n",
      "est. max delay: 3226.71 ps\n",
      "est. max freq: 277.03 MHz\n",
      "est. area: (0.0121149072, 0)\n",
      "\n",
      "\n",
      "Analyzing fast_pipelined block:\n",
      "\n",
      "est. max delay: 2112.04 ps\n",
      "est. max freq: 400.80 MHz\n",
      "est. area: (0.0120939984, 0)\n",
      "\n",
      "\n",
      "Analyzing combinational_lmul block:\n",
      "\n",
      "est. max delay: 8835.42 ps\n",
      "est. max freq: 108.48 MHz\n",
      "est. area: (0.0055965888, 0)\n",
      "\n",
      "\n",
      "Analyzing standard_lmul block:\n",
      "\n",
      "est. max delay: 7848.58 ps\n",
      "est. max freq: 121.48 MHz\n",
      "est. area: (0.0060565824, 0)\n",
      "\n",
      "\n",
      "Analyzing fast_lmul block:\n",
      "\n",
      "est. max delay: 4310.38 ps\n",
      "est. max freq: 213.07 MHz\n",
      "est. area: (0.0064451376, 0)\n",
      "\n",
      "\n",
      "Analyzing pipelined_lmul block:\n",
      "\n",
      "est. max delay: 3226.71 ps\n",
      "est. max freq: 277.03 MHz\n",
      "est. area: (0.0103045536, 0)\n",
      "\n",
      "\n",
      "Analyzing fast_pipelined_lmul block:\n",
      "\n",
      "est. max delay: 2112.04 ps\n",
      "est. max freq: 400.80 MHz\n",
      "est. area: (0.0103969008, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "reset_working_block()\n",
    "pe_blocks = create_pe_blocks((Float8, Float8))\n",
    "\n",
    "for name, block in pe_blocks.items():\n",
    "    print(f\"Analyzing {name} block:\")\n",
    "    analyze(block)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "pyrtl.core.set_working_block"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "set_working_block"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "dsc180",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
