
Mother-imaginary.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a1c  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08009be8  08009be8  0000abe8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e18  08009e18  0000b0c0  2**0
                  CONTENTS
  4 .ARM          00000008  08009e18  08009e18  0000ae18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e20  08009e20  0000b0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e20  08009e20  0000ae20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e24  08009e24  0000ae24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  08009e28  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000053c  200000c0  08009ee8  0000b0c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005fc  08009ee8  0000b5fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001581a  00000000  00000000  0000b0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029c9  00000000  00000000  0002090a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001080  00000000  00000000  000232d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d1f  00000000  00000000  00024358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002542e  00000000  00000000  00025077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000167a7  00000000  00000000  0004a4a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7361  00000000  00000000  00060c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137fad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e0c  00000000  00000000  00137ff0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0013cdfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000c0 	.word	0x200000c0
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08009bcc 	.word	0x08009bcc

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000c4 	.word	0x200000c4
 8000204:	08009bcc 	.word	0x08009bcc

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2iz>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae8:	d215      	bcs.n	8000b16 <__aeabi_d2iz+0x36>
 8000aea:	d511      	bpl.n	8000b10 <__aeabi_d2iz+0x30>
 8000aec:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d912      	bls.n	8000b1c <__aeabi_d2iz+0x3c>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b06:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	4240      	negne	r0, r0
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d105      	bne.n	8000b28 <__aeabi_d2iz+0x48>
 8000b1c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	bf08      	it	eq
 8000b22:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_uldivmod>:
 8000bd0:	b953      	cbnz	r3, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd2:	b94a      	cbnz	r2, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd4:	2900      	cmp	r1, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	2800      	cmpeq	r0, #0
 8000bda:	bf1c      	itt	ne
 8000bdc:	f04f 31ff 	movne.w	r1, #4294967295
 8000be0:	f04f 30ff 	movne.w	r0, #4294967295
 8000be4:	f000 b96a 	b.w	8000ebc <__aeabi_idiv0>
 8000be8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf0:	f000 f806 	bl	8000c00 <__udivmoddi4>
 8000bf4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfc:	b004      	add	sp, #16
 8000bfe:	4770      	bx	lr

08000c00 <__udivmoddi4>:
 8000c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c04:	9d08      	ldr	r5, [sp, #32]
 8000c06:	460c      	mov	r4, r1
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14e      	bne.n	8000caa <__udivmoddi4+0xaa>
 8000c0c:	4694      	mov	ip, r2
 8000c0e:	458c      	cmp	ip, r1
 8000c10:	4686      	mov	lr, r0
 8000c12:	fab2 f282 	clz	r2, r2
 8000c16:	d962      	bls.n	8000cde <__udivmoddi4+0xde>
 8000c18:	b14a      	cbz	r2, 8000c2e <__udivmoddi4+0x2e>
 8000c1a:	f1c2 0320 	rsb	r3, r2, #32
 8000c1e:	4091      	lsls	r1, r2
 8000c20:	fa20 f303 	lsr.w	r3, r0, r3
 8000c24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c28:	4319      	orrs	r1, r3
 8000c2a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c32:	fa1f f68c 	uxth.w	r6, ip
 8000c36:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c3e:	fb07 1114 	mls	r1, r7, r4, r1
 8000c42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c46:	fb04 f106 	mul.w	r1, r4, r6
 8000c4a:	4299      	cmp	r1, r3
 8000c4c:	d90a      	bls.n	8000c64 <__udivmoddi4+0x64>
 8000c4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c52:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c56:	f080 8112 	bcs.w	8000e7e <__udivmoddi4+0x27e>
 8000c5a:	4299      	cmp	r1, r3
 8000c5c:	f240 810f 	bls.w	8000e7e <__udivmoddi4+0x27e>
 8000c60:	3c02      	subs	r4, #2
 8000c62:	4463      	add	r3, ip
 8000c64:	1a59      	subs	r1, r3, r1
 8000c66:	fa1f f38e 	uxth.w	r3, lr
 8000c6a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c6e:	fb07 1110 	mls	r1, r7, r0, r1
 8000c72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c76:	fb00 f606 	mul.w	r6, r0, r6
 8000c7a:	429e      	cmp	r6, r3
 8000c7c:	d90a      	bls.n	8000c94 <__udivmoddi4+0x94>
 8000c7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c82:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c86:	f080 80fc 	bcs.w	8000e82 <__udivmoddi4+0x282>
 8000c8a:	429e      	cmp	r6, r3
 8000c8c:	f240 80f9 	bls.w	8000e82 <__udivmoddi4+0x282>
 8000c90:	4463      	add	r3, ip
 8000c92:	3802      	subs	r0, #2
 8000c94:	1b9b      	subs	r3, r3, r6
 8000c96:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	b11d      	cbz	r5, 8000ca6 <__udivmoddi4+0xa6>
 8000c9e:	40d3      	lsrs	r3, r2
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d905      	bls.n	8000cba <__udivmoddi4+0xba>
 8000cae:	b10d      	cbz	r5, 8000cb4 <__udivmoddi4+0xb4>
 8000cb0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4608      	mov	r0, r1
 8000cb8:	e7f5      	b.n	8000ca6 <__udivmoddi4+0xa6>
 8000cba:	fab3 f183 	clz	r1, r3
 8000cbe:	2900      	cmp	r1, #0
 8000cc0:	d146      	bne.n	8000d50 <__udivmoddi4+0x150>
 8000cc2:	42a3      	cmp	r3, r4
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xcc>
 8000cc6:	4290      	cmp	r0, r2
 8000cc8:	f0c0 80f0 	bcc.w	8000eac <__udivmoddi4+0x2ac>
 8000ccc:	1a86      	subs	r6, r0, r2
 8000cce:	eb64 0303 	sbc.w	r3, r4, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	2d00      	cmp	r5, #0
 8000cd6:	d0e6      	beq.n	8000ca6 <__udivmoddi4+0xa6>
 8000cd8:	e9c5 6300 	strd	r6, r3, [r5]
 8000cdc:	e7e3      	b.n	8000ca6 <__udivmoddi4+0xa6>
 8000cde:	2a00      	cmp	r2, #0
 8000ce0:	f040 8090 	bne.w	8000e04 <__udivmoddi4+0x204>
 8000ce4:	eba1 040c 	sub.w	r4, r1, ip
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	fa1f f78c 	uxth.w	r7, ip
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cf6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cfa:	fb08 4416 	mls	r4, r8, r6, r4
 8000cfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d02:	fb07 f006 	mul.w	r0, r7, r6
 8000d06:	4298      	cmp	r0, r3
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x11c>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x11a>
 8000d14:	4298      	cmp	r0, r3
 8000d16:	f200 80cd 	bhi.w	8000eb4 <__udivmoddi4+0x2b4>
 8000d1a:	4626      	mov	r6, r4
 8000d1c:	1a1c      	subs	r4, r3, r0
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d26:	fb08 4410 	mls	r4, r8, r0, r4
 8000d2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2e:	fb00 f707 	mul.w	r7, r0, r7
 8000d32:	429f      	cmp	r7, r3
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x148>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x146>
 8000d40:	429f      	cmp	r7, r3
 8000d42:	f200 80b0 	bhi.w	8000ea6 <__udivmoddi4+0x2a6>
 8000d46:	4620      	mov	r0, r4
 8000d48:	1bdb      	subs	r3, r3, r7
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	e7a5      	b.n	8000c9c <__udivmoddi4+0x9c>
 8000d50:	f1c1 0620 	rsb	r6, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5a:	431f      	orrs	r7, r3
 8000d5c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d60:	fa04 f301 	lsl.w	r3, r4, r1
 8000d64:	ea43 030c 	orr.w	r3, r3, ip
 8000d68:	40f4      	lsrs	r4, r6
 8000d6a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d6e:	0c38      	lsrs	r0, r7, #16
 8000d70:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d74:	fbb4 fef0 	udiv	lr, r4, r0
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fb00 441e 	mls	r4, r0, lr, r4
 8000d80:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d84:	fb0e f90c 	mul.w	r9, lr, ip
 8000d88:	45a1      	cmp	r9, r4
 8000d8a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x1a6>
 8000d90:	193c      	adds	r4, r7, r4
 8000d92:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d96:	f080 8084 	bcs.w	8000ea2 <__udivmoddi4+0x2a2>
 8000d9a:	45a1      	cmp	r9, r4
 8000d9c:	f240 8081 	bls.w	8000ea2 <__udivmoddi4+0x2a2>
 8000da0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	eba4 0409 	sub.w	r4, r4, r9
 8000daa:	fa1f f983 	uxth.w	r9, r3
 8000dae:	fbb4 f3f0 	udiv	r3, r4, r0
 8000db2:	fb00 4413 	mls	r4, r0, r3, r4
 8000db6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dba:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d907      	bls.n	8000dd2 <__udivmoddi4+0x1d2>
 8000dc2:	193c      	adds	r4, r7, r4
 8000dc4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc8:	d267      	bcs.n	8000e9a <__udivmoddi4+0x29a>
 8000dca:	45a4      	cmp	ip, r4
 8000dcc:	d965      	bls.n	8000e9a <__udivmoddi4+0x29a>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	443c      	add	r4, r7
 8000dd2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dd6:	fba0 9302 	umull	r9, r3, r0, r2
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	429c      	cmp	r4, r3
 8000de0:	46ce      	mov	lr, r9
 8000de2:	469c      	mov	ip, r3
 8000de4:	d351      	bcc.n	8000e8a <__udivmoddi4+0x28a>
 8000de6:	d04e      	beq.n	8000e86 <__udivmoddi4+0x286>
 8000de8:	b155      	cbz	r5, 8000e00 <__udivmoddi4+0x200>
 8000dea:	ebb8 030e 	subs.w	r3, r8, lr
 8000dee:	eb64 040c 	sbc.w	r4, r4, ip
 8000df2:	fa04 f606 	lsl.w	r6, r4, r6
 8000df6:	40cb      	lsrs	r3, r1
 8000df8:	431e      	orrs	r6, r3
 8000dfa:	40cc      	lsrs	r4, r1
 8000dfc:	e9c5 6400 	strd	r6, r4, [r5]
 8000e00:	2100      	movs	r1, #0
 8000e02:	e750      	b.n	8000ca6 <__udivmoddi4+0xa6>
 8000e04:	f1c2 0320 	rsb	r3, r2, #32
 8000e08:	fa20 f103 	lsr.w	r1, r0, r3
 8000e0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e10:	fa24 f303 	lsr.w	r3, r4, r3
 8000e14:	4094      	lsls	r4, r2
 8000e16:	430c      	orrs	r4, r1
 8000e18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e1c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e28:	fb08 3110 	mls	r1, r8, r0, r3
 8000e2c:	0c23      	lsrs	r3, r4, #16
 8000e2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e32:	fb00 f107 	mul.w	r1, r0, r7
 8000e36:	4299      	cmp	r1, r3
 8000e38:	d908      	bls.n	8000e4c <__udivmoddi4+0x24c>
 8000e3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e42:	d22c      	bcs.n	8000e9e <__udivmoddi4+0x29e>
 8000e44:	4299      	cmp	r1, r3
 8000e46:	d92a      	bls.n	8000e9e <__udivmoddi4+0x29e>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4463      	add	r3, ip
 8000e4c:	1a5b      	subs	r3, r3, r1
 8000e4e:	b2a4      	uxth	r4, r4
 8000e50:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e54:	fb08 3311 	mls	r3, r8, r1, r3
 8000e58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e5c:	fb01 f307 	mul.w	r3, r1, r7
 8000e60:	42a3      	cmp	r3, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x276>
 8000e64:	eb1c 0404 	adds.w	r4, ip, r4
 8000e68:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e6c:	d213      	bcs.n	8000e96 <__udivmoddi4+0x296>
 8000e6e:	42a3      	cmp	r3, r4
 8000e70:	d911      	bls.n	8000e96 <__udivmoddi4+0x296>
 8000e72:	3902      	subs	r1, #2
 8000e74:	4464      	add	r4, ip
 8000e76:	1ae4      	subs	r4, r4, r3
 8000e78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e7c:	e739      	b.n	8000cf2 <__udivmoddi4+0xf2>
 8000e7e:	4604      	mov	r4, r0
 8000e80:	e6f0      	b.n	8000c64 <__udivmoddi4+0x64>
 8000e82:	4608      	mov	r0, r1
 8000e84:	e706      	b.n	8000c94 <__udivmoddi4+0x94>
 8000e86:	45c8      	cmp	r8, r9
 8000e88:	d2ae      	bcs.n	8000de8 <__udivmoddi4+0x1e8>
 8000e8a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e8e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e92:	3801      	subs	r0, #1
 8000e94:	e7a8      	b.n	8000de8 <__udivmoddi4+0x1e8>
 8000e96:	4631      	mov	r1, r6
 8000e98:	e7ed      	b.n	8000e76 <__udivmoddi4+0x276>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	e799      	b.n	8000dd2 <__udivmoddi4+0x1d2>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e7d4      	b.n	8000e4c <__udivmoddi4+0x24c>
 8000ea2:	46d6      	mov	lr, sl
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1a6>
 8000ea6:	4463      	add	r3, ip
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e74d      	b.n	8000d48 <__udivmoddi4+0x148>
 8000eac:	4606      	mov	r6, r0
 8000eae:	4623      	mov	r3, r4
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	e70f      	b.n	8000cd4 <__udivmoddi4+0xd4>
 8000eb4:	3e02      	subs	r6, #2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	e730      	b.n	8000d1c <__udivmoddi4+0x11c>
 8000eba:	bf00      	nop

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <_ZN6BNO055C1EP17I2C_HandleTypeDefh>:


#include "BNO055.h"
#include "main.h"

BNO055::BNO055(I2C_HandleTypeDef* i2cHandle, uint8_t address)
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	4613      	mov	r3, r2
 8000ecc:	71fb      	strb	r3, [r7, #7]
    : _i2cHandle(i2cHandle), _address(address << 1) {}
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	68ba      	ldr	r2, [r7, #8]
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	711a      	strb	r2, [r3, #4]
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <_ZN6BNO0555beginEv>:

bool BNO055::begin() {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
    uint8_t configMode = 0x00; // CONFIGMODE
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	73fb      	strb	r3, [r7, #15]
    if (write(0x3D, &configMode, 1) != HAL_OK) {
 8000ef8:	f107 020f 	add.w	r2, r7, #15
 8000efc:	2301      	movs	r3, #1
 8000efe:	213d      	movs	r1, #61	@ 0x3d
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f000 f893 	bl	800102c <_ZN6BNO0555writeEhPht>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	bf14      	ite	ne
 8000f0c:	2301      	movne	r3, #1
 8000f0e:	2300      	moveq	r3, #0
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <_ZN6BNO0555beginEv+0x2e>
        return false;
 8000f16:	2300      	movs	r3, #0
 8000f18:	e019      	b.n	8000f4e <_ZN6BNO0555beginEv+0x62>
    }
    HAL_Delay(30);
 8000f1a:	201e      	movs	r0, #30
 8000f1c:	f002 fb5a 	bl	80035d4 <HAL_Delay>

    uint8_t ndofMode = 0x0C;
 8000f20:	230c      	movs	r3, #12
 8000f22:	73bb      	strb	r3, [r7, #14]
//    uint8_t imuMode = 0x08;
    if (write(0x3D, &ndofMode, 1) != HAL_OK) {
 8000f24:	f107 020e 	add.w	r2, r7, #14
 8000f28:	2301      	movs	r3, #1
 8000f2a:	213d      	movs	r1, #61	@ 0x3d
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f000 f87d 	bl	800102c <_ZN6BNO0555writeEhPht>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bf14      	ite	ne
 8000f38:	2301      	movne	r3, #1
 8000f3a:	2300      	moveq	r3, #0
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <_ZN6BNO0555beginEv+0x5a>
        return false;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e003      	b.n	8000f4e <_ZN6BNO0555beginEv+0x62>
    }
    HAL_Delay(30);
 8000f46:	201e      	movs	r0, #30
 8000f48:	f002 fb44 	bl	80035d4 <HAL_Delay>

    return true;
 8000f4c:	2301      	movs	r3, #1
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3710      	adds	r7, #16
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <_ZN6BNO05514getEulerAnglesERfS0_S0_>:
void BNO055::setMode(uint8_t mode) {
    write(0x3D, &mode, 1);
    HAL_Delay(30);
}

void BNO055::getEulerAngles(float& heading, float& roll, float& pitch) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
 8000f64:	603b      	str	r3, [r7, #0]
    uint8_t eulerData[6];
    if (read(0x1A, eulerData, 6) == HAL_OK) {
 8000f66:	f107 0214 	add.w	r2, r7, #20
 8000f6a:	2306      	movs	r3, #6
 8000f6c:	211a      	movs	r1, #26
 8000f6e:	68f8      	ldr	r0, [r7, #12]
 8000f70:	f000 f87c 	bl	800106c <_ZN6BNO0554readEhPht>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	bf0c      	ite	eq
 8000f7a:	2301      	moveq	r3, #1
 8000f7c:	2300      	movne	r3, #0
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d04d      	beq.n	8001020 <_ZN6BNO05514getEulerAnglesERfS0_S0_+0xc8>
        int16_t headingRaw = ((int16_t)eulerData[1] << 8) | eulerData[0];
 8000f84:	7d7b      	ldrb	r3, [r7, #21]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b21a      	sxth	r2, r3
 8000f8a:	7d3b      	ldrb	r3, [r7, #20]
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	83fb      	strh	r3, [r7, #30]
        int16_t rollRaw = ((int16_t)eulerData[3] << 8) | eulerData[2];
 8000f92:	7dfb      	ldrb	r3, [r7, #23]
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	b21a      	sxth	r2, r3
 8000f98:	7dbb      	ldrb	r3, [r7, #22]
 8000f9a:	b21b      	sxth	r3, r3
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	83bb      	strh	r3, [r7, #28]
        int16_t pitchRaw = ((int16_t)eulerData[5] << 8) | eulerData[4];
 8000fa0:	7e7b      	ldrb	r3, [r7, #25]
 8000fa2:	021b      	lsls	r3, r3, #8
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	7e3b      	ldrb	r3, [r7, #24]
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	837b      	strh	r3, [r7, #26]

        heading = headingRaw / 16.0;
 8000fae:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fa7a 	bl	80004ac <__aeabi_i2d>
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001028 <_ZN6BNO05514getEulerAnglesERfS0_S0_+0xd0>)
 8000fbe:	f7ff fc09 	bl	80007d4 <__aeabi_ddiv>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	4610      	mov	r0, r2
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f7ff fdb1 	bl	8000b30 <__aeabi_d2f>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	601a      	str	r2, [r3, #0]
        roll = rollRaw / 16.0;
 8000fd4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff fa67 	bl	80004ac <__aeabi_i2d>
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <_ZN6BNO05514getEulerAnglesERfS0_S0_+0xd0>)
 8000fe4:	f7ff fbf6 	bl	80007d4 <__aeabi_ddiv>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	460b      	mov	r3, r1
 8000fec:	4610      	mov	r0, r2
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f7ff fd9e 	bl	8000b30 <__aeabi_d2f>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	601a      	str	r2, [r3, #0]
        pitch = pitchRaw / 16.0;
 8000ffa:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fa54 	bl	80004ac <__aeabi_i2d>
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <_ZN6BNO05514getEulerAnglesERfS0_S0_+0xd0>)
 800100a:	f7ff fbe3 	bl	80007d4 <__aeabi_ddiv>
 800100e:	4602      	mov	r2, r0
 8001010:	460b      	mov	r3, r1
 8001012:	4610      	mov	r0, r2
 8001014:	4619      	mov	r1, r3
 8001016:	f7ff fd8b 	bl	8000b30 <__aeabi_d2f>
 800101a:	4602      	mov	r2, r0
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	601a      	str	r2, [r3, #0]
    }
}
 8001020:	bf00      	nop
 8001022:	3720      	adds	r7, #32
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40300000 	.word	0x40300000

0800102c <_ZN6BNO0555writeEhPht>:

HAL_StatusTypeDef BNO055::write(uint8_t reg, uint8_t* data, uint16_t size) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af04      	add	r7, sp, #16
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	607a      	str	r2, [r7, #4]
 8001036:	461a      	mov	r2, r3
 8001038:	460b      	mov	r3, r1
 800103a:	72fb      	strb	r3, [r7, #11]
 800103c:	4613      	mov	r3, r2
 800103e:	813b      	strh	r3, [r7, #8]
    return HAL_I2C_Mem_Write(_i2cHandle, _address, reg, I2C_MEMADD_SIZE_8BIT, data, size, HAL_MAX_DELAY);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	6818      	ldr	r0, [r3, #0]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	791b      	ldrb	r3, [r3, #4]
 8001048:	4619      	mov	r1, r3
 800104a:	7afb      	ldrb	r3, [r7, #11]
 800104c:	b29a      	uxth	r2, r3
 800104e:	f04f 33ff 	mov.w	r3, #4294967295
 8001052:	9302      	str	r3, [sp, #8]
 8001054:	893b      	ldrh	r3, [r7, #8]
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2301      	movs	r3, #1
 800105e:	f003 fa83 	bl	8004568 <HAL_I2C_Mem_Write>
 8001062:	4603      	mov	r3, r0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <_ZN6BNO0554readEhPht>:

HAL_StatusTypeDef BNO055::read(uint8_t reg, uint8_t* data, uint16_t size) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af04      	add	r7, sp, #16
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	461a      	mov	r2, r3
 8001078:	460b      	mov	r3, r1
 800107a:	72fb      	strb	r3, [r7, #11]
 800107c:	4613      	mov	r3, r2
 800107e:	813b      	strh	r3, [r7, #8]
    return HAL_I2C_Mem_Read(_i2cHandle, _address, reg, I2C_MEMADD_SIZE_8BIT, data, size, HAL_MAX_DELAY);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6818      	ldr	r0, [r3, #0]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	791b      	ldrb	r3, [r3, #4]
 8001088:	4619      	mov	r1, r3
 800108a:	7afb      	ldrb	r3, [r7, #11]
 800108c:	b29a      	uxth	r2, r3
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	893b      	ldrh	r3, [r7, #8]
 8001096:	9301      	str	r3, [sp, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	f003 fb5d 	bl	800475c <HAL_I2C_Mem_Read>
 80010a2:	4603      	mov	r3, r0
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    if (htim == &htim2){
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a07      	ldr	r2, [pc, #28]	@ (80010d4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d104      	bne.n	80010c6 <HAL_TIM_PeriodElapsedCallback+0x1a>
        m_counter++;
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	3301      	adds	r3, #1
 80010c2:	4a05      	ldr	r2, [pc, #20]	@ (80010d8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80010c4:	6013      	str	r3, [r2, #0]
    }
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000130 	.word	0x20000130
 80010d8:	200003a0 	.word	0x200003a0
 80010dc:	00000000 	.word	0x00000000

080010e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e0:	b5b0      	push	{r4, r5, r7, lr}
 80010e2:	b0ba      	sub	sp, #232	@ 0xe8
 80010e4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e6:	f002 fa03 	bl	80034f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ea:	f000 fd0d 	bl	8001b08 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ee:	f000 ff8d 	bl	800200c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80010f2:	f000 ff63 	bl	8001fbc <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 80010f6:	f000 fd89 	bl	8001c0c <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 80010fa:	f000 fdbb 	bl	8001c74 <_ZL12MX_TIM2_Initv>
  MX_USART6_UART_Init();
 80010fe:	f000 ff2f 	bl	8001f60 <_ZL19MX_USART6_UART_Initv>
  MX_UART5_Init();
 8001102:	f000 fea3 	bl	8001e4c <_ZL13MX_UART5_Initv>
  MX_USART3_UART_Init();
 8001106:	f000 fefd 	bl	8001f04 <_ZL19MX_USART3_UART_Initv>
  MX_TIM4_Init();
 800110a:	f000 fe0f 	bl	8001d2c <_ZL12MX_TIM4_Initv>
  MX_USART2_UART_Init();
 800110e:	f000 fecb 	bl	8001ea8 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(Servo_ON_GPIO_Port, Servo_ON_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2102      	movs	r1, #2
 8001116:	481e      	ldr	r0, [pc, #120]	@ (8001190 <main+0xb0>)
 8001118:	f003 f8ae 	bl	8004278 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2);
 800111c:	481d      	ldr	r0, [pc, #116]	@ (8001194 <main+0xb4>)
 800111e:	f004 ff89 	bl	8006034 <HAL_TIM_Base_Start_IT>
  HAL_UART_Transmit(&huart6, send_array, 12, 10);
 8001122:	230a      	movs	r3, #10
 8001124:	220c      	movs	r2, #12
 8001126:	491c      	ldr	r1, [pc, #112]	@ (8001198 <main+0xb8>)
 8001128:	481c      	ldr	r0, [pc, #112]	@ (800119c <main+0xbc>)
 800112a:	f005 ffb3 	bl	8007094 <HAL_UART_Transmit>

  HAL_UART_Receive_DMA(&huart5,rxBufA,64);
 800112e:	2240      	movs	r2, #64	@ 0x40
 8001130:	491b      	ldr	r1, [pc, #108]	@ (80011a0 <main+0xc0>)
 8001132:	481c      	ldr	r0, [pc, #112]	@ (80011a4 <main+0xc4>)
 8001134:	f006 f8d0 	bl	80072d8 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart2,rxBufB,64);
 8001138:	2240      	movs	r2, #64	@ 0x40
 800113a:	491b      	ldr	r1, [pc, #108]	@ (80011a8 <main+0xc8>)
 800113c:	481b      	ldr	r0, [pc, #108]	@ (80011ac <main+0xcc>)
 800113e:	f006 f8cb 	bl	80072d8 <HAL_UART_Receive_DMA>

  BNO055 bno055(&hi2c1);
 8001142:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001146:	2228      	movs	r2, #40	@ 0x28
 8001148:	4919      	ldr	r1, [pc, #100]	@ (80011b0 <main+0xd0>)
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff feb8 	bl	8000ec0 <_ZN6BNO055C1EP17I2C_HandleTypeDefh>

  if (!bno055.begin()) {
 8001150:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff fec9 	bl	8000eec <_ZN6BNO0555beginEv>
 800115a:	4603      	mov	r3, r0
 800115c:	f083 0301 	eor.w	r3, r3, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b00      	cmp	r3, #0
 8001164:	d02a      	beq.n	80011bc <main+0xdc>
	  // 
	  uint32_t Ltika_pcounter = m_counter;
 8001166:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <main+0xd4>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	  while (1){
		if(m_counter - Ltika_pcounter > 100){
 800116e:	4b11      	ldr	r3, [pc, #68]	@ (80011b4 <main+0xd4>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	2b64      	cmp	r3, #100	@ 0x64
 800117a:	d9f8      	bls.n	800116e <main+0x8e>
		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 800117c:	2104      	movs	r1, #4
 800117e:	480e      	ldr	r0, [pc, #56]	@ (80011b8 <main+0xd8>)
 8001180:	f003 f893 	bl	80042aa <HAL_GPIO_TogglePin>
		Ltika_pcounter = m_counter;
 8001184:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <main+0xd4>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
		if(m_counter - Ltika_pcounter > 100){
 800118c:	e7ef      	b.n	800116e <main+0x8e>
 800118e:	bf00      	nop
 8001190:	40020000 	.word	0x40020000
 8001194:	20000130 	.word	0x20000130
 8001198:	20000000 	.word	0x20000000
 800119c:	20000298 	.word	0x20000298
 80011a0:	2000040c 	.word	0x2000040c
 80011a4:	200001c0 	.word	0x200001c0
 80011a8:	20000458 	.word	0x20000458
 80011ac:	20000208 	.word	0x20000208
 80011b0:	200000dc 	.word	0x200000dc
 80011b4:	200003a0 	.word	0x200003a0
 80011b8:	40020400 	.word	0x40020400
	  };
  }

  float heading, roll, pitch;

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80011bc:	2100      	movs	r1, #0
 80011be:	48b0      	ldr	r0, [pc, #704]	@ (8001480 <main+0x3a0>)
 80011c0:	f005 f802 	bl	80061c8 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 25);
 80011c4:	4bae      	ldr	r3, [pc, #696]	@ (8001480 <main+0x3a0>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2219      	movs	r2, #25
 80011ca:	635a      	str	r2, [r3, #52]	@ 0x34
//  camera_pcounter = m_counter;

  HAL_Delay(2000);
 80011cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011d0:	f002 fa00 	bl	80035d4 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  PERFORMANCE performance(perform, camera, cur_movement, display, circle_position, fish_position, position, cur_speed_pol);
 80011d4:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80011d8:	4baa      	ldr	r3, [pc, #680]	@ (8001484 <main+0x3a4>)
 80011da:	9304      	str	r3, [sp, #16]
 80011dc:	4baa      	ldr	r3, [pc, #680]	@ (8001488 <main+0x3a8>)
 80011de:	9303      	str	r3, [sp, #12]
 80011e0:	4baa      	ldr	r3, [pc, #680]	@ (800148c <main+0x3ac>)
 80011e2:	9302      	str	r3, [sp, #8]
 80011e4:	4baa      	ldr	r3, [pc, #680]	@ (8001490 <main+0x3b0>)
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	4baa      	ldr	r3, [pc, #680]	@ (8001494 <main+0x3b4>)
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	4baa      	ldr	r3, [pc, #680]	@ (8001498 <main+0x3b8>)
 80011ee:	4aab      	ldr	r2, [pc, #684]	@ (800149c <main+0x3bc>)
 80011f0:	49ab      	ldr	r1, [pc, #684]	@ (80014a0 <main+0x3c0>)
 80011f2:	f001 fa47 	bl	8002684 <_ZN11PERFORMANCEC1EPtPhPsS2_S2_S2_S2_S2_>

  uint32_t Ltika_pcounter = m_counter;
 80011f6:	4bab      	ldr	r3, [pc, #684]	@ (80014a4 <main+0x3c4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  uint32_t d_pcounter = m_counter;
 80011fe:	4ba9      	ldr	r3, [pc, #676]	@ (80014a4 <main+0x3c4>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t speed_pcounter = m_counter;
 8001206:	4ba7      	ldr	r3, [pc, #668]	@ (80014a4 <main+0x3c4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  uint8_t OdoX_ID[3] = {248, 210, 210};
 800120e:	4aa6      	ldr	r2, [pc, #664]	@ (80014a8 <main+0x3c8>)
 8001210:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001214:	6812      	ldr	r2, [r2, #0]
 8001216:	4611      	mov	r1, r2
 8001218:	8019      	strh	r1, [r3, #0]
 800121a:	3302      	adds	r3, #2
 800121c:	0c12      	lsrs	r2, r2, #16
 800121e:	701a      	strb	r2, [r3, #0]
  uint8_t OdoY_ID[3] = {249, 210, 210};
 8001220:	4aa2      	ldr	r2, [pc, #648]	@ (80014ac <main+0x3cc>)
 8001222:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001226:	6812      	ldr	r2, [r2, #0]
 8001228:	4611      	mov	r1, r2
 800122a:	8019      	strh	r1, [r3, #0]
 800122c:	3302      	adds	r3, #2
 800122e:	0c12      	lsrs	r2, r2, #16
 8001230:	701a      	strb	r2, [r3, #0]

  int16_t speed;
  int16_t p_speed = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
  int16_t degree;

//setup p_position
  HAL_UART_Transmit(&huart6, OdoX_ID, 3, 1);
 8001238:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800123c:	2301      	movs	r3, #1
 800123e:	2203      	movs	r2, #3
 8001240:	489b      	ldr	r0, [pc, #620]	@ (80014b0 <main+0x3d0>)
 8001242:	f005 ff27 	bl	8007094 <HAL_UART_Transmit>
  if(HAL_UART_Receive(&huart6, rxDataX, 3, 1) == HAL_OK){
 8001246:	2301      	movs	r3, #1
 8001248:	2203      	movs	r2, #3
 800124a:	499a      	ldr	r1, [pc, #616]	@ (80014b4 <main+0x3d4>)
 800124c:	4898      	ldr	r0, [pc, #608]	@ (80014b0 <main+0x3d0>)
 800124e:	f005 ffac 	bl	80071aa <HAL_UART_Receive>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	bf0c      	ite	eq
 8001258:	2301      	moveq	r3, #1
 800125a:	2300      	movne	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2b00      	cmp	r3, #0
 8001260:	d003      	beq.n	800126a <main+0x18a>
    HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001262:	2104      	movs	r1, #4
 8001264:	4894      	ldr	r0, [pc, #592]	@ (80014b8 <main+0x3d8>)
 8001266:	f003 f820 	bl	80042aa <HAL_GPIO_TogglePin>
  }else{}
  p_position[0] = rxDataX[1] + rxDataX[2]*200 - 20000;
 800126a:	4b92      	ldr	r3, [pc, #584]	@ (80014b4 <main+0x3d4>)
 800126c:	785b      	ldrb	r3, [r3, #1]
 800126e:	461a      	mov	r2, r3
 8001270:	4b90      	ldr	r3, [pc, #576]	@ (80014b4 <main+0x3d4>)
 8001272:	789b      	ldrb	r3, [r3, #2]
 8001274:	4619      	mov	r1, r3
 8001276:	0089      	lsls	r1, r1, #2
 8001278:	440b      	add	r3, r1
 800127a:	4619      	mov	r1, r3
 800127c:	0088      	lsls	r0, r1, #2
 800127e:	4619      	mov	r1, r3
 8001280:	4603      	mov	r3, r0
 8001282:	440b      	add	r3, r1
 8001284:	00db      	lsls	r3, r3, #3
 8001286:	b29b      	uxth	r3, r3
 8001288:	4413      	add	r3, r2
 800128a:	b29b      	uxth	r3, r3
 800128c:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 8001290:	3b20      	subs	r3, #32
 8001292:	b29b      	uxth	r3, r3
 8001294:	b21a      	sxth	r2, r3
 8001296:	4b89      	ldr	r3, [pc, #548]	@ (80014bc <main+0x3dc>)
 8001298:	801a      	strh	r2, [r3, #0]

  HAL_UART_Transmit(&huart6, OdoY_ID, 3, 1);
 800129a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800129e:	2301      	movs	r3, #1
 80012a0:	2203      	movs	r2, #3
 80012a2:	4883      	ldr	r0, [pc, #524]	@ (80014b0 <main+0x3d0>)
 80012a4:	f005 fef6 	bl	8007094 <HAL_UART_Transmit>
  if(HAL_UART_Receive(&huart6, rxDataY, 3, 1) == HAL_OK){
 80012a8:	2301      	movs	r3, #1
 80012aa:	2203      	movs	r2, #3
 80012ac:	4984      	ldr	r1, [pc, #528]	@ (80014c0 <main+0x3e0>)
 80012ae:	4880      	ldr	r0, [pc, #512]	@ (80014b0 <main+0x3d0>)
 80012b0:	f005 ff7b 	bl	80071aa <HAL_UART_Receive>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	bf0c      	ite	eq
 80012ba:	2301      	moveq	r3, #1
 80012bc:	2300      	movne	r3, #0
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <main+0x1ec>
    HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80012c4:	2104      	movs	r1, #4
 80012c6:	487c      	ldr	r0, [pc, #496]	@ (80014b8 <main+0x3d8>)
 80012c8:	f002 ffef 	bl	80042aa <HAL_GPIO_TogglePin>
  }else{}
  p_position[1] = rxDataY[1] + rxDataY[2]*200 - 20000;
 80012cc:	4b7c      	ldr	r3, [pc, #496]	@ (80014c0 <main+0x3e0>)
 80012ce:	785b      	ldrb	r3, [r3, #1]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b7b      	ldr	r3, [pc, #492]	@ (80014c0 <main+0x3e0>)
 80012d4:	789b      	ldrb	r3, [r3, #2]
 80012d6:	4619      	mov	r1, r3
 80012d8:	0089      	lsls	r1, r1, #2
 80012da:	440b      	add	r3, r1
 80012dc:	4619      	mov	r1, r3
 80012de:	0088      	lsls	r0, r1, #2
 80012e0:	4619      	mov	r1, r3
 80012e2:	4603      	mov	r3, r0
 80012e4:	440b      	add	r3, r1
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	4413      	add	r3, r2
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 80012f2:	3b20      	subs	r3, #32
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	4b70      	ldr	r3, [pc, #448]	@ (80014bc <main+0x3dc>)
 80012fa:	805a      	strh	r2, [r3, #2]

  speed_pcounter = m_counter;
 80012fc:	4b69      	ldr	r3, [pc, #420]	@ (80014a4 <main+0x3c4>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

////START loop

  while (1)
  {
	dtime = m_counter - d_pcounter;
 8001304:	4b67      	ldr	r3, [pc, #412]	@ (80014a4 <main+0x3c4>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	b29a      	uxth	r2, r3
 800130a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800130e:	b29b      	uxth	r3, r3
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	b29a      	uxth	r2, r3
 8001314:	4b6b      	ldr	r3, [pc, #428]	@ (80014c4 <main+0x3e4>)
 8001316:	801a      	strh	r2, [r3, #0]
	d_pcounter = m_counter;
 8001318:	4b62      	ldr	r3, [pc, #392]	@ (80014a4 <main+0x3c4>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

	if(HAL_GPIO_ReadPin(TACTSW0_GPIO_Port, TACTSW0_Pin) == 1){rst_mcounter = m_counter;}
 8001320:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001324:	4864      	ldr	r0, [pc, #400]	@ (80014b8 <main+0x3d8>)
 8001326:	f002 ff8f 	bl	8004248 <HAL_GPIO_ReadPin>
 800132a:	4603      	mov	r3, r0
 800132c:	2b01      	cmp	r3, #1
 800132e:	bf0c      	ite	eq
 8001330:	2301      	moveq	r3, #1
 8001332:	2300      	movne	r3, #0
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <main+0x262>
 800133a:	4b5a      	ldr	r3, [pc, #360]	@ (80014a4 <main+0x3c4>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a62      	ldr	r2, [pc, #392]	@ (80014c8 <main+0x3e8>)
 8001340:	6013      	str	r3, [r2, #0]
	now_mcounter = m_counter - rst_mcounter;
 8001342:	4b58      	ldr	r3, [pc, #352]	@ (80014a4 <main+0x3c4>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4b60      	ldr	r3, [pc, #384]	@ (80014c8 <main+0x3e8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	4a5f      	ldr	r2, [pc, #380]	@ (80014cc <main+0x3ec>)
 800134e:	6013      	str	r3, [r2, #0]

////START get NOW-STATUS

//get rotate
	bno055.getEulerAngles(heading, roll, pitch);
 8001350:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001354:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8001358:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800135c:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8001360:	f7ff fdfa 	bl	8000f58 <_ZN6BNO05514getEulerAnglesERfS0_S0_>
	rotate = (int)heading;
 8001364:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001368:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800136c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001370:	4b57      	ldr	r3, [pc, #348]	@ (80014d0 <main+0x3f0>)
 8001372:	edc3 7a00 	vstr	s15, [r3]

//get x coordinate
	HAL_UART_Transmit(&huart6, OdoX_ID, 3, 1);
 8001376:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800137a:	2301      	movs	r3, #1
 800137c:	2203      	movs	r2, #3
 800137e:	484c      	ldr	r0, [pc, #304]	@ (80014b0 <main+0x3d0>)
 8001380:	f005 fe88 	bl	8007094 <HAL_UART_Transmit>
	if(HAL_UART_Receive(&huart6, rxDataX, 3, 1) == HAL_OK){
 8001384:	2301      	movs	r3, #1
 8001386:	2203      	movs	r2, #3
 8001388:	494a      	ldr	r1, [pc, #296]	@ (80014b4 <main+0x3d4>)
 800138a:	4849      	ldr	r0, [pc, #292]	@ (80014b0 <main+0x3d0>)
 800138c:	f005 ff0d 	bl	80071aa <HAL_UART_Receive>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	bf0c      	ite	eq
 8001396:	2301      	moveq	r3, #1
 8001398:	2300      	movne	r3, #0
 800139a:	b2db      	uxtb	r3, r3
 800139c:	2b00      	cmp	r3, #0
 800139e:	d003      	beq.n	80013a8 <main+0x2c8>
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80013a0:	2104      	movs	r1, #4
 80013a2:	4845      	ldr	r0, [pc, #276]	@ (80014b8 <main+0x3d8>)
 80013a4:	f002 ff81 	bl	80042aa <HAL_GPIO_TogglePin>
	}else{}
	position[0] = rxDataX[1] + rxDataX[2]*200 - 20000;
 80013a8:	4b42      	ldr	r3, [pc, #264]	@ (80014b4 <main+0x3d4>)
 80013aa:	785b      	ldrb	r3, [r3, #1]
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b41      	ldr	r3, [pc, #260]	@ (80014b4 <main+0x3d4>)
 80013b0:	789b      	ldrb	r3, [r3, #2]
 80013b2:	4619      	mov	r1, r3
 80013b4:	0089      	lsls	r1, r1, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	4619      	mov	r1, r3
 80013ba:	0088      	lsls	r0, r1, #2
 80013bc:	4619      	mov	r1, r3
 80013be:	4603      	mov	r3, r0
 80013c0:	440b      	add	r3, r1
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	4413      	add	r3, r2
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 80013ce:	3b20      	subs	r3, #32
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	b21a      	sxth	r2, r3
 80013d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001488 <main+0x3a8>)
 80013d6:	801a      	strh	r2, [r3, #0]

//get y coordinate
	HAL_UART_Transmit(&huart6, OdoY_ID, 3, 1);
 80013d8:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80013dc:	2301      	movs	r3, #1
 80013de:	2203      	movs	r2, #3
 80013e0:	4833      	ldr	r0, [pc, #204]	@ (80014b0 <main+0x3d0>)
 80013e2:	f005 fe57 	bl	8007094 <HAL_UART_Transmit>
	if(HAL_UART_Receive(&huart6, rxDataY, 3, 1) == HAL_OK){
 80013e6:	2301      	movs	r3, #1
 80013e8:	2203      	movs	r2, #3
 80013ea:	4935      	ldr	r1, [pc, #212]	@ (80014c0 <main+0x3e0>)
 80013ec:	4830      	ldr	r0, [pc, #192]	@ (80014b0 <main+0x3d0>)
 80013ee:	f005 fedc 	bl	80071aa <HAL_UART_Receive>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	bf0c      	ite	eq
 80013f8:	2301      	moveq	r3, #1
 80013fa:	2300      	movne	r3, #0
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <main+0x32a>
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001402:	2104      	movs	r1, #4
 8001404:	482c      	ldr	r0, [pc, #176]	@ (80014b8 <main+0x3d8>)
 8001406:	f002 ff50 	bl	80042aa <HAL_GPIO_TogglePin>
	}else{}
	position[1] = rxDataY[1] + rxDataY[2]*200 - 20000;
 800140a:	4b2d      	ldr	r3, [pc, #180]	@ (80014c0 <main+0x3e0>)
 800140c:	785b      	ldrb	r3, [r3, #1]
 800140e:	461a      	mov	r2, r3
 8001410:	4b2b      	ldr	r3, [pc, #172]	@ (80014c0 <main+0x3e0>)
 8001412:	789b      	ldrb	r3, [r3, #2]
 8001414:	4619      	mov	r1, r3
 8001416:	0089      	lsls	r1, r1, #2
 8001418:	440b      	add	r3, r1
 800141a:	4619      	mov	r1, r3
 800141c:	0088      	lsls	r0, r1, #2
 800141e:	4619      	mov	r1, r3
 8001420:	4603      	mov	r3, r0
 8001422:	440b      	add	r3, r1
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	b29b      	uxth	r3, r3
 8001428:	4413      	add	r3, r2
 800142a:	b29b      	uxth	r3, r3
 800142c:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 8001430:	3b20      	subs	r3, #32
 8001432:	b29b      	uxth	r3, r3
 8001434:	b21a      	sxth	r2, r3
 8001436:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <main+0x3a8>)
 8001438:	805a      	strh	r2, [r3, #2]

//get speed
	if(m_counter - speed_pcounter >= 20){
 800143a:	4b1a      	ldr	r3, [pc, #104]	@ (80014a4 <main+0x3c4>)
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b13      	cmp	r3, #19
 8001446:	f240 80ca 	bls.w	80015de <main+0x4fe>
		dposition[0] = position[0] - p_position[0];
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <main+0x3a8>)
 800144c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001450:	b29a      	uxth	r2, r3
 8001452:	4b1a      	ldr	r3, [pc, #104]	@ (80014bc <main+0x3dc>)
 8001454:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001458:	b29b      	uxth	r3, r3
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	b29b      	uxth	r3, r3
 800145e:	b21a      	sxth	r2, r3
 8001460:	4b1c      	ldr	r3, [pc, #112]	@ (80014d4 <main+0x3f4>)
 8001462:	801a      	strh	r2, [r3, #0]
		p_position[0] = position[0];
 8001464:	4b08      	ldr	r3, [pc, #32]	@ (8001488 <main+0x3a8>)
 8001466:	f9b3 2000 	ldrsh.w	r2, [r3]
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <main+0x3dc>)
 800146c:	801a      	strh	r2, [r3, #0]

		dposition[1] = position[1] - p_position[1];
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <main+0x3a8>)
 8001470:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001474:	b29a      	uxth	r2, r3
 8001476:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <main+0x3dc>)
 8001478:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800147c:	e02c      	b.n	80014d8 <main+0x3f8>
 800147e:	bf00      	nop
 8001480:	20000178 	.word	0x20000178
 8001484:	20000408 	.word	0x20000408
 8001488:	200003bc 	.word	0x200003bc
 800148c:	200003d0 	.word	0x200003d0
 8001490:	200003c8 	.word	0x200003c8
 8001494:	2000000c 	.word	0x2000000c
 8001498:	20000400 	.word	0x20000400
 800149c:	20000498 	.word	0x20000498
 80014a0:	2000004c 	.word	0x2000004c
 80014a4:	200003a0 	.word	0x200003a0
 80014a8:	08009be8 	.word	0x08009be8
 80014ac:	08009bec 	.word	0x08009bec
 80014b0:	20000298 	.word	0x20000298
 80014b4:	200003b4 	.word	0x200003b4
 80014b8:	40020400 	.word	0x40020400
 80014bc:	200003f4 	.word	0x200003f4
 80014c0:	200003b8 	.word	0x200003b8
 80014c4:	2000049a 	.word	0x2000049a
 80014c8:	200003a4 	.word	0x200003a4
 80014cc:	200003a8 	.word	0x200003a8
 80014d0:	200003c4 	.word	0x200003c4
 80014d4:	200003fc 	.word	0x200003fc
 80014d8:	b29b      	uxth	r3, r3
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b21a      	sxth	r2, r3
 80014e0:	4ba9      	ldr	r3, [pc, #676]	@ (8001788 <main+0x6a8>)
 80014e2:	805a      	strh	r2, [r3, #2]
		p_position[1] = position[1];
 80014e4:	4ba9      	ldr	r3, [pc, #676]	@ (800178c <main+0x6ac>)
 80014e6:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80014ea:	4ba9      	ldr	r3, [pc, #676]	@ (8001790 <main+0x6b0>)
 80014ec:	805a      	strh	r2, [r3, #2]

		position[2] = pow(pow(dposition[0], 2) + pow(dposition[1], 2), 0.5)*1000 / (m_counter - speed_pcounter);
 80014ee:	4ba6      	ldr	r3, [pc, #664]	@ (8001788 <main+0x6a8>)
 80014f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f4:	2102      	movs	r1, #2
 80014f6:	4618      	mov	r0, r3
 80014f8:	f001 f8a1 	bl	800263e <_ZSt3powIsiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80014fc:	ec55 4b10 	vmov	r4, r5, d0
 8001500:	4ba1      	ldr	r3, [pc, #644]	@ (8001788 <main+0x6a8>)
 8001502:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001506:	2102      	movs	r1, #2
 8001508:	4618      	mov	r0, r3
 800150a:	f001 f898 	bl	800263e <_ZSt3powIsiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800150e:	ec53 2b10 	vmov	r2, r3, d0
 8001512:	4620      	mov	r0, r4
 8001514:	4629      	mov	r1, r5
 8001516:	f7fe fe7d 	bl	8000214 <__adddf3>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	ec43 2b17 	vmov	d7, r2, r3
 8001522:	ed9f 1b93 	vldr	d1, [pc, #588]	@ 8001770 <main+0x690>
 8001526:	eeb0 0a47 	vmov.f32	s0, s14
 800152a:	eef0 0a67 	vmov.f32	s1, s15
 800152e:	f006 fc13 	bl	8007d58 <pow>
 8001532:	ec51 0b10 	vmov	r0, r1, d0
 8001536:	f04f 0200 	mov.w	r2, #0
 800153a:	4b96      	ldr	r3, [pc, #600]	@ (8001794 <main+0x6b4>)
 800153c:	f7ff f820 	bl	8000580 <__aeabi_dmul>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4614      	mov	r4, r2
 8001546:	461d      	mov	r5, r3
 8001548:	4b93      	ldr	r3, [pc, #588]	@ (8001798 <main+0x6b8>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f7fe ff9a 	bl	800048c <__aeabi_ui2d>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	4620      	mov	r0, r4
 800155e:	4629      	mov	r1, r5
 8001560:	f7ff f938 	bl	80007d4 <__aeabi_ddiv>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4610      	mov	r0, r2
 800156a:	4619      	mov	r1, r3
 800156c:	f7ff fab8 	bl	8000ae0 <__aeabi_d2iz>
 8001570:	4603      	mov	r3, r0
 8001572:	b21a      	sxth	r2, r3
 8001574:	4b85      	ldr	r3, [pc, #532]	@ (800178c <main+0x6ac>)
 8001576:	809a      	strh	r2, [r3, #4]
		position[2] = (position[2]*0.8) + (p_position[2]*0.2);
 8001578:	4b84      	ldr	r3, [pc, #528]	@ (800178c <main+0x6ac>)
 800157a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ff94 	bl	80004ac <__aeabi_i2d>
 8001584:	a37c      	add	r3, pc, #496	@ (adr r3, 8001778 <main+0x698>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7fe fff9 	bl	8000580 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4614      	mov	r4, r2
 8001594:	461d      	mov	r5, r3
 8001596:	4b7e      	ldr	r3, [pc, #504]	@ (8001790 <main+0x6b0>)
 8001598:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe ff85 	bl	80004ac <__aeabi_i2d>
 80015a2:	a377      	add	r3, pc, #476	@ (adr r3, 8001780 <main+0x6a0>)
 80015a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a8:	f7fe ffea 	bl	8000580 <__aeabi_dmul>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4620      	mov	r0, r4
 80015b2:	4629      	mov	r1, r5
 80015b4:	f7fe fe2e 	bl	8000214 <__adddf3>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4610      	mov	r0, r2
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fa8e 	bl	8000ae0 <__aeabi_d2iz>
 80015c4:	4603      	mov	r3, r0
 80015c6:	b21a      	sxth	r2, r3
 80015c8:	4b70      	ldr	r3, [pc, #448]	@ (800178c <main+0x6ac>)
 80015ca:	809a      	strh	r2, [r3, #4]
		p_position[2] = position[2];
 80015cc:	4b6f      	ldr	r3, [pc, #444]	@ (800178c <main+0x6ac>)
 80015ce:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80015d2:	4b6f      	ldr	r3, [pc, #444]	@ (8001790 <main+0x6b0>)
 80015d4:	809a      	strh	r2, [r3, #4]

		speed_pcounter = m_counter;
 80015d6:	4b70      	ldr	r3, [pc, #448]	@ (8001798 <main+0x6b8>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8


////START get PERFORMANCE STATUS

//get perform[] from TweLite
	readBuf(&huart5, rxBufA, 64, rxDataA, 4, 0, &p_wrtptA, &p_rdptA, &stop_counterA, &error_counterA, 10);
 80015de:	230a      	movs	r3, #10
 80015e0:	9306      	str	r3, [sp, #24]
 80015e2:	4b6e      	ldr	r3, [pc, #440]	@ (800179c <main+0x6bc>)
 80015e4:	9305      	str	r3, [sp, #20]
 80015e6:	4b6e      	ldr	r3, [pc, #440]	@ (80017a0 <main+0x6c0>)
 80015e8:	9304      	str	r3, [sp, #16]
 80015ea:	4b6e      	ldr	r3, [pc, #440]	@ (80017a4 <main+0x6c4>)
 80015ec:	9303      	str	r3, [sp, #12]
 80015ee:	4b6e      	ldr	r3, [pc, #440]	@ (80017a8 <main+0x6c8>)
 80015f0:	9302      	str	r3, [sp, #8]
 80015f2:	2300      	movs	r3, #0
 80015f4:	9301      	str	r3, [sp, #4]
 80015f6:	2304      	movs	r3, #4
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	4b6c      	ldr	r3, [pc, #432]	@ (80017ac <main+0x6cc>)
 80015fc:	2240      	movs	r2, #64	@ 0x40
 80015fe:	496c      	ldr	r1, [pc, #432]	@ (80017b0 <main+0x6d0>)
 8001600:	486c      	ldr	r0, [pc, #432]	@ (80017b4 <main+0x6d4>)
 8001602:	f000 ff05 	bl	8002410 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>
//	perform[0] = rxDataA[0] - 5;
//	perform[1] = rxDataA[1] - 5;
//	perform[2] = perform[1] * 1000 / 20391;
//	perform[3] = rxDataA[3];

	perform[0] = rxDataA[0];
 8001606:	4b69      	ldr	r3, [pc, #420]	@ (80017ac <main+0x6cc>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	461a      	mov	r2, r3
 800160c:	4b6a      	ldr	r3, [pc, #424]	@ (80017b8 <main+0x6d8>)
 800160e:	801a      	strh	r2, [r3, #0]
	perform[1] = rxDataA[1];
 8001610:	4b66      	ldr	r3, [pc, #408]	@ (80017ac <main+0x6cc>)
 8001612:	785b      	ldrb	r3, [r3, #1]
 8001614:	461a      	mov	r2, r3
 8001616:	4b68      	ldr	r3, [pc, #416]	@ (80017b8 <main+0x6d8>)
 8001618:	805a      	strh	r2, [r3, #2]
	perform[2] = rxDataA[2];
 800161a:	4b64      	ldr	r3, [pc, #400]	@ (80017ac <main+0x6cc>)
 800161c:	789b      	ldrb	r3, [r3, #2]
 800161e:	461a      	mov	r2, r3
 8001620:	4b65      	ldr	r3, [pc, #404]	@ (80017b8 <main+0x6d8>)
 8001622:	809a      	strh	r2, [r3, #4]
	perform[3] = rxDataA[3];
 8001624:	4b61      	ldr	r3, [pc, #388]	@ (80017ac <main+0x6cc>)
 8001626:	78db      	ldrb	r3, [r3, #3]
 8001628:	461a      	mov	r2, r3
 800162a:	4b63      	ldr	r3, [pc, #396]	@ (80017b8 <main+0x6d8>)
 800162c:	80da      	strh	r2, [r3, #6]
//
//    camera[0] = h;

//get target
//	performance.get_target_status_superteam(m_counter);
	performance.get_target_status_demo(m_counter);
 800162e:	4b5a      	ldr	r3, [pc, #360]	@ (8001798 <main+0x6b8>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001636:	4611      	mov	r1, r2
 8001638:	4618      	mov	r0, r3
 800163a:	f001 f8b3 	bl	80027a4 <_ZN11PERFORMANCE22get_target_status_demoEm>
//	cur_speed_pol[0] = perform[2];//
//	cur_speed_pol[1] = perform[1];

	//

	speed = cur_speed_pol[0];
 800163e:	4b5f      	ldr	r3, [pc, #380]	@ (80017bc <main+0x6dc>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
	speed = ((speed*8) + (p_speed*2) + 10-1)/ 10;//
 8001646:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 800164a:	009a      	lsls	r2, r3, #2
 800164c:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	@ 0xb6
 8001650:	4413      	add	r3, r2
 8001652:	3305      	adds	r3, #5
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	3b01      	subs	r3, #1
 8001658:	4a59      	ldr	r2, [pc, #356]	@ (80017c0 <main+0x6e0>)
 800165a:	fb82 1203 	smull	r1, r2, r2, r3
 800165e:	1092      	asrs	r2, r2, #2
 8001660:	17db      	asrs	r3, r3, #31
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
	p_speed = speed;
 8001668:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800166c:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6


	degree = cur_speed_pol[1];
 8001670:	4b52      	ldr	r3, [pc, #328]	@ (80017bc <main+0x6dc>)
 8001672:	885b      	ldrh	r3, [r3, #2]
 8001674:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c


//calculate motor speed from movement speed
	speed_set(rotate, speed, degree, MTRS, 0.7);
 8001678:	4b52      	ldr	r3, [pc, #328]	@ (80017c4 <main+0x6e4>)
 800167a:	edd3 7a00 	vldr	s15, [r3]
 800167e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001682:	f9b7 109e 	ldrsh.w	r1, [r7, #158]	@ 0x9e
 8001686:	f9b7 209c 	ldrsh.w	r2, [r7, #156]	@ 0x9c
 800168a:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 80017c8 <main+0x6e8>
 800168e:	4b4f      	ldr	r3, [pc, #316]	@ (80017cc <main+0x6ec>)
 8001690:	ee17 0a90 	vmov	r0, s15
 8001694:	f000 fd48 	bl	8002128 <_Z9speed_setiiiPsf>

//calculate sending array from motor speed
	set_array(MTRS, send_array);
 8001698:	494d      	ldr	r1, [pc, #308]	@ (80017d0 <main+0x6f0>)
 800169a:	484c      	ldr	r0, [pc, #304]	@ (80017cc <main+0x6ec>)
 800169c:	f000 fe4e 	bl	800233c <_Z9set_arrayPsPh>

//stop_flag
	if(HAL_GPIO_ReadPin(STRTSW_GPIO_Port, STRTSW_Pin) != 1){stop_flag = 0;}//if Pin == 0, stop
 80016a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016a4:	484b      	ldr	r0, [pc, #300]	@ (80017d4 <main+0x6f4>)
 80016a6:	f002 fdcf 	bl	8004248 <HAL_GPIO_ReadPin>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	bf14      	ite	ne
 80016b0:	2301      	movne	r3, #1
 80016b2:	2300      	moveq	r3, #0
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <main+0x5e2>
 80016ba:	4b47      	ldr	r3, [pc, #284]	@ (80017d8 <main+0x6f8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]
 80016c0:	e013      	b.n	80016ea <main+0x60a>
//	else if(stop_counter > 10000){stop_flag = 0;}
//	else if(error_counter > 10000){stop_flag = 0;}
	else if(performance.get_shutdown() != 1){stop_flag = 0;}//if shdn_flag == 0, stop
 80016c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016c6:	4618      	mov	r0, r3
 80016c8:	f001 f852 	bl	8002770 <_ZN11PERFORMANCE12get_shutdownEv>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	bf14      	ite	ne
 80016d2:	2301      	movne	r3, #1
 80016d4:	2300      	moveq	r3, #0
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d003      	beq.n	80016e4 <main+0x604>
 80016dc:	4b3e      	ldr	r3, [pc, #248]	@ (80017d8 <main+0x6f8>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
 80016e2:	e002      	b.n	80016ea <main+0x60a>
	else{stop_flag = 1;}//move
 80016e4:	4b3c      	ldr	r3, [pc, #240]	@ (80017d8 <main+0x6f8>)
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]

//send to motor
	if(stop_flag == 1){//if stop_flag == 1, move
 80016ea:	4b3b      	ldr	r3, [pc, #236]	@ (80017d8 <main+0x6f8>)
 80016ec:	f993 3000 	ldrsb.w	r3, [r3]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d106      	bne.n	8001702 <main+0x622>
	  HAL_UART_Transmit(&huart6, send_array, 12, 1);
 80016f4:	2301      	movs	r3, #1
 80016f6:	220c      	movs	r2, #12
 80016f8:	4935      	ldr	r1, [pc, #212]	@ (80017d0 <main+0x6f0>)
 80016fa:	4838      	ldr	r0, [pc, #224]	@ (80017dc <main+0x6fc>)
 80016fc:	f005 fcca 	bl	8007094 <HAL_UART_Transmit>
 8001700:	e030      	b.n	8001764 <main+0x684>
	}else{//if stop_flag == 0, stop
		for(int i=0; i<4; i++){
 8001702:	2300      	movs	r3, #0
 8001704:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001708:	e022      	b.n	8001750 <main+0x670>
		  send_array[3*i] = 250 + i;
 800170a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800170e:	b2d9      	uxtb	r1, r3
 8001710:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001714:	4613      	mov	r3, r2
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	4413      	add	r3, r2
 800171a:	1f8a      	subs	r2, r1, #6
 800171c:	b2d1      	uxtb	r1, r2
 800171e:	4a2c      	ldr	r2, [pc, #176]	@ (80017d0 <main+0x6f0>)
 8001720:	54d1      	strb	r1, [r2, r3]
		  send_array[3*i + 1] = 210;
 8001722:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001726:	4613      	mov	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	4413      	add	r3, r2
 800172c:	3301      	adds	r3, #1
 800172e:	4a28      	ldr	r2, [pc, #160]	@ (80017d0 <main+0x6f0>)
 8001730:	21d2      	movs	r1, #210	@ 0xd2
 8001732:	54d1      	strb	r1, [r2, r3]
		  send_array[3*i + 2] = 210;
 8001734:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001738:	4613      	mov	r3, r2
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	3302      	adds	r3, #2
 8001740:	4a23      	ldr	r2, [pc, #140]	@ (80017d0 <main+0x6f0>)
 8001742:	21d2      	movs	r1, #210	@ 0xd2
 8001744:	54d1      	strb	r1, [r2, r3]
		for(int i=0; i<4; i++){
 8001746:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800174a:	3301      	adds	r3, #1
 800174c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001750:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001754:	2b03      	cmp	r3, #3
 8001756:	ddd8      	ble.n	800170a <main+0x62a>
		}
		HAL_UART_Transmit(&huart6, send_array, 12, 1);
 8001758:	2301      	movs	r3, #1
 800175a:	220c      	movs	r2, #12
 800175c:	491c      	ldr	r1, [pc, #112]	@ (80017d0 <main+0x6f0>)
 800175e:	481f      	ldr	r0, [pc, #124]	@ (80017dc <main+0x6fc>)
 8001760:	f005 fc98 	bl	8007094 <HAL_UART_Transmit>
	}

//send to panel
//	uint8_t display_send_array[31];
	for(int i=0; i<31; i++){
 8001764:	2300      	movs	r3, #0
 8001766:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800176a:	e04a      	b.n	8001802 <main+0x722>
 800176c:	f3af 8000 	nop.w
 8001770:	00000000 	.word	0x00000000
 8001774:	3fe00000 	.word	0x3fe00000
 8001778:	9999999a 	.word	0x9999999a
 800177c:	3fe99999 	.word	0x3fe99999
 8001780:	9999999a 	.word	0x9999999a
 8001784:	3fc99999 	.word	0x3fc99999
 8001788:	200003fc 	.word	0x200003fc
 800178c:	200003bc 	.word	0x200003bc
 8001790:	200003f4 	.word	0x200003f4
 8001794:	408f4000 	.word	0x408f4000
 8001798:	200003a0 	.word	0x200003a0
 800179c:	20000454 	.word	0x20000454
 80017a0:	20000452 	.word	0x20000452
 80017a4:	20000451 	.word	0x20000451
 80017a8:	20000450 	.word	0x20000450
 80017ac:	2000044c 	.word	0x2000044c
 80017b0:	2000040c 	.word	0x2000040c
 80017b4:	200001c0 	.word	0x200001c0
 80017b8:	2000004c 	.word	0x2000004c
 80017bc:	20000408 	.word	0x20000408
 80017c0:	66666667 	.word	0x66666667
 80017c4:	200003c4 	.word	0x200003c4
 80017c8:	3f333333 	.word	0x3f333333
 80017cc:	200003ac 	.word	0x200003ac
 80017d0:	20000000 	.word	0x20000000
 80017d4:	40020400 	.word	0x40020400
 80017d8:	2000049c 	.word	0x2000049c
 80017dc:	20000298 	.word	0x20000298
		display_send_array[i] = display[i];
 80017e0:	4ac0      	ldr	r2, [pc, #768]	@ (8001ae4 <main+0xa04>)
 80017e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017e6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80017ea:	b2d9      	uxtb	r1, r3
 80017ec:	4abe      	ldr	r2, [pc, #760]	@ (8001ae8 <main+0xa08>)
 80017ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017f2:	4413      	add	r3, r2
 80017f4:	460a      	mov	r2, r1
 80017f6:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<31; i++){
 80017f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017fc:	3301      	adds	r3, #1
 80017fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001802:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001806:	2b1e      	cmp	r3, #30
 8001808:	ddea      	ble.n	80017e0 <main+0x700>
	}

	if(performance.get_fixing() == 1){//
 800180a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800180e:	4618      	mov	r0, r3
 8001810:	f000 ffbb 	bl	800278a <_ZN11PERFORMANCE10get_fixingEv>
 8001814:	4603      	mov	r3, r0
 8001816:	2b01      	cmp	r3, #1
 8001818:	bf0c      	ite	eq
 800181a:	2301      	moveq	r3, #1
 800181c:	2300      	movne	r3, #0
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b00      	cmp	r3, #0
 8001822:	f000 80d5 	beq.w	80019d0 <main+0x8f0>
		int16_t circle_fixing[8];
		int16_t fish_fixing[8];
		circle_fixing[0] = circle_position[0] - position[0];//
 8001826:	4bb1      	ldr	r3, [pc, #708]	@ (8001aec <main+0xa0c>)
 8001828:	f9b3 3000 	ldrsh.w	r3, [r3]
 800182c:	b29a      	uxth	r2, r3
 800182e:	4bb0      	ldr	r3, [pc, #704]	@ (8001af0 <main+0xa10>)
 8001830:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001834:	b29b      	uxth	r3, r3
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	b29b      	uxth	r3, r3
 800183a:	b21b      	sxth	r3, r3
 800183c:	82bb      	strh	r3, [r7, #20]
		circle_fixing[0] = circle_fixing[0] / 10;//cm
 800183e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001842:	4aac      	ldr	r2, [pc, #688]	@ (8001af4 <main+0xa14>)
 8001844:	fb82 1203 	smull	r1, r2, r2, r3
 8001848:	1092      	asrs	r2, r2, #2
 800184a:	17db      	asrs	r3, r3, #31
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	b21b      	sxth	r3, r3
 8001850:	82bb      	strh	r3, [r7, #20]
		circle_fixing[0] = 24 + circle_fixing[0];//
 8001852:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001856:	b29b      	uxth	r3, r3
 8001858:	3318      	adds	r3, #24
 800185a:	b29b      	uxth	r3, r3
 800185c:	b21b      	sxth	r3, r3
 800185e:	82bb      	strh	r3, [r7, #20]
		display_send_array[1] = circle_fixing[0]+100;//100
 8001860:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	3364      	adds	r3, #100	@ 0x64
 8001868:	b2da      	uxtb	r2, r3
 800186a:	4b9f      	ldr	r3, [pc, #636]	@ (8001ae8 <main+0xa08>)
 800186c:	705a      	strb	r2, [r3, #1]

		display_send_array[2] = circle_position[1] / 10 + 100;//
 800186e:	4b9f      	ldr	r3, [pc, #636]	@ (8001aec <main+0xa0c>)
 8001870:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001874:	4a9f      	ldr	r2, [pc, #636]	@ (8001af4 <main+0xa14>)
 8001876:	fb82 1203 	smull	r1, r2, r2, r3
 800187a:	1092      	asrs	r2, r2, #2
 800187c:	17db      	asrs	r3, r3, #31
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	b21b      	sxth	r3, r3
 8001882:	b2db      	uxtb	r3, r3
 8001884:	3364      	adds	r3, #100	@ 0x64
 8001886:	b2da      	uxtb	r2, r3
 8001888:	4b97      	ldr	r3, [pc, #604]	@ (8001ae8 <main+0xa08>)
 800188a:	709a      	strb	r2, [r3, #2]
		display_send_array[3] = circle_position[2] / 10;//
 800188c:	4b97      	ldr	r3, [pc, #604]	@ (8001aec <main+0xa0c>)
 800188e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001892:	4a98      	ldr	r2, [pc, #608]	@ (8001af4 <main+0xa14>)
 8001894:	fb82 1203 	smull	r1, r2, r2, r3
 8001898:	1092      	asrs	r2, r2, #2
 800189a:	17db      	asrs	r3, r3, #31
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	b21b      	sxth	r3, r3
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4b91      	ldr	r3, [pc, #580]	@ (8001ae8 <main+0xa08>)
 80018a4:	70da      	strb	r2, [r3, #3]

		for(int i=0; i<6; i++){//
 80018a6:	2300      	movs	r3, #0
 80018a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80018ac:	e08a      	b.n	80019c4 <main+0x8e4>
			fish_fixing[i+2] = fish_position[3*i+1] - position[0];
 80018ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80018b2:	4613      	mov	r3, r2
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	4413      	add	r3, r2
 80018b8:	3301      	adds	r3, #1
 80018ba:	4a8f      	ldr	r2, [pc, #572]	@ (8001af8 <main+0xa18>)
 80018bc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	4b8b      	ldr	r3, [pc, #556]	@ (8001af0 <main+0xa10>)
 80018c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80018d2:	3302      	adds	r3, #2
 80018d4:	b212      	sxth	r2, r2
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	33c8      	adds	r3, #200	@ 0xc8
 80018da:	443b      	add	r3, r7
 80018dc:	f823 2cc4 	strh.w	r2, [r3, #-196]
			fish_fixing[i+2] = fish_fixing[i+2] / 10;
 80018e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80018e4:	3302      	adds	r3, #2
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	33c8      	adds	r3, #200	@ 0xc8
 80018ea:	443b      	add	r3, r7
 80018ec:	f933 3cc4 	ldrsh.w	r3, [r3, #-196]
 80018f0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80018f4:	3202      	adds	r2, #2
 80018f6:	497f      	ldr	r1, [pc, #508]	@ (8001af4 <main+0xa14>)
 80018f8:	fb81 0103 	smull	r0, r1, r1, r3
 80018fc:	1089      	asrs	r1, r1, #2
 80018fe:	17db      	asrs	r3, r3, #31
 8001900:	1acb      	subs	r3, r1, r3
 8001902:	b219      	sxth	r1, r3
 8001904:	0053      	lsls	r3, r2, #1
 8001906:	33c8      	adds	r3, #200	@ 0xc8
 8001908:	443b      	add	r3, r7
 800190a:	460a      	mov	r2, r1
 800190c:	f823 2cc4 	strh.w	r2, [r3, #-196]
			fish_fixing[i+2] = 24 + fish_fixing[i+2];
 8001910:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001914:	3302      	adds	r3, #2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	33c8      	adds	r3, #200	@ 0xc8
 800191a:	443b      	add	r3, r7
 800191c:	f933 3cc4 	ldrsh.w	r3, [r3, #-196]
 8001920:	b29b      	uxth	r3, r3
 8001922:	3318      	adds	r3, #24
 8001924:	b29a      	uxth	r2, r3
 8001926:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800192a:	3302      	adds	r3, #2
 800192c:	b212      	sxth	r2, r2
 800192e:	005b      	lsls	r3, r3, #1
 8001930:	33c8      	adds	r3, #200	@ 0xc8
 8001932:	443b      	add	r3, r7
 8001934:	f823 2cc4 	strh.w	r2, [r3, #-196]

			display_send_array[3*i+13] = fish_position[3*i];
 8001938:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800193c:	4613      	mov	r3, r2
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	4413      	add	r3, r2
 8001942:	4a6d      	ldr	r2, [pc, #436]	@ (8001af8 <main+0xa18>)
 8001944:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001948:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800194c:	4613      	mov	r3, r2
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	4413      	add	r3, r2
 8001952:	330d      	adds	r3, #13
 8001954:	b2c9      	uxtb	r1, r1
 8001956:	4a64      	ldr	r2, [pc, #400]	@ (8001ae8 <main+0xa08>)
 8001958:	54d1      	strb	r1, [r2, r3]
			display_send_array[3*i+14] = fish_fixing[i+2]+100;
 800195a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800195e:	3302      	adds	r3, #2
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	33c8      	adds	r3, #200	@ 0xc8
 8001964:	443b      	add	r3, r7
 8001966:	f933 3cc4 	ldrsh.w	r3, [r3, #-196]
 800196a:	b2d9      	uxtb	r1, r3
 800196c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001970:	4613      	mov	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	4413      	add	r3, r2
 8001976:	330e      	adds	r3, #14
 8001978:	f101 0264 	add.w	r2, r1, #100	@ 0x64
 800197c:	b2d1      	uxtb	r1, r2
 800197e:	4a5a      	ldr	r2, [pc, #360]	@ (8001ae8 <main+0xa08>)
 8001980:	54d1      	strb	r1, [r2, r3]
			display_send_array[3*i+15] = fish_position[3*i+2] / 10 + 100;
 8001982:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001986:	4613      	mov	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	4413      	add	r3, r2
 800198c:	3302      	adds	r3, #2
 800198e:	4a5a      	ldr	r2, [pc, #360]	@ (8001af8 <main+0xa18>)
 8001990:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001994:	4a57      	ldr	r2, [pc, #348]	@ (8001af4 <main+0xa14>)
 8001996:	fb82 1203 	smull	r1, r2, r2, r3
 800199a:	1092      	asrs	r2, r2, #2
 800199c:	17db      	asrs	r3, r3, #31
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	b21b      	sxth	r3, r3
 80019a2:	b2d9      	uxtb	r1, r3
 80019a4:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80019a8:	4613      	mov	r3, r2
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	4413      	add	r3, r2
 80019ae:	330f      	adds	r3, #15
 80019b0:	f101 0264 	add.w	r2, r1, #100	@ 0x64
 80019b4:	b2d1      	uxtb	r1, r2
 80019b6:	4a4c      	ldr	r2, [pc, #304]	@ (8001ae8 <main+0xa08>)
 80019b8:	54d1      	strb	r1, [r2, r3]
		for(int i=0; i<6; i++){//
 80019ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019be:	3301      	adds	r3, #1
 80019c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80019c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019c8:	2b05      	cmp	r3, #5
 80019ca:	f77f af70 	ble.w	80018ae <main+0x7ce>
 80019ce:	e053      	b.n	8001a78 <main+0x998>
		}
	}else{
		display_send_array[1] = display[1] + 100;
 80019d0:	4b44      	ldr	r3, [pc, #272]	@ (8001ae4 <main+0xa04>)
 80019d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	3364      	adds	r3, #100	@ 0x64
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	4b42      	ldr	r3, [pc, #264]	@ (8001ae8 <main+0xa08>)
 80019de:	705a      	strb	r2, [r3, #1]
		display_send_array[2] = display[2] + 100;
 80019e0:	4b40      	ldr	r3, [pc, #256]	@ (8001ae4 <main+0xa04>)
 80019e2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	3364      	adds	r3, #100	@ 0x64
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae8 <main+0xa08>)
 80019ee:	709a      	strb	r2, [r3, #2]

		for(int i=0; i<6; i++){
 80019f0:	2300      	movs	r3, #0
 80019f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80019f6:	e03b      	b.n	8001a70 <main+0x990>
			display_send_array[3*i] = fish_position[3*i+2];;
 80019f8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80019fc:	4613      	mov	r3, r2
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	4413      	add	r3, r2
 8001a02:	3302      	adds	r3, #2
 8001a04:	4a3c      	ldr	r2, [pc, #240]	@ (8001af8 <main+0xa18>)
 8001a06:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001a0a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001a0e:	4613      	mov	r3, r2
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	4413      	add	r3, r2
 8001a14:	b2c9      	uxtb	r1, r1
 8001a16:	4a34      	ldr	r2, [pc, #208]	@ (8001ae8 <main+0xa08>)
 8001a18:	54d1      	strb	r1, [r2, r3]
			display_send_array[3*i+1] = display[2*i+1] + 100;
 8001a1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	3301      	adds	r3, #1
 8001a22:	4a30      	ldr	r2, [pc, #192]	@ (8001ae4 <main+0xa04>)
 8001a24:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a28:	b2d9      	uxtb	r1, r3
 8001a2a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001a2e:	4613      	mov	r3, r2
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	3301      	adds	r3, #1
 8001a36:	f101 0264 	add.w	r2, r1, #100	@ 0x64
 8001a3a:	b2d1      	uxtb	r1, r2
 8001a3c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ae8 <main+0xa08>)
 8001a3e:	54d1      	strb	r1, [r2, r3]
			display_send_array[3*i+2] = display[2*i+2] + 100;
 8001a40:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a44:	3301      	adds	r3, #1
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	4a26      	ldr	r2, [pc, #152]	@ (8001ae4 <main+0xa04>)
 8001a4a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a4e:	b2d9      	uxtb	r1, r3
 8001a50:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	3302      	adds	r3, #2
 8001a5c:	f101 0264 	add.w	r2, r1, #100	@ 0x64
 8001a60:	b2d1      	uxtb	r1, r2
 8001a62:	4a21      	ldr	r2, [pc, #132]	@ (8001ae8 <main+0xa08>)
 8001a64:	54d1      	strb	r1, [r2, r3]
		for(int i=0; i<6; i++){
 8001a66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001a70:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a74:	2b05      	cmp	r3, #5
 8001a76:	ddbf      	ble.n	80019f8 <main+0x918>
		}
	}

	for(int i=0; i<30; i++){
 8001a78:	2300      	movs	r3, #0
 8001a7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001a7e:	e014      	b.n	8001aaa <main+0x9ca>
		if(display_send_array[i+1] == 250){display_send_array[i+1]++;}
 8001a80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001a84:	3301      	adds	r3, #1
 8001a86:	4a18      	ldr	r2, [pc, #96]	@ (8001ae8 <main+0xa08>)
 8001a88:	5cd3      	ldrb	r3, [r2, r3]
 8001a8a:	2bfa      	cmp	r3, #250	@ 0xfa
 8001a8c:	d108      	bne.n	8001aa0 <main+0x9c0>
 8001a8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001a92:	3301      	adds	r3, #1
 8001a94:	4a14      	ldr	r2, [pc, #80]	@ (8001ae8 <main+0xa08>)
 8001a96:	5cd2      	ldrb	r2, [r2, r3]
 8001a98:	3201      	adds	r2, #1
 8001a9a:	b2d1      	uxtb	r1, r2
 8001a9c:	4a12      	ldr	r2, [pc, #72]	@ (8001ae8 <main+0xa08>)
 8001a9e:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i<30; i++){
 8001aa0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001aaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001aae:	2b1d      	cmp	r3, #29
 8001ab0:	dde6      	ble.n	8001a80 <main+0x9a0>
		else{}
	}
	HAL_UART_Transmit(&huart3, display_send_array, 31, 10);
 8001ab2:	230a      	movs	r3, #10
 8001ab4:	221f      	movs	r2, #31
 8001ab6:	490c      	ldr	r1, [pc, #48]	@ (8001ae8 <main+0xa08>)
 8001ab8:	4810      	ldr	r0, [pc, #64]	@ (8001afc <main+0xa1c>)
 8001aba:	f005 faeb 	bl	8007094 <HAL_UART_Transmit>
//		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 25);
//	}


//L
	if(m_counter - Ltika_pcounter > 1000){
 8001abe:	4b10      	ldr	r3, [pc, #64]	@ (8001b00 <main+0xa20>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001acc:	f67f ac1a 	bls.w	8001304 <main+0x224>
	HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001ad0:	2104      	movs	r1, #4
 8001ad2:	480c      	ldr	r0, [pc, #48]	@ (8001b04 <main+0xa24>)
 8001ad4:	f002 fbe9 	bl	80042aa <HAL_GPIO_TogglePin>
	Ltika_pcounter = m_counter;
 8001ad8:	4b09      	ldr	r3, [pc, #36]	@ (8001b00 <main+0xa20>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001ae0:	e410      	b.n	8001304 <main+0x224>
 8001ae2:	bf00      	nop
 8001ae4:	2000000c 	.word	0x2000000c
 8001ae8:	200004a0 	.word	0x200004a0
 8001aec:	200003c8 	.word	0x200003c8
 8001af0:	200003bc 	.word	0x200003bc
 8001af4:	66666667 	.word	0x66666667
 8001af8:	200003d0 	.word	0x200003d0
 8001afc:	20000250 	.word	0x20000250
 8001b00:	200003a0 	.word	0x200003a0
 8001b04:	40020400 	.word	0x40020400

08001b08 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b094      	sub	sp, #80	@ 0x50
 8001b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b0e:	f107 031c 	add.w	r3, r7, #28
 8001b12:	2234      	movs	r2, #52	@ 0x34
 8001b14:	2100      	movs	r1, #0
 8001b16:	4618      	mov	r0, r3
 8001b18:	f008 f826 	bl	8009b68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b1c:	f107 0308 	add.w	r3, r7, #8
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	607b      	str	r3, [r7, #4]
 8001b30:	4b34      	ldr	r3, [pc, #208]	@ (8001c04 <_Z18SystemClock_Configv+0xfc>)
 8001b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b34:	4a33      	ldr	r2, [pc, #204]	@ (8001c04 <_Z18SystemClock_Configv+0xfc>)
 8001b36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b3c:	4b31      	ldr	r3, [pc, #196]	@ (8001c04 <_Z18SystemClock_Configv+0xfc>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b48:	2300      	movs	r3, #0
 8001b4a:	603b      	str	r3, [r7, #0]
 8001b4c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c08 <_Z18SystemClock_Configv+0x100>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a2d      	ldr	r2, [pc, #180]	@ (8001c08 <_Z18SystemClock_Configv+0x100>)
 8001b52:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b56:	6013      	str	r3, [r2, #0]
 8001b58:	4b2b      	ldr	r3, [pc, #172]	@ (8001c08 <_Z18SystemClock_Configv+0x100>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b64:	2302      	movs	r3, #2
 8001b66:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b6c:	2310      	movs	r3, #16
 8001b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b70:	2302      	movs	r3, #2
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b74:	2300      	movs	r3, #0
 8001b76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001b78:	2310      	movs	r3, #16
 8001b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001b7c:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001b80:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b82:	2302      	movs	r3, #2
 8001b84:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001b86:	2302      	movs	r3, #2
 8001b88:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b8e:	f107 031c 	add.w	r3, r7, #28
 8001b92:	4618      	mov	r0, r3
 8001b94:	f003 ff60 	bl	8005a58 <HAL_RCC_OscConfig>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	bf14      	ite	ne
 8001b9e:	2301      	movne	r3, #1
 8001ba0:	2300      	moveq	r3, #0
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <_Z18SystemClock_Configv+0xa4>
  {
    Error_Handler();
 8001ba8:	f000 fd43 	bl	8002632 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001bac:	f003 fbbc 	bl	8005328 <HAL_PWREx_EnableOverDrive>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	bf14      	ite	ne
 8001bb6:	2301      	movne	r3, #1
 8001bb8:	2300      	moveq	r3, #0
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <_Z18SystemClock_Configv+0xbc>
  {
    Error_Handler();
 8001bc0:	f000 fd37 	bl	8002632 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bc4:	230f      	movs	r3, #15
 8001bc6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bd0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001bd4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001bd6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001bda:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001bdc:	f107 0308 	add.w	r3, r7, #8
 8001be0:	2105      	movs	r1, #5
 8001be2:	4618      	mov	r0, r3
 8001be4:	f003 fbf0 	bl	80053c8 <HAL_RCC_ClockConfig>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	bf14      	ite	ne
 8001bee:	2301      	movne	r3, #1
 8001bf0:	2300      	moveq	r3, #0
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <_Z18SystemClock_Configv+0xf4>
  {
    Error_Handler();
 8001bf8:	f000 fd1b 	bl	8002632 <Error_Handler>
  }
}
 8001bfc:	bf00      	nop
 8001bfe:	3750      	adds	r7, #80	@ 0x50
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40007000 	.word	0x40007000

08001c0c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c10:	4b15      	ldr	r3, [pc, #84]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c12:	4a16      	ldr	r2, [pc, #88]	@ (8001c6c <_ZL12MX_I2C1_Initv+0x60>)
 8001c14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c16:	4b14      	ldr	r3, [pc, #80]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c18:	4a15      	ldr	r2, [pc, #84]	@ (8001c70 <_ZL12MX_I2C1_Initv+0x64>)
 8001c1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c1c:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c22:	4b11      	ldr	r3, [pc, #68]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c28:	4b0f      	ldr	r3, [pc, #60]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c2a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c2e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c30:	4b0d      	ldr	r3, [pc, #52]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c36:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c42:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c48:	4807      	ldr	r0, [pc, #28]	@ (8001c68 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c4a:	f002 fb49 	bl	80042e0 <HAL_I2C_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	bf14      	ite	ne
 8001c54:	2301      	movne	r3, #1
 8001c56:	2300      	moveq	r3, #0
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001c5e:	f000 fce8 	bl	8002632 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	200000dc 	.word	0x200000dc
 8001c6c:	40005400 	.word	0x40005400
 8001c70:	000186a0 	.word	0x000186a0

08001c74 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c88:	463b      	mov	r3, r7
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c90:	4b25      	ldr	r3, [pc, #148]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001c92:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 8001c98:	4b23      	ldr	r3, [pc, #140]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001c9a:	2259      	movs	r2, #89	@ 0x59
 8001c9c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9e:	4b22      	ldr	r3, [pc, #136]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001ca4:	4b20      	ldr	r3, [pc, #128]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ca6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001caa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cac:	4b1e      	ldr	r3, [pc, #120]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cb8:	481b      	ldr	r0, [pc, #108]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001cba:	f004 f96b 	bl	8005f94 <HAL_TIM_Base_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	bf14      	ite	ne
 8001cc4:	2301      	movne	r3, #1
 8001cc6:	2300      	moveq	r3, #0
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001cce:	f000 fcb0 	bl	8002632 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4812      	ldr	r0, [pc, #72]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ce0:	f004 fcec 	bl	80066bc <HAL_TIM_ConfigClockSource>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	bf14      	ite	ne
 8001cea:	2301      	movne	r3, #1
 8001cec:	2300      	moveq	r3, #0
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001cf4:	f000 fc9d 	bl	8002632 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d00:	463b      	mov	r3, r7
 8001d02:	4619      	mov	r1, r3
 8001d04:	4808      	ldr	r0, [pc, #32]	@ (8001d28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d06:	f005 f8e5 	bl	8006ed4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	bf14      	ite	ne
 8001d10:	2301      	movne	r3, #1
 8001d12:	2300      	moveq	r3, #0
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001d1a:	f000 fc8a 	bl	8002632 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d1e:	bf00      	nop
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000130 	.word	0x20000130

08001d2c <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08e      	sub	sp, #56	@ 0x38
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d40:	f107 0320 	add.w	r3, r7, #32
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]
 8001d58:	615a      	str	r2, [r3, #20]
 8001d5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d5c:	4b39      	ldr	r3, [pc, #228]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001d5e:	4a3a      	ldr	r2, [pc, #232]	@ (8001e48 <_ZL12MX_TIM4_Initv+0x11c>)
 8001d60:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1800-1;
 8001d62:	4b38      	ldr	r3, [pc, #224]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001d64:	f240 7207 	movw	r2, #1799	@ 0x707
 8001d68:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d6a:	4b36      	ldr	r3, [pc, #216]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001d70:	4b34      	ldr	r3, [pc, #208]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001d72:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d76:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d78:	4b32      	ldr	r3, [pc, #200]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d7e:	4b31      	ldr	r3, [pc, #196]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d84:	482f      	ldr	r0, [pc, #188]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001d86:	f004 f905 	bl	8005f94 <HAL_TIM_Base_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	bf14      	ite	ne
 8001d90:	2301      	movne	r3, #1
 8001d92:	2300      	moveq	r3, #0
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <_ZL12MX_TIM4_Initv+0x72>
  {
    Error_Handler();
 8001d9a:	f000 fc4a 	bl	8002632 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001da4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001da8:	4619      	mov	r1, r3
 8001daa:	4826      	ldr	r0, [pc, #152]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001dac:	f004 fc86 	bl	80066bc <HAL_TIM_ConfigClockSource>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	bf14      	ite	ne
 8001db6:	2301      	movne	r3, #1
 8001db8:	2300      	moveq	r3, #0
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <_ZL12MX_TIM4_Initv+0x98>
  {
    Error_Handler();
 8001dc0:	f000 fc37 	bl	8002632 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001dc4:	481f      	ldr	r0, [pc, #124]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001dc6:	f004 f9a5 	bl	8006114 <HAL_TIM_PWM_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	bf14      	ite	ne
 8001dd0:	2301      	movne	r3, #1
 8001dd2:	2300      	moveq	r3, #0
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <_ZL12MX_TIM4_Initv+0xb2>
  {
    Error_Handler();
 8001dda:	f000 fc2a 	bl	8002632 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de2:	2300      	movs	r3, #0
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001de6:	f107 0320 	add.w	r3, r7, #32
 8001dea:	4619      	mov	r1, r3
 8001dec:	4815      	ldr	r0, [pc, #84]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001dee:	f005 f871 	bl	8006ed4 <HAL_TIMEx_MasterConfigSynchronization>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	bf14      	ite	ne
 8001df8:	2301      	movne	r3, #1
 8001dfa:	2300      	moveq	r3, #0
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <_ZL12MX_TIM4_Initv+0xda>
  {
    Error_Handler();
 8001e02:	f000 fc16 	bl	8002632 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e06:	2360      	movs	r3, #96	@ 0x60
 8001e08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4809      	ldr	r0, [pc, #36]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001e1e:	f004 fb8b 	bl	8006538 <HAL_TIM_PWM_ConfigChannel>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	bf14      	ite	ne
 8001e28:	2301      	movne	r3, #1
 8001e2a:	2300      	moveq	r3, #0
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <_ZL12MX_TIM4_Initv+0x10a>
  {
    Error_Handler();
 8001e32:	f000 fbfe 	bl	8002632 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e36:	4803      	ldr	r0, [pc, #12]	@ (8001e44 <_ZL12MX_TIM4_Initv+0x118>)
 8001e38:	f001 f904 	bl	8003044 <HAL_TIM_MspPostInit>

}
 8001e3c:	bf00      	nop
 8001e3e:	3738      	adds	r7, #56	@ 0x38
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000178 	.word	0x20000178
 8001e48:	40000800 	.word	0x40000800

08001e4c <_ZL13MX_UART5_Initv>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001e50:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e52:	4a14      	ldr	r2, [pc, #80]	@ (8001ea4 <_ZL13MX_UART5_Initv+0x58>)
 8001e54:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001e56:	4b12      	ldr	r3, [pc, #72]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e5c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001e5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001e64:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001e70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e72:	220c      	movs	r2, #12
 8001e74:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e76:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001e82:	4807      	ldr	r0, [pc, #28]	@ (8001ea0 <_ZL13MX_UART5_Initv+0x54>)
 8001e84:	f005 f8b6 	bl	8006ff4 <HAL_UART_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	bf14      	ite	ne
 8001e8e:	2301      	movne	r3, #1
 8001e90:	2300      	moveq	r3, #0
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <_ZL13MX_UART5_Initv+0x50>
  {
    Error_Handler();
 8001e98:	f000 fbcb 	bl	8002632 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	200001c0 	.word	0x200001c0
 8001ea4:	40005000 	.word	0x40005000

08001ea8 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eac:	4b13      	ldr	r3, [pc, #76]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001eae:	4a14      	ldr	r2, [pc, #80]	@ (8001f00 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001eb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eb2:	4b12      	ldr	r3, [pc, #72]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001eb4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001eb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eba:	4b10      	ldr	r3, [pc, #64]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ece:	220c      	movs	r2, #12
 8001ed0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed8:	4b08      	ldr	r3, [pc, #32]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ede:	4807      	ldr	r0, [pc, #28]	@ (8001efc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ee0:	f005 f888 	bl	8006ff4 <HAL_UART_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	bf14      	ite	ne
 8001eea:	2301      	movne	r3, #1
 8001eec:	2300      	moveq	r3, #0
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001ef4:	f000 fb9d 	bl	8002632 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ef8:	bf00      	nop
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20000208 	.word	0x20000208
 8001f00:	40004400 	.word	0x40004400

08001f04 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f08:	4b13      	ldr	r3, [pc, #76]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f0a:	4a14      	ldr	r2, [pc, #80]	@ (8001f5c <_ZL19MX_USART3_UART_Initv+0x58>)
 8001f0c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f0e:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f14:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f16:	4b10      	ldr	r3, [pc, #64]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f22:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f28:	4b0b      	ldr	r3, [pc, #44]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f34:	4b08      	ldr	r3, [pc, #32]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f3a:	4807      	ldr	r0, [pc, #28]	@ (8001f58 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f3c:	f005 f85a 	bl	8006ff4 <HAL_UART_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bf14      	ite	ne
 8001f46:	2301      	movne	r3, #1
 8001f48:	2300      	moveq	r3, #0
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8001f50:	f000 fb6f 	bl	8002632 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000250 	.word	0x20000250
 8001f5c:	40004800 	.word	0x40004800

08001f60 <_ZL19MX_USART6_UART_Initv>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001f64:	4b13      	ldr	r3, [pc, #76]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f66:	4a14      	ldr	r2, [pc, #80]	@ (8001fb8 <_ZL19MX_USART6_UART_Initv+0x58>)
 8001f68:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001f6a:	4b12      	ldr	r3, [pc, #72]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f70:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001f72:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001f78:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001f84:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f86:	220c      	movs	r2, #12
 8001f88:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f90:	4b08      	ldr	r3, [pc, #32]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f96:	4807      	ldr	r0, [pc, #28]	@ (8001fb4 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001f98:	f005 f82c 	bl	8006ff4 <HAL_UART_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	bf14      	ite	ne
 8001fa2:	2301      	movne	r3, #1
 8001fa4:	2300      	moveq	r3, #0
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <_ZL19MX_USART6_UART_Initv+0x50>
  {
    Error_Handler();
 8001fac:	f000 fb41 	bl	8002632 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001fb0:	bf00      	nop
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000298 	.word	0x20000298
 8001fb8:	40011400 	.word	0x40011400

08001fbc <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	4b10      	ldr	r3, [pc, #64]	@ (8002008 <_ZL11MX_DMA_Initv+0x4c>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	4a0f      	ldr	r2, [pc, #60]	@ (8002008 <_ZL11MX_DMA_Initv+0x4c>)
 8001fcc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002008 <_ZL11MX_DMA_Initv+0x4c>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	200b      	movs	r0, #11
 8001fe4:	f001 fbf5 	bl	80037d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001fe8:	200b      	movs	r0, #11
 8001fea:	f001 fc0e 	bl	800380a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	2010      	movs	r0, #16
 8001ff4:	f001 fbed 	bl	80037d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ff8:	2010      	movs	r0, #16
 8001ffa:	f001 fc06 	bl	800380a <HAL_NVIC_EnableIRQ>

}
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40023800 	.word	0x40023800

0800200c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b08a      	sub	sp, #40	@ 0x28
 8002010:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	605a      	str	r2, [r3, #4]
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	60da      	str	r2, [r3, #12]
 8002020:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	613b      	str	r3, [r7, #16]
 8002026:	4b3d      	ldr	r3, [pc, #244]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	4a3c      	ldr	r2, [pc, #240]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 800202c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002030:	6313      	str	r3, [r2, #48]	@ 0x30
 8002032:	4b3a      	ldr	r3, [pc, #232]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800203a:	613b      	str	r3, [r7, #16]
 800203c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	4b36      	ldr	r3, [pc, #216]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	4a35      	ldr	r2, [pc, #212]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	6313      	str	r3, [r2, #48]	@ 0x30
 800204e:	4b33      	ldr	r3, [pc, #204]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	4b2f      	ldr	r3, [pc, #188]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	4a2e      	ldr	r2, [pc, #184]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002064:	f043 0304 	orr.w	r3, r3, #4
 8002068:	6313      	str	r3, [r2, #48]	@ 0x30
 800206a:	4b2c      	ldr	r3, [pc, #176]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206e:	f003 0304 	and.w	r3, r3, #4
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	607b      	str	r3, [r7, #4]
 800207a:	4b28      	ldr	r3, [pc, #160]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	4a27      	ldr	r2, [pc, #156]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002080:	f043 0302 	orr.w	r3, r3, #2
 8002084:	6313      	str	r3, [r2, #48]	@ 0x30
 8002086:	4b25      	ldr	r3, [pc, #148]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	607b      	str	r3, [r7, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	603b      	str	r3, [r7, #0]
 8002096:	4b21      	ldr	r3, [pc, #132]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a20      	ldr	r2, [pc, #128]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 800209c:	f043 0308 	orr.w	r3, r3, #8
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b1e      	ldr	r3, [pc, #120]	@ (800211c <_ZL12MX_GPIO_Initv+0x110>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	603b      	str	r3, [r7, #0]
 80020ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Servo_ON_Pin|LED1_Pin, GPIO_PIN_RESET);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2122      	movs	r1, #34	@ 0x22
 80020b2:	481b      	ldr	r0, [pc, #108]	@ (8002120 <_ZL12MX_GPIO_Initv+0x114>)
 80020b4:	f002 f8e0 	bl	8004278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2104      	movs	r1, #4
 80020bc:	4819      	ldr	r0, [pc, #100]	@ (8002124 <_ZL12MX_GPIO_Initv+0x118>)
 80020be:	f002 f8db 	bl	8004278 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Servo_ON_Pin LED1_Pin */
  GPIO_InitStruct.Pin = Servo_ON_Pin|LED1_Pin;
 80020c2:	2322      	movs	r3, #34	@ 0x22
 80020c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c6:	2301      	movs	r3, #1
 80020c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ce:	2300      	movs	r3, #0
 80020d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	4811      	ldr	r0, [pc, #68]	@ (8002120 <_ZL12MX_GPIO_Initv+0x114>)
 80020da:	f001 ff21 	bl	8003f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80020de:	2304      	movs	r3, #4
 80020e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e2:	2301      	movs	r3, #1
 80020e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ea:	2300      	movs	r3, #0
 80020ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80020ee:	f107 0314 	add.w	r3, r7, #20
 80020f2:	4619      	mov	r1, r3
 80020f4:	480b      	ldr	r0, [pc, #44]	@ (8002124 <_ZL12MX_GPIO_Initv+0x118>)
 80020f6:	f001 ff13 	bl	8003f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : STRTSW_Pin TACTSW0_Pin */
  GPIO_InitStruct.Pin = STRTSW_Pin|TACTSW0_Pin;
 80020fa:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80020fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002100:	2300      	movs	r3, #0
 8002102:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002104:	2300      	movs	r3, #0
 8002106:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	4619      	mov	r1, r3
 800210e:	4805      	ldr	r0, [pc, #20]	@ (8002124 <_ZL12MX_GPIO_Initv+0x118>)
 8002110:	f001 ff06 	bl	8003f20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	@ 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40023800 	.word	0x40023800
 8002120:	40020000 	.word	0x40020000
 8002124:	40020400 	.word	0x40020400

08002128 <_Z9speed_setiiiPsf>:

/* USER CODE BEGIN 4 */
void speed_set(int gyro_degree, int goal_speed, int goal_degree, int16_t* mtrspeed, float motor_rate){
 8002128:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800212c:	b08a      	sub	sp, #40	@ 0x28
 800212e:	af00      	add	r7, sp, #0
 8002130:	6178      	str	r0, [r7, #20]
 8002132:	6139      	str	r1, [r7, #16]
 8002134:	60fa      	str	r2, [r7, #12]
 8002136:	60bb      	str	r3, [r7, #8]
 8002138:	ed87 0a01 	vstr	s0, [r7, #4]
	goal_degree = goal_degree % 360;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4a7a      	ldr	r2, [pc, #488]	@ (8002328 <_Z9speed_setiiiPsf+0x200>)
 8002140:	fb82 1203 	smull	r1, r2, r2, r3
 8002144:	441a      	add	r2, r3
 8002146:	1211      	asrs	r1, r2, #8
 8002148:	17da      	asrs	r2, r3, #31
 800214a:	1a8a      	subs	r2, r1, r2
 800214c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8002150:	fb01 f202 	mul.w	r2, r1, r2
 8002154:	1a9b      	subs	r3, r3, r2
 8002156:	60fb      	str	r3, [r7, #12]
	if(goal_degree < 0){goal_degree += 360;}
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2b00      	cmp	r3, #0
 800215c:	da03      	bge.n	8002166 <_Z9speed_setiiiPsf+0x3e>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002164:	60fb      	str	r3, [r7, #12]


    int roll_speed;
    if(gyro_degree > 180){gyro_degree -= 360;}
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	2bb4      	cmp	r3, #180	@ 0xb4
 800216a:	dd04      	ble.n	8002176 <_Z9speed_setiiiPsf+0x4e>
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	e007      	b.n	8002186 <_Z9speed_setiiiPsf+0x5e>
    else if(gyro_degree <-180){gyro_degree += 360;}
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	f113 0fb4 	cmn.w	r3, #180	@ 0xb4
 800217c:	da03      	bge.n	8002186 <_Z9speed_setiiiPsf+0x5e>
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002184:	617b      	str	r3, [r7, #20]
    else{}


    if (gyro_degree > 0){
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	2b00      	cmp	r3, #0
 800218a:	dd11      	ble.n	80021b0 <_Z9speed_setiiiPsf+0x88>
        roll_speed = gyro_degree * 50;
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	2232      	movs	r2, #50	@ 0x32
 8002190:	fb02 f303 	mul.w	r3, r2, r3
 8002194:	627b      	str	r3, [r7, #36]	@ 0x24
        if (gyro_degree < 2){
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	2b01      	cmp	r3, #1
 800219a:	dc01      	bgt.n	80021a0 <_Z9speed_setiiiPsf+0x78>
            roll_speed = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        if (roll_speed > 500){
 80021a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80021a6:	dd1a      	ble.n	80021de <_Z9speed_setiiiPsf+0xb6>
            roll_speed = 500;
 80021a8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80021ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ae:	e016      	b.n	80021de <_Z9speed_setiiiPsf+0xb6>
        }
    }else if (gyro_degree < 0){
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	da11      	bge.n	80021da <_Z9speed_setiiiPsf+0xb2>
        roll_speed = gyro_degree * 50;
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	2232      	movs	r2, #50	@ 0x32
 80021ba:	fb02 f303 	mul.w	r3, r2, r3
 80021be:	627b      	str	r3, [r7, #36]	@ 0x24
        if (gyro_degree > -2){
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c6:	db01      	blt.n	80021cc <_Z9speed_setiiiPsf+0xa4>
            roll_speed = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
		if (roll_speed < -500){
 80021cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ce:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 80021d2:	da04      	bge.n	80021de <_Z9speed_setiiiPsf+0xb6>
			roll_speed = -500;
 80021d4:	4b55      	ldr	r3, [pc, #340]	@ (800232c <_Z9speed_setiiiPsf+0x204>)
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80021d8:	e001      	b.n	80021de <_Z9speed_setiiiPsf+0xb6>
        }

    }else{
        roll_speed = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
    }


	int conv_degree = -goal_degree + 45;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f1c3 032d 	rsb	r3, r3, #45	@ 0x2d
 80021e4:	623b      	str	r3, [r7, #32]
	if(conv_degree < 0){conv_degree = conv_degree + 360;}
 80021e6:	6a3b      	ldr	r3, [r7, #32]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	da03      	bge.n	80021f4 <_Z9speed_setiiiPsf+0xcc>
 80021ec:	6a3b      	ldr	r3, [r7, #32]
 80021ee:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80021f2:	623b      	str	r3, [r7, #32]

	for(int i=0; i<4; i++){
 80021f4:	2300      	movs	r3, #0
 80021f6:	61fb      	str	r3, [r7, #28]
 80021f8:	e085      	b.n	8002306 <_Z9speed_setiiiPsf+0x1de>
		mtrspeed[i] = goal_speed * sin((conv_degree + 90.0*i) / 180.0 * 3.1415);
 80021fa:	6938      	ldr	r0, [r7, #16]
 80021fc:	f7fe f956 	bl	80004ac <__aeabi_i2d>
 8002200:	4604      	mov	r4, r0
 8002202:	460d      	mov	r5, r1
 8002204:	6a38      	ldr	r0, [r7, #32]
 8002206:	f7fe f951 	bl	80004ac <__aeabi_i2d>
 800220a:	4680      	mov	r8, r0
 800220c:	4689      	mov	r9, r1
 800220e:	69f8      	ldr	r0, [r7, #28]
 8002210:	f7fe f94c 	bl	80004ac <__aeabi_i2d>
 8002214:	f04f 0200 	mov.w	r2, #0
 8002218:	4b45      	ldr	r3, [pc, #276]	@ (8002330 <_Z9speed_setiiiPsf+0x208>)
 800221a:	f7fe f9b1 	bl	8000580 <__aeabi_dmul>
 800221e:	4602      	mov	r2, r0
 8002220:	460b      	mov	r3, r1
 8002222:	4640      	mov	r0, r8
 8002224:	4649      	mov	r1, r9
 8002226:	f7fd fff5 	bl	8000214 <__adddf3>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4610      	mov	r0, r2
 8002230:	4619      	mov	r1, r3
 8002232:	f04f 0200 	mov.w	r2, #0
 8002236:	4b3f      	ldr	r3, [pc, #252]	@ (8002334 <_Z9speed_setiiiPsf+0x20c>)
 8002238:	f7fe facc 	bl	80007d4 <__aeabi_ddiv>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4610      	mov	r0, r2
 8002242:	4619      	mov	r1, r3
 8002244:	a336      	add	r3, pc, #216	@ (adr r3, 8002320 <_Z9speed_setiiiPsf+0x1f8>)
 8002246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224a:	f7fe f999 	bl	8000580 <__aeabi_dmul>
 800224e:	4602      	mov	r2, r0
 8002250:	460b      	mov	r3, r1
 8002252:	ec43 2b17 	vmov	d7, r2, r3
 8002256:	eeb0 0a47 	vmov.f32	s0, s14
 800225a:	eef0 0a67 	vmov.f32	s1, s15
 800225e:	f005 fdeb 	bl	8007e38 <sin>
 8002262:	ec53 2b10 	vmov	r2, r3, d0
 8002266:	4620      	mov	r0, r4
 8002268:	4629      	mov	r1, r5
 800226a:	f7fe f989 	bl	8000580 <__aeabi_dmul>
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	4610      	mov	r0, r2
 8002274:	4619      	mov	r1, r3
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	18d4      	adds	r4, r2, r3
 800227e:	f7fe fc2f 	bl	8000ae0 <__aeabi_d2iz>
 8002282:	4603      	mov	r3, r0
 8002284:	b21b      	sxth	r3, r3
 8002286:	8023      	strh	r3, [r4, #0]
		mtrspeed[i] = (mtrspeed[i] * motor_rate) + (roll_speed * (1.0 - motor_rate));
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	4413      	add	r3, r2
 8002290:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002294:	ee07 3a90 	vmov	s15, r3
 8002298:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800229c:	edd7 7a01 	vldr	s15, [r7, #4]
 80022a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a4:	ee17 0a90 	vmov	r0, s15
 80022a8:	f7fe f912 	bl	80004d0 <__aeabi_f2d>
 80022ac:	4604      	mov	r4, r0
 80022ae:	460d      	mov	r5, r1
 80022b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80022b2:	f7fe f8fb 	bl	80004ac <__aeabi_i2d>
 80022b6:	4680      	mov	r8, r0
 80022b8:	4689      	mov	r9, r1
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7fe f908 	bl	80004d0 <__aeabi_f2d>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	f04f 0000 	mov.w	r0, #0
 80022c8:	491b      	ldr	r1, [pc, #108]	@ (8002338 <_Z9speed_setiiiPsf+0x210>)
 80022ca:	f7fd ffa1 	bl	8000210 <__aeabi_dsub>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	4640      	mov	r0, r8
 80022d4:	4649      	mov	r1, r9
 80022d6:	f7fe f953 	bl	8000580 <__aeabi_dmul>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4620      	mov	r0, r4
 80022e0:	4629      	mov	r1, r5
 80022e2:	f7fd ff97 	bl	8000214 <__adddf3>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	68ba      	ldr	r2, [r7, #8]
 80022f4:	18d4      	adds	r4, r2, r3
 80022f6:	f7fe fbf3 	bl	8000ae0 <__aeabi_d2iz>
 80022fa:	4603      	mov	r3, r0
 80022fc:	b21b      	sxth	r3, r3
 80022fe:	8023      	strh	r3, [r4, #0]
	for(int i=0; i<4; i++){
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	3301      	adds	r3, #1
 8002304:	61fb      	str	r3, [r7, #28]
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	2b03      	cmp	r3, #3
 800230a:	f77f af76 	ble.w	80021fa <_Z9speed_setiiiPsf+0xd2>
	}
}
 800230e:	bf00      	nop
 8002310:	bf00      	nop
 8002312:	3728      	adds	r7, #40	@ 0x28
 8002314:	46bd      	mov	sp, r7
 8002316:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800231a:	bf00      	nop
 800231c:	f3af 8000 	nop.w
 8002320:	c083126f 	.word	0xc083126f
 8002324:	400921ca 	.word	0x400921ca
 8002328:	b60b60b7 	.word	0xb60b60b7
 800232c:	fffffe0c 	.word	0xfffffe0c
 8002330:	40568000 	.word	0x40568000
 8002334:	40668000 	.word	0x40668000
 8002338:	3ff00000 	.word	0x3ff00000

0800233c <_Z9set_arrayPsPh>:

void set_array(int16_t* mtrspeed, uint8_t* sendarray){
 800233c:	b480      	push	{r7}
 800233e:	b087      	sub	sp, #28
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
	uint16_t conv_mtrspeed[4];
	for(int i=0; i<4; i++){conv_mtrspeed[i] = 10000 - (mtrspeed[i] + 5000);}
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	e013      	b.n	8002374 <_Z9set_arrayPsPh+0x38>
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	4413      	add	r3, r2
 8002354:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002358:	b29b      	uxth	r3, r3
 800235a:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 800235e:	3308      	adds	r3, #8
 8002360:	b29a      	uxth	r2, r3
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	3318      	adds	r3, #24
 8002368:	443b      	add	r3, r7
 800236a:	f823 2c10 	strh.w	r2, [r3, #-16]
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	3301      	adds	r3, #1
 8002372:	617b      	str	r3, [r7, #20]
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	2b03      	cmp	r3, #3
 8002378:	dde8      	ble.n	800234c <_Z9set_arrayPsPh+0x10>
	for(int i=0; i<4; i++){
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	e03a      	b.n	80023f6 <_Z9set_arrayPsPh+0xba>
		sendarray[3*i] = 250+i;
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	b2d9      	uxtb	r1, r3
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	4613      	mov	r3, r2
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	4413      	add	r3, r2
 800238c:	461a      	mov	r2, r3
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	4413      	add	r3, r2
 8002392:	1f8a      	subs	r2, r1, #6
 8002394:	b2d2      	uxtb	r2, r2
 8002396:	701a      	strb	r2, [r3, #0]
		sendarray[3*i+1] = conv_mtrspeed[i] % 100;
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	3318      	adds	r3, #24
 800239e:	443b      	add	r3, r7
 80023a0:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80023a4:	4a19      	ldr	r2, [pc, #100]	@ (800240c <_Z9set_arrayPsPh+0xd0>)
 80023a6:	fba2 1203 	umull	r1, r2, r2, r3
 80023aa:	0952      	lsrs	r2, r2, #5
 80023ac:	2164      	movs	r1, #100	@ 0x64
 80023ae:	fb01 f202 	mul.w	r2, r1, r2
 80023b2:	1a9b      	subs	r3, r3, r2
 80023b4:	b299      	uxth	r1, r3
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	4613      	mov	r3, r2
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	4413      	add	r3, r2
 80023be:	3301      	adds	r3, #1
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	4413      	add	r3, r2
 80023c4:	b2ca      	uxtb	r2, r1
 80023c6:	701a      	strb	r2, [r3, #0]
		sendarray[3*i+2] = conv_mtrspeed[i] / 100;
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	3318      	adds	r3, #24
 80023ce:	443b      	add	r3, r7
 80023d0:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80023d4:	4a0d      	ldr	r2, [pc, #52]	@ (800240c <_Z9set_arrayPsPh+0xd0>)
 80023d6:	fba2 2303 	umull	r2, r3, r2, r3
 80023da:	095b      	lsrs	r3, r3, #5
 80023dc:	b299      	uxth	r1, r3
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	4613      	mov	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	3302      	adds	r3, #2
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	4413      	add	r3, r2
 80023ec:	b2ca      	uxtb	r2, r1
 80023ee:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<4; i++){
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	3301      	adds	r3, #1
 80023f4:	613b      	str	r3, [r7, #16]
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	ddc1      	ble.n	8002380 <_Z9set_arrayPsPh+0x44>
	}
}
 80023fc:	bf00      	nop
 80023fe:	bf00      	nop
 8002400:	371c      	adds	r7, #28
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	51eb851f 	.word	0x51eb851f

08002410 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>:

void readBuf(UART_HandleTypeDef* uart, uint8_t* buf, int buf_size, uint8_t* data, int data_size, uint8_t id, uint8_t* p_wrtpt, uint8_t* p_rdpt, uint16_t* stop_counter, uint16_t* error_counter, uint8_t go_back){
 8002410:	b480      	push	{r7}
 8002412:	b08d      	sub	sp, #52	@ 0x34
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
 800241c:	603b      	str	r3, [r7, #0]
	int wrt_pt = uart->hdmarx->Instance->NDTR;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	61bb      	str	r3, [r7, #24]
	wrt_pt= buf_size - wrt_pt;
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	61bb      	str	r3, [r7, #24]
	int rd_pt;

	if(wrt_pt != *p_rdpt){//wrt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 8002430:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	461a      	mov	r2, r3
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	4293      	cmp	r3, r2
 800243a:	d031      	beq.n	80024a0 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x90>
		if(buf[*p_rdpt] == 255){//p_rdpt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????=????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 800243c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	4413      	add	r3, r2
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2bff      	cmp	r3, #255	@ 0xff
 800244a:	d116      	bne.n	800247a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x6a>
			if(wrt_pt != *p_wrtpt){//wrt_pt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????=
 800244c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	461a      	mov	r2, r3
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	4293      	cmp	r3, r2
 8002456:	d006      	beq.n	8002466 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x56>
//
				*stop_counter = 0;
 8002458:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800245a:	2200      	movs	r2, #0
 800245c:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 800245e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002464:	e049      	b.n	80024fa <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
			}else{//wrt_pt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????=????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
				(*stop_counter)++;
 8002466:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002468:	881b      	ldrh	r3, [r3, #0]
 800246a:	3301      	adds	r3, #1
 800246c:	b29a      	uxth	r2, r3
 800246e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002470:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8002472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002478:	e03f      	b.n	80024fa <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
			}
		}else{//p_rdpt=????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
			(*error_counter)++;
 800247a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	b29a      	uxth	r2, r3
 8002482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002484:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8002486:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8002490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002492:	2b00      	cmp	r3, #0
 8002494:	da31      	bge.n	80024fa <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
 8002496:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4413      	add	r3, r2
 800249c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800249e:	e02c      	b.n	80024fa <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
		}
	}else{//wrt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????,????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
		int front_pt = wrt_pt + 1;
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	3301      	adds	r3, #1
 80024a4:	62bb      	str	r3, [r7, #40]	@ 0x28
			if(front_pt>buf_size-1){front_pt -= buf_size;}
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024aa:	429a      	cmp	r2, r3
 80024ac:	dc03      	bgt.n	80024b6 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xa6>
 80024ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	62bb      	str	r3, [r7, #40]	@ 0x28

		if(buf[front_pt] == 255){
 80024b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024b8:	68ba      	ldr	r2, [r7, #8]
 80024ba:	4413      	add	r3, r2
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2bff      	cmp	r3, #255	@ 0xff
 80024c0:	d109      	bne.n	80024d6 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xc6>
//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
			(*stop_counter)++;
 80024c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	3301      	adds	r3, #1
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024cc:	801a      	strh	r2, [r3, #0]
			rd_pt = *p_rdpt;
 80024ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024d4:	e011      	b.n	80024fa <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
		}else{
//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
			(*error_counter)++;
 80024d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	3301      	adds	r3, #1
 80024dc:	b29a      	uxth	r2, r3
 80024de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024e0:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 80024e2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 80024ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	da03      	bge.n	80024fa <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
 80024f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4413      	add	r3, r2
 80024f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
	}

	if(*stop_counter > 65500){*stop_counter = 65500;}
 80024fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024fc:	881b      	ldrh	r3, [r3, #0]
 80024fe:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8002502:	4293      	cmp	r3, r2
 8002504:	d903      	bls.n	800250e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xfe>
 8002506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002508:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 800250c:	801a      	strh	r2, [r3, #0]
	if(*error_counter > 65500){*error_counter = 65500;}
 800250e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8002516:	4293      	cmp	r3, r2
 8002518:	d903      	bls.n	8002522 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
 800251a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800251c:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8002520:	801a      	strh	r2, [r3, #0]


	while(1){
		int dif_pt = wrt_pt - rd_pt;
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt < 0){dif_pt += buf_size;}
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	2b00      	cmp	r3, #0
 800252e:	da03      	bge.n	8002538 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x128>
 8002530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4413      	add	r3, r2
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
		if(dif_pt <= go_back/2){break;}
 8002538:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800253c:	085b      	lsrs	r3, r3, #1
 800253e:	b2db      	uxtb	r3, r3
 8002540:	461a      	mov	r2, r3
 8002542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002544:	4293      	cmp	r3, r2
 8002546:	dd65      	ble.n	8002614 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x204>

		rd_pt++;
 8002548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800254a:	3301      	adds	r3, #1
 800254c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if(rd_pt>buf_size-1){rd_pt -= buf_size;}
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002552:	429a      	cmp	r2, r3
 8002554:	dc03      	bgt.n	800255e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x14e>
 8002556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if(buf[rd_pt] == 250+id){
 800255e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002560:	68ba      	ldr	r2, [r7, #8]
 8002562:	4413      	add	r3, r2
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800256c:	33fa      	adds	r3, #250	@ 0xfa
 800256e:	429a      	cmp	r2, r3
 8002570:	d14a      	bne.n	8002608 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1f8>
			int goal_rdpt = rd_pt + data_size;//data_size0????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????,25????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 8002572:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002576:	4413      	add	r3, r2
 8002578:	617b      	str	r3, [r7, #20]

				if(goal_rdpt>buf_size-1){goal_rdpt -= buf_size;}
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	429a      	cmp	r2, r3
 8002580:	dc03      	bgt.n	800258a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x17a>
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	617b      	str	r3, [r7, #20]
			int temp_rdpt = rd_pt;
 800258a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800258c:	623b      	str	r3, [r7, #32]

			buf[rd_pt] = 255;
 800258e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002590:	68ba      	ldr	r2, [r7, #8]
 8002592:	4413      	add	r3, r2
 8002594:	22ff      	movs	r2, #255	@ 0xff
 8002596:	701a      	strb	r2, [r3, #0]

			for(int i=0; i<data_size; i++){
 8002598:	2300      	movs	r3, #0
 800259a:	61fb      	str	r3, [r7, #28]
 800259c:	e01a      	b.n	80025d4 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1c4>
				temp_rdpt += 1;
 800259e:	6a3b      	ldr	r3, [r7, #32]
 80025a0:	3301      	adds	r3, #1
 80025a2:	623b      	str	r3, [r7, #32]
					if(temp_rdpt>buf_size-1){temp_rdpt -= buf_size;}
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	dc03      	bgt.n	80025b4 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1a4>
 80025ac:	6a3a      	ldr	r2, [r7, #32]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	623b      	str	r3, [r7, #32]

				data[i] = buf[temp_rdpt];
 80025b4:	6a3b      	ldr	r3, [r7, #32]
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	441a      	add	r2, r3
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	6839      	ldr	r1, [r7, #0]
 80025be:	440b      	add	r3, r1
 80025c0:	7812      	ldrb	r2, [r2, #0]
 80025c2:	701a      	strb	r2, [r3, #0]
				buf[temp_rdpt] = 255;
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	4413      	add	r3, r2
 80025ca:	22ff      	movs	r2, #255	@ 0xff
 80025cc:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<data_size; i++){
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3301      	adds	r3, #1
 80025d2:	61fb      	str	r3, [r7, #28]
 80025d4:	69fa      	ldr	r2, [r7, #28]
 80025d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025d8:	429a      	cmp	r2, r3
 80025da:	dbe0      	blt.n	800259e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x18e>
			}

			rd_pt = temp_rdpt;
 80025dc:	6a3b      	ldr	r3, [r7, #32]
 80025de:	62fb      	str	r3, [r7, #44]	@ 0x2c

			dif_pt = wrt_pt - rd_pt;
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	627b      	str	r3, [r7, #36]	@ 0x24
				if(dif_pt < 0){dif_pt += buf_size;}
 80025e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	da03      	bge.n	80025f6 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1e6>
 80025ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4413      	add	r3, r2
 80025f4:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt >= buf_size/2){}
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	0fda      	lsrs	r2, r3, #31
 80025fa:	4413      	add	r3, r2
 80025fc:	105b      	asrs	r3, r3, #1
 80025fe:	461a      	mov	r2, r3
 8002600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002602:	4293      	cmp	r3, r2
 8002604:	da8d      	bge.n	8002522 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
			else{break;}
 8002606:	e006      	b.n	8002616 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x206>
		}else{buf[rd_pt] = 255;}
 8002608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800260a:	68ba      	ldr	r2, [r7, #8]
 800260c:	4413      	add	r3, r2
 800260e:	22ff      	movs	r2, #255	@ 0xff
 8002610:	701a      	strb	r2, [r3, #0]
	}
 8002612:	e786      	b.n	8002522 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
		if(dif_pt <= go_back/2){break;}
 8002614:	bf00      	nop

	*p_rdpt = rd_pt;
 8002616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002618:	b2da      	uxtb	r2, r3
 800261a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800261c:	701a      	strb	r2, [r3, #0]
//	*p_wrtpt = buf_size - (uart->hdmarx->Instance->CNDTR);
	*p_wrtpt = wrt_pt;
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	b2da      	uxtb	r2, r3
 8002622:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002624:	701a      	strb	r2, [r3, #0]
}
 8002626:	bf00      	nop
 8002628:	3734      	adds	r7, #52	@ 0x34
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002632:	b480      	push	{r7}
 8002634:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002636:	b672      	cpsid	i
}
 8002638:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800263a:	bf00      	nop
 800263c:	e7fd      	b.n	800263a <Error_Handler+0x8>

0800263e <_ZSt3powIsiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 800263e:	b5b0      	push	{r4, r5, r7, lr}
 8002640:	b082      	sub	sp, #8
 8002642:	af00      	add	r7, sp, #0
 8002644:	4603      	mov	r3, r0
 8002646:	6039      	str	r1, [r7, #0]
 8002648:	80fb      	strh	r3, [r7, #6]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 800264a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800264e:	4618      	mov	r0, r3
 8002650:	f7fd ff2c 	bl	80004ac <__aeabi_i2d>
 8002654:	4604      	mov	r4, r0
 8002656:	460d      	mov	r5, r1
 8002658:	6838      	ldr	r0, [r7, #0]
 800265a:	f7fd ff27 	bl	80004ac <__aeabi_i2d>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	ec43 2b11 	vmov	d1, r2, r3
 8002666:	ec45 4b10 	vmov	d0, r4, r5
 800266a:	f005 fb75 	bl	8007d58 <pow>
 800266e:	eeb0 7a40 	vmov.f32	s14, s0
 8002672:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002676:	eeb0 0a47 	vmov.f32	s0, s14
 800267a:	eef0 0a67 	vmov.f32	s1, s15
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bdb0      	pop	{r4, r5, r7, pc}

08002684 <_ZN11PERFORMANCEC1EPtPhPsS2_S2_S2_S2_S2_>:

#include "performance.h"

PERFORMANCE::PERFORMANCE(uint16_t* ptr_perform_array, uint8_t* ptr_camera_array, int16_t* ptr_movement_array, int16_t* ptr_display_array, int16_t* ptr_circle_position_array, int16_t* ptr_fish_position_array, int16_t* ptr_position_array, int16_t* ptr_cur_speed_pol_array){
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
 8002690:	603b      	str	r3, [r7, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	333e      	adds	r3, #62	@ 0x3e
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	60da      	str	r2, [r3, #12]
 80026b8:	741a      	strb	r2, [r3, #16]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	220a      	movs	r2, #10
 80026c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	22fb      	movs	r2, #251	@ 0xfb
 80026d6:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2232      	movs	r2, #50	@ 0x32
 80026de:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2207      	movs	r2, #7
 80026e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2296      	movs	r2, #150	@ 0x96
 80026ee:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	22b4      	movs	r2, #180	@ 0xb4
 80026f6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	227f      	movs	r2, #127	@ 0x7f
 80026fe:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8002708:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	perform_array = ptr_perform_array;//twelite
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	601a      	str	r2, [r3, #0]
//	camera_array = ptr_camera_array;
//	movement_array = ptr_movement_array;
	display_array = ptr_display_array;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	60da      	str	r2, [r3, #12]
	circle_position_array = ptr_circle_position_array;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	69fa      	ldr	r2, [r7, #28]
 800271c:	61da      	str	r2, [r3, #28]
	fish_position_array = ptr_fish_position_array;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6a3a      	ldr	r2, [r7, #32]
 8002722:	621a      	str	r2, [r3, #32]
	position_array = ptr_position_array;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002728:	625a      	str	r2, [r3, #36]	@ 0x24
	cur_speed_pol_array = ptr_cur_speed_pol_array;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800272e:	611a      	str	r2, [r3, #16]

	circle_position_array[0] = position_array[0];
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	f9b2 2000 	ldrsh.w	r2, [r2]
 800273c:	801a      	strh	r2, [r3, #0]
	circle_position_array[1] = 24 * 10;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	3302      	adds	r3, #2
 8002744:	22f0      	movs	r2, #240	@ 0xf0
 8002746:	801a      	strh	r2, [r3, #0]
	circle_position_array[2] = r_standard * 10;//r
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800274e:	461a      	mov	r2, r3
 8002750:	0092      	lsls	r2, r2, #2
 8002752:	4413      	add	r3, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	b29a      	uxth	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	3304      	adds	r3, #4
 800275e:	b212      	sxth	r2, r2
 8002760:	801a      	strh	r2, [r3, #0]

}
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	4618      	mov	r0, r3
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <_ZN11PERFORMANCE12get_shutdownEv>:


int PERFORMANCE::get_shutdown(){
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
	return shdn_flag;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
}
 800277e:	4618      	mov	r0, r3
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <_ZN11PERFORMANCE10get_fixingEv>:

int PERFORMANCE::get_fixing(){
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
	return fix_flag;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
}
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <_ZN11PERFORMANCE22get_target_status_demoEm>:
//int PERFORMANCE::get_emission(){
//	return emission_flag;
//}


void PERFORMANCE::get_target_status_demo(uint32_t count){
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]

	//
	//
	//,

	cur_speed_pol_array[0] = perform_array[2] * 25 / 10;//
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	3304      	adds	r3, #4
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	461a      	mov	r2, r3
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	009a      	lsls	r2, r3, #2
 80027c0:	4413      	add	r3, r2
 80027c2:	4a9a      	ldr	r2, [pc, #616]	@ (8002a2c <_ZN11PERFORMANCE22get_target_status_demoEm+0x288>)
 80027c4:	fb82 1203 	smull	r1, r2, r2, r3
 80027c8:	1092      	asrs	r2, r2, #2
 80027ca:	17db      	asrs	r3, r3, #31
 80027cc:	1ad2      	subs	r2, r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	b212      	sxth	r2, r2
 80027d4:	801a      	strh	r2, [r3, #0]
	cur_speed_pol_array[1] = perform_array[1] * 45 / 32;//
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3302      	adds	r3, #2
 80027dc:	881b      	ldrh	r3, [r3, #0]
 80027de:	461a      	mov	r2, r3
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	011a      	lsls	r2, r3, #4
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	da00      	bge.n	80027f0 <_ZN11PERFORMANCE22get_target_status_demoEm+0x4c>
 80027ee:	331f      	adds	r3, #31
 80027f0:	115b      	asrs	r3, r3, #5
 80027f2:	461a      	mov	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	3302      	adds	r3, #2
 80027fa:	b212      	sxth	r2, r2
 80027fc:	801a      	strh	r2, [r3, #0]
	cur_speed_pol_array[1] = 270 - cur_speed_pol_array[1];
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	3302      	adds	r3, #2
 8002804:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002808:	b29b      	uxth	r3, r3
 800280a:	f5c3 7387 	rsb	r3, r3, #270	@ 0x10e
 800280e:	b29a      	uxth	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	3302      	adds	r3, #2
 8002816:	b212      	sxth	r2, r2
 8002818:	801a      	strh	r2, [r3, #0]

//
	if(perform_array[3] == 0){
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	3306      	adds	r3, #6
 8002820:	881b      	ldrh	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d104      	bne.n	8002830 <_ZN11PERFORMANCE22get_target_status_demoEm+0x8c>
		shdn_flag = 0;//stop
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800282e:	e01a      	b.n	8002866 <_ZN11PERFORMANCE22get_target_status_demoEm+0xc2>
	}else if(perform_array[3] == 1 || perform_array[3] == 2 || perform_array[3] == 3){
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	3306      	adds	r3, #6
 8002836:	881b      	ldrh	r3, [r3, #0]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d00b      	beq.n	8002854 <_ZN11PERFORMANCE22get_target_status_demoEm+0xb0>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	3306      	adds	r3, #6
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	2b02      	cmp	r3, #2
 8002846:	d005      	beq.n	8002854 <_ZN11PERFORMANCE22get_target_status_demoEm+0xb0>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	3306      	adds	r3, #6
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	2b03      	cmp	r3, #3
 8002852:	d104      	bne.n	800285e <_ZN11PERFORMANCE22get_target_status_demoEm+0xba>
		shdn_flag = 1;//move
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800285c:	e003      	b.n	8002866 <_ZN11PERFORMANCE22get_target_status_demoEm+0xc2>
	}else{
		shdn_flag = 0;//stop
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	}

	fix_flag = 1;//
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

//
	line_position_array[0] = position_array[0] - 220;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002872:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002876:	b29b      	uxth	r3, r3
 8002878:	3bdc      	subs	r3, #220	@ 0xdc
 800287a:	b29b      	uxth	r3, r3
 800287c:	b21a      	sxth	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	831a      	strh	r2, [r3, #24]
	line_position_array[1] = position_array[0] + 220;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	f9b3 3000 	ldrsh.w	r3, [r3]
 800288a:	b29b      	uxth	r3, r3
 800288c:	33dc      	adds	r3, #220	@ 0xdc
 800288e:	b29b      	uxth	r3, r3
 8002890:	b21a      	sxth	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	835a      	strh	r2, [r3, #26]

//
	//circle_position_array[0]

	circle_position_array[1] = 24 * 10;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	3302      	adds	r3, #2
 800289c:	22f0      	movs	r2, #240	@ 0xf0
 800289e:	801a      	strh	r2, [r3, #0]

	circle_position_array[2] = r_standard * 10;//r
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80028a6:	461a      	mov	r2, r3
 80028a8:	0092      	lsls	r2, r2, #2
 80028aa:	4413      	add	r3, r2
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	3304      	adds	r3, #4
 80028b6:	b212      	sxth	r2, r2
 80028b8:	801a      	strh	r2, [r3, #0]
	circle_position_array[2] = circle_position_array[2] - position_array[1] * circle_position_array[2] / shrink_const;//
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	3304      	adds	r3, #4
 80028c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ca:	3302      	adds	r3, #2
 80028cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028d0:	4619      	mov	r1, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	3304      	adds	r3, #4
 80028d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028dc:	fb01 f303 	mul.w	r3, r1, r3
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	f8b1 1058 	ldrh.w	r1, [r1, #88]	@ 0x58
 80028e6:	fb93 f3f1 	sdiv	r3, r3, r1
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	69db      	ldr	r3, [r3, #28]
 80028f4:	3304      	adds	r3, #4
 80028f6:	b212      	sxth	r2, r2
 80028f8:	801a      	strh	r2, [r3, #0]
//	if(perform_array[3] == 0){
//		circle_position_array[2] = circle_position_array[2] + circle_position_array[2] * sin() / 8;
//	}else{}

	if(perform_array[3] == 3){
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	3306      	adds	r3, #6
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	2b03      	cmp	r3, #3
 8002904:	d140      	bne.n	8002988 <_ZN11PERFORMANCE22get_target_status_demoEm+0x1e4>
		if(circle_position_array[0] - circle_position_array[2] <= line_position_array[0]){
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800290e:	461a      	mov	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	3304      	adds	r3, #4
 8002916:	f9b3 3000 	ldrsh.w	r3, [r3]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	f9b2 2018 	ldrsh.w	r2, [r2, #24]
 8002922:	4293      	cmp	r3, r2
 8002924:	dc10      	bgt.n	8002948 <_ZN11PERFORMANCE22get_target_status_demoEm+0x1a4>
			circle_position_array[0] = line_position_array[0] + circle_position_array[2];
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800292c:	b29a      	uxth	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	3304      	adds	r3, #4
 8002934:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002938:	b29b      	uxth	r3, r3
 800293a:	4413      	add	r3, r2
 800293c:	b29a      	uxth	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	b212      	sxth	r2, r2
 8002944:	801a      	strh	r2, [r3, #0]
 8002946:	e01f      	b.n	8002988 <_ZN11PERFORMANCE22get_target_status_demoEm+0x1e4>
//		}else if((circle_position_array[0] - circle_position_array[2] > line_position_array[0]) || (circle_position_array[0] + circle_position_array[2] > line_position_array[1])){
//
		}else if(circle_position_array[0] + circle_position_array[2] >= line_position_array[1]){
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	69db      	ldr	r3, [r3, #28]
 800294c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002950:	461a      	mov	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	3304      	adds	r3, #4
 8002958:	f9b3 3000 	ldrsh.w	r3, [r3]
 800295c:	4413      	add	r3, r2
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	f9b2 201a 	ldrsh.w	r2, [r2, #26]
 8002964:	4293      	cmp	r3, r2
 8002966:	db0f      	blt.n	8002988 <_ZN11PERFORMANCE22get_target_status_demoEm+0x1e4>
			circle_position_array[0] = line_position_array[1] - circle_position_array[2];
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800296e:	b29a      	uxth	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	3304      	adds	r3, #4
 8002976:	f9b3 3000 	ldrsh.w	r3, [r3]
 800297a:	b29b      	uxth	r3, r3
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	b29a      	uxth	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	b212      	sxth	r2, r2
 8002986:	801a      	strh	r2, [r3, #0]
		}else{}
	}else{}

//
	if(perform_array[3] == 0){
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	3306      	adds	r3, #6
 800298e:	881b      	ldrh	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d14d      	bne.n	8002a30 <_ZN11PERFORMANCE22get_target_status_demoEm+0x28c>
		display_array[4] = perform_array[0] + 128;//circle_H
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	881b      	ldrh	r3, [r3, #0]
 800299a:	3380      	adds	r3, #128	@ 0x80
 800299c:	b29a      	uxth	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	3308      	adds	r3, #8
 80029a4:	b212      	sxth	r2, r2
 80029a6:	801a      	strh	r2, [r3, #0]
		display_array[5] = S_standard;//circle_S
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	330a      	adds	r3, #10
 80029b4:	b212      	sxth	r2, r2
 80029b6:	801a      	strh	r2, [r3, #0]
		display_array[6] = V_standard;//circle_V
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	330c      	adds	r3, #12
 80029c4:	b212      	sxth	r2, r2
 80029c6:	801a      	strh	r2, [r3, #0]
		display_array[7] = perform_array[0];//background_H
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	881a      	ldrh	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	330e      	adds	r3, #14
 80029d4:	b212      	sxth	r2, r2
 80029d6:	801a      	strh	r2, [r3, #0]
		display_array[8] = S_standard;//background_S
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	3310      	adds	r3, #16
 80029e4:	b212      	sxth	r2, r2
 80029e6:	801a      	strh	r2, [r3, #0]
		display_array[9] = V_standard;//background_V
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	3312      	adds	r3, #18
 80029f4:	b212      	sxth	r2, r2
 80029f6:	801a      	strh	r2, [r3, #0]
		display_array[10] = perform_array[0];//frame_H
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	881a      	ldrh	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	3314      	adds	r3, #20
 8002a04:	b212      	sxth	r2, r2
 8002a06:	801a      	strh	r2, [r3, #0]
		display_array[11] = S_standard;//frame_S
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	3316      	adds	r3, #22
 8002a14:	b212      	sxth	r2, r2
 8002a16:	801a      	strh	r2, [r3, #0]
		display_array[12] = V_standard;//frame_V
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	3318      	adds	r3, #24
 8002a24:	b212      	sxth	r2, r2
 8002a26:	801a      	strh	r2, [r3, #0]
 8002a28:	e16c      	b.n	8002d04 <_ZN11PERFORMANCE22get_target_status_demoEm+0x560>
 8002a2a:	bf00      	nop
 8002a2c:	66666667 	.word	0x66666667

	}else if(perform_array[3] == 1){
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	3306      	adds	r3, #6
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d159      	bne.n	8002af0 <_ZN11PERFORMANCE22get_target_status_demoEm+0x34c>
		display_array[4] = perform_array[0] + 128;//circle_H
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	881b      	ldrh	r3, [r3, #0]
 8002a42:	3380      	adds	r3, #128	@ 0x80
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	3308      	adds	r3, #8
 8002a4c:	b212      	sxth	r2, r2
 8002a4e:	801a      	strh	r2, [r3, #0]
			display_array[4] %= 256;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	3308      	adds	r3, #8
 8002a56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	68d2      	ldr	r2, [r2, #12]
 8002a5e:	3208      	adds	r2, #8
 8002a60:	4259      	negs	r1, r3
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	b2c9      	uxtb	r1, r1
 8002a66:	bf58      	it	pl
 8002a68:	424b      	negpl	r3, r1
 8002a6a:	b21b      	sxth	r3, r3
 8002a6c:	8013      	strh	r3, [r2, #0]
		display_array[5] = S_standard;//circle_S
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	330a      	adds	r3, #10
 8002a7a:	b212      	sxth	r2, r2
 8002a7c:	801a      	strh	r2, [r3, #0]
		display_array[6] = V_standard;//circle_V
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	330c      	adds	r3, #12
 8002a8a:	b212      	sxth	r2, r2
 8002a8c:	801a      	strh	r2, [r3, #0]
		display_array[7] = perform_array[0];//background_H
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	881a      	ldrh	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	330e      	adds	r3, #14
 8002a9a:	b212      	sxth	r2, r2
 8002a9c:	801a      	strh	r2, [r3, #0]
		display_array[8] = S_standard;//background_S
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	3310      	adds	r3, #16
 8002aaa:	b212      	sxth	r2, r2
 8002aac:	801a      	strh	r2, [r3, #0]
		display_array[9] = V_standard;//background_V
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	3312      	adds	r3, #18
 8002aba:	b212      	sxth	r2, r2
 8002abc:	801a      	strh	r2, [r3, #0]
		display_array[10] = perform_array[0];//frame_H
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	881a      	ldrh	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	3314      	adds	r3, #20
 8002aca:	b212      	sxth	r2, r2
 8002acc:	801a      	strh	r2, [r3, #0]
		display_array[11] = S_standard;//frame_S
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	3316      	adds	r3, #22
 8002ada:	b212      	sxth	r2, r2
 8002adc:	801a      	strh	r2, [r3, #0]
		display_array[12] = V_standard;//frame_V
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	3318      	adds	r3, #24
 8002aea:	b212      	sxth	r2, r2
 8002aec:	801a      	strh	r2, [r3, #0]
 8002aee:	e109      	b.n	8002d04 <_ZN11PERFORMANCE22get_target_status_demoEm+0x560>

	}else if(perform_array[3] == 2){
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3306      	adds	r3, #6
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d148      	bne.n	8002b8e <_ZN11PERFORMANCE22get_target_status_demoEm+0x3ea>
		display_array[4] = perform_array[0];//circle_H
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	881a      	ldrh	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	3308      	adds	r3, #8
 8002b08:	b212      	sxth	r2, r2
 8002b0a:	801a      	strh	r2, [r3, #0]
		display_array[5] = S_standard;//circle_S
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	330a      	adds	r3, #10
 8002b18:	b212      	sxth	r2, r2
 8002b1a:	801a      	strh	r2, [r3, #0]
		display_array[6] = V_standard;//circle_V
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	330c      	adds	r3, #12
 8002b28:	b212      	sxth	r2, r2
 8002b2a:	801a      	strh	r2, [r3, #0]
		display_array[7] = perform_array[0];//background_H
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	881a      	ldrh	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	330e      	adds	r3, #14
 8002b38:	b212      	sxth	r2, r2
 8002b3a:	801a      	strh	r2, [r3, #0]
		display_array[8] = S_standard;//background_S
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	3310      	adds	r3, #16
 8002b48:	b212      	sxth	r2, r2
 8002b4a:	801a      	strh	r2, [r3, #0]
		display_array[9] = V_standard;//background_V
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	3312      	adds	r3, #18
 8002b58:	b212      	sxth	r2, r2
 8002b5a:	801a      	strh	r2, [r3, #0]
		display_array[10] = perform_array[0];//frame_H
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	881a      	ldrh	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	3314      	adds	r3, #20
 8002b68:	b212      	sxth	r2, r2
 8002b6a:	801a      	strh	r2, [r3, #0]
		display_array[11] = S_standard;//frame_S
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	3316      	adds	r3, #22
 8002b78:	b212      	sxth	r2, r2
 8002b7a:	801a      	strh	r2, [r3, #0]
		display_array[12] = V_standard;//frame_V
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	3318      	adds	r3, #24
 8002b88:	b212      	sxth	r2, r2
 8002b8a:	801a      	strh	r2, [r3, #0]
 8002b8c:	e0ba      	b.n	8002d04 <_ZN11PERFORMANCE22get_target_status_demoEm+0x560>

	}else if(perform_array[3] == 3){
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	3306      	adds	r3, #6
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	2b03      	cmp	r3, #3
 8002b98:	d16a      	bne.n	8002c70 <_ZN11PERFORMANCE22get_target_status_demoEm+0x4cc>
		display_array[4] = perform_array[0] + 128;//circle_H
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	3380      	adds	r3, #128	@ 0x80
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	3308      	adds	r3, #8
 8002baa:	b212      	sxth	r2, r2
 8002bac:	801a      	strh	r2, [r3, #0]
			display_array[4] %= 256;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	3308      	adds	r3, #8
 8002bb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	68d2      	ldr	r2, [r2, #12]
 8002bbc:	3208      	adds	r2, #8
 8002bbe:	4259      	negs	r1, r3
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	b2c9      	uxtb	r1, r1
 8002bc4:	bf58      	it	pl
 8002bc6:	424b      	negpl	r3, r1
 8002bc8:	b21b      	sxth	r3, r3
 8002bca:	8013      	strh	r3, [r2, #0]
		display_array[5] = S_standard;//circle_S
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	330a      	adds	r3, #10
 8002bd8:	b212      	sxth	r2, r2
 8002bda:	801a      	strh	r2, [r3, #0]
		display_array[6] = V_standard;//circle_V
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	330c      	adds	r3, #12
 8002be8:	b212      	sxth	r2, r2
 8002bea:	801a      	strh	r2, [r3, #0]
		display_array[7] = perform_array[0];//background_H
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	881a      	ldrh	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	330e      	adds	r3, #14
 8002bf8:	b212      	sxth	r2, r2
 8002bfa:	801a      	strh	r2, [r3, #0]
		display_array[8] = S_standard;//background_S
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	3310      	adds	r3, #16
 8002c08:	b212      	sxth	r2, r2
 8002c0a:	801a      	strh	r2, [r3, #0]
		display_array[9] = V_standard;//background_V
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	3312      	adds	r3, #18
 8002c18:	b212      	sxth	r2, r2
 8002c1a:	801a      	strh	r2, [r3, #0]
		display_array[10] = perform_array[0] + 128;//
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	3380      	adds	r3, #128	@ 0x80
 8002c24:	b29a      	uxth	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	3314      	adds	r3, #20
 8002c2c:	b212      	sxth	r2, r2
 8002c2e:	801a      	strh	r2, [r3, #0]
			display_array[10] %= 256;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	3314      	adds	r3, #20
 8002c36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	68d2      	ldr	r2, [r2, #12]
 8002c3e:	3214      	adds	r2, #20
 8002c40:	4259      	negs	r1, r3
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	b2c9      	uxtb	r1, r1
 8002c46:	bf58      	it	pl
 8002c48:	424b      	negpl	r3, r1
 8002c4a:	b21b      	sxth	r3, r3
 8002c4c:	8013      	strh	r3, [r2, #0]
		display_array[11] = S_standard;//frame_S
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	3316      	adds	r3, #22
 8002c5a:	b212      	sxth	r2, r2
 8002c5c:	801a      	strh	r2, [r3, #0]
		display_array[12] = V_standard;//frame_V
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	3318      	adds	r3, #24
 8002c6a:	b212      	sxth	r2, r2
 8002c6c:	801a      	strh	r2, [r3, #0]
 8002c6e:	e049      	b.n	8002d04 <_ZN11PERFORMANCE22get_target_status_demoEm+0x560>

	}else{
		display_array[4] = perform_array[0] + 128;//circle_H
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	3380      	adds	r3, #128	@ 0x80
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	3308      	adds	r3, #8
 8002c80:	b212      	sxth	r2, r2
 8002c82:	801a      	strh	r2, [r3, #0]
		display_array[5] = S_standard;//circle_S
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	330a      	adds	r3, #10
 8002c90:	b212      	sxth	r2, r2
 8002c92:	801a      	strh	r2, [r3, #0]
		display_array[6] = V_standard;//circle_V
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	330c      	adds	r3, #12
 8002ca0:	b212      	sxth	r2, r2
 8002ca2:	801a      	strh	r2, [r3, #0]
		display_array[7] = perform_array[0];//background_H
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	881a      	ldrh	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	330e      	adds	r3, #14
 8002cb0:	b212      	sxth	r2, r2
 8002cb2:	801a      	strh	r2, [r3, #0]
		display_array[8] = S_standard;//background_S
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	3310      	adds	r3, #16
 8002cc0:	b212      	sxth	r2, r2
 8002cc2:	801a      	strh	r2, [r3, #0]
		display_array[9] = V_standard;//background_V
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	3312      	adds	r3, #18
 8002cd0:	b212      	sxth	r2, r2
 8002cd2:	801a      	strh	r2, [r3, #0]
		display_array[10] = perform_array[0];//frame_H
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	881a      	ldrh	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	3314      	adds	r3, #20
 8002ce0:	b212      	sxth	r2, r2
 8002ce2:	801a      	strh	r2, [r3, #0]
		display_array[11] = S_standard;//frame_S
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	3316      	adds	r3, #22
 8002cf0:	b212      	sxth	r2, r2
 8002cf2:	801a      	strh	r2, [r3, #0]
		display_array[12] = V_standard;//frame_V
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	3318      	adds	r3, #24
 8002d00:	b212      	sxth	r2, r2
 8002d02:	801a      	strh	r2, [r3, #0]
	}


//
	if(perform_array[3] == 2){
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	3306      	adds	r3, #6
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	f040 8085 	bne.w	8002e1c <_ZN11PERFORMANCE22get_target_status_demoEm+0x678>
		fish_position_array[0] = 2;//ID
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a1b      	ldr	r3, [r3, #32]
 8002d16:	2202      	movs	r2, #2
 8002d18:	801a      	strh	r2, [r3, #0]
		fish_position_array[1] = circle_position_array[0];//X
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	69da      	ldr	r2, [r3, #28]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a1b      	ldr	r3, [r3, #32]
 8002d22:	3302      	adds	r3, #2
 8002d24:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002d28:	801a      	strh	r2, [r3, #0]
		fish_position_array[2] = 150;//Y
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	3304      	adds	r3, #4
 8002d30:	2296      	movs	r2, #150	@ 0x96
 8002d32:	801a      	strh	r2, [r3, #0]

		fish_position_array[3] = 2;//ID
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6a1b      	ldr	r3, [r3, #32]
 8002d38:	3306      	adds	r3, #6
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	801a      	strh	r2, [r3, #0]
		fish_position_array[4] = circle_position_array[0] + 400;//X
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	3308      	adds	r3, #8
 8002d54:	b212      	sxth	r2, r2
 8002d56:	801a      	strh	r2, [r3, #0]
		fish_position_array[5] = 300;//Y
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a1b      	ldr	r3, [r3, #32]
 8002d5c:	330a      	adds	r3, #10
 8002d5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d62:	801a      	strh	r2, [r3, #0]

		fish_position_array[6] = 2;//ID
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	330c      	adds	r3, #12
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	801a      	strh	r2, [r3, #0]
		fish_position_array[6] = circle_position_array[0] - 200;//X
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	3bc8      	subs	r3, #200	@ 0xc8
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	330c      	adds	r3, #12
 8002d82:	b212      	sxth	r2, r2
 8002d84:	801a      	strh	r2, [r3, #0]
		fish_position_array[8] = 50;//Y
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	3310      	adds	r3, #16
 8002d8c:	2232      	movs	r2, #50	@ 0x32
 8002d8e:	801a      	strh	r2, [r3, #0]

		fish_position_array[9] = 2;//ID
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a1b      	ldr	r3, [r3, #32]
 8002d94:	3312      	adds	r3, #18
 8002d96:	2202      	movs	r2, #2
 8002d98:	801a      	strh	r2, [r3, #0]
		fish_position_array[10] = circle_position_array[0] + 700;//X
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	3314      	adds	r3, #20
 8002db0:	b212      	sxth	r2, r2
 8002db2:	801a      	strh	r2, [r3, #0]
		fish_position_array[11] = 75;//Y
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	3316      	adds	r3, #22
 8002dba:	224b      	movs	r2, #75	@ 0x4b
 8002dbc:	801a      	strh	r2, [r3, #0]

		fish_position_array[12] = 2;//ID
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	3318      	adds	r3, #24
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	801a      	strh	r2, [r3, #0]
		fish_position_array[13] = circle_position_array[0] - 400;//X
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a1b      	ldr	r3, [r3, #32]
 8002ddc:	331a      	adds	r3, #26
 8002dde:	b212      	sxth	r2, r2
 8002de0:	801a      	strh	r2, [r3, #0]
		fish_position_array[14] = 250;//Y
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	331c      	adds	r3, #28
 8002de8:	22fa      	movs	r2, #250	@ 0xfa
 8002dea:	801a      	strh	r2, [r3, #0]

		fish_position_array[15] = 2;//ID
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	331e      	adds	r3, #30
 8002df2:	2202      	movs	r2, #2
 8002df4:	801a      	strh	r2, [r3, #0]
		fish_position_array[16] = circle_position_array[0] - 700;//X
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	f5a3 732f 	sub.w	r3, r3, #700	@ 0x2bc
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	3320      	adds	r3, #32
 8002e0c:	b212      	sxth	r2, r2
 8002e0e:	801a      	strh	r2, [r3, #0]
		fish_position_array[17] = 200;//Y
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	3322      	adds	r3, #34	@ 0x22
 8002e16:	22c8      	movs	r2, #200	@ 0xc8
 8002e18:	801a      	strh	r2, [r3, #0]
		fish_position_array[16] = 3500;//X
		fish_position_array[17] = 300;//Y
	}


}
 8002e1a:	e061      	b.n	8002ee0 <_ZN11PERFORMANCE22get_target_status_demoEm+0x73c>
		fish_position_array[0] = 0;//ID
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	2200      	movs	r2, #0
 8002e22:	801a      	strh	r2, [r3, #0]
		fish_position_array[1] = 1500;//X
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	3302      	adds	r3, #2
 8002e2a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002e2e:	801a      	strh	r2, [r3, #0]
		fish_position_array[2] = 150;//Y
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	3304      	adds	r3, #4
 8002e36:	2296      	movs	r2, #150	@ 0x96
 8002e38:	801a      	strh	r2, [r3, #0]
		fish_position_array[3] = 0;//ID
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	3306      	adds	r3, #6
 8002e40:	2200      	movs	r2, #0
 8002e42:	801a      	strh	r2, [r3, #0]
		fish_position_array[4] = 1900;//X
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	3308      	adds	r3, #8
 8002e4a:	f240 726c 	movw	r2, #1900	@ 0x76c
 8002e4e:	801a      	strh	r2, [r3, #0]
		fish_position_array[5] = 300;//Y
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	330a      	adds	r3, #10
 8002e56:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e5a:	801a      	strh	r2, [r3, #0]
		fish_position_array[6] = 0;//ID
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	330c      	adds	r3, #12
 8002e62:	2200      	movs	r2, #0
 8002e64:	801a      	strh	r2, [r3, #0]
		fish_position_array[7] = 2300;//X
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	330e      	adds	r3, #14
 8002e6c:	f640 02fc 	movw	r2, #2300	@ 0x8fc
 8002e70:	801a      	strh	r2, [r3, #0]
		fish_position_array[8] = 150;//Y
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	3310      	adds	r3, #16
 8002e78:	2296      	movs	r2, #150	@ 0x96
 8002e7a:	801a      	strh	r2, [r3, #0]
		fish_position_array[9] = 0;//ID
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	3312      	adds	r3, #18
 8002e82:	2200      	movs	r2, #0
 8002e84:	801a      	strh	r2, [r3, #0]
		fish_position_array[10] = 2700;//X
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	3314      	adds	r3, #20
 8002e8c:	f640 228c 	movw	r2, #2700	@ 0xa8c
 8002e90:	801a      	strh	r2, [r3, #0]
		fish_position_array[11] = 300;//Y
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	3316      	adds	r3, #22
 8002e98:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e9c:	801a      	strh	r2, [r3, #0]
		fish_position_array[12] = 0;//ID
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	3318      	adds	r3, #24
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	801a      	strh	r2, [r3, #0]
		fish_position_array[13] = 3100;//X
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a1b      	ldr	r3, [r3, #32]
 8002eac:	331a      	adds	r3, #26
 8002eae:	f640 421c 	movw	r2, #3100	@ 0xc1c
 8002eb2:	801a      	strh	r2, [r3, #0]
		fish_position_array[14] = 150;//Y
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	331c      	adds	r3, #28
 8002eba:	2296      	movs	r2, #150	@ 0x96
 8002ebc:	801a      	strh	r2, [r3, #0]
		fish_position_array[15] = 0;//ID
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
 8002ec2:	331e      	adds	r3, #30
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	801a      	strh	r2, [r3, #0]
		fish_position_array[16] = 3500;//X
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	3320      	adds	r3, #32
 8002ece:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8002ed2:	801a      	strh	r2, [r3, #0]
		fish_position_array[17] = 300;//Y
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	3322      	adds	r3, #34	@ 0x22
 8002eda:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ede:	801a      	strh	r2, [r3, #0]
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	607b      	str	r3, [r7, #4]
 8002ef6:	4b10      	ldr	r3, [pc, #64]	@ (8002f38 <HAL_MspInit+0x4c>)
 8002ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efa:	4a0f      	ldr	r2, [pc, #60]	@ (8002f38 <HAL_MspInit+0x4c>)
 8002efc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f02:	4b0d      	ldr	r3, [pc, #52]	@ (8002f38 <HAL_MspInit+0x4c>)
 8002f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f0a:	607b      	str	r3, [r7, #4]
 8002f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	603b      	str	r3, [r7, #0]
 8002f12:	4b09      	ldr	r3, [pc, #36]	@ (8002f38 <HAL_MspInit+0x4c>)
 8002f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f16:	4a08      	ldr	r2, [pc, #32]	@ (8002f38 <HAL_MspInit+0x4c>)
 8002f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f1e:	4b06      	ldr	r3, [pc, #24]	@ (8002f38 <HAL_MspInit+0x4c>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f26:	603b      	str	r3, [r7, #0]
 8002f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	40023800 	.word	0x40023800

08002f3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b08a      	sub	sp, #40	@ 0x28
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f44:	f107 0314 	add.w	r3, r7, #20
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	605a      	str	r2, [r3, #4]
 8002f4e:	609a      	str	r2, [r3, #8]
 8002f50:	60da      	str	r2, [r3, #12]
 8002f52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a19      	ldr	r2, [pc, #100]	@ (8002fc0 <HAL_I2C_MspInit+0x84>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d12c      	bne.n	8002fb8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	4b18      	ldr	r3, [pc, #96]	@ (8002fc4 <HAL_I2C_MspInit+0x88>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	4a17      	ldr	r2, [pc, #92]	@ (8002fc4 <HAL_I2C_MspInit+0x88>)
 8002f68:	f043 0302 	orr.w	r3, r3, #2
 8002f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f6e:	4b15      	ldr	r3, [pc, #84]	@ (8002fc4 <HAL_I2C_MspInit+0x88>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	613b      	str	r3, [r7, #16]
 8002f78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002f7a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002f7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f80:	2312      	movs	r3, #18
 8002f82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f8c:	2304      	movs	r3, #4
 8002f8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f90:	f107 0314 	add.w	r3, r7, #20
 8002f94:	4619      	mov	r1, r3
 8002f96:	480c      	ldr	r0, [pc, #48]	@ (8002fc8 <HAL_I2C_MspInit+0x8c>)
 8002f98:	f000 ffc2 	bl	8003f20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <HAL_I2C_MspInit+0x88>)
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa4:	4a07      	ldr	r2, [pc, #28]	@ (8002fc4 <HAL_I2C_MspInit+0x88>)
 8002fa6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002faa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fac:	4b05      	ldr	r3, [pc, #20]	@ (8002fc4 <HAL_I2C_MspInit+0x88>)
 8002fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fb4:	60fb      	str	r3, [r7, #12]
 8002fb6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002fb8:	bf00      	nop
 8002fba:	3728      	adds	r7, #40	@ 0x28
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	40005400 	.word	0x40005400
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	40020400 	.word	0x40020400

08002fcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fdc:	d116      	bne.n	800300c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]
 8002fe2:	4b16      	ldr	r3, [pc, #88]	@ (800303c <HAL_TIM_Base_MspInit+0x70>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe6:	4a15      	ldr	r2, [pc, #84]	@ (800303c <HAL_TIM_Base_MspInit+0x70>)
 8002fe8:	f043 0301 	orr.w	r3, r3, #1
 8002fec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fee:	4b13      	ldr	r3, [pc, #76]	@ (800303c <HAL_TIM_Base_MspInit+0x70>)
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	201c      	movs	r0, #28
 8003000:	f000 fbe7 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003004:	201c      	movs	r0, #28
 8003006:	f000 fc00 	bl	800380a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800300a:	e012      	b.n	8003032 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a0b      	ldr	r2, [pc, #44]	@ (8003040 <HAL_TIM_Base_MspInit+0x74>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d10d      	bne.n	8003032 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	60bb      	str	r3, [r7, #8]
 800301a:	4b08      	ldr	r3, [pc, #32]	@ (800303c <HAL_TIM_Base_MspInit+0x70>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301e:	4a07      	ldr	r2, [pc, #28]	@ (800303c <HAL_TIM_Base_MspInit+0x70>)
 8003020:	f043 0304 	orr.w	r3, r3, #4
 8003024:	6413      	str	r3, [r2, #64]	@ 0x40
 8003026:	4b05      	ldr	r3, [pc, #20]	@ (800303c <HAL_TIM_Base_MspInit+0x70>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]
}
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40023800 	.word	0x40023800
 8003040:	40000800 	.word	0x40000800

08003044 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800304c:	f107 030c 	add.w	r3, r7, #12
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	605a      	str	r2, [r3, #4]
 8003056:	609a      	str	r2, [r3, #8]
 8003058:	60da      	str	r2, [r3, #12]
 800305a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a12      	ldr	r2, [pc, #72]	@ (80030ac <HAL_TIM_MspPostInit+0x68>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d11d      	bne.n	80030a2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	4b11      	ldr	r3, [pc, #68]	@ (80030b0 <HAL_TIM_MspPostInit+0x6c>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306e:	4a10      	ldr	r2, [pc, #64]	@ (80030b0 <HAL_TIM_MspPostInit+0x6c>)
 8003070:	f043 0302 	orr.w	r3, r3, #2
 8003074:	6313      	str	r3, [r2, #48]	@ 0x30
 8003076:	4b0e      	ldr	r3, [pc, #56]	@ (80030b0 <HAL_TIM_MspPostInit+0x6c>)
 8003078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	60bb      	str	r3, [r7, #8]
 8003080:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003082:	2340      	movs	r3, #64	@ 0x40
 8003084:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003086:	2302      	movs	r3, #2
 8003088:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308e:	2300      	movs	r3, #0
 8003090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003092:	2302      	movs	r3, #2
 8003094:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003096:	f107 030c 	add.w	r3, r7, #12
 800309a:	4619      	mov	r1, r3
 800309c:	4805      	ldr	r0, [pc, #20]	@ (80030b4 <HAL_TIM_MspPostInit+0x70>)
 800309e:	f000 ff3f 	bl	8003f20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80030a2:	bf00      	nop
 80030a4:	3720      	adds	r7, #32
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40000800 	.word	0x40000800
 80030b0:	40023800 	.word	0x40023800
 80030b4:	40020400 	.word	0x40020400

080030b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b092      	sub	sp, #72	@ 0x48
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	60da      	str	r2, [r3, #12]
 80030ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a97      	ldr	r2, [pc, #604]	@ (8003334 <HAL_UART_MspInit+0x27c>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d17a      	bne.n	80031d0 <HAL_UART_MspInit+0x118>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80030de:	4b96      	ldr	r3, [pc, #600]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80030e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e2:	4a95      	ldr	r2, [pc, #596]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80030e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ea:	4b93      	ldr	r3, [pc, #588]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80030ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80030f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030fa:	4b8f      	ldr	r3, [pc, #572]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fe:	4a8e      	ldr	r2, [pc, #568]	@ (8003338 <HAL_UART_MspInit+0x280>)
 8003100:	f043 0304 	orr.w	r3, r3, #4
 8003104:	6313      	str	r3, [r2, #48]	@ 0x30
 8003106:	4b8c      	ldr	r3, [pc, #560]	@ (8003338 <HAL_UART_MspInit+0x280>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310a:	f003 0304 	and.w	r3, r3, #4
 800310e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003116:	4b88      	ldr	r3, [pc, #544]	@ (8003338 <HAL_UART_MspInit+0x280>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311a:	4a87      	ldr	r2, [pc, #540]	@ (8003338 <HAL_UART_MspInit+0x280>)
 800311c:	f043 0308 	orr.w	r3, r3, #8
 8003120:	6313      	str	r3, [r2, #48]	@ 0x30
 8003122:	4b85      	ldr	r3, [pc, #532]	@ (8003338 <HAL_UART_MspInit+0x280>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003126:	f003 0308 	and.w	r3, r3, #8
 800312a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800312c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800312e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003132:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003134:	2302      	movs	r3, #2
 8003136:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003138:	2300      	movs	r3, #0
 800313a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800313c:	2303      	movs	r3, #3
 800313e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003140:	2308      	movs	r3, #8
 8003142:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003144:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003148:	4619      	mov	r1, r3
 800314a:	487c      	ldr	r0, [pc, #496]	@ (800333c <HAL_UART_MspInit+0x284>)
 800314c:	f000 fee8 	bl	8003f20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003150:	2304      	movs	r3, #4
 8003152:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003154:	2302      	movs	r3, #2
 8003156:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003158:	2300      	movs	r3, #0
 800315a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800315c:	2303      	movs	r3, #3
 800315e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003160:	2308      	movs	r3, #8
 8003162:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003164:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003168:	4619      	mov	r1, r3
 800316a:	4875      	ldr	r0, [pc, #468]	@ (8003340 <HAL_UART_MspInit+0x288>)
 800316c:	f000 fed8 	bl	8003f20 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8003170:	4b74      	ldr	r3, [pc, #464]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 8003172:	4a75      	ldr	r2, [pc, #468]	@ (8003348 <HAL_UART_MspInit+0x290>)
 8003174:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8003176:	4b73      	ldr	r3, [pc, #460]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 8003178:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800317c:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800317e:	4b71      	ldr	r3, [pc, #452]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 8003180:	2200      	movs	r2, #0
 8003182:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003184:	4b6f      	ldr	r3, [pc, #444]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 8003186:	2200      	movs	r2, #0
 8003188:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800318a:	4b6e      	ldr	r3, [pc, #440]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 800318c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003190:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003192:	4b6c      	ldr	r3, [pc, #432]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 8003194:	2200      	movs	r2, #0
 8003196:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003198:	4b6a      	ldr	r3, [pc, #424]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 800319a:	2200      	movs	r2, #0
 800319c:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 800319e:	4b69      	ldr	r3, [pc, #420]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 80031a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031a4:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031a6:	4b67      	ldr	r3, [pc, #412]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031ac:	4b65      	ldr	r3, [pc, #404]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80031b2:	4864      	ldr	r0, [pc, #400]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 80031b4:	f000 fb44 	bl	8003840 <HAL_DMA_Init>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 80031be:	f7ff fa38 	bl	8002632 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a5f      	ldr	r2, [pc, #380]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 80031c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031c8:	4a5e      	ldr	r2, [pc, #376]	@ (8003344 <HAL_UART_MspInit+0x28c>)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80031ce:	e0fa      	b.n	80033c6 <HAL_UART_MspInit+0x30e>
  else if(huart->Instance==USART2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a5d      	ldr	r2, [pc, #372]	@ (800334c <HAL_UART_MspInit+0x294>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d15b      	bne.n	8003292 <HAL_UART_MspInit+0x1da>
    __HAL_RCC_USART2_CLK_ENABLE();
 80031da:	2300      	movs	r3, #0
 80031dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80031de:	4b56      	ldr	r3, [pc, #344]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	4a55      	ldr	r2, [pc, #340]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80031e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ea:	4b53      	ldr	r3, [pc, #332]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	623b      	str	r3, [r7, #32]
 80031fa:	4b4f      	ldr	r3, [pc, #316]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80031fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fe:	4a4e      	ldr	r2, [pc, #312]	@ (8003338 <HAL_UART_MspInit+0x280>)
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	6313      	str	r3, [r2, #48]	@ 0x30
 8003206:	4b4c      	ldr	r3, [pc, #304]	@ (8003338 <HAL_UART_MspInit+0x280>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	623b      	str	r3, [r7, #32]
 8003210:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003212:	230c      	movs	r3, #12
 8003214:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003216:	2302      	movs	r3, #2
 8003218:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321a:	2300      	movs	r3, #0
 800321c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800321e:	2303      	movs	r3, #3
 8003220:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003222:	2307      	movs	r3, #7
 8003224:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003226:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800322a:	4619      	mov	r1, r3
 800322c:	4848      	ldr	r0, [pc, #288]	@ (8003350 <HAL_UART_MspInit+0x298>)
 800322e:	f000 fe77 	bl	8003f20 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003232:	4b48      	ldr	r3, [pc, #288]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 8003234:	4a48      	ldr	r2, [pc, #288]	@ (8003358 <HAL_UART_MspInit+0x2a0>)
 8003236:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003238:	4b46      	ldr	r3, [pc, #280]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 800323a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800323e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003240:	4b44      	ldr	r3, [pc, #272]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 8003242:	2200      	movs	r2, #0
 8003244:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003246:	4b43      	ldr	r3, [pc, #268]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 8003248:	2200      	movs	r2, #0
 800324a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800324c:	4b41      	ldr	r3, [pc, #260]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 800324e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003252:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003254:	4b3f      	ldr	r3, [pc, #252]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 8003256:	2200      	movs	r2, #0
 8003258:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800325a:	4b3e      	ldr	r3, [pc, #248]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 800325c:	2200      	movs	r2, #0
 800325e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003260:	4b3c      	ldr	r3, [pc, #240]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 8003262:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003266:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003268:	4b3a      	ldr	r3, [pc, #232]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 800326a:	2200      	movs	r2, #0
 800326c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800326e:	4b39      	ldr	r3, [pc, #228]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 8003270:	2200      	movs	r2, #0
 8003272:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003274:	4837      	ldr	r0, [pc, #220]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 8003276:	f000 fae3 	bl	8003840 <HAL_DMA_Init>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 8003280:	f7ff f9d7 	bl	8002632 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a33      	ldr	r2, [pc, #204]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 8003288:	63da      	str	r2, [r3, #60]	@ 0x3c
 800328a:	4a32      	ldr	r2, [pc, #200]	@ (8003354 <HAL_UART_MspInit+0x29c>)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003290:	e099      	b.n	80033c6 <HAL_UART_MspInit+0x30e>
  else if(huart->Instance==USART3)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a31      	ldr	r2, [pc, #196]	@ (800335c <HAL_UART_MspInit+0x2a4>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d163      	bne.n	8003364 <HAL_UART_MspInit+0x2ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 800329c:	2300      	movs	r3, #0
 800329e:	61fb      	str	r3, [r7, #28]
 80032a0:	4b25      	ldr	r3, [pc, #148]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a4:	4a24      	ldr	r2, [pc, #144]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80032ac:	4b22      	ldr	r3, [pc, #136]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032b4:	61fb      	str	r3, [r7, #28]
 80032b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032b8:	2300      	movs	r3, #0
 80032ba:	61bb      	str	r3, [r7, #24]
 80032bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032c2:	f043 0304 	orr.w	r3, r3, #4
 80032c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80032c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	61bb      	str	r3, [r7, #24]
 80032d2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032d4:	2300      	movs	r3, #0
 80032d6:	617b      	str	r3, [r7, #20]
 80032d8:	4b17      	ldr	r3, [pc, #92]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032dc:	4a16      	ldr	r2, [pc, #88]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032de:	f043 0302 	orr.w	r3, r3, #2
 80032e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80032e4:	4b14      	ldr	r3, [pc, #80]	@ (8003338 <HAL_UART_MspInit+0x280>)
 80032e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	617b      	str	r3, [r7, #20]
 80032ee:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80032f0:	2320      	movs	r3, #32
 80032f2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f4:	2302      	movs	r3, #2
 80032f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f8:	2300      	movs	r3, #0
 80032fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fc:	2303      	movs	r3, #3
 80032fe:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003300:	2307      	movs	r3, #7
 8003302:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003304:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003308:	4619      	mov	r1, r3
 800330a:	480c      	ldr	r0, [pc, #48]	@ (800333c <HAL_UART_MspInit+0x284>)
 800330c:	f000 fe08 	bl	8003f20 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003310:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003314:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003316:	2302      	movs	r3, #2
 8003318:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331a:	2300      	movs	r3, #0
 800331c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800331e:	2303      	movs	r3, #3
 8003320:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003322:	2307      	movs	r3, #7
 8003324:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003326:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800332a:	4619      	mov	r1, r3
 800332c:	480c      	ldr	r0, [pc, #48]	@ (8003360 <HAL_UART_MspInit+0x2a8>)
 800332e:	f000 fdf7 	bl	8003f20 <HAL_GPIO_Init>
}
 8003332:	e048      	b.n	80033c6 <HAL_UART_MspInit+0x30e>
 8003334:	40005000 	.word	0x40005000
 8003338:	40023800 	.word	0x40023800
 800333c:	40020800 	.word	0x40020800
 8003340:	40020c00 	.word	0x40020c00
 8003344:	200002e0 	.word	0x200002e0
 8003348:	40026010 	.word	0x40026010
 800334c:	40004400 	.word	0x40004400
 8003350:	40020000 	.word	0x40020000
 8003354:	20000340 	.word	0x20000340
 8003358:	40026088 	.word	0x40026088
 800335c:	40004800 	.word	0x40004800
 8003360:	40020400 	.word	0x40020400
  else if(huart->Instance==USART6)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a19      	ldr	r2, [pc, #100]	@ (80033d0 <HAL_UART_MspInit+0x318>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d12b      	bne.n	80033c6 <HAL_UART_MspInit+0x30e>
    __HAL_RCC_USART6_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	613b      	str	r3, [r7, #16]
 8003372:	4b18      	ldr	r3, [pc, #96]	@ (80033d4 <HAL_UART_MspInit+0x31c>)
 8003374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003376:	4a17      	ldr	r2, [pc, #92]	@ (80033d4 <HAL_UART_MspInit+0x31c>)
 8003378:	f043 0320 	orr.w	r3, r3, #32
 800337c:	6453      	str	r3, [r2, #68]	@ 0x44
 800337e:	4b15      	ldr	r3, [pc, #84]	@ (80033d4 <HAL_UART_MspInit+0x31c>)
 8003380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003382:	f003 0320 	and.w	r3, r3, #32
 8003386:	613b      	str	r3, [r7, #16]
 8003388:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	4b11      	ldr	r3, [pc, #68]	@ (80033d4 <HAL_UART_MspInit+0x31c>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	4a10      	ldr	r2, [pc, #64]	@ (80033d4 <HAL_UART_MspInit+0x31c>)
 8003394:	f043 0304 	orr.w	r3, r3, #4
 8003398:	6313      	str	r3, [r2, #48]	@ 0x30
 800339a:	4b0e      	ldr	r3, [pc, #56]	@ (80033d4 <HAL_UART_MspInit+0x31c>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	60fb      	str	r3, [r7, #12]
 80033a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033a6:	23c0      	movs	r3, #192	@ 0xc0
 80033a8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033aa:	2302      	movs	r3, #2
 80033ac:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ae:	2300      	movs	r3, #0
 80033b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033b2:	2303      	movs	r3, #3
 80033b4:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80033b6:	2308      	movs	r3, #8
 80033b8:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033ba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80033be:	4619      	mov	r1, r3
 80033c0:	4805      	ldr	r0, [pc, #20]	@ (80033d8 <HAL_UART_MspInit+0x320>)
 80033c2:	f000 fdad 	bl	8003f20 <HAL_GPIO_Init>
}
 80033c6:	bf00      	nop
 80033c8:	3748      	adds	r7, #72	@ 0x48
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	40011400 	.word	0x40011400
 80033d4:	40023800 	.word	0x40023800
 80033d8:	40020800 	.word	0x40020800

080033dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033e0:	bf00      	nop
 80033e2:	e7fd      	b.n	80033e0 <NMI_Handler+0x4>

080033e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033e8:	bf00      	nop
 80033ea:	e7fd      	b.n	80033e8 <HardFault_Handler+0x4>

080033ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033f0:	bf00      	nop
 80033f2:	e7fd      	b.n	80033f0 <MemManage_Handler+0x4>

080033f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033f8:	bf00      	nop
 80033fa:	e7fd      	b.n	80033f8 <BusFault_Handler+0x4>

080033fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003400:	bf00      	nop
 8003402:	e7fd      	b.n	8003400 <UsageFault_Handler+0x4>

08003404 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003408:	bf00      	nop
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003412:	b480      	push	{r7}
 8003414:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003416:	bf00      	nop
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003424:	bf00      	nop
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003432:	f000 f8af 	bl	8003594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003436:	bf00      	nop
 8003438:	bd80      	pop	{r7, pc}
	...

0800343c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8003440:	4802      	ldr	r0, [pc, #8]	@ (800344c <DMA1_Stream0_IRQHandler+0x10>)
 8003442:	f000 fb03 	bl	8003a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003446:	bf00      	nop
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	200002e0 	.word	0x200002e0

08003450 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003454:	4802      	ldr	r0, [pc, #8]	@ (8003460 <DMA1_Stream5_IRQHandler+0x10>)
 8003456:	f000 faf9 	bl	8003a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	20000340 	.word	0x20000340

08003464 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003468:	4802      	ldr	r0, [pc, #8]	@ (8003474 <TIM2_IRQHandler+0x10>)
 800346a:	f002 ff75 	bl	8006358 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800346e:	bf00      	nop
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	20000130 	.word	0x20000130

08003478 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800347c:	4b06      	ldr	r3, [pc, #24]	@ (8003498 <SystemInit+0x20>)
 800347e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003482:	4a05      	ldr	r2, [pc, #20]	@ (8003498 <SystemInit+0x20>)
 8003484:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003488:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800348c:	bf00      	nop
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800349c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80034a0:	f7ff ffea 	bl	8003478 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034a4:	480c      	ldr	r0, [pc, #48]	@ (80034d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034a6:	490d      	ldr	r1, [pc, #52]	@ (80034dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034a8:	4a0d      	ldr	r2, [pc, #52]	@ (80034e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034ac:	e002      	b.n	80034b4 <LoopCopyDataInit>

080034ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034b2:	3304      	adds	r3, #4

080034b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034b8:	d3f9      	bcc.n	80034ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034ba:	4a0a      	ldr	r2, [pc, #40]	@ (80034e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034bc:	4c0a      	ldr	r4, [pc, #40]	@ (80034e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80034be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034c0:	e001      	b.n	80034c6 <LoopFillZerobss>

080034c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034c4:	3204      	adds	r2, #4

080034c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034c8:	d3fb      	bcc.n	80034c2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80034ca:	f006 fb5b 	bl	8009b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034ce:	f7fd fe07 	bl	80010e0 <main>
  bx  lr    
 80034d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80034d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034dc:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 80034e0:	08009e28 	.word	0x08009e28
  ldr r2, =_sbss
 80034e4:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 80034e8:	200005fc 	.word	0x200005fc

080034ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034ec:	e7fe      	b.n	80034ec <ADC_IRQHandler>
	...

080034f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <HAL_Init+0x40>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003530 <HAL_Init+0x40>)
 80034fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003500:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <HAL_Init+0x40>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a0a      	ldr	r2, [pc, #40]	@ (8003530 <HAL_Init+0x40>)
 8003506:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800350a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800350c:	4b08      	ldr	r3, [pc, #32]	@ (8003530 <HAL_Init+0x40>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a07      	ldr	r2, [pc, #28]	@ (8003530 <HAL_Init+0x40>)
 8003512:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003516:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003518:	2003      	movs	r0, #3
 800351a:	f000 f94f 	bl	80037bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800351e:	200f      	movs	r0, #15
 8003520:	f000 f808 	bl	8003534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003524:	f7ff fce2 	bl	8002eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023c00 	.word	0x40023c00

08003534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800353c:	4b12      	ldr	r3, [pc, #72]	@ (8003588 <HAL_InitTick+0x54>)
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	4b12      	ldr	r3, [pc, #72]	@ (800358c <HAL_InitTick+0x58>)
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	4619      	mov	r1, r3
 8003546:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800354a:	fbb3 f3f1 	udiv	r3, r3, r1
 800354e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003552:	4618      	mov	r0, r3
 8003554:	f000 f967 	bl	8003826 <HAL_SYSTICK_Config>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e00e      	b.n	8003580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b0f      	cmp	r3, #15
 8003566:	d80a      	bhi.n	800357e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003568:	2200      	movs	r2, #0
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	f04f 30ff 	mov.w	r0, #4294967295
 8003570:	f000 f92f 	bl	80037d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003574:	4a06      	ldr	r2, [pc, #24]	@ (8003590 <HAL_InitTick+0x5c>)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e000      	b.n	8003580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
}
 8003580:	4618      	mov	r0, r3
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20000054 	.word	0x20000054
 800358c:	2000005c 	.word	0x2000005c
 8003590:	20000058 	.word	0x20000058

08003594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003598:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <HAL_IncTick+0x20>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <HAL_IncTick+0x24>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4413      	add	r3, r2
 80035a4:	4a04      	ldr	r2, [pc, #16]	@ (80035b8 <HAL_IncTick+0x24>)
 80035a6:	6013      	str	r3, [r2, #0]
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	2000005c 	.word	0x2000005c
 80035b8:	200004c0 	.word	0x200004c0

080035bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  return uwTick;
 80035c0:	4b03      	ldr	r3, [pc, #12]	@ (80035d0 <HAL_GetTick+0x14>)
 80035c2:	681b      	ldr	r3, [r3, #0]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	200004c0 	.word	0x200004c0

080035d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035dc:	f7ff ffee 	bl	80035bc <HAL_GetTick>
 80035e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d005      	beq.n	80035fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003618 <HAL_Delay+0x44>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	461a      	mov	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	4413      	add	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035fa:	bf00      	nop
 80035fc:	f7ff ffde 	bl	80035bc <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	429a      	cmp	r2, r3
 800360a:	d8f7      	bhi.n	80035fc <HAL_Delay+0x28>
  {
  }
}
 800360c:	bf00      	nop
 800360e:	bf00      	nop
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	2000005c 	.word	0x2000005c

0800361c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f003 0307 	and.w	r3, r3, #7
 800362a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800362c:	4b0c      	ldr	r3, [pc, #48]	@ (8003660 <__NVIC_SetPriorityGrouping+0x44>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003638:	4013      	ands	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003644:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800364c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800364e:	4a04      	ldr	r2, [pc, #16]	@ (8003660 <__NVIC_SetPriorityGrouping+0x44>)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	60d3      	str	r3, [r2, #12]
}
 8003654:	bf00      	nop
 8003656:	3714      	adds	r7, #20
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	e000ed00 	.word	0xe000ed00

08003664 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003668:	4b04      	ldr	r3, [pc, #16]	@ (800367c <__NVIC_GetPriorityGrouping+0x18>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	0a1b      	lsrs	r3, r3, #8
 800366e:	f003 0307 	and.w	r3, r3, #7
}
 8003672:	4618      	mov	r0, r3
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	2b00      	cmp	r3, #0
 8003690:	db0b      	blt.n	80036aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	f003 021f 	and.w	r2, r3, #31
 8003698:	4907      	ldr	r1, [pc, #28]	@ (80036b8 <__NVIC_EnableIRQ+0x38>)
 800369a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369e:	095b      	lsrs	r3, r3, #5
 80036a0:	2001      	movs	r0, #1
 80036a2:	fa00 f202 	lsl.w	r2, r0, r2
 80036a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	e000e100 	.word	0xe000e100

080036bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	6039      	str	r1, [r7, #0]
 80036c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	db0a      	blt.n	80036e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	490c      	ldr	r1, [pc, #48]	@ (8003708 <__NVIC_SetPriority+0x4c>)
 80036d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036da:	0112      	lsls	r2, r2, #4
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	440b      	add	r3, r1
 80036e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036e4:	e00a      	b.n	80036fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	4908      	ldr	r1, [pc, #32]	@ (800370c <__NVIC_SetPriority+0x50>)
 80036ec:	79fb      	ldrb	r3, [r7, #7]
 80036ee:	f003 030f 	and.w	r3, r3, #15
 80036f2:	3b04      	subs	r3, #4
 80036f4:	0112      	lsls	r2, r2, #4
 80036f6:	b2d2      	uxtb	r2, r2
 80036f8:	440b      	add	r3, r1
 80036fa:	761a      	strb	r2, [r3, #24]
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	e000e100 	.word	0xe000e100
 800370c:	e000ed00 	.word	0xe000ed00

08003710 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003710:	b480      	push	{r7}
 8003712:	b089      	sub	sp, #36	@ 0x24
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f003 0307 	and.w	r3, r3, #7
 8003722:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f1c3 0307 	rsb	r3, r3, #7
 800372a:	2b04      	cmp	r3, #4
 800372c:	bf28      	it	cs
 800372e:	2304      	movcs	r3, #4
 8003730:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	3304      	adds	r3, #4
 8003736:	2b06      	cmp	r3, #6
 8003738:	d902      	bls.n	8003740 <NVIC_EncodePriority+0x30>
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	3b03      	subs	r3, #3
 800373e:	e000      	b.n	8003742 <NVIC_EncodePriority+0x32>
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003744:	f04f 32ff 	mov.w	r2, #4294967295
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43da      	mvns	r2, r3
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	401a      	ands	r2, r3
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003758:	f04f 31ff 	mov.w	r1, #4294967295
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	fa01 f303 	lsl.w	r3, r1, r3
 8003762:	43d9      	mvns	r1, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003768:	4313      	orrs	r3, r2
         );
}
 800376a:	4618      	mov	r0, r3
 800376c:	3724      	adds	r7, #36	@ 0x24
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
	...

08003778 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3b01      	subs	r3, #1
 8003784:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003788:	d301      	bcc.n	800378e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800378a:	2301      	movs	r3, #1
 800378c:	e00f      	b.n	80037ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800378e:	4a0a      	ldr	r2, [pc, #40]	@ (80037b8 <SysTick_Config+0x40>)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3b01      	subs	r3, #1
 8003794:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003796:	210f      	movs	r1, #15
 8003798:	f04f 30ff 	mov.w	r0, #4294967295
 800379c:	f7ff ff8e 	bl	80036bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037a0:	4b05      	ldr	r3, [pc, #20]	@ (80037b8 <SysTick_Config+0x40>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037a6:	4b04      	ldr	r3, [pc, #16]	@ (80037b8 <SysTick_Config+0x40>)
 80037a8:	2207      	movs	r2, #7
 80037aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	e000e010 	.word	0xe000e010

080037bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff ff29 	bl	800361c <__NVIC_SetPriorityGrouping>
}
 80037ca:	bf00      	nop
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b086      	sub	sp, #24
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	4603      	mov	r3, r0
 80037da:	60b9      	str	r1, [r7, #8]
 80037dc:	607a      	str	r2, [r7, #4]
 80037de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037e4:	f7ff ff3e 	bl	8003664 <__NVIC_GetPriorityGrouping>
 80037e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	6978      	ldr	r0, [r7, #20]
 80037f0:	f7ff ff8e 	bl	8003710 <NVIC_EncodePriority>
 80037f4:	4602      	mov	r2, r0
 80037f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037fa:	4611      	mov	r1, r2
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff ff5d 	bl	80036bc <__NVIC_SetPriority>
}
 8003802:	bf00      	nop
 8003804:	3718      	adds	r7, #24
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	4603      	mov	r3, r0
 8003812:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003818:	4618      	mov	r0, r3
 800381a:	f7ff ff31 	bl	8003680 <__NVIC_EnableIRQ>
}
 800381e:	bf00      	nop
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b082      	sub	sp, #8
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7ff ffa2 	bl	8003778 <SysTick_Config>
 8003834:	4603      	mov	r3, r0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3708      	adds	r7, #8
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
	...

08003840 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800384c:	f7ff feb6 	bl	80035bc <HAL_GetTick>
 8003850:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d101      	bne.n	800385c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e099      	b.n	8003990 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0201 	bic.w	r2, r2, #1
 800387a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800387c:	e00f      	b.n	800389e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800387e:	f7ff fe9d 	bl	80035bc <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b05      	cmp	r3, #5
 800388a:	d908      	bls.n	800389e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2220      	movs	r2, #32
 8003890:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2203      	movs	r2, #3
 8003896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e078      	b.n	8003990 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1e8      	bne.n	800387e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80038b4:	697a      	ldr	r2, [r7, #20]
 80038b6:	4b38      	ldr	r3, [pc, #224]	@ (8003998 <HAL_DMA_Init+0x158>)
 80038b8:	4013      	ands	r3, r2
 80038ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f4:	2b04      	cmp	r3, #4
 80038f6:	d107      	bne.n	8003908 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003900:	4313      	orrs	r3, r2
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	4313      	orrs	r3, r2
 8003906:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	f023 0307 	bic.w	r3, r3, #7
 800391e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	4313      	orrs	r3, r2
 8003928:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392e:	2b04      	cmp	r3, #4
 8003930:	d117      	bne.n	8003962 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	4313      	orrs	r3, r2
 800393a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003940:	2b00      	cmp	r3, #0
 8003942:	d00e      	beq.n	8003962 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 fa6f 	bl	8003e28 <DMA_CheckFifoParam>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d008      	beq.n	8003962 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2240      	movs	r2, #64	@ 0x40
 8003954:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800395e:	2301      	movs	r3, #1
 8003960:	e016      	b.n	8003990 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fa26 	bl	8003dbc <DMA_CalcBaseAndBitshift>
 8003970:	4603      	mov	r3, r0
 8003972:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003978:	223f      	movs	r2, #63	@ 0x3f
 800397a:	409a      	lsls	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	f010803f 	.word	0xf010803f

0800399c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039aa:	2300      	movs	r3, #0
 80039ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d101      	bne.n	80039c2 <HAL_DMA_Start_IT+0x26>
 80039be:	2302      	movs	r3, #2
 80039c0:	e040      	b.n	8003a44 <HAL_DMA_Start_IT+0xa8>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d12f      	bne.n	8003a36 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2202      	movs	r2, #2
 80039da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	68b9      	ldr	r1, [r7, #8]
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f9b8 	bl	8003d60 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f4:	223f      	movs	r2, #63	@ 0x3f
 80039f6:	409a      	lsls	r2, r3
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f042 0216 	orr.w	r2, r2, #22
 8003a0a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d007      	beq.n	8003a24 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0208 	orr.w	r2, r2, #8
 8003a22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f042 0201 	orr.w	r2, r2, #1
 8003a32:	601a      	str	r2, [r3, #0]
 8003a34:	e005      	b.n	8003a42 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003a3e:	2302      	movs	r3, #2
 8003a40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a42:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a54:	2300      	movs	r3, #0
 8003a56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a58:	4b8e      	ldr	r3, [pc, #568]	@ (8003c94 <HAL_DMA_IRQHandler+0x248>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a8e      	ldr	r2, [pc, #568]	@ (8003c98 <HAL_DMA_IRQHandler+0x24c>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	0a9b      	lsrs	r3, r3, #10
 8003a64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a76:	2208      	movs	r2, #8
 8003a78:	409a      	lsls	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d01a      	beq.n	8003ab8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d013      	beq.n	8003ab8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 0204 	bic.w	r2, r2, #4
 8003a9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa4:	2208      	movs	r2, #8
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab0:	f043 0201 	orr.w	r2, r3, #1
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003abc:	2201      	movs	r2, #1
 8003abe:	409a      	lsls	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d012      	beq.n	8003aee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00b      	beq.n	8003aee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ada:	2201      	movs	r2, #1
 8003adc:	409a      	lsls	r2, r3
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ae6:	f043 0202 	orr.w	r2, r3, #2
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003af2:	2204      	movs	r2, #4
 8003af4:	409a      	lsls	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	4013      	ands	r3, r2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d012      	beq.n	8003b24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00b      	beq.n	8003b24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b10:	2204      	movs	r2, #4
 8003b12:	409a      	lsls	r2, r3
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b1c:	f043 0204 	orr.w	r2, r3, #4
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b28:	2210      	movs	r2, #16
 8003b2a:	409a      	lsls	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d043      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d03c      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b46:	2210      	movs	r2, #16
 8003b48:	409a      	lsls	r2, r3
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d018      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d108      	bne.n	8003b7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d024      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	4798      	blx	r3
 8003b7a:	e01f      	b.n	8003bbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d01b      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	4798      	blx	r3
 8003b8c:	e016      	b.n	8003bbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d107      	bne.n	8003bac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0208 	bic.w	r2, r2, #8
 8003baa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d003      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 808f 	beq.w	8003cec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0310 	and.w	r3, r3, #16
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 8087 	beq.w	8003cec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be2:	2220      	movs	r2, #32
 8003be4:	409a      	lsls	r2, r3
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b05      	cmp	r3, #5
 8003bf4:	d136      	bne.n	8003c64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0216 	bic.w	r2, r2, #22
 8003c04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	695a      	ldr	r2, [r3, #20]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d103      	bne.n	8003c26 <HAL_DMA_IRQHandler+0x1da>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d007      	beq.n	8003c36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f022 0208 	bic.w	r2, r2, #8
 8003c34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c3a:	223f      	movs	r2, #63	@ 0x3f
 8003c3c:	409a      	lsls	r2, r3
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d07e      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	4798      	blx	r3
        }
        return;
 8003c62:	e079      	b.n	8003d58 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d01d      	beq.n	8003cae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10d      	bne.n	8003c9c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d031      	beq.n	8003cec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	4798      	blx	r3
 8003c90:	e02c      	b.n	8003cec <HAL_DMA_IRQHandler+0x2a0>
 8003c92:	bf00      	nop
 8003c94:	20000054 	.word	0x20000054
 8003c98:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d023      	beq.n	8003cec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	4798      	blx	r3
 8003cac:	e01e      	b.n	8003cec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d10f      	bne.n	8003cdc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0210 	bic.w	r2, r2, #16
 8003cca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d032      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d022      	beq.n	8003d46 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2205      	movs	r2, #5
 8003d04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0201 	bic.w	r2, r2, #1
 8003d16:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	60bb      	str	r3, [r7, #8]
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d307      	bcc.n	8003d34 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1f2      	bne.n	8003d18 <HAL_DMA_IRQHandler+0x2cc>
 8003d32:	e000      	b.n	8003d36 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003d34:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d005      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	4798      	blx	r3
 8003d56:	e000      	b.n	8003d5a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003d58:	bf00      	nop
    }
  }
}
 8003d5a:	3718      	adds	r7, #24
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
 8003d6c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003d7c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	2b40      	cmp	r3, #64	@ 0x40
 8003d8c:	d108      	bne.n	8003da0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68ba      	ldr	r2, [r7, #8]
 8003d9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d9e:	e007      	b.n	8003db0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68ba      	ldr	r2, [r7, #8]
 8003da6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	60da      	str	r2, [r3, #12]
}
 8003db0:	bf00      	nop
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	3b10      	subs	r3, #16
 8003dcc:	4a14      	ldr	r2, [pc, #80]	@ (8003e20 <DMA_CalcBaseAndBitshift+0x64>)
 8003dce:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd2:	091b      	lsrs	r3, r3, #4
 8003dd4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003dd6:	4a13      	ldr	r2, [pc, #76]	@ (8003e24 <DMA_CalcBaseAndBitshift+0x68>)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4413      	add	r3, r2
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	461a      	mov	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2b03      	cmp	r3, #3
 8003de8:	d909      	bls.n	8003dfe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003df2:	f023 0303 	bic.w	r3, r3, #3
 8003df6:	1d1a      	adds	r2, r3, #4
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	659a      	str	r2, [r3, #88]	@ 0x58
 8003dfc:	e007      	b.n	8003e0e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e06:	f023 0303 	bic.w	r3, r3, #3
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	aaaaaaab 	.word	0xaaaaaaab
 8003e24:	08009c08 	.word	0x08009c08

08003e28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e30:	2300      	movs	r3, #0
 8003e32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d11f      	bne.n	8003e82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d856      	bhi.n	8003ef6 <DMA_CheckFifoParam+0xce>
 8003e48:	a201      	add	r2, pc, #4	@ (adr r2, 8003e50 <DMA_CheckFifoParam+0x28>)
 8003e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4e:	bf00      	nop
 8003e50:	08003e61 	.word	0x08003e61
 8003e54:	08003e73 	.word	0x08003e73
 8003e58:	08003e61 	.word	0x08003e61
 8003e5c:	08003ef7 	.word	0x08003ef7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d046      	beq.n	8003efa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e70:	e043      	b.n	8003efa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e76:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003e7a:	d140      	bne.n	8003efe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e80:	e03d      	b.n	8003efe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e8a:	d121      	bne.n	8003ed0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2b03      	cmp	r3, #3
 8003e90:	d837      	bhi.n	8003f02 <DMA_CheckFifoParam+0xda>
 8003e92:	a201      	add	r2, pc, #4	@ (adr r2, 8003e98 <DMA_CheckFifoParam+0x70>)
 8003e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e98:	08003ea9 	.word	0x08003ea9
 8003e9c:	08003eaf 	.word	0x08003eaf
 8003ea0:	08003ea9 	.word	0x08003ea9
 8003ea4:	08003ec1 	.word	0x08003ec1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8003eac:	e030      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d025      	beq.n	8003f06 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ebe:	e022      	b.n	8003f06 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ec8:	d11f      	bne.n	8003f0a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ece:	e01c      	b.n	8003f0a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d903      	bls.n	8003ede <DMA_CheckFifoParam+0xb6>
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d003      	beq.n	8003ee4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003edc:	e018      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ee2:	e015      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00e      	beq.n	8003f0e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ef4:	e00b      	b.n	8003f0e <DMA_CheckFifoParam+0xe6>
      break;
 8003ef6:	bf00      	nop
 8003ef8:	e00a      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
      break;
 8003efa:	bf00      	nop
 8003efc:	e008      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
      break;
 8003efe:	bf00      	nop
 8003f00:	e006      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
      break;
 8003f02:	bf00      	nop
 8003f04:	e004      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
      break;
 8003f06:	bf00      	nop
 8003f08:	e002      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
      break;   
 8003f0a:	bf00      	nop
 8003f0c:	e000      	b.n	8003f10 <DMA_CheckFifoParam+0xe8>
      break;
 8003f0e:	bf00      	nop
    }
  } 
  
  return status; 
 8003f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3714      	adds	r7, #20
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop

08003f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b089      	sub	sp, #36	@ 0x24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f36:	2300      	movs	r3, #0
 8003f38:	61fb      	str	r3, [r7, #28]
 8003f3a:	e165      	b.n	8004208 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	fa02 f303 	lsl.w	r3, r2, r3
 8003f44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	f040 8154 	bne.w	8004202 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f003 0303 	and.w	r3, r3, #3
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d005      	beq.n	8003f72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d130      	bne.n	8003fd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	005b      	lsls	r3, r3, #1
 8003f7c:	2203      	movs	r2, #3
 8003f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f82:	43db      	mvns	r3, r3
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	4013      	ands	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fa8:	2201      	movs	r2, #1
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	091b      	lsrs	r3, r3, #4
 8003fbe:	f003 0201 	and.w	r2, r3, #1
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f003 0303 	and.w	r3, r3, #3
 8003fdc:	2b03      	cmp	r3, #3
 8003fde:	d017      	beq.n	8004010 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	2203      	movs	r2, #3
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	69ba      	ldr	r2, [r7, #24]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	689a      	ldr	r2, [r3, #8]
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	69ba      	ldr	r2, [r7, #24]
 8004006:	4313      	orrs	r3, r2
 8004008:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f003 0303 	and.w	r3, r3, #3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d123      	bne.n	8004064 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	08da      	lsrs	r2, r3, #3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	3208      	adds	r2, #8
 8004024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004028:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	f003 0307 	and.w	r3, r3, #7
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	220f      	movs	r2, #15
 8004034:	fa02 f303 	lsl.w	r3, r2, r3
 8004038:	43db      	mvns	r3, r3
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	4013      	ands	r3, r2
 800403e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	691a      	ldr	r2, [r3, #16]
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	4313      	orrs	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	08da      	lsrs	r2, r3, #3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	3208      	adds	r2, #8
 800405e:	69b9      	ldr	r1, [r7, #24]
 8004060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	2203      	movs	r2, #3
 8004070:	fa02 f303 	lsl.w	r3, r2, r3
 8004074:	43db      	mvns	r3, r3
 8004076:	69ba      	ldr	r2, [r7, #24]
 8004078:	4013      	ands	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f003 0203 	and.w	r2, r3, #3
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	fa02 f303 	lsl.w	r3, r2, r3
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	4313      	orrs	r3, r2
 8004090:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 80ae 	beq.w	8004202 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040a6:	2300      	movs	r3, #0
 80040a8:	60fb      	str	r3, [r7, #12]
 80040aa:	4b5d      	ldr	r3, [pc, #372]	@ (8004220 <HAL_GPIO_Init+0x300>)
 80040ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ae:	4a5c      	ldr	r2, [pc, #368]	@ (8004220 <HAL_GPIO_Init+0x300>)
 80040b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80040b6:	4b5a      	ldr	r3, [pc, #360]	@ (8004220 <HAL_GPIO_Init+0x300>)
 80040b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040c2:	4a58      	ldr	r2, [pc, #352]	@ (8004224 <HAL_GPIO_Init+0x304>)
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	089b      	lsrs	r3, r3, #2
 80040c8:	3302      	adds	r3, #2
 80040ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f003 0303 	and.w	r3, r3, #3
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	220f      	movs	r2, #15
 80040da:	fa02 f303 	lsl.w	r3, r2, r3
 80040de:	43db      	mvns	r3, r3
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	4013      	ands	r3, r2
 80040e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a4f      	ldr	r2, [pc, #316]	@ (8004228 <HAL_GPIO_Init+0x308>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d025      	beq.n	800413a <HAL_GPIO_Init+0x21a>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a4e      	ldr	r2, [pc, #312]	@ (800422c <HAL_GPIO_Init+0x30c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d01f      	beq.n	8004136 <HAL_GPIO_Init+0x216>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a4d      	ldr	r2, [pc, #308]	@ (8004230 <HAL_GPIO_Init+0x310>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d019      	beq.n	8004132 <HAL_GPIO_Init+0x212>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a4c      	ldr	r2, [pc, #304]	@ (8004234 <HAL_GPIO_Init+0x314>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d013      	beq.n	800412e <HAL_GPIO_Init+0x20e>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a4b      	ldr	r2, [pc, #300]	@ (8004238 <HAL_GPIO_Init+0x318>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d00d      	beq.n	800412a <HAL_GPIO_Init+0x20a>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a4a      	ldr	r2, [pc, #296]	@ (800423c <HAL_GPIO_Init+0x31c>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d007      	beq.n	8004126 <HAL_GPIO_Init+0x206>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a49      	ldr	r2, [pc, #292]	@ (8004240 <HAL_GPIO_Init+0x320>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d101      	bne.n	8004122 <HAL_GPIO_Init+0x202>
 800411e:	2306      	movs	r3, #6
 8004120:	e00c      	b.n	800413c <HAL_GPIO_Init+0x21c>
 8004122:	2307      	movs	r3, #7
 8004124:	e00a      	b.n	800413c <HAL_GPIO_Init+0x21c>
 8004126:	2305      	movs	r3, #5
 8004128:	e008      	b.n	800413c <HAL_GPIO_Init+0x21c>
 800412a:	2304      	movs	r3, #4
 800412c:	e006      	b.n	800413c <HAL_GPIO_Init+0x21c>
 800412e:	2303      	movs	r3, #3
 8004130:	e004      	b.n	800413c <HAL_GPIO_Init+0x21c>
 8004132:	2302      	movs	r3, #2
 8004134:	e002      	b.n	800413c <HAL_GPIO_Init+0x21c>
 8004136:	2301      	movs	r3, #1
 8004138:	e000      	b.n	800413c <HAL_GPIO_Init+0x21c>
 800413a:	2300      	movs	r3, #0
 800413c:	69fa      	ldr	r2, [r7, #28]
 800413e:	f002 0203 	and.w	r2, r2, #3
 8004142:	0092      	lsls	r2, r2, #2
 8004144:	4093      	lsls	r3, r2
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4313      	orrs	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800414c:	4935      	ldr	r1, [pc, #212]	@ (8004224 <HAL_GPIO_Init+0x304>)
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	089b      	lsrs	r3, r3, #2
 8004152:	3302      	adds	r3, #2
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800415a:	4b3a      	ldr	r3, [pc, #232]	@ (8004244 <HAL_GPIO_Init+0x324>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	43db      	mvns	r3, r3
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	4013      	ands	r3, r2
 8004168:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	4313      	orrs	r3, r2
 800417c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800417e:	4a31      	ldr	r2, [pc, #196]	@ (8004244 <HAL_GPIO_Init+0x324>)
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004184:	4b2f      	ldr	r3, [pc, #188]	@ (8004244 <HAL_GPIO_Init+0x324>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	43db      	mvns	r3, r3
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	4013      	ands	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d003      	beq.n	80041a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041a8:	4a26      	ldr	r2, [pc, #152]	@ (8004244 <HAL_GPIO_Init+0x324>)
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041ae:	4b25      	ldr	r3, [pc, #148]	@ (8004244 <HAL_GPIO_Init+0x324>)
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	43db      	mvns	r3, r3
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4013      	ands	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041d2:	4a1c      	ldr	r2, [pc, #112]	@ (8004244 <HAL_GPIO_Init+0x324>)
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004244 <HAL_GPIO_Init+0x324>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	43db      	mvns	r3, r3
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	4013      	ands	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d003      	beq.n	80041fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041fc:	4a11      	ldr	r2, [pc, #68]	@ (8004244 <HAL_GPIO_Init+0x324>)
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	3301      	adds	r3, #1
 8004206:	61fb      	str	r3, [r7, #28]
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	2b0f      	cmp	r3, #15
 800420c:	f67f ae96 	bls.w	8003f3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004210:	bf00      	nop
 8004212:	bf00      	nop
 8004214:	3724      	adds	r7, #36	@ 0x24
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	40023800 	.word	0x40023800
 8004224:	40013800 	.word	0x40013800
 8004228:	40020000 	.word	0x40020000
 800422c:	40020400 	.word	0x40020400
 8004230:	40020800 	.word	0x40020800
 8004234:	40020c00 	.word	0x40020c00
 8004238:	40021000 	.word	0x40021000
 800423c:	40021400 	.word	0x40021400
 8004240:	40021800 	.word	0x40021800
 8004244:	40013c00 	.word	0x40013c00

08004248 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	460b      	mov	r3, r1
 8004252:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691a      	ldr	r2, [r3, #16]
 8004258:	887b      	ldrh	r3, [r7, #2]
 800425a:	4013      	ands	r3, r2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d002      	beq.n	8004266 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004260:	2301      	movs	r3, #1
 8004262:	73fb      	strb	r3, [r7, #15]
 8004264:	e001      	b.n	800426a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004266:	2300      	movs	r3, #0
 8004268:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800426a:	7bfb      	ldrb	r3, [r7, #15]
}
 800426c:	4618      	mov	r0, r3
 800426e:	3714      	adds	r7, #20
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	460b      	mov	r3, r1
 8004282:	807b      	strh	r3, [r7, #2]
 8004284:	4613      	mov	r3, r2
 8004286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004288:	787b      	ldrb	r3, [r7, #1]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800428e:	887a      	ldrh	r2, [r7, #2]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004294:	e003      	b.n	800429e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004296:	887b      	ldrh	r3, [r7, #2]
 8004298:	041a      	lsls	r2, r3, #16
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	619a      	str	r2, [r3, #24]
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
 80042b2:	460b      	mov	r3, r1
 80042b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042bc:	887a      	ldrh	r2, [r7, #2]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	4013      	ands	r3, r2
 80042c2:	041a      	lsls	r2, r3, #16
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	43d9      	mvns	r1, r3
 80042c8:	887b      	ldrh	r3, [r7, #2]
 80042ca:	400b      	ands	r3, r1
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	619a      	str	r2, [r3, #24]
}
 80042d2:	bf00      	nop
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
	...

080042e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e12b      	b.n	800454a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d106      	bne.n	800430c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7fe fe18 	bl	8002f3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2224      	movs	r2, #36	@ 0x24
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0201 	bic.w	r2, r2, #1
 8004322:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004332:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004342:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004344:	f001 f932 	bl	80055ac <HAL_RCC_GetPCLK1Freq>
 8004348:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	4a81      	ldr	r2, [pc, #516]	@ (8004554 <HAL_I2C_Init+0x274>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d807      	bhi.n	8004364 <HAL_I2C_Init+0x84>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4a80      	ldr	r2, [pc, #512]	@ (8004558 <HAL_I2C_Init+0x278>)
 8004358:	4293      	cmp	r3, r2
 800435a:	bf94      	ite	ls
 800435c:	2301      	movls	r3, #1
 800435e:	2300      	movhi	r3, #0
 8004360:	b2db      	uxtb	r3, r3
 8004362:	e006      	b.n	8004372 <HAL_I2C_Init+0x92>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	4a7d      	ldr	r2, [pc, #500]	@ (800455c <HAL_I2C_Init+0x27c>)
 8004368:	4293      	cmp	r3, r2
 800436a:	bf94      	ite	ls
 800436c:	2301      	movls	r3, #1
 800436e:	2300      	movhi	r3, #0
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e0e7      	b.n	800454a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	4a78      	ldr	r2, [pc, #480]	@ (8004560 <HAL_I2C_Init+0x280>)
 800437e:	fba2 2303 	umull	r2, r3, r2, r3
 8004382:	0c9b      	lsrs	r3, r3, #18
 8004384:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	430a      	orrs	r2, r1
 8004398:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	4a6a      	ldr	r2, [pc, #424]	@ (8004554 <HAL_I2C_Init+0x274>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d802      	bhi.n	80043b4 <HAL_I2C_Init+0xd4>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	3301      	adds	r3, #1
 80043b2:	e009      	b.n	80043c8 <HAL_I2C_Init+0xe8>
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80043ba:	fb02 f303 	mul.w	r3, r2, r3
 80043be:	4a69      	ldr	r2, [pc, #420]	@ (8004564 <HAL_I2C_Init+0x284>)
 80043c0:	fba2 2303 	umull	r2, r3, r2, r3
 80043c4:	099b      	lsrs	r3, r3, #6
 80043c6:	3301      	adds	r3, #1
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6812      	ldr	r2, [r2, #0]
 80043cc:	430b      	orrs	r3, r1
 80043ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	69db      	ldr	r3, [r3, #28]
 80043d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80043da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	495c      	ldr	r1, [pc, #368]	@ (8004554 <HAL_I2C_Init+0x274>)
 80043e4:	428b      	cmp	r3, r1
 80043e6:	d819      	bhi.n	800441c <HAL_I2C_Init+0x13c>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	1e59      	subs	r1, r3, #1
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80043f6:	1c59      	adds	r1, r3, #1
 80043f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80043fc:	400b      	ands	r3, r1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00a      	beq.n	8004418 <HAL_I2C_Init+0x138>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	1e59      	subs	r1, r3, #1
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004410:	3301      	adds	r3, #1
 8004412:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004416:	e051      	b.n	80044bc <HAL_I2C_Init+0x1dc>
 8004418:	2304      	movs	r3, #4
 800441a:	e04f      	b.n	80044bc <HAL_I2C_Init+0x1dc>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d111      	bne.n	8004448 <HAL_I2C_Init+0x168>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	1e58      	subs	r0, r3, #1
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6859      	ldr	r1, [r3, #4]
 800442c:	460b      	mov	r3, r1
 800442e:	005b      	lsls	r3, r3, #1
 8004430:	440b      	add	r3, r1
 8004432:	fbb0 f3f3 	udiv	r3, r0, r3
 8004436:	3301      	adds	r3, #1
 8004438:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800443c:	2b00      	cmp	r3, #0
 800443e:	bf0c      	ite	eq
 8004440:	2301      	moveq	r3, #1
 8004442:	2300      	movne	r3, #0
 8004444:	b2db      	uxtb	r3, r3
 8004446:	e012      	b.n	800446e <HAL_I2C_Init+0x18e>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	1e58      	subs	r0, r3, #1
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6859      	ldr	r1, [r3, #4]
 8004450:	460b      	mov	r3, r1
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	440b      	add	r3, r1
 8004456:	0099      	lsls	r1, r3, #2
 8004458:	440b      	add	r3, r1
 800445a:	fbb0 f3f3 	udiv	r3, r0, r3
 800445e:	3301      	adds	r3, #1
 8004460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004464:	2b00      	cmp	r3, #0
 8004466:	bf0c      	ite	eq
 8004468:	2301      	moveq	r3, #1
 800446a:	2300      	movne	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <HAL_I2C_Init+0x196>
 8004472:	2301      	movs	r3, #1
 8004474:	e022      	b.n	80044bc <HAL_I2C_Init+0x1dc>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d10e      	bne.n	800449c <HAL_I2C_Init+0x1bc>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	1e58      	subs	r0, r3, #1
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6859      	ldr	r1, [r3, #4]
 8004486:	460b      	mov	r3, r1
 8004488:	005b      	lsls	r3, r3, #1
 800448a:	440b      	add	r3, r1
 800448c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004490:	3301      	adds	r3, #1
 8004492:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004496:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800449a:	e00f      	b.n	80044bc <HAL_I2C_Init+0x1dc>
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	1e58      	subs	r0, r3, #1
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6859      	ldr	r1, [r3, #4]
 80044a4:	460b      	mov	r3, r1
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	440b      	add	r3, r1
 80044aa:	0099      	lsls	r1, r3, #2
 80044ac:	440b      	add	r3, r1
 80044ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80044b2:	3301      	adds	r3, #1
 80044b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	6809      	ldr	r1, [r1, #0]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	69da      	ldr	r2, [r3, #28]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	431a      	orrs	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	430a      	orrs	r2, r1
 80044de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80044ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	6911      	ldr	r1, [r2, #16]
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	68d2      	ldr	r2, [r2, #12]
 80044f6:	4311      	orrs	r1, r2
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	6812      	ldr	r2, [r2, #0]
 80044fc:	430b      	orrs	r3, r1
 80044fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	695a      	ldr	r2, [r3, #20]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	431a      	orrs	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	430a      	orrs	r2, r1
 800451a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2220      	movs	r2, #32
 8004536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	000186a0 	.word	0x000186a0
 8004558:	001e847f 	.word	0x001e847f
 800455c:	003d08ff 	.word	0x003d08ff
 8004560:	431bde83 	.word	0x431bde83
 8004564:	10624dd3 	.word	0x10624dd3

08004568 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b088      	sub	sp, #32
 800456c:	af02      	add	r7, sp, #8
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	4608      	mov	r0, r1
 8004572:	4611      	mov	r1, r2
 8004574:	461a      	mov	r2, r3
 8004576:	4603      	mov	r3, r0
 8004578:	817b      	strh	r3, [r7, #10]
 800457a:	460b      	mov	r3, r1
 800457c:	813b      	strh	r3, [r7, #8]
 800457e:	4613      	mov	r3, r2
 8004580:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004582:	f7ff f81b 	bl	80035bc <HAL_GetTick>
 8004586:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b20      	cmp	r3, #32
 8004592:	f040 80d9 	bne.w	8004748 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	2319      	movs	r3, #25
 800459c:	2201      	movs	r2, #1
 800459e:	496d      	ldr	r1, [pc, #436]	@ (8004754 <HAL_I2C_Mem_Write+0x1ec>)
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 fc8b 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d001      	beq.n	80045b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80045ac:	2302      	movs	r3, #2
 80045ae:	e0cc      	b.n	800474a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d101      	bne.n	80045be <HAL_I2C_Mem_Write+0x56>
 80045ba:	2302      	movs	r3, #2
 80045bc:	e0c5      	b.n	800474a <HAL_I2C_Mem_Write+0x1e2>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d007      	beq.n	80045e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2221      	movs	r2, #33	@ 0x21
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2240      	movs	r2, #64	@ 0x40
 8004600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6a3a      	ldr	r2, [r7, #32]
 800460e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004614:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461a:	b29a      	uxth	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4a4d      	ldr	r2, [pc, #308]	@ (8004758 <HAL_I2C_Mem_Write+0x1f0>)
 8004624:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004626:	88f8      	ldrh	r0, [r7, #6]
 8004628:	893a      	ldrh	r2, [r7, #8]
 800462a:	8979      	ldrh	r1, [r7, #10]
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	9301      	str	r3, [sp, #4]
 8004630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	4603      	mov	r3, r0
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f000 fac2 	bl	8004bc0 <I2C_RequestMemoryWrite>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d052      	beq.n	80046e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e081      	b.n	800474a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 fd50 	bl	80050f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00d      	beq.n	8004672 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465a:	2b04      	cmp	r3, #4
 800465c:	d107      	bne.n	800466e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800466c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e06b      	b.n	800474a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004676:	781a      	ldrb	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004682:	1c5a      	adds	r2, r3, #1
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800468c:	3b01      	subs	r3, #1
 800468e:	b29a      	uxth	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b04      	cmp	r3, #4
 80046ae:	d11b      	bne.n	80046e8 <HAL_I2C_Mem_Write+0x180>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d017      	beq.n	80046e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046bc:	781a      	ldrb	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046d2:	3b01      	subs	r3, #1
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046de:	b29b      	uxth	r3, r3
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1aa      	bne.n	8004646 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f000 fd43 	bl	8005180 <I2C_WaitOnBTFFlagUntilTimeout>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00d      	beq.n	800471c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004704:	2b04      	cmp	r3, #4
 8004706:	d107      	bne.n	8004718 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004716:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e016      	b.n	800474a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800472a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004744:	2300      	movs	r3, #0
 8004746:	e000      	b.n	800474a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004748:	2302      	movs	r3, #2
  }
}
 800474a:	4618      	mov	r0, r3
 800474c:	3718      	adds	r7, #24
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	00100002 	.word	0x00100002
 8004758:	ffff0000 	.word	0xffff0000

0800475c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b08c      	sub	sp, #48	@ 0x30
 8004760:	af02      	add	r7, sp, #8
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	4608      	mov	r0, r1
 8004766:	4611      	mov	r1, r2
 8004768:	461a      	mov	r2, r3
 800476a:	4603      	mov	r3, r0
 800476c:	817b      	strh	r3, [r7, #10]
 800476e:	460b      	mov	r3, r1
 8004770:	813b      	strh	r3, [r7, #8]
 8004772:	4613      	mov	r3, r2
 8004774:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004776:	f7fe ff21 	bl	80035bc <HAL_GetTick>
 800477a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b20      	cmp	r3, #32
 8004786:	f040 8214 	bne.w	8004bb2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800478a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478c:	9300      	str	r3, [sp, #0]
 800478e:	2319      	movs	r3, #25
 8004790:	2201      	movs	r2, #1
 8004792:	497b      	ldr	r1, [pc, #492]	@ (8004980 <HAL_I2C_Mem_Read+0x224>)
 8004794:	68f8      	ldr	r0, [r7, #12]
 8004796:	f000 fb91 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80047a0:	2302      	movs	r3, #2
 80047a2:	e207      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d101      	bne.n	80047b2 <HAL_I2C_Mem_Read+0x56>
 80047ae:	2302      	movs	r3, #2
 80047b0:	e200      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d007      	beq.n	80047d8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0201 	orr.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2222      	movs	r2, #34	@ 0x22
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2240      	movs	r2, #64	@ 0x40
 80047f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004802:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004808:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480e:	b29a      	uxth	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	4a5b      	ldr	r2, [pc, #364]	@ (8004984 <HAL_I2C_Mem_Read+0x228>)
 8004818:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800481a:	88f8      	ldrh	r0, [r7, #6]
 800481c:	893a      	ldrh	r2, [r7, #8]
 800481e:	8979      	ldrh	r1, [r7, #10]
 8004820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004822:	9301      	str	r3, [sp, #4]
 8004824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	4603      	mov	r3, r0
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 fa5e 	bl	8004cec <I2C_RequestMemoryRead>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d001      	beq.n	800483a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e1bc      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800483e:	2b00      	cmp	r3, #0
 8004840:	d113      	bne.n	800486a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004842:	2300      	movs	r3, #0
 8004844:	623b      	str	r3, [r7, #32]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	623b      	str	r3, [r7, #32]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	623b      	str	r3, [r7, #32]
 8004856:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	e190      	b.n	8004b8c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486e:	2b01      	cmp	r3, #1
 8004870:	d11b      	bne.n	80048aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004880:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004882:	2300      	movs	r3, #0
 8004884:	61fb      	str	r3, [r7, #28]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	61fb      	str	r3, [r7, #28]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	61fb      	str	r3, [r7, #28]
 8004896:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	e170      	b.n	8004b8c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d11b      	bne.n	80048ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d2:	2300      	movs	r3, #0
 80048d4:	61bb      	str	r3, [r7, #24]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695b      	ldr	r3, [r3, #20]
 80048dc:	61bb      	str	r3, [r7, #24]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	61bb      	str	r3, [r7, #24]
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	e150      	b.n	8004b8c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ea:	2300      	movs	r3, #0
 80048ec:	617b      	str	r3, [r7, #20]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	695b      	ldr	r3, [r3, #20]
 80048f4:	617b      	str	r3, [r7, #20]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	617b      	str	r3, [r7, #20]
 80048fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004900:	e144      	b.n	8004b8c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004906:	2b03      	cmp	r3, #3
 8004908:	f200 80f1 	bhi.w	8004aee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004910:	2b01      	cmp	r3, #1
 8004912:	d123      	bne.n	800495c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004916:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f000 fc79 	bl	8005210 <I2C_WaitOnRXNEFlagUntilTimeout>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d001      	beq.n	8004928 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e145      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	691a      	ldr	r2, [r3, #16]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004932:	b2d2      	uxtb	r2, r2
 8004934:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493a:	1c5a      	adds	r2, r3, #1
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004944:	3b01      	subs	r3, #1
 8004946:	b29a      	uxth	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004950:	b29b      	uxth	r3, r3
 8004952:	3b01      	subs	r3, #1
 8004954:	b29a      	uxth	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800495a:	e117      	b.n	8004b8c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004960:	2b02      	cmp	r3, #2
 8004962:	d14e      	bne.n	8004a02 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496a:	2200      	movs	r2, #0
 800496c:	4906      	ldr	r1, [pc, #24]	@ (8004988 <HAL_I2C_Mem_Read+0x22c>)
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 faa4 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d008      	beq.n	800498c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e11a      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
 800497e:	bf00      	nop
 8004980:	00100002 	.word	0x00100002
 8004984:	ffff0000 	.word	0xffff0000
 8004988:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800499a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	691a      	ldr	r2, [r3, #16]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a6:	b2d2      	uxtb	r2, r2
 80049a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ae:	1c5a      	adds	r2, r3, #1
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b8:	3b01      	subs	r3, #1
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	691a      	ldr	r2, [r3, #16]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049ea:	3b01      	subs	r3, #1
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a00:	e0c4      	b.n	8004b8c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a08:	2200      	movs	r2, #0
 8004a0a:	496c      	ldr	r1, [pc, #432]	@ (8004bbc <HAL_I2C_Mem_Read+0x460>)
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f000 fa55 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d001      	beq.n	8004a1c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e0cb      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	691a      	ldr	r2, [r3, #16]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a36:	b2d2      	uxtb	r2, r2
 8004a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a3e:	1c5a      	adds	r2, r3, #1
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a60:	9300      	str	r3, [sp, #0]
 8004a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a64:	2200      	movs	r2, #0
 8004a66:	4955      	ldr	r1, [pc, #340]	@ (8004bbc <HAL_I2C_Mem_Read+0x460>)
 8004a68:	68f8      	ldr	r0, [r7, #12]
 8004a6a:	f000 fa27 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e09d      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691a      	ldr	r2, [r3, #16]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a92:	b2d2      	uxtb	r2, r2
 8004a94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9a:	1c5a      	adds	r2, r3, #1
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	691a      	ldr	r2, [r3, #16]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004aec:	e04e      	b.n	8004b8c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 fb8c 	bl	8005210 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e058      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	691a      	ldr	r2, [r3, #16]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0c:	b2d2      	uxtb	r2, r2
 8004b0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b14:	1c5a      	adds	r2, r3, #1
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d124      	bne.n	8004b8c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b46:	2b03      	cmp	r3, #3
 8004b48:	d107      	bne.n	8004b5a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b58:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	691a      	ldr	r2, [r3, #16]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b64:	b2d2      	uxtb	r2, r2
 8004b66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6c:	1c5a      	adds	r2, r3, #1
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b76:	3b01      	subs	r3, #1
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	3b01      	subs	r3, #1
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f47f aeb6 	bne.w	8004902 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	e000      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004bb2:	2302      	movs	r3, #2
  }
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3728      	adds	r7, #40	@ 0x28
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	00010004 	.word	0x00010004

08004bc0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b088      	sub	sp, #32
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	4608      	mov	r0, r1
 8004bca:	4611      	mov	r1, r2
 8004bcc:	461a      	mov	r2, r3
 8004bce:	4603      	mov	r3, r0
 8004bd0:	817b      	strh	r3, [r7, #10]
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	813b      	strh	r3, [r7, #8]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004be8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	6a3b      	ldr	r3, [r7, #32]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f000 f960 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00d      	beq.n	8004c1e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c10:	d103      	bne.n	8004c1a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c18:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e05f      	b.n	8004cde <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c1e:	897b      	ldrh	r3, [r7, #10]
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	461a      	mov	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c30:	6a3a      	ldr	r2, [r7, #32]
 8004c32:	492d      	ldr	r1, [pc, #180]	@ (8004ce8 <I2C_RequestMemoryWrite+0x128>)
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 f9bb 	bl	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d001      	beq.n	8004c44 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e04c      	b.n	8004cde <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c44:	2300      	movs	r3, #0
 8004c46:	617b      	str	r3, [r7, #20]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	617b      	str	r3, [r7, #20]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	617b      	str	r3, [r7, #20]
 8004c58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c5c:	6a39      	ldr	r1, [r7, #32]
 8004c5e:	68f8      	ldr	r0, [r7, #12]
 8004c60:	f000 fa46 	bl	80050f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00d      	beq.n	8004c86 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	2b04      	cmp	r3, #4
 8004c70:	d107      	bne.n	8004c82 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e02b      	b.n	8004cde <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c86:	88fb      	ldrh	r3, [r7, #6]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d105      	bne.n	8004c98 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c8c:	893b      	ldrh	r3, [r7, #8]
 8004c8e:	b2da      	uxtb	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	611a      	str	r2, [r3, #16]
 8004c96:	e021      	b.n	8004cdc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c98:	893b      	ldrh	r3, [r7, #8]
 8004c9a:	0a1b      	lsrs	r3, r3, #8
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	b2da      	uxtb	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ca8:	6a39      	ldr	r1, [r7, #32]
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f000 fa20 	bl	80050f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00d      	beq.n	8004cd2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cba:	2b04      	cmp	r3, #4
 8004cbc:	d107      	bne.n	8004cce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ccc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e005      	b.n	8004cde <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cd2:	893b      	ldrh	r3, [r7, #8]
 8004cd4:	b2da      	uxtb	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	00010002 	.word	0x00010002

08004cec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af02      	add	r7, sp, #8
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	4608      	mov	r0, r1
 8004cf6:	4611      	mov	r1, r2
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	817b      	strh	r3, [r7, #10]
 8004cfe:	460b      	mov	r3, r1
 8004d00:	813b      	strh	r3, [r7, #8]
 8004d02:	4613      	mov	r3, r2
 8004d04:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d14:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 f8c2 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00d      	beq.n	8004d5a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d4c:	d103      	bne.n	8004d56 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d54:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e0aa      	b.n	8004eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d5a:	897b      	ldrh	r3, [r7, #10]
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	461a      	mov	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6c:	6a3a      	ldr	r2, [r7, #32]
 8004d6e:	4952      	ldr	r1, [pc, #328]	@ (8004eb8 <I2C_RequestMemoryRead+0x1cc>)
 8004d70:	68f8      	ldr	r0, [r7, #12]
 8004d72:	f000 f91d 	bl	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e097      	b.n	8004eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	617b      	str	r3, [r7, #20]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	617b      	str	r3, [r7, #20]
 8004d94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d98:	6a39      	ldr	r1, [r7, #32]
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f000 f9a8 	bl	80050f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00d      	beq.n	8004dc2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d107      	bne.n	8004dbe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dbc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e076      	b.n	8004eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dc2:	88fb      	ldrh	r3, [r7, #6]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d105      	bne.n	8004dd4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004dc8:	893b      	ldrh	r3, [r7, #8]
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	611a      	str	r2, [r3, #16]
 8004dd2:	e021      	b.n	8004e18 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004dd4:	893b      	ldrh	r3, [r7, #8]
 8004dd6:	0a1b      	lsrs	r3, r3, #8
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de4:	6a39      	ldr	r1, [r7, #32]
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f000 f982 	bl	80050f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00d      	beq.n	8004e0e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df6:	2b04      	cmp	r3, #4
 8004df8:	d107      	bne.n	8004e0a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e050      	b.n	8004eb0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e0e:	893b      	ldrh	r3, [r7, #8]
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e1a:	6a39      	ldr	r1, [r7, #32]
 8004e1c:	68f8      	ldr	r0, [r7, #12]
 8004e1e:	f000 f967 	bl	80050f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00d      	beq.n	8004e44 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2c:	2b04      	cmp	r3, #4
 8004e2e:	d107      	bne.n	8004e40 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e035      	b.n	8004eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e52:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	6a3b      	ldr	r3, [r7, #32]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f000 f82b 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00d      	beq.n	8004e88 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e7a:	d103      	bne.n	8004e84 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e013      	b.n	8004eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004e88:	897b      	ldrh	r3, [r7, #10]
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	f043 0301 	orr.w	r3, r3, #1
 8004e90:	b2da      	uxtb	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9a:	6a3a      	ldr	r2, [r7, #32]
 8004e9c:	4906      	ldr	r1, [pc, #24]	@ (8004eb8 <I2C_RequestMemoryRead+0x1cc>)
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f000 f886 	bl	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d001      	beq.n	8004eae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3718      	adds	r7, #24
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	00010002 	.word	0x00010002

08004ebc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	603b      	str	r3, [r7, #0]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ecc:	e048      	b.n	8004f60 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed4:	d044      	beq.n	8004f60 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ed6:	f7fe fb71 	bl	80035bc <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	683a      	ldr	r2, [r7, #0]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d302      	bcc.n	8004eec <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d139      	bne.n	8004f60 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	0c1b      	lsrs	r3, r3, #16
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d10d      	bne.n	8004f12 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	695b      	ldr	r3, [r3, #20]
 8004efc:	43da      	mvns	r2, r3
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	4013      	ands	r3, r2
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	bf0c      	ite	eq
 8004f08:	2301      	moveq	r3, #1
 8004f0a:	2300      	movne	r3, #0
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	461a      	mov	r2, r3
 8004f10:	e00c      	b.n	8004f2c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	43da      	mvns	r2, r3
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	bf0c      	ite	eq
 8004f24:	2301      	moveq	r3, #1
 8004f26:	2300      	movne	r3, #0
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	79fb      	ldrb	r3, [r7, #7]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d116      	bne.n	8004f60 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2220      	movs	r2, #32
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4c:	f043 0220 	orr.w	r2, r3, #32
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e023      	b.n	8004fa8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	0c1b      	lsrs	r3, r3, #16
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d10d      	bne.n	8004f86 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	43da      	mvns	r2, r3
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	4013      	ands	r3, r2
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	bf0c      	ite	eq
 8004f7c:	2301      	moveq	r3, #1
 8004f7e:	2300      	movne	r3, #0
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	461a      	mov	r2, r3
 8004f84:	e00c      	b.n	8004fa0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	43da      	mvns	r2, r3
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	4013      	ands	r3, r2
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	bf0c      	ite	eq
 8004f98:	2301      	moveq	r3, #1
 8004f9a:	2300      	movne	r3, #0
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	79fb      	ldrb	r3, [r7, #7]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d093      	beq.n	8004ece <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3710      	adds	r7, #16
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
 8004fbc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fbe:	e071      	b.n	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fce:	d123      	bne.n	8005018 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fde:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fe8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005004:	f043 0204 	orr.w	r2, r3, #4
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e067      	b.n	80050e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501e:	d041      	beq.n	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005020:	f7fe facc 	bl	80035bc <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	429a      	cmp	r2, r3
 800502e:	d302      	bcc.n	8005036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d136      	bne.n	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	0c1b      	lsrs	r3, r3, #16
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	d10c      	bne.n	800505a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	43da      	mvns	r2, r3
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	4013      	ands	r3, r2
 800504c:	b29b      	uxth	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	bf14      	ite	ne
 8005052:	2301      	movne	r3, #1
 8005054:	2300      	moveq	r3, #0
 8005056:	b2db      	uxtb	r3, r3
 8005058:	e00b      	b.n	8005072 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	43da      	mvns	r2, r3
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	4013      	ands	r3, r2
 8005066:	b29b      	uxth	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	bf14      	ite	ne
 800506c:	2301      	movne	r3, #1
 800506e:	2300      	moveq	r3, #0
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d016      	beq.n	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2220      	movs	r2, #32
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005090:	f043 0220 	orr.w	r2, r3, #32
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e021      	b.n	80050e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	0c1b      	lsrs	r3, r3, #16
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d10c      	bne.n	80050c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	43da      	mvns	r2, r3
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	4013      	ands	r3, r2
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	2b00      	cmp	r3, #0
 80050be:	bf14      	ite	ne
 80050c0:	2301      	movne	r3, #1
 80050c2:	2300      	moveq	r3, #0
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	e00b      	b.n	80050e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	43da      	mvns	r2, r3
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	4013      	ands	r3, r2
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	bf14      	ite	ne
 80050da:	2301      	movne	r3, #1
 80050dc:	2300      	moveq	r3, #0
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f47f af6d 	bne.w	8004fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3710      	adds	r7, #16
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050fc:	e034      	b.n	8005168 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f8e3 	bl	80052ca <I2C_IsAcknowledgeFailed>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d001      	beq.n	800510e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e034      	b.n	8005178 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005114:	d028      	beq.n	8005168 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005116:	f7fe fa51 	bl	80035bc <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	68ba      	ldr	r2, [r7, #8]
 8005122:	429a      	cmp	r2, r3
 8005124:	d302      	bcc.n	800512c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d11d      	bne.n	8005168 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005136:	2b80      	cmp	r3, #128	@ 0x80
 8005138:	d016      	beq.n	8005168 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005154:	f043 0220 	orr.w	r2, r3, #32
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e007      	b.n	8005178 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005172:	2b80      	cmp	r3, #128	@ 0x80
 8005174:	d1c3      	bne.n	80050fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800518c:	e034      	b.n	80051f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f000 f89b 	bl	80052ca <I2C_IsAcknowledgeFailed>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e034      	b.n	8005208 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a4:	d028      	beq.n	80051f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051a6:	f7fe fa09 	bl	80035bc <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d302      	bcc.n	80051bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d11d      	bne.n	80051f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	f003 0304 	and.w	r3, r3, #4
 80051c6:	2b04      	cmp	r3, #4
 80051c8:	d016      	beq.n	80051f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e4:	f043 0220 	orr.w	r2, r3, #32
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e007      	b.n	8005208 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f003 0304 	and.w	r3, r3, #4
 8005202:	2b04      	cmp	r3, #4
 8005204:	d1c3      	bne.n	800518e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800521c:	e049      	b.n	80052b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	695b      	ldr	r3, [r3, #20]
 8005224:	f003 0310 	and.w	r3, r3, #16
 8005228:	2b10      	cmp	r3, #16
 800522a:	d119      	bne.n	8005260 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f06f 0210 	mvn.w	r2, #16
 8005234:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2220      	movs	r2, #32
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e030      	b.n	80052c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005260:	f7fe f9ac 	bl	80035bc <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	429a      	cmp	r2, r3
 800526e:	d302      	bcc.n	8005276 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d11d      	bne.n	80052b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	695b      	ldr	r3, [r3, #20]
 800527c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005280:	2b40      	cmp	r3, #64	@ 0x40
 8005282:	d016      	beq.n	80052b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2220      	movs	r2, #32
 800528e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529e:	f043 0220 	orr.w	r2, r3, #32
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e007      	b.n	80052c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	695b      	ldr	r3, [r3, #20]
 80052b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052bc:	2b40      	cmp	r3, #64	@ 0x40
 80052be:	d1ae      	bne.n	800521e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3710      	adds	r7, #16
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80052ca:	b480      	push	{r7}
 80052cc:	b083      	sub	sp, #12
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052e0:	d11b      	bne.n	800531a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052ea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005306:	f043 0204 	orr.w	r2, r3, #4
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e000      	b.n	800531c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005332:	2300      	movs	r3, #0
 8005334:	603b      	str	r3, [r7, #0]
 8005336:	4b20      	ldr	r3, [pc, #128]	@ (80053b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533a:	4a1f      	ldr	r2, [pc, #124]	@ (80053b8 <HAL_PWREx_EnableOverDrive+0x90>)
 800533c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005340:	6413      	str	r3, [r2, #64]	@ 0x40
 8005342:	4b1d      	ldr	r3, [pc, #116]	@ (80053b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800534a:	603b      	str	r3, [r7, #0]
 800534c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800534e:	4b1b      	ldr	r3, [pc, #108]	@ (80053bc <HAL_PWREx_EnableOverDrive+0x94>)
 8005350:	2201      	movs	r2, #1
 8005352:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005354:	f7fe f932 	bl	80035bc <HAL_GetTick>
 8005358:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800535a:	e009      	b.n	8005370 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800535c:	f7fe f92e 	bl	80035bc <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800536a:	d901      	bls.n	8005370 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e01f      	b.n	80053b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005370:	4b13      	ldr	r3, [pc, #76]	@ (80053c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800537c:	d1ee      	bne.n	800535c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800537e:	4b11      	ldr	r3, [pc, #68]	@ (80053c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005380:	2201      	movs	r2, #1
 8005382:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005384:	f7fe f91a 	bl	80035bc <HAL_GetTick>
 8005388:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800538a:	e009      	b.n	80053a0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800538c:	f7fe f916 	bl	80035bc <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800539a:	d901      	bls.n	80053a0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e007      	b.n	80053b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80053a0:	4b07      	ldr	r3, [pc, #28]	@ (80053c0 <HAL_PWREx_EnableOverDrive+0x98>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053ac:	d1ee      	bne.n	800538c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3708      	adds	r7, #8
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	40023800 	.word	0x40023800
 80053bc:	420e0040 	.word	0x420e0040
 80053c0:	40007000 	.word	0x40007000
 80053c4:	420e0044 	.word	0x420e0044

080053c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d101      	bne.n	80053dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e0cc      	b.n	8005576 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053dc:	4b68      	ldr	r3, [pc, #416]	@ (8005580 <HAL_RCC_ClockConfig+0x1b8>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 030f 	and.w	r3, r3, #15
 80053e4:	683a      	ldr	r2, [r7, #0]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d90c      	bls.n	8005404 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ea:	4b65      	ldr	r3, [pc, #404]	@ (8005580 <HAL_RCC_ClockConfig+0x1b8>)
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	b2d2      	uxtb	r2, r2
 80053f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053f2:	4b63      	ldr	r3, [pc, #396]	@ (8005580 <HAL_RCC_ClockConfig+0x1b8>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 030f 	and.w	r3, r3, #15
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d001      	beq.n	8005404 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e0b8      	b.n	8005576 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b00      	cmp	r3, #0
 800540e:	d020      	beq.n	8005452 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b00      	cmp	r3, #0
 800541a:	d005      	beq.n	8005428 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800541c:	4b59      	ldr	r3, [pc, #356]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	4a58      	ldr	r2, [pc, #352]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 8005422:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005426:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0308 	and.w	r3, r3, #8
 8005430:	2b00      	cmp	r3, #0
 8005432:	d005      	beq.n	8005440 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005434:	4b53      	ldr	r3, [pc, #332]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	4a52      	ldr	r2, [pc, #328]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 800543a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800543e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005440:	4b50      	ldr	r3, [pc, #320]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	494d      	ldr	r1, [pc, #308]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 800544e:	4313      	orrs	r3, r2
 8005450:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	2b00      	cmp	r3, #0
 800545c:	d044      	beq.n	80054e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d107      	bne.n	8005476 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005466:	4b47      	ldr	r3, [pc, #284]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d119      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e07f      	b.n	8005576 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	2b02      	cmp	r3, #2
 800547c:	d003      	beq.n	8005486 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005482:	2b03      	cmp	r3, #3
 8005484:	d107      	bne.n	8005496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005486:	4b3f      	ldr	r3, [pc, #252]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d109      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e06f      	b.n	8005576 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005496:	4b3b      	ldr	r3, [pc, #236]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e067      	b.n	8005576 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054a6:	4b37      	ldr	r3, [pc, #220]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f023 0203 	bic.w	r2, r3, #3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	4934      	ldr	r1, [pc, #208]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054b8:	f7fe f880 	bl	80035bc <HAL_GetTick>
 80054bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054be:	e00a      	b.n	80054d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054c0:	f7fe f87c 	bl	80035bc <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d901      	bls.n	80054d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e04f      	b.n	8005576 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054d6:	4b2b      	ldr	r3, [pc, #172]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f003 020c 	and.w	r2, r3, #12
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d1eb      	bne.n	80054c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054e8:	4b25      	ldr	r3, [pc, #148]	@ (8005580 <HAL_RCC_ClockConfig+0x1b8>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 030f 	and.w	r3, r3, #15
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d20c      	bcs.n	8005510 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054f6:	4b22      	ldr	r3, [pc, #136]	@ (8005580 <HAL_RCC_ClockConfig+0x1b8>)
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	b2d2      	uxtb	r2, r2
 80054fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054fe:	4b20      	ldr	r3, [pc, #128]	@ (8005580 <HAL_RCC_ClockConfig+0x1b8>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 030f 	and.w	r3, r3, #15
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	429a      	cmp	r2, r3
 800550a:	d001      	beq.n	8005510 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e032      	b.n	8005576 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0304 	and.w	r3, r3, #4
 8005518:	2b00      	cmp	r3, #0
 800551a:	d008      	beq.n	800552e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800551c:	4b19      	ldr	r3, [pc, #100]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	4916      	ldr	r1, [pc, #88]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 800552a:	4313      	orrs	r3, r2
 800552c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0308 	and.w	r3, r3, #8
 8005536:	2b00      	cmp	r3, #0
 8005538:	d009      	beq.n	800554e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800553a:	4b12      	ldr	r3, [pc, #72]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	490e      	ldr	r1, [pc, #56]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 800554a:	4313      	orrs	r3, r2
 800554c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800554e:	f000 f855 	bl	80055fc <HAL_RCC_GetSysClockFreq>
 8005552:	4602      	mov	r2, r0
 8005554:	4b0b      	ldr	r3, [pc, #44]	@ (8005584 <HAL_RCC_ClockConfig+0x1bc>)
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	091b      	lsrs	r3, r3, #4
 800555a:	f003 030f 	and.w	r3, r3, #15
 800555e:	490a      	ldr	r1, [pc, #40]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 8005560:	5ccb      	ldrb	r3, [r1, r3]
 8005562:	fa22 f303 	lsr.w	r3, r2, r3
 8005566:	4a09      	ldr	r2, [pc, #36]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800556a:	4b09      	ldr	r3, [pc, #36]	@ (8005590 <HAL_RCC_ClockConfig+0x1c8>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4618      	mov	r0, r3
 8005570:	f7fd ffe0 	bl	8003534 <HAL_InitTick>

  return HAL_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	40023c00 	.word	0x40023c00
 8005584:	40023800 	.word	0x40023800
 8005588:	08009bf0 	.word	0x08009bf0
 800558c:	20000054 	.word	0x20000054
 8005590:	20000058 	.word	0x20000058

08005594 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005594:	b480      	push	{r7}
 8005596:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005598:	4b03      	ldr	r3, [pc, #12]	@ (80055a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800559a:	681b      	ldr	r3, [r3, #0]
}
 800559c:	4618      	mov	r0, r3
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	20000054 	.word	0x20000054

080055ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80055b0:	f7ff fff0 	bl	8005594 <HAL_RCC_GetHCLKFreq>
 80055b4:	4602      	mov	r2, r0
 80055b6:	4b05      	ldr	r3, [pc, #20]	@ (80055cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	0a9b      	lsrs	r3, r3, #10
 80055bc:	f003 0307 	and.w	r3, r3, #7
 80055c0:	4903      	ldr	r1, [pc, #12]	@ (80055d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055c2:	5ccb      	ldrb	r3, [r1, r3]
 80055c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	40023800 	.word	0x40023800
 80055d0:	08009c00 	.word	0x08009c00

080055d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80055d8:	f7ff ffdc 	bl	8005594 <HAL_RCC_GetHCLKFreq>
 80055dc:	4602      	mov	r2, r0
 80055de:	4b05      	ldr	r3, [pc, #20]	@ (80055f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	0b5b      	lsrs	r3, r3, #13
 80055e4:	f003 0307 	and.w	r3, r3, #7
 80055e8:	4903      	ldr	r1, [pc, #12]	@ (80055f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055ea:	5ccb      	ldrb	r3, [r1, r3]
 80055ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	40023800 	.word	0x40023800
 80055f8:	08009c00 	.word	0x08009c00

080055fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005600:	b0ae      	sub	sp, #184	@ 0xb8
 8005602:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005604:	2300      	movs	r3, #0
 8005606:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800560a:	2300      	movs	r3, #0
 800560c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005610:	2300      	movs	r3, #0
 8005612:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005616:	2300      	movs	r3, #0
 8005618:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800561c:	2300      	movs	r3, #0
 800561e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005622:	4bcb      	ldr	r3, [pc, #812]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 030c 	and.w	r3, r3, #12
 800562a:	2b0c      	cmp	r3, #12
 800562c:	f200 8204 	bhi.w	8005a38 <HAL_RCC_GetSysClockFreq+0x43c>
 8005630:	a201      	add	r2, pc, #4	@ (adr r2, 8005638 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005636:	bf00      	nop
 8005638:	0800566d 	.word	0x0800566d
 800563c:	08005a39 	.word	0x08005a39
 8005640:	08005a39 	.word	0x08005a39
 8005644:	08005a39 	.word	0x08005a39
 8005648:	08005675 	.word	0x08005675
 800564c:	08005a39 	.word	0x08005a39
 8005650:	08005a39 	.word	0x08005a39
 8005654:	08005a39 	.word	0x08005a39
 8005658:	0800567d 	.word	0x0800567d
 800565c:	08005a39 	.word	0x08005a39
 8005660:	08005a39 	.word	0x08005a39
 8005664:	08005a39 	.word	0x08005a39
 8005668:	0800586d 	.word	0x0800586d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800566c:	4bb9      	ldr	r3, [pc, #740]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x358>)
 800566e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8005672:	e1e5      	b.n	8005a40 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005674:	4bb7      	ldr	r3, [pc, #732]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x358>)
 8005676:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800567a:	e1e1      	b.n	8005a40 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800567c:	4bb4      	ldr	r3, [pc, #720]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005684:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005688:	4bb1      	ldr	r3, [pc, #708]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d071      	beq.n	8005778 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005694:	4bae      	ldr	r3, [pc, #696]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	099b      	lsrs	r3, r3, #6
 800569a:	2200      	movs	r2, #0
 800569c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056a0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80056a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80056a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056b0:	2300      	movs	r3, #0
 80056b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80056b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80056ba:	4622      	mov	r2, r4
 80056bc:	462b      	mov	r3, r5
 80056be:	f04f 0000 	mov.w	r0, #0
 80056c2:	f04f 0100 	mov.w	r1, #0
 80056c6:	0159      	lsls	r1, r3, #5
 80056c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056cc:	0150      	lsls	r0, r2, #5
 80056ce:	4602      	mov	r2, r0
 80056d0:	460b      	mov	r3, r1
 80056d2:	4621      	mov	r1, r4
 80056d4:	1a51      	subs	r1, r2, r1
 80056d6:	6439      	str	r1, [r7, #64]	@ 0x40
 80056d8:	4629      	mov	r1, r5
 80056da:	eb63 0301 	sbc.w	r3, r3, r1
 80056de:	647b      	str	r3, [r7, #68]	@ 0x44
 80056e0:	f04f 0200 	mov.w	r2, #0
 80056e4:	f04f 0300 	mov.w	r3, #0
 80056e8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80056ec:	4649      	mov	r1, r9
 80056ee:	018b      	lsls	r3, r1, #6
 80056f0:	4641      	mov	r1, r8
 80056f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80056f6:	4641      	mov	r1, r8
 80056f8:	018a      	lsls	r2, r1, #6
 80056fa:	4641      	mov	r1, r8
 80056fc:	1a51      	subs	r1, r2, r1
 80056fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005700:	4649      	mov	r1, r9
 8005702:	eb63 0301 	sbc.w	r3, r3, r1
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005708:	f04f 0200 	mov.w	r2, #0
 800570c:	f04f 0300 	mov.w	r3, #0
 8005710:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005714:	4649      	mov	r1, r9
 8005716:	00cb      	lsls	r3, r1, #3
 8005718:	4641      	mov	r1, r8
 800571a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800571e:	4641      	mov	r1, r8
 8005720:	00ca      	lsls	r2, r1, #3
 8005722:	4610      	mov	r0, r2
 8005724:	4619      	mov	r1, r3
 8005726:	4603      	mov	r3, r0
 8005728:	4622      	mov	r2, r4
 800572a:	189b      	adds	r3, r3, r2
 800572c:	633b      	str	r3, [r7, #48]	@ 0x30
 800572e:	462b      	mov	r3, r5
 8005730:	460a      	mov	r2, r1
 8005732:	eb42 0303 	adc.w	r3, r2, r3
 8005736:	637b      	str	r3, [r7, #52]	@ 0x34
 8005738:	f04f 0200 	mov.w	r2, #0
 800573c:	f04f 0300 	mov.w	r3, #0
 8005740:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005744:	4629      	mov	r1, r5
 8005746:	028b      	lsls	r3, r1, #10
 8005748:	4621      	mov	r1, r4
 800574a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800574e:	4621      	mov	r1, r4
 8005750:	028a      	lsls	r2, r1, #10
 8005752:	4610      	mov	r0, r2
 8005754:	4619      	mov	r1, r3
 8005756:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800575a:	2200      	movs	r2, #0
 800575c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005760:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005764:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005768:	f7fb fa32 	bl	8000bd0 <__aeabi_uldivmod>
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	4613      	mov	r3, r2
 8005772:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005776:	e067      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005778:	4b75      	ldr	r3, [pc, #468]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	099b      	lsrs	r3, r3, #6
 800577e:	2200      	movs	r2, #0
 8005780:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005784:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005788:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800578c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005790:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005792:	2300      	movs	r3, #0
 8005794:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005796:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800579a:	4622      	mov	r2, r4
 800579c:	462b      	mov	r3, r5
 800579e:	f04f 0000 	mov.w	r0, #0
 80057a2:	f04f 0100 	mov.w	r1, #0
 80057a6:	0159      	lsls	r1, r3, #5
 80057a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057ac:	0150      	lsls	r0, r2, #5
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	4621      	mov	r1, r4
 80057b4:	1a51      	subs	r1, r2, r1
 80057b6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80057b8:	4629      	mov	r1, r5
 80057ba:	eb63 0301 	sbc.w	r3, r3, r1
 80057be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057c0:	f04f 0200 	mov.w	r2, #0
 80057c4:	f04f 0300 	mov.w	r3, #0
 80057c8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80057cc:	4649      	mov	r1, r9
 80057ce:	018b      	lsls	r3, r1, #6
 80057d0:	4641      	mov	r1, r8
 80057d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057d6:	4641      	mov	r1, r8
 80057d8:	018a      	lsls	r2, r1, #6
 80057da:	4641      	mov	r1, r8
 80057dc:	ebb2 0a01 	subs.w	sl, r2, r1
 80057e0:	4649      	mov	r1, r9
 80057e2:	eb63 0b01 	sbc.w	fp, r3, r1
 80057e6:	f04f 0200 	mov.w	r2, #0
 80057ea:	f04f 0300 	mov.w	r3, #0
 80057ee:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057f2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057fa:	4692      	mov	sl, r2
 80057fc:	469b      	mov	fp, r3
 80057fe:	4623      	mov	r3, r4
 8005800:	eb1a 0303 	adds.w	r3, sl, r3
 8005804:	623b      	str	r3, [r7, #32]
 8005806:	462b      	mov	r3, r5
 8005808:	eb4b 0303 	adc.w	r3, fp, r3
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
 800580e:	f04f 0200 	mov.w	r2, #0
 8005812:	f04f 0300 	mov.w	r3, #0
 8005816:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800581a:	4629      	mov	r1, r5
 800581c:	028b      	lsls	r3, r1, #10
 800581e:	4621      	mov	r1, r4
 8005820:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005824:	4621      	mov	r1, r4
 8005826:	028a      	lsls	r2, r1, #10
 8005828:	4610      	mov	r0, r2
 800582a:	4619      	mov	r1, r3
 800582c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005830:	2200      	movs	r2, #0
 8005832:	673b      	str	r3, [r7, #112]	@ 0x70
 8005834:	677a      	str	r2, [r7, #116]	@ 0x74
 8005836:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800583a:	f7fb f9c9 	bl	8000bd0 <__aeabi_uldivmod>
 800583e:	4602      	mov	r2, r0
 8005840:	460b      	mov	r3, r1
 8005842:	4613      	mov	r3, r2
 8005844:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005848:	4b41      	ldr	r3, [pc, #260]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	0c1b      	lsrs	r3, r3, #16
 800584e:	f003 0303 	and.w	r3, r3, #3
 8005852:	3301      	adds	r3, #1
 8005854:	005b      	lsls	r3, r3, #1
 8005856:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 800585a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800585e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005862:	fbb2 f3f3 	udiv	r3, r2, r3
 8005866:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800586a:	e0e9      	b.n	8005a40 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800586c:	4b38      	ldr	r3, [pc, #224]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005874:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005878:	4b35      	ldr	r3, [pc, #212]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d069      	beq.n	8005958 <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005884:	4b32      	ldr	r3, [pc, #200]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x354>)
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	099b      	lsrs	r3, r3, #6
 800588a:	2200      	movs	r2, #0
 800588c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800588e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005890:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005896:	663b      	str	r3, [r7, #96]	@ 0x60
 8005898:	2300      	movs	r3, #0
 800589a:	667b      	str	r3, [r7, #100]	@ 0x64
 800589c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80058a0:	4622      	mov	r2, r4
 80058a2:	462b      	mov	r3, r5
 80058a4:	f04f 0000 	mov.w	r0, #0
 80058a8:	f04f 0100 	mov.w	r1, #0
 80058ac:	0159      	lsls	r1, r3, #5
 80058ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058b2:	0150      	lsls	r0, r2, #5
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	4621      	mov	r1, r4
 80058ba:	1a51      	subs	r1, r2, r1
 80058bc:	61b9      	str	r1, [r7, #24]
 80058be:	4629      	mov	r1, r5
 80058c0:	eb63 0301 	sbc.w	r3, r3, r1
 80058c4:	61fb      	str	r3, [r7, #28]
 80058c6:	f04f 0200 	mov.w	r2, #0
 80058ca:	f04f 0300 	mov.w	r3, #0
 80058ce:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80058d2:	4659      	mov	r1, fp
 80058d4:	018b      	lsls	r3, r1, #6
 80058d6:	4651      	mov	r1, sl
 80058d8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80058dc:	4651      	mov	r1, sl
 80058de:	018a      	lsls	r2, r1, #6
 80058e0:	4651      	mov	r1, sl
 80058e2:	ebb2 0801 	subs.w	r8, r2, r1
 80058e6:	4659      	mov	r1, fp
 80058e8:	eb63 0901 	sbc.w	r9, r3, r1
 80058ec:	f04f 0200 	mov.w	r2, #0
 80058f0:	f04f 0300 	mov.w	r3, #0
 80058f4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058fc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005900:	4690      	mov	r8, r2
 8005902:	4699      	mov	r9, r3
 8005904:	4623      	mov	r3, r4
 8005906:	eb18 0303 	adds.w	r3, r8, r3
 800590a:	613b      	str	r3, [r7, #16]
 800590c:	462b      	mov	r3, r5
 800590e:	eb49 0303 	adc.w	r3, r9, r3
 8005912:	617b      	str	r3, [r7, #20]
 8005914:	f04f 0200 	mov.w	r2, #0
 8005918:	f04f 0300 	mov.w	r3, #0
 800591c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005920:	4629      	mov	r1, r5
 8005922:	028b      	lsls	r3, r1, #10
 8005924:	4621      	mov	r1, r4
 8005926:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800592a:	4621      	mov	r1, r4
 800592c:	028a      	lsls	r2, r1, #10
 800592e:	4610      	mov	r0, r2
 8005930:	4619      	mov	r1, r3
 8005932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005936:	2200      	movs	r2, #0
 8005938:	65bb      	str	r3, [r7, #88]	@ 0x58
 800593a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800593c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005940:	f7fb f946 	bl	8000bd0 <__aeabi_uldivmod>
 8005944:	4602      	mov	r2, r0
 8005946:	460b      	mov	r3, r1
 8005948:	4613      	mov	r3, r2
 800594a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800594e:	e063      	b.n	8005a18 <HAL_RCC_GetSysClockFreq+0x41c>
 8005950:	40023800 	.word	0x40023800
 8005954:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005958:	4b3d      	ldr	r3, [pc, #244]	@ (8005a50 <HAL_RCC_GetSysClockFreq+0x454>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	099b      	lsrs	r3, r3, #6
 800595e:	2200      	movs	r2, #0
 8005960:	4618      	mov	r0, r3
 8005962:	4611      	mov	r1, r2
 8005964:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005968:	653b      	str	r3, [r7, #80]	@ 0x50
 800596a:	2300      	movs	r3, #0
 800596c:	657b      	str	r3, [r7, #84]	@ 0x54
 800596e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005972:	4642      	mov	r2, r8
 8005974:	464b      	mov	r3, r9
 8005976:	f04f 0000 	mov.w	r0, #0
 800597a:	f04f 0100 	mov.w	r1, #0
 800597e:	0159      	lsls	r1, r3, #5
 8005980:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005984:	0150      	lsls	r0, r2, #5
 8005986:	4602      	mov	r2, r0
 8005988:	460b      	mov	r3, r1
 800598a:	4641      	mov	r1, r8
 800598c:	1a51      	subs	r1, r2, r1
 800598e:	60b9      	str	r1, [r7, #8]
 8005990:	4649      	mov	r1, r9
 8005992:	eb63 0301 	sbc.w	r3, r3, r1
 8005996:	60fb      	str	r3, [r7, #12]
 8005998:	f04f 0200 	mov.w	r2, #0
 800599c:	f04f 0300 	mov.w	r3, #0
 80059a0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80059a4:	4659      	mov	r1, fp
 80059a6:	018b      	lsls	r3, r1, #6
 80059a8:	4651      	mov	r1, sl
 80059aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059ae:	4651      	mov	r1, sl
 80059b0:	018a      	lsls	r2, r1, #6
 80059b2:	4651      	mov	r1, sl
 80059b4:	1a54      	subs	r4, r2, r1
 80059b6:	4659      	mov	r1, fp
 80059b8:	eb63 0501 	sbc.w	r5, r3, r1
 80059bc:	f04f 0200 	mov.w	r2, #0
 80059c0:	f04f 0300 	mov.w	r3, #0
 80059c4:	00eb      	lsls	r3, r5, #3
 80059c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059ca:	00e2      	lsls	r2, r4, #3
 80059cc:	4614      	mov	r4, r2
 80059ce:	461d      	mov	r5, r3
 80059d0:	4643      	mov	r3, r8
 80059d2:	18e3      	adds	r3, r4, r3
 80059d4:	603b      	str	r3, [r7, #0]
 80059d6:	464b      	mov	r3, r9
 80059d8:	eb45 0303 	adc.w	r3, r5, r3
 80059dc:	607b      	str	r3, [r7, #4]
 80059de:	f04f 0200 	mov.w	r2, #0
 80059e2:	f04f 0300 	mov.w	r3, #0
 80059e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80059ea:	4629      	mov	r1, r5
 80059ec:	028b      	lsls	r3, r1, #10
 80059ee:	4621      	mov	r1, r4
 80059f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80059f4:	4621      	mov	r1, r4
 80059f6:	028a      	lsls	r2, r1, #10
 80059f8:	4610      	mov	r0, r2
 80059fa:	4619      	mov	r1, r3
 80059fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a00:	2200      	movs	r2, #0
 8005a02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a04:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005a06:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005a0a:	f7fb f8e1 	bl	8000bd0 <__aeabi_uldivmod>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	460b      	mov	r3, r1
 8005a12:	4613      	mov	r3, r2
 8005a14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005a18:	4b0d      	ldr	r3, [pc, #52]	@ (8005a50 <HAL_RCC_GetSysClockFreq+0x454>)
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	0f1b      	lsrs	r3, r3, #28
 8005a1e:	f003 0307 	and.w	r3, r3, #7
 8005a22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8005a26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005a36:	e003      	b.n	8005a40 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a38:	4b06      	ldr	r3, [pc, #24]	@ (8005a54 <HAL_RCC_GetSysClockFreq+0x458>)
 8005a3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005a3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	37b8      	adds	r7, #184	@ 0xb8
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a4e:	bf00      	nop
 8005a50:	40023800 	.word	0x40023800
 8005a54:	00f42400 	.word	0x00f42400

08005a58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b086      	sub	sp, #24
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e28d      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0301 	and.w	r3, r3, #1
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f000 8083 	beq.w	8005b7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005a78:	4b94      	ldr	r3, [pc, #592]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f003 030c 	and.w	r3, r3, #12
 8005a80:	2b04      	cmp	r3, #4
 8005a82:	d019      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005a84:	4b91      	ldr	r3, [pc, #580]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d106      	bne.n	8005a9e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005a90:	4b8e      	ldr	r3, [pc, #568]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a9c:	d00c      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a9e:	4b8b      	ldr	r3, [pc, #556]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005aa6:	2b0c      	cmp	r3, #12
 8005aa8:	d112      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aaa:	4b88      	ldr	r3, [pc, #544]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ab2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ab6:	d10b      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab8:	4b84      	ldr	r3, [pc, #528]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d05b      	beq.n	8005b7c <HAL_RCC_OscConfig+0x124>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d157      	bne.n	8005b7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e25a      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ad8:	d106      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x90>
 8005ada:	4b7c      	ldr	r3, [pc, #496]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a7b      	ldr	r2, [pc, #492]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ae4:	6013      	str	r3, [r2, #0]
 8005ae6:	e01d      	b.n	8005b24 <HAL_RCC_OscConfig+0xcc>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005af0:	d10c      	bne.n	8005b0c <HAL_RCC_OscConfig+0xb4>
 8005af2:	4b76      	ldr	r3, [pc, #472]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a75      	ldr	r2, [pc, #468]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005af8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005afc:	6013      	str	r3, [r2, #0]
 8005afe:	4b73      	ldr	r3, [pc, #460]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a72      	ldr	r2, [pc, #456]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b08:	6013      	str	r3, [r2, #0]
 8005b0a:	e00b      	b.n	8005b24 <HAL_RCC_OscConfig+0xcc>
 8005b0c:	4b6f      	ldr	r3, [pc, #444]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a6e      	ldr	r2, [pc, #440]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b16:	6013      	str	r3, [r2, #0]
 8005b18:	4b6c      	ldr	r3, [pc, #432]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a6b      	ldr	r2, [pc, #428]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d013      	beq.n	8005b54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b2c:	f7fd fd46 	bl	80035bc <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b32:	e008      	b.n	8005b46 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b34:	f7fd fd42 	bl	80035bc <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	2b64      	cmp	r3, #100	@ 0x64
 8005b40:	d901      	bls.n	8005b46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e21f      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b46:	4b61      	ldr	r3, [pc, #388]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d0f0      	beq.n	8005b34 <HAL_RCC_OscConfig+0xdc>
 8005b52:	e014      	b.n	8005b7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b54:	f7fd fd32 	bl	80035bc <HAL_GetTick>
 8005b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b5c:	f7fd fd2e 	bl	80035bc <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b64      	cmp	r3, #100	@ 0x64
 8005b68:	d901      	bls.n	8005b6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e20b      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b6e:	4b57      	ldr	r3, [pc, #348]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1f0      	bne.n	8005b5c <HAL_RCC_OscConfig+0x104>
 8005b7a:	e000      	b.n	8005b7e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0302 	and.w	r3, r3, #2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d06f      	beq.n	8005c6a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005b8a:	4b50      	ldr	r3, [pc, #320]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	f003 030c 	and.w	r3, r3, #12
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d017      	beq.n	8005bc6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005b96:	4b4d      	ldr	r3, [pc, #308]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005b9e:	2b08      	cmp	r3, #8
 8005ba0:	d105      	bne.n	8005bae <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00b      	beq.n	8005bc6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bae:	4b47      	ldr	r3, [pc, #284]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005bb6:	2b0c      	cmp	r3, #12
 8005bb8:	d11c      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bba:	4b44      	ldr	r3, [pc, #272]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d116      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bc6:	4b41      	ldr	r3, [pc, #260]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d005      	beq.n	8005bde <HAL_RCC_OscConfig+0x186>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d001      	beq.n	8005bde <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e1d3      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bde:	4b3b      	ldr	r3, [pc, #236]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	4937      	ldr	r1, [pc, #220]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bf2:	e03a      	b.n	8005c6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d020      	beq.n	8005c3e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bfc:	4b34      	ldr	r3, [pc, #208]	@ (8005cd0 <HAL_RCC_OscConfig+0x278>)
 8005bfe:	2201      	movs	r2, #1
 8005c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c02:	f7fd fcdb 	bl	80035bc <HAL_GetTick>
 8005c06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c08:	e008      	b.n	8005c1c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c0a:	f7fd fcd7 	bl	80035bc <HAL_GetTick>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d901      	bls.n	8005c1c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e1b4      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d0f0      	beq.n	8005c0a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c28:	4b28      	ldr	r3, [pc, #160]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	00db      	lsls	r3, r3, #3
 8005c36:	4925      	ldr	r1, [pc, #148]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	600b      	str	r3, [r1, #0]
 8005c3c:	e015      	b.n	8005c6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c3e:	4b24      	ldr	r3, [pc, #144]	@ (8005cd0 <HAL_RCC_OscConfig+0x278>)
 8005c40:	2200      	movs	r2, #0
 8005c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c44:	f7fd fcba 	bl	80035bc <HAL_GetTick>
 8005c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c4a:	e008      	b.n	8005c5e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c4c:	f7fd fcb6 	bl	80035bc <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d901      	bls.n	8005c5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e193      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0302 	and.w	r3, r3, #2
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1f0      	bne.n	8005c4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0308 	and.w	r3, r3, #8
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d036      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d016      	beq.n	8005cac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c7e:	4b15      	ldr	r3, [pc, #84]	@ (8005cd4 <HAL_RCC_OscConfig+0x27c>)
 8005c80:	2201      	movs	r2, #1
 8005c82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c84:	f7fd fc9a 	bl	80035bc <HAL_GetTick>
 8005c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c8a:	e008      	b.n	8005c9e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c8c:	f7fd fc96 	bl	80035bc <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e173      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005ca0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d0f0      	beq.n	8005c8c <HAL_RCC_OscConfig+0x234>
 8005caa:	e01b      	b.n	8005ce4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cac:	4b09      	ldr	r3, [pc, #36]	@ (8005cd4 <HAL_RCC_OscConfig+0x27c>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb2:	f7fd fc83 	bl	80035bc <HAL_GetTick>
 8005cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cb8:	e00e      	b.n	8005cd8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cba:	f7fd fc7f 	bl	80035bc <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d907      	bls.n	8005cd8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e15c      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
 8005ccc:	40023800 	.word	0x40023800
 8005cd0:	42470000 	.word	0x42470000
 8005cd4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cd8:	4b8a      	ldr	r3, [pc, #552]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005cda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cdc:	f003 0302 	and.w	r3, r3, #2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1ea      	bne.n	8005cba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0304 	and.w	r3, r3, #4
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f000 8097 	beq.w	8005e20 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cf6:	4b83      	ldr	r3, [pc, #524]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d10f      	bne.n	8005d22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d02:	2300      	movs	r3, #0
 8005d04:	60bb      	str	r3, [r7, #8]
 8005d06:	4b7f      	ldr	r3, [pc, #508]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0a:	4a7e      	ldr	r2, [pc, #504]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d12:	4b7c      	ldr	r3, [pc, #496]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d1a:	60bb      	str	r3, [r7, #8]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d22:	4b79      	ldr	r3, [pc, #484]	@ (8005f08 <HAL_RCC_OscConfig+0x4b0>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d118      	bne.n	8005d60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d2e:	4b76      	ldr	r3, [pc, #472]	@ (8005f08 <HAL_RCC_OscConfig+0x4b0>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a75      	ldr	r2, [pc, #468]	@ (8005f08 <HAL_RCC_OscConfig+0x4b0>)
 8005d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d3a:	f7fd fc3f 	bl	80035bc <HAL_GetTick>
 8005d3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d40:	e008      	b.n	8005d54 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d42:	f7fd fc3b 	bl	80035bc <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	2b02      	cmp	r3, #2
 8005d4e:	d901      	bls.n	8005d54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	e118      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d54:	4b6c      	ldr	r3, [pc, #432]	@ (8005f08 <HAL_RCC_OscConfig+0x4b0>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0f0      	beq.n	8005d42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d106      	bne.n	8005d76 <HAL_RCC_OscConfig+0x31e>
 8005d68:	4b66      	ldr	r3, [pc, #408]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d6c:	4a65      	ldr	r2, [pc, #404]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d6e:	f043 0301 	orr.w	r3, r3, #1
 8005d72:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d74:	e01c      	b.n	8005db0 <HAL_RCC_OscConfig+0x358>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	2b05      	cmp	r3, #5
 8005d7c:	d10c      	bne.n	8005d98 <HAL_RCC_OscConfig+0x340>
 8005d7e:	4b61      	ldr	r3, [pc, #388]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d82:	4a60      	ldr	r2, [pc, #384]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d84:	f043 0304 	orr.w	r3, r3, #4
 8005d88:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d8a:	4b5e      	ldr	r3, [pc, #376]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d8e:	4a5d      	ldr	r2, [pc, #372]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d90:	f043 0301 	orr.w	r3, r3, #1
 8005d94:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d96:	e00b      	b.n	8005db0 <HAL_RCC_OscConfig+0x358>
 8005d98:	4b5a      	ldr	r3, [pc, #360]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d9c:	4a59      	ldr	r2, [pc, #356]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005d9e:	f023 0301 	bic.w	r3, r3, #1
 8005da2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005da4:	4b57      	ldr	r3, [pc, #348]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005da8:	4a56      	ldr	r2, [pc, #344]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005daa:	f023 0304 	bic.w	r3, r3, #4
 8005dae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d015      	beq.n	8005de4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005db8:	f7fd fc00 	bl	80035bc <HAL_GetTick>
 8005dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dbe:	e00a      	b.n	8005dd6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dc0:	f7fd fbfc 	bl	80035bc <HAL_GetTick>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d901      	bls.n	8005dd6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e0d7      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dd6:	4b4b      	ldr	r3, [pc, #300]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d0ee      	beq.n	8005dc0 <HAL_RCC_OscConfig+0x368>
 8005de2:	e014      	b.n	8005e0e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de4:	f7fd fbea 	bl	80035bc <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dea:	e00a      	b.n	8005e02 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dec:	f7fd fbe6 	bl	80035bc <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e0c1      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e02:	4b40      	ldr	r3, [pc, #256]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1ee      	bne.n	8005dec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e0e:	7dfb      	ldrb	r3, [r7, #23]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d105      	bne.n	8005e20 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e14:	4b3b      	ldr	r3, [pc, #236]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e18:	4a3a      	ldr	r2, [pc, #232]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005e1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 80ad 	beq.w	8005f84 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e2a:	4b36      	ldr	r3, [pc, #216]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f003 030c 	and.w	r3, r3, #12
 8005e32:	2b08      	cmp	r3, #8
 8005e34:	d060      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d145      	bne.n	8005eca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e3e:	4b33      	ldr	r3, [pc, #204]	@ (8005f0c <HAL_RCC_OscConfig+0x4b4>)
 8005e40:	2200      	movs	r2, #0
 8005e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e44:	f7fd fbba 	bl	80035bc <HAL_GetTick>
 8005e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e4a:	e008      	b.n	8005e5e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e4c:	f7fd fbb6 	bl	80035bc <HAL_GetTick>
 8005e50:	4602      	mov	r2, r0
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	1ad3      	subs	r3, r2, r3
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d901      	bls.n	8005e5e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	e093      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e5e:	4b29      	ldr	r3, [pc, #164]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1f0      	bne.n	8005e4c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	69da      	ldr	r2, [r3, #28]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	431a      	orrs	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e78:	019b      	lsls	r3, r3, #6
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e80:	085b      	lsrs	r3, r3, #1
 8005e82:	3b01      	subs	r3, #1
 8005e84:	041b      	lsls	r3, r3, #16
 8005e86:	431a      	orrs	r2, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e8c:	061b      	lsls	r3, r3, #24
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e94:	071b      	lsls	r3, r3, #28
 8005e96:	491b      	ldr	r1, [pc, #108]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8005f0c <HAL_RCC_OscConfig+0x4b4>)
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea2:	f7fd fb8b 	bl	80035bc <HAL_GetTick>
 8005ea6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ea8:	e008      	b.n	8005ebc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005eaa:	f7fd fb87 	bl	80035bc <HAL_GetTick>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	2b02      	cmp	r3, #2
 8005eb6:	d901      	bls.n	8005ebc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e064      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ebc:	4b11      	ldr	r3, [pc, #68]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d0f0      	beq.n	8005eaa <HAL_RCC_OscConfig+0x452>
 8005ec8:	e05c      	b.n	8005f84 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eca:	4b10      	ldr	r3, [pc, #64]	@ (8005f0c <HAL_RCC_OscConfig+0x4b4>)
 8005ecc:	2200      	movs	r2, #0
 8005ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed0:	f7fd fb74 	bl	80035bc <HAL_GetTick>
 8005ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ed8:	f7fd fb70 	bl	80035bc <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e04d      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eea:	4b06      	ldr	r3, [pc, #24]	@ (8005f04 <HAL_RCC_OscConfig+0x4ac>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1f0      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x480>
 8005ef6:	e045      	b.n	8005f84 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d107      	bne.n	8005f10 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e040      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
 8005f04:	40023800 	.word	0x40023800
 8005f08:	40007000 	.word	0x40007000
 8005f0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f10:	4b1f      	ldr	r3, [pc, #124]	@ (8005f90 <HAL_RCC_OscConfig+0x538>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d030      	beq.n	8005f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d129      	bne.n	8005f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d122      	bne.n	8005f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f40:	4013      	ands	r3, r2
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d119      	bne.n	8005f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f56:	085b      	lsrs	r3, r3, #1
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d10f      	bne.n	8005f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d107      	bne.n	8005f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f7a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d001      	beq.n	8005f84 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e000      	b.n	8005f86 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3718      	adds	r7, #24
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	40023800 	.word	0x40023800

08005f94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b082      	sub	sp, #8
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d101      	bne.n	8005fa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e041      	b.n	800602a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d106      	bne.n	8005fc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f7fd f806 	bl	8002fcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	3304      	adds	r3, #4
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	4610      	mov	r0, r2
 8005fd4:	f000 fc62 	bl	800689c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
	...

08006034 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006042:	b2db      	uxtb	r3, r3
 8006044:	2b01      	cmp	r3, #1
 8006046:	d001      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e04e      	b.n	80060ea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68da      	ldr	r2, [r3, #12]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f042 0201 	orr.w	r2, r2, #1
 8006062:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a23      	ldr	r2, [pc, #140]	@ (80060f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d022      	beq.n	80060b4 <HAL_TIM_Base_Start_IT+0x80>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006076:	d01d      	beq.n	80060b4 <HAL_TIM_Base_Start_IT+0x80>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a1f      	ldr	r2, [pc, #124]	@ (80060fc <HAL_TIM_Base_Start_IT+0xc8>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d018      	beq.n	80060b4 <HAL_TIM_Base_Start_IT+0x80>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a1e      	ldr	r2, [pc, #120]	@ (8006100 <HAL_TIM_Base_Start_IT+0xcc>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d013      	beq.n	80060b4 <HAL_TIM_Base_Start_IT+0x80>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a1c      	ldr	r2, [pc, #112]	@ (8006104 <HAL_TIM_Base_Start_IT+0xd0>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d00e      	beq.n	80060b4 <HAL_TIM_Base_Start_IT+0x80>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a1b      	ldr	r2, [pc, #108]	@ (8006108 <HAL_TIM_Base_Start_IT+0xd4>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d009      	beq.n	80060b4 <HAL_TIM_Base_Start_IT+0x80>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a19      	ldr	r2, [pc, #100]	@ (800610c <HAL_TIM_Base_Start_IT+0xd8>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d004      	beq.n	80060b4 <HAL_TIM_Base_Start_IT+0x80>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a18      	ldr	r2, [pc, #96]	@ (8006110 <HAL_TIM_Base_Start_IT+0xdc>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d111      	bne.n	80060d8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f003 0307 	and.w	r3, r3, #7
 80060be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2b06      	cmp	r3, #6
 80060c4:	d010      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f042 0201 	orr.w	r2, r2, #1
 80060d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d6:	e007      	b.n	80060e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3714      	adds	r7, #20
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	40010000 	.word	0x40010000
 80060fc:	40000400 	.word	0x40000400
 8006100:	40000800 	.word	0x40000800
 8006104:	40000c00 	.word	0x40000c00
 8006108:	40010400 	.word	0x40010400
 800610c:	40014000 	.word	0x40014000
 8006110:	40001800 	.word	0x40001800

08006114 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e041      	b.n	80061aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d106      	bne.n	8006140 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f839 	bl	80061b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3304      	adds	r3, #4
 8006150:	4619      	mov	r1, r3
 8006152:	4610      	mov	r0, r2
 8006154:	f000 fba2 	bl	800689c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b083      	sub	sp, #12
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061ba:	bf00      	nop
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
	...

080061c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d109      	bne.n	80061ec <HAL_TIM_PWM_Start+0x24>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	bf14      	ite	ne
 80061e4:	2301      	movne	r3, #1
 80061e6:	2300      	moveq	r3, #0
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	e022      	b.n	8006232 <HAL_TIM_PWM_Start+0x6a>
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d109      	bne.n	8006206 <HAL_TIM_PWM_Start+0x3e>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	bf14      	ite	ne
 80061fe:	2301      	movne	r3, #1
 8006200:	2300      	moveq	r3, #0
 8006202:	b2db      	uxtb	r3, r3
 8006204:	e015      	b.n	8006232 <HAL_TIM_PWM_Start+0x6a>
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	2b08      	cmp	r3, #8
 800620a:	d109      	bne.n	8006220 <HAL_TIM_PWM_Start+0x58>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b01      	cmp	r3, #1
 8006216:	bf14      	ite	ne
 8006218:	2301      	movne	r3, #1
 800621a:	2300      	moveq	r3, #0
 800621c:	b2db      	uxtb	r3, r3
 800621e:	e008      	b.n	8006232 <HAL_TIM_PWM_Start+0x6a>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b01      	cmp	r3, #1
 800622a:	bf14      	ite	ne
 800622c:	2301      	movne	r3, #1
 800622e:	2300      	moveq	r3, #0
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e07c      	b.n	8006334 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d104      	bne.n	800624a <HAL_TIM_PWM_Start+0x82>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006248:	e013      	b.n	8006272 <HAL_TIM_PWM_Start+0xaa>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	2b04      	cmp	r3, #4
 800624e:	d104      	bne.n	800625a <HAL_TIM_PWM_Start+0x92>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2202      	movs	r2, #2
 8006254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006258:	e00b      	b.n	8006272 <HAL_TIM_PWM_Start+0xaa>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b08      	cmp	r3, #8
 800625e:	d104      	bne.n	800626a <HAL_TIM_PWM_Start+0xa2>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006268:	e003      	b.n	8006272 <HAL_TIM_PWM_Start+0xaa>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2202      	movs	r2, #2
 800626e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2201      	movs	r2, #1
 8006278:	6839      	ldr	r1, [r7, #0]
 800627a:	4618      	mov	r0, r3
 800627c:	f000 fe04 	bl	8006e88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a2d      	ldr	r2, [pc, #180]	@ (800633c <HAL_TIM_PWM_Start+0x174>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d004      	beq.n	8006294 <HAL_TIM_PWM_Start+0xcc>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a2c      	ldr	r2, [pc, #176]	@ (8006340 <HAL_TIM_PWM_Start+0x178>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d101      	bne.n	8006298 <HAL_TIM_PWM_Start+0xd0>
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <HAL_TIM_PWM_Start+0xd2>
 8006298:	2300      	movs	r3, #0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d007      	beq.n	80062ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a22      	ldr	r2, [pc, #136]	@ (800633c <HAL_TIM_PWM_Start+0x174>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d022      	beq.n	80062fe <HAL_TIM_PWM_Start+0x136>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062c0:	d01d      	beq.n	80062fe <HAL_TIM_PWM_Start+0x136>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006344 <HAL_TIM_PWM_Start+0x17c>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d018      	beq.n	80062fe <HAL_TIM_PWM_Start+0x136>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006348 <HAL_TIM_PWM_Start+0x180>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d013      	beq.n	80062fe <HAL_TIM_PWM_Start+0x136>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a1c      	ldr	r2, [pc, #112]	@ (800634c <HAL_TIM_PWM_Start+0x184>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d00e      	beq.n	80062fe <HAL_TIM_PWM_Start+0x136>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a16      	ldr	r2, [pc, #88]	@ (8006340 <HAL_TIM_PWM_Start+0x178>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d009      	beq.n	80062fe <HAL_TIM_PWM_Start+0x136>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a18      	ldr	r2, [pc, #96]	@ (8006350 <HAL_TIM_PWM_Start+0x188>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d004      	beq.n	80062fe <HAL_TIM_PWM_Start+0x136>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a16      	ldr	r2, [pc, #88]	@ (8006354 <HAL_TIM_PWM_Start+0x18c>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d111      	bne.n	8006322 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f003 0307 	and.w	r3, r3, #7
 8006308:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2b06      	cmp	r3, #6
 800630e:	d010      	beq.n	8006332 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f042 0201 	orr.w	r2, r2, #1
 800631e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006320:	e007      	b.n	8006332 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f042 0201 	orr.w	r2, r2, #1
 8006330:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006332:	2300      	movs	r3, #0
}
 8006334:	4618      	mov	r0, r3
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	40010000 	.word	0x40010000
 8006340:	40010400 	.word	0x40010400
 8006344:	40000400 	.word	0x40000400
 8006348:	40000800 	.word	0x40000800
 800634c:	40000c00 	.word	0x40000c00
 8006350:	40014000 	.word	0x40014000
 8006354:	40001800 	.word	0x40001800

08006358 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d020      	beq.n	80063bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d01b      	beq.n	80063bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f06f 0202 	mvn.w	r2, #2
 800638c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	699b      	ldr	r3, [r3, #24]
 800639a:	f003 0303 	and.w	r3, r3, #3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d003      	beq.n	80063aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 fa5b 	bl	800685e <HAL_TIM_IC_CaptureCallback>
 80063a8:	e005      	b.n	80063b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fa4d 	bl	800684a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 fa5e 	bl	8006872 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f003 0304 	and.w	r3, r3, #4
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d020      	beq.n	8006408 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d01b      	beq.n	8006408 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f06f 0204 	mvn.w	r2, #4
 80063d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2202      	movs	r2, #2
 80063de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	699b      	ldr	r3, [r3, #24]
 80063e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d003      	beq.n	80063f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 fa35 	bl	800685e <HAL_TIM_IC_CaptureCallback>
 80063f4:	e005      	b.n	8006402 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fa27 	bl	800684a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 fa38 	bl	8006872 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	f003 0308 	and.w	r3, r3, #8
 800640e:	2b00      	cmp	r3, #0
 8006410:	d020      	beq.n	8006454 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f003 0308 	and.w	r3, r3, #8
 8006418:	2b00      	cmp	r3, #0
 800641a:	d01b      	beq.n	8006454 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f06f 0208 	mvn.w	r2, #8
 8006424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2204      	movs	r2, #4
 800642a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	69db      	ldr	r3, [r3, #28]
 8006432:	f003 0303 	and.w	r3, r3, #3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d003      	beq.n	8006442 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 fa0f 	bl	800685e <HAL_TIM_IC_CaptureCallback>
 8006440:	e005      	b.n	800644e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fa01 	bl	800684a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fa12 	bl	8006872 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f003 0310 	and.w	r3, r3, #16
 800645a:	2b00      	cmp	r3, #0
 800645c:	d020      	beq.n	80064a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b00      	cmp	r3, #0
 8006466:	d01b      	beq.n	80064a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f06f 0210 	mvn.w	r2, #16
 8006470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2208      	movs	r2, #8
 8006476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	69db      	ldr	r3, [r3, #28]
 800647e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006482:	2b00      	cmp	r3, #0
 8006484:	d003      	beq.n	800648e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f9e9 	bl	800685e <HAL_TIM_IC_CaptureCallback>
 800648c:	e005      	b.n	800649a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f9db 	bl	800684a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 f9ec 	bl	8006872 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f003 0301 	and.w	r3, r3, #1
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00c      	beq.n	80064c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f003 0301 	and.w	r3, r3, #1
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d007      	beq.n	80064c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0201 	mvn.w	r2, #1
 80064bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7fa fdf4 	bl	80010ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00c      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d007      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80064e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 fd7c 	bl	8006fe0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00c      	beq.n	800650c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d007      	beq.n	800650c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 f9bd 	bl	8006886 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f003 0320 	and.w	r3, r3, #32
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00c      	beq.n	8006530 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f003 0320 	and.w	r3, r3, #32
 800651c:	2b00      	cmp	r3, #0
 800651e:	d007      	beq.n	8006530 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f06f 0220 	mvn.w	r2, #32
 8006528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 fd4e 	bl	8006fcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006530:	bf00      	nop
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006544:	2300      	movs	r3, #0
 8006546:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800654e:	2b01      	cmp	r3, #1
 8006550:	d101      	bne.n	8006556 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006552:	2302      	movs	r3, #2
 8006554:	e0ae      	b.n	80066b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2b0c      	cmp	r3, #12
 8006562:	f200 809f 	bhi.w	80066a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006566:	a201      	add	r2, pc, #4	@ (adr r2, 800656c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656c:	080065a1 	.word	0x080065a1
 8006570:	080066a5 	.word	0x080066a5
 8006574:	080066a5 	.word	0x080066a5
 8006578:	080066a5 	.word	0x080066a5
 800657c:	080065e1 	.word	0x080065e1
 8006580:	080066a5 	.word	0x080066a5
 8006584:	080066a5 	.word	0x080066a5
 8006588:	080066a5 	.word	0x080066a5
 800658c:	08006623 	.word	0x08006623
 8006590:	080066a5 	.word	0x080066a5
 8006594:	080066a5 	.word	0x080066a5
 8006598:	080066a5 	.word	0x080066a5
 800659c:	08006663 	.word	0x08006663
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68b9      	ldr	r1, [r7, #8]
 80065a6:	4618      	mov	r0, r3
 80065a8:	f000 fa24 	bl	80069f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	699a      	ldr	r2, [r3, #24]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0208 	orr.w	r2, r2, #8
 80065ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	699a      	ldr	r2, [r3, #24]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0204 	bic.w	r2, r2, #4
 80065ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	6999      	ldr	r1, [r3, #24]
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	691a      	ldr	r2, [r3, #16]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	430a      	orrs	r2, r1
 80065dc:	619a      	str	r2, [r3, #24]
      break;
 80065de:	e064      	b.n	80066aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68b9      	ldr	r1, [r7, #8]
 80065e6:	4618      	mov	r0, r3
 80065e8:	f000 fa74 	bl	8006ad4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699a      	ldr	r2, [r3, #24]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	699a      	ldr	r2, [r3, #24]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800660a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6999      	ldr	r1, [r3, #24]
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	021a      	lsls	r2, r3, #8
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	430a      	orrs	r2, r1
 800661e:	619a      	str	r2, [r3, #24]
      break;
 8006620:	e043      	b.n	80066aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68b9      	ldr	r1, [r7, #8]
 8006628:	4618      	mov	r0, r3
 800662a:	f000 fac9 	bl	8006bc0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69da      	ldr	r2, [r3, #28]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f042 0208 	orr.w	r2, r2, #8
 800663c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	69da      	ldr	r2, [r3, #28]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f022 0204 	bic.w	r2, r2, #4
 800664c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	69d9      	ldr	r1, [r3, #28]
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	691a      	ldr	r2, [r3, #16]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	430a      	orrs	r2, r1
 800665e:	61da      	str	r2, [r3, #28]
      break;
 8006660:	e023      	b.n	80066aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68b9      	ldr	r1, [r7, #8]
 8006668:	4618      	mov	r0, r3
 800666a:	f000 fb1d 	bl	8006ca8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69da      	ldr	r2, [r3, #28]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800667c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	69da      	ldr	r2, [r3, #28]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800668c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	69d9      	ldr	r1, [r3, #28]
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	021a      	lsls	r2, r3, #8
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	430a      	orrs	r2, r1
 80066a0:	61da      	str	r2, [r3, #28]
      break;
 80066a2:	e002      	b.n	80066aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	75fb      	strb	r3, [r7, #23]
      break;
 80066a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3718      	adds	r7, #24
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066c6:	2300      	movs	r3, #0
 80066c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d101      	bne.n	80066d8 <HAL_TIM_ConfigClockSource+0x1c>
 80066d4:	2302      	movs	r3, #2
 80066d6:	e0b4      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x186>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2202      	movs	r2, #2
 80066e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006710:	d03e      	beq.n	8006790 <HAL_TIM_ConfigClockSource+0xd4>
 8006712:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006716:	f200 8087 	bhi.w	8006828 <HAL_TIM_ConfigClockSource+0x16c>
 800671a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800671e:	f000 8086 	beq.w	800682e <HAL_TIM_ConfigClockSource+0x172>
 8006722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006726:	d87f      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x16c>
 8006728:	2b70      	cmp	r3, #112	@ 0x70
 800672a:	d01a      	beq.n	8006762 <HAL_TIM_ConfigClockSource+0xa6>
 800672c:	2b70      	cmp	r3, #112	@ 0x70
 800672e:	d87b      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x16c>
 8006730:	2b60      	cmp	r3, #96	@ 0x60
 8006732:	d050      	beq.n	80067d6 <HAL_TIM_ConfigClockSource+0x11a>
 8006734:	2b60      	cmp	r3, #96	@ 0x60
 8006736:	d877      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x16c>
 8006738:	2b50      	cmp	r3, #80	@ 0x50
 800673a:	d03c      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0xfa>
 800673c:	2b50      	cmp	r3, #80	@ 0x50
 800673e:	d873      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x16c>
 8006740:	2b40      	cmp	r3, #64	@ 0x40
 8006742:	d058      	beq.n	80067f6 <HAL_TIM_ConfigClockSource+0x13a>
 8006744:	2b40      	cmp	r3, #64	@ 0x40
 8006746:	d86f      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x16c>
 8006748:	2b30      	cmp	r3, #48	@ 0x30
 800674a:	d064      	beq.n	8006816 <HAL_TIM_ConfigClockSource+0x15a>
 800674c:	2b30      	cmp	r3, #48	@ 0x30
 800674e:	d86b      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x16c>
 8006750:	2b20      	cmp	r3, #32
 8006752:	d060      	beq.n	8006816 <HAL_TIM_ConfigClockSource+0x15a>
 8006754:	2b20      	cmp	r3, #32
 8006756:	d867      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x16c>
 8006758:	2b00      	cmp	r3, #0
 800675a:	d05c      	beq.n	8006816 <HAL_TIM_ConfigClockSource+0x15a>
 800675c:	2b10      	cmp	r3, #16
 800675e:	d05a      	beq.n	8006816 <HAL_TIM_ConfigClockSource+0x15a>
 8006760:	e062      	b.n	8006828 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006772:	f000 fb69 	bl	8006e48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006784:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	609a      	str	r2, [r3, #8]
      break;
 800678e:	e04f      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067a0:	f000 fb52 	bl	8006e48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689a      	ldr	r2, [r3, #8]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067b2:	609a      	str	r2, [r3, #8]
      break;
 80067b4:	e03c      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067c2:	461a      	mov	r2, r3
 80067c4:	f000 fac6 	bl	8006d54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2150      	movs	r1, #80	@ 0x50
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 fb1f 	bl	8006e12 <TIM_ITRx_SetConfig>
      break;
 80067d4:	e02c      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067e2:	461a      	mov	r2, r3
 80067e4:	f000 fae5 	bl	8006db2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2160      	movs	r1, #96	@ 0x60
 80067ee:	4618      	mov	r0, r3
 80067f0:	f000 fb0f 	bl	8006e12 <TIM_ITRx_SetConfig>
      break;
 80067f4:	e01c      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006802:	461a      	mov	r2, r3
 8006804:	f000 faa6 	bl	8006d54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2140      	movs	r1, #64	@ 0x40
 800680e:	4618      	mov	r0, r3
 8006810:	f000 faff 	bl	8006e12 <TIM_ITRx_SetConfig>
      break;
 8006814:	e00c      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4619      	mov	r1, r3
 8006820:	4610      	mov	r0, r2
 8006822:	f000 faf6 	bl	8006e12 <TIM_ITRx_SetConfig>
      break;
 8006826:	e003      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	73fb      	strb	r3, [r7, #15]
      break;
 800682c:	e000      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800682e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006840:	7bfb      	ldrb	r3, [r7, #15]
}
 8006842:	4618      	mov	r0, r3
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800684a:	b480      	push	{r7}
 800684c:	b083      	sub	sp, #12
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006852:	bf00      	nop
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800685e:	b480      	push	{r7}
 8006860:	b083      	sub	sp, #12
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006866:	bf00      	nop
 8006868:	370c      	adds	r7, #12
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr

08006872 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006872:	b480      	push	{r7}
 8006874:	b083      	sub	sp, #12
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800687a:	bf00      	nop
 800687c:	370c      	adds	r7, #12
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr

08006886 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006886:	b480      	push	{r7}
 8006888:	b083      	sub	sp, #12
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800688e:	bf00      	nop
 8006890:	370c      	adds	r7, #12
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
	...

0800689c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800689c:	b480      	push	{r7}
 800689e:	b085      	sub	sp, #20
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a46      	ldr	r2, [pc, #280]	@ (80069c8 <TIM_Base_SetConfig+0x12c>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d013      	beq.n	80068dc <TIM_Base_SetConfig+0x40>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068ba:	d00f      	beq.n	80068dc <TIM_Base_SetConfig+0x40>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a43      	ldr	r2, [pc, #268]	@ (80069cc <TIM_Base_SetConfig+0x130>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d00b      	beq.n	80068dc <TIM_Base_SetConfig+0x40>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a42      	ldr	r2, [pc, #264]	@ (80069d0 <TIM_Base_SetConfig+0x134>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d007      	beq.n	80068dc <TIM_Base_SetConfig+0x40>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a41      	ldr	r2, [pc, #260]	@ (80069d4 <TIM_Base_SetConfig+0x138>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_Base_SetConfig+0x40>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a40      	ldr	r2, [pc, #256]	@ (80069d8 <TIM_Base_SetConfig+0x13c>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d108      	bne.n	80068ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a35      	ldr	r2, [pc, #212]	@ (80069c8 <TIM_Base_SetConfig+0x12c>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d02b      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068fc:	d027      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a32      	ldr	r2, [pc, #200]	@ (80069cc <TIM_Base_SetConfig+0x130>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d023      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a31      	ldr	r2, [pc, #196]	@ (80069d0 <TIM_Base_SetConfig+0x134>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d01f      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a30      	ldr	r2, [pc, #192]	@ (80069d4 <TIM_Base_SetConfig+0x138>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d01b      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a2f      	ldr	r2, [pc, #188]	@ (80069d8 <TIM_Base_SetConfig+0x13c>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d017      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a2e      	ldr	r2, [pc, #184]	@ (80069dc <TIM_Base_SetConfig+0x140>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d013      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a2d      	ldr	r2, [pc, #180]	@ (80069e0 <TIM_Base_SetConfig+0x144>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d00f      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a2c      	ldr	r2, [pc, #176]	@ (80069e4 <TIM_Base_SetConfig+0x148>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d00b      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a2b      	ldr	r2, [pc, #172]	@ (80069e8 <TIM_Base_SetConfig+0x14c>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d007      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a2a      	ldr	r2, [pc, #168]	@ (80069ec <TIM_Base_SetConfig+0x150>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d003      	beq.n	800694e <TIM_Base_SetConfig+0xb2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a29      	ldr	r2, [pc, #164]	@ (80069f0 <TIM_Base_SetConfig+0x154>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d108      	bne.n	8006960 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006954:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	4313      	orrs	r3, r2
 800695e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	695b      	ldr	r3, [r3, #20]
 800696a:	4313      	orrs	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a10      	ldr	r2, [pc, #64]	@ (80069c8 <TIM_Base_SetConfig+0x12c>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d003      	beq.n	8006994 <TIM_Base_SetConfig+0xf8>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a12      	ldr	r2, [pc, #72]	@ (80069d8 <TIM_Base_SetConfig+0x13c>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d103      	bne.n	800699c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	691a      	ldr	r2, [r3, #16]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d105      	bne.n	80069ba <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	f023 0201 	bic.w	r2, r3, #1
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	611a      	str	r2, [r3, #16]
  }
}
 80069ba:	bf00      	nop
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	40010000 	.word	0x40010000
 80069cc:	40000400 	.word	0x40000400
 80069d0:	40000800 	.word	0x40000800
 80069d4:	40000c00 	.word	0x40000c00
 80069d8:	40010400 	.word	0x40010400
 80069dc:	40014000 	.word	0x40014000
 80069e0:	40014400 	.word	0x40014400
 80069e4:	40014800 	.word	0x40014800
 80069e8:	40001800 	.word	0x40001800
 80069ec:	40001c00 	.word	0x40001c00
 80069f0:	40002000 	.word	0x40002000

080069f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b087      	sub	sp, #28
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a1b      	ldr	r3, [r3, #32]
 8006a02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	f023 0201 	bic.w	r2, r3, #1
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f023 0303 	bic.w	r3, r3, #3
 8006a2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	f023 0302 	bic.w	r3, r3, #2
 8006a3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a20      	ldr	r2, [pc, #128]	@ (8006acc <TIM_OC1_SetConfig+0xd8>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d003      	beq.n	8006a58 <TIM_OC1_SetConfig+0x64>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a1f      	ldr	r2, [pc, #124]	@ (8006ad0 <TIM_OC1_SetConfig+0xdc>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d10c      	bne.n	8006a72 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	f023 0308 	bic.w	r3, r3, #8
 8006a5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f023 0304 	bic.w	r3, r3, #4
 8006a70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a15      	ldr	r2, [pc, #84]	@ (8006acc <TIM_OC1_SetConfig+0xd8>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d003      	beq.n	8006a82 <TIM_OC1_SetConfig+0x8e>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a14      	ldr	r2, [pc, #80]	@ (8006ad0 <TIM_OC1_SetConfig+0xdc>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d111      	bne.n	8006aa6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	695b      	ldr	r3, [r3, #20]
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	699b      	ldr	r3, [r3, #24]
 8006aa0:	693a      	ldr	r2, [r7, #16]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	693a      	ldr	r2, [r7, #16]
 8006aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	685a      	ldr	r2, [r3, #4]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	621a      	str	r2, [r3, #32]
}
 8006ac0:	bf00      	nop
 8006ac2:	371c      	adds	r7, #28
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr
 8006acc:	40010000 	.word	0x40010000
 8006ad0:	40010400 	.word	0x40010400

08006ad4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a1b      	ldr	r3, [r3, #32]
 8006ae8:	f023 0210 	bic.w	r2, r3, #16
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	021b      	lsls	r3, r3, #8
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	f023 0320 	bic.w	r3, r3, #32
 8006b1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	011b      	lsls	r3, r3, #4
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a22      	ldr	r2, [pc, #136]	@ (8006bb8 <TIM_OC2_SetConfig+0xe4>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d003      	beq.n	8006b3c <TIM_OC2_SetConfig+0x68>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a21      	ldr	r2, [pc, #132]	@ (8006bbc <TIM_OC2_SetConfig+0xe8>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d10d      	bne.n	8006b58 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	011b      	lsls	r3, r3, #4
 8006b4a:	697a      	ldr	r2, [r7, #20]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a17      	ldr	r2, [pc, #92]	@ (8006bb8 <TIM_OC2_SetConfig+0xe4>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d003      	beq.n	8006b68 <TIM_OC2_SetConfig+0x94>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a16      	ldr	r2, [pc, #88]	@ (8006bbc <TIM_OC2_SetConfig+0xe8>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d113      	bne.n	8006b90 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	695b      	ldr	r3, [r3, #20]
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	693a      	ldr	r2, [r7, #16]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	621a      	str	r2, [r3, #32]
}
 8006baa:	bf00      	nop
 8006bac:	371c      	adds	r7, #28
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	40010000 	.word	0x40010000
 8006bbc:	40010400 	.word	0x40010400

08006bc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	69db      	ldr	r3, [r3, #28]
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f023 0303 	bic.w	r3, r3, #3
 8006bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	021b      	lsls	r3, r3, #8
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a21      	ldr	r2, [pc, #132]	@ (8006ca0 <TIM_OC3_SetConfig+0xe0>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d003      	beq.n	8006c26 <TIM_OC3_SetConfig+0x66>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a20      	ldr	r2, [pc, #128]	@ (8006ca4 <TIM_OC3_SetConfig+0xe4>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d10d      	bne.n	8006c42 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	021b      	lsls	r3, r3, #8
 8006c34:	697a      	ldr	r2, [r7, #20]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a16      	ldr	r2, [pc, #88]	@ (8006ca0 <TIM_OC3_SetConfig+0xe0>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d003      	beq.n	8006c52 <TIM_OC3_SetConfig+0x92>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a15      	ldr	r2, [pc, #84]	@ (8006ca4 <TIM_OC3_SetConfig+0xe4>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d113      	bne.n	8006c7a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	011b      	lsls	r3, r3, #4
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	011b      	lsls	r3, r3, #4
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	685a      	ldr	r2, [r3, #4]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	697a      	ldr	r2, [r7, #20]
 8006c92:	621a      	str	r2, [r3, #32]
}
 8006c94:	bf00      	nop
 8006c96:	371c      	adds	r7, #28
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr
 8006ca0:	40010000 	.word	0x40010000
 8006ca4:	40010400 	.word	0x40010400

08006ca8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b087      	sub	sp, #28
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a1b      	ldr	r3, [r3, #32]
 8006cbc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	021b      	lsls	r3, r3, #8
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006cf2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	031b      	lsls	r3, r3, #12
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	4a12      	ldr	r2, [pc, #72]	@ (8006d4c <TIM_OC4_SetConfig+0xa4>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d003      	beq.n	8006d10 <TIM_OC4_SetConfig+0x68>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a11      	ldr	r2, [pc, #68]	@ (8006d50 <TIM_OC4_SetConfig+0xa8>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d109      	bne.n	8006d24 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	695b      	ldr	r3, [r3, #20]
 8006d1c:	019b      	lsls	r3, r3, #6
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	685a      	ldr	r2, [r3, #4]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	693a      	ldr	r2, [r7, #16]
 8006d3c:	621a      	str	r2, [r3, #32]
}
 8006d3e:	bf00      	nop
 8006d40:	371c      	adds	r7, #28
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	40010000 	.word	0x40010000
 8006d50:	40010400 	.word	0x40010400

08006d54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b087      	sub	sp, #28
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6a1b      	ldr	r3, [r3, #32]
 8006d64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	f023 0201 	bic.w	r2, r3, #1
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	011b      	lsls	r3, r3, #4
 8006d84:	693a      	ldr	r2, [r7, #16]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	f023 030a 	bic.w	r3, r3, #10
 8006d90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	697a      	ldr	r2, [r7, #20]
 8006da4:	621a      	str	r2, [r3, #32]
}
 8006da6:	bf00      	nop
 8006da8:	371c      	adds	r7, #28
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr

08006db2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006db2:	b480      	push	{r7}
 8006db4:	b087      	sub	sp, #28
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	60f8      	str	r0, [r7, #12]
 8006dba:	60b9      	str	r1, [r7, #8]
 8006dbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	f023 0210 	bic.w	r2, r3, #16
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ddc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	031b      	lsls	r3, r3, #12
 8006de2:	693a      	ldr	r2, [r7, #16]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006dee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	011b      	lsls	r3, r3, #4
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	621a      	str	r2, [r3, #32]
}
 8006e06:	bf00      	nop
 8006e08:	371c      	adds	r7, #28
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr

08006e12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b085      	sub	sp, #20
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
 8006e1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e2a:	683a      	ldr	r2, [r7, #0]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f043 0307 	orr.w	r3, r3, #7
 8006e34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	609a      	str	r2, [r3, #8]
}
 8006e3c:	bf00      	nop
 8006e3e:	3714      	adds	r7, #20
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b087      	sub	sp, #28
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
 8006e54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	021a      	lsls	r2, r3, #8
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	697a      	ldr	r2, [r7, #20]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	609a      	str	r2, [r3, #8]
}
 8006e7c:	bf00      	nop
 8006e7e:	371c      	adds	r7, #28
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b087      	sub	sp, #28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	f003 031f 	and.w	r3, r3, #31
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6a1a      	ldr	r2, [r3, #32]
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	43db      	mvns	r3, r3
 8006eaa:	401a      	ands	r2, r3
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6a1a      	ldr	r2, [r3, #32]
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	f003 031f 	and.w	r3, r3, #31
 8006eba:	6879      	ldr	r1, [r7, #4]
 8006ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ec0:	431a      	orrs	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	621a      	str	r2, [r3, #32]
}
 8006ec6:	bf00      	nop
 8006ec8:	371c      	adds	r7, #28
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
	...

08006ed4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d101      	bne.n	8006eec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ee8:	2302      	movs	r3, #2
 8006eea:	e05a      	b.n	8006fa2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68fa      	ldr	r2, [r7, #12]
 8006f24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a21      	ldr	r2, [pc, #132]	@ (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d022      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f38:	d01d      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8006fb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d018      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a1b      	ldr	r2, [pc, #108]	@ (8006fb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d013      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a1a      	ldr	r2, [pc, #104]	@ (8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d00e      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a18      	ldr	r2, [pc, #96]	@ (8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d009      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a17      	ldr	r2, [pc, #92]	@ (8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d004      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a15      	ldr	r2, [pc, #84]	@ (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d10c      	bne.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68ba      	ldr	r2, [r7, #8]
 8006f8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3714      	adds	r7, #20
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	40010000 	.word	0x40010000
 8006fb4:	40000400 	.word	0x40000400
 8006fb8:	40000800 	.word	0x40000800
 8006fbc:	40000c00 	.word	0x40000c00
 8006fc0:	40010400 	.word	0x40010400
 8006fc4:	40014000 	.word	0x40014000
 8006fc8:	40001800 	.word	0x40001800

08006fcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b082      	sub	sp, #8
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d101      	bne.n	8007006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e042      	b.n	800708c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800700c:	b2db      	uxtb	r3, r3
 800700e:	2b00      	cmp	r3, #0
 8007010:	d106      	bne.n	8007020 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7fc f84c 	bl	80030b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2224      	movs	r2, #36	@ 0x24
 8007024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68da      	ldr	r2, [r3, #12]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007036:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 fc19 	bl	8007870 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	691a      	ldr	r2, [r3, #16]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800704c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	695a      	ldr	r2, [r3, #20]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800705c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68da      	ldr	r2, [r3, #12]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800706c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2220      	movs	r2, #32
 8007078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2220      	movs	r2, #32
 8007080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3708      	adds	r7, #8
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b08a      	sub	sp, #40	@ 0x28
 8007098:	af02      	add	r7, sp, #8
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	603b      	str	r3, [r7, #0]
 80070a0:	4613      	mov	r3, r2
 80070a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80070a4:	2300      	movs	r3, #0
 80070a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	2b20      	cmp	r3, #32
 80070b2:	d175      	bne.n	80071a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d002      	beq.n	80070c0 <HAL_UART_Transmit+0x2c>
 80070ba:	88fb      	ldrh	r3, [r7, #6]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d101      	bne.n	80070c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e06e      	b.n	80071a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2221      	movs	r2, #33	@ 0x21
 80070ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070d2:	f7fc fa73 	bl	80035bc <HAL_GetTick>
 80070d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	88fa      	ldrh	r2, [r7, #6]
 80070dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	88fa      	ldrh	r2, [r7, #6]
 80070e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070ec:	d108      	bne.n	8007100 <HAL_UART_Transmit+0x6c>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d104      	bne.n	8007100 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80070f6:	2300      	movs	r3, #0
 80070f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	61bb      	str	r3, [r7, #24]
 80070fe:	e003      	b.n	8007108 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007104:	2300      	movs	r3, #0
 8007106:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007108:	e02e      	b.n	8007168 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	2200      	movs	r2, #0
 8007112:	2180      	movs	r1, #128	@ 0x80
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 fa2c 	bl	8007572 <UART_WaitOnFlagUntilTimeout>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d005      	beq.n	800712c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2220      	movs	r2, #32
 8007124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007128:	2303      	movs	r3, #3
 800712a:	e03a      	b.n	80071a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10b      	bne.n	800714a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	881b      	ldrh	r3, [r3, #0]
 8007136:	461a      	mov	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007140:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	3302      	adds	r3, #2
 8007146:	61bb      	str	r3, [r7, #24]
 8007148:	e007      	b.n	800715a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800714a:	69fb      	ldr	r3, [r7, #28]
 800714c:	781a      	ldrb	r2, [r3, #0]
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	3301      	adds	r3, #1
 8007158:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800715e:	b29b      	uxth	r3, r3
 8007160:	3b01      	subs	r3, #1
 8007162:	b29a      	uxth	r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800716c:	b29b      	uxth	r3, r3
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1cb      	bne.n	800710a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	9300      	str	r3, [sp, #0]
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	2200      	movs	r2, #0
 800717a:	2140      	movs	r1, #64	@ 0x40
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	f000 f9f8 	bl	8007572 <UART_WaitOnFlagUntilTimeout>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d005      	beq.n	8007194 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2220      	movs	r2, #32
 800718c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e006      	b.n	80071a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2220      	movs	r2, #32
 8007198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800719c:	2300      	movs	r3, #0
 800719e:	e000      	b.n	80071a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80071a0:	2302      	movs	r3, #2
  }
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3720      	adds	r7, #32
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}

080071aa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071aa:	b580      	push	{r7, lr}
 80071ac:	b08a      	sub	sp, #40	@ 0x28
 80071ae:	af02      	add	r7, sp, #8
 80071b0:	60f8      	str	r0, [r7, #12]
 80071b2:	60b9      	str	r1, [r7, #8]
 80071b4:	603b      	str	r3, [r7, #0]
 80071b6:	4613      	mov	r3, r2
 80071b8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80071ba:	2300      	movs	r3, #0
 80071bc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	2b20      	cmp	r3, #32
 80071c8:	f040 8081 	bne.w	80072ce <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d002      	beq.n	80071d8 <HAL_UART_Receive+0x2e>
 80071d2:	88fb      	ldrh	r3, [r7, #6]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d101      	bne.n	80071dc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e079      	b.n	80072d0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2222      	movs	r2, #34	@ 0x22
 80071e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071f0:	f7fc f9e4 	bl	80035bc <HAL_GetTick>
 80071f4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	88fa      	ldrh	r2, [r7, #6]
 80071fa:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	88fa      	ldrh	r2, [r7, #6]
 8007200:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800720a:	d108      	bne.n	800721e <HAL_UART_Receive+0x74>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	691b      	ldr	r3, [r3, #16]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d104      	bne.n	800721e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8007214:	2300      	movs	r3, #0
 8007216:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	61bb      	str	r3, [r7, #24]
 800721c:	e003      	b.n	8007226 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007222:	2300      	movs	r3, #0
 8007224:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007226:	e047      	b.n	80072b8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	2200      	movs	r2, #0
 8007230:	2120      	movs	r1, #32
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f000 f99d 	bl	8007572 <UART_WaitOnFlagUntilTimeout>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d005      	beq.n	800724a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2220      	movs	r2, #32
 8007242:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e042      	b.n	80072d0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d10c      	bne.n	800726a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	b29b      	uxth	r3, r3
 8007258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800725c:	b29a      	uxth	r2, r3
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	3302      	adds	r3, #2
 8007266:	61bb      	str	r3, [r7, #24]
 8007268:	e01f      	b.n	80072aa <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007272:	d007      	beq.n	8007284 <HAL_UART_Receive+0xda>
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d10a      	bne.n	8007292 <HAL_UART_Receive+0xe8>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	691b      	ldr	r3, [r3, #16]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d106      	bne.n	8007292 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	b2da      	uxtb	r2, r3
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	701a      	strb	r2, [r3, #0]
 8007290:	e008      	b.n	80072a4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	b2db      	uxtb	r3, r3
 800729a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800729e:	b2da      	uxtb	r2, r3
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80072a4:	69fb      	ldr	r3, [r7, #28]
 80072a6:	3301      	adds	r3, #1
 80072a8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	3b01      	subs	r3, #1
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072bc:	b29b      	uxth	r3, r3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1b2      	bne.n	8007228 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2220      	movs	r2, #32
 80072c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	e000      	b.n	80072d0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80072ce:	2302      	movs	r3, #2
  }
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3720      	adds	r7, #32
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	4613      	mov	r3, r2
 80072e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	2b20      	cmp	r3, #32
 80072f0:	d112      	bne.n	8007318 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d002      	beq.n	80072fe <HAL_UART_Receive_DMA+0x26>
 80072f8:	88fb      	ldrh	r3, [r7, #6]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d101      	bne.n	8007302 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e00b      	b.n	800731a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2200      	movs	r2, #0
 8007306:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007308:	88fb      	ldrh	r3, [r7, #6]
 800730a:	461a      	mov	r2, r3
 800730c:	68b9      	ldr	r1, [r7, #8]
 800730e:	68f8      	ldr	r0, [r7, #12]
 8007310:	f000 f988 	bl	8007624 <UART_Start_Receive_DMA>
 8007314:	4603      	mov	r3, r0
 8007316:	e000      	b.n	800731a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007318:	2302      	movs	r3, #2
  }
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007322:	b480      	push	{r7}
 8007324:	b083      	sub	sp, #12
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800732a:	bf00      	nop
 800732c:	370c      	adds	r7, #12
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr

08007336 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007336:	b480      	push	{r7}
 8007338:	b083      	sub	sp, #12
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800733e:	bf00      	nop
 8007340:	370c      	adds	r7, #12
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr

0800734a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800734a:	b480      	push	{r7}
 800734c:	b083      	sub	sp, #12
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007352:	bf00      	nop
 8007354:	370c      	adds	r7, #12
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr

0800735e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800735e:	b480      	push	{r7}
 8007360:	b083      	sub	sp, #12
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
 8007366:	460b      	mov	r3, r1
 8007368:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800736a:	bf00      	nop
 800736c:	370c      	adds	r7, #12
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr

08007376 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b09c      	sub	sp, #112	@ 0x70
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007382:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800738e:	2b00      	cmp	r3, #0
 8007390:	d172      	bne.n	8007478 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007394:	2200      	movs	r2, #0
 8007396:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007398:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	330c      	adds	r3, #12
 800739e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073a2:	e853 3f00 	ldrex	r3, [r3]
 80073a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073ae:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	330c      	adds	r3, #12
 80073b6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80073b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80073ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073c0:	e841 2300 	strex	r3, r2, [r1]
 80073c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1e5      	bne.n	8007398 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3314      	adds	r3, #20
 80073d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073d6:	e853 3f00 	ldrex	r3, [r3]
 80073da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073de:	f023 0301 	bic.w	r3, r3, #1
 80073e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80073e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3314      	adds	r3, #20
 80073ea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073ec:	647a      	str	r2, [r7, #68]	@ 0x44
 80073ee:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073f4:	e841 2300 	strex	r3, r2, [r1]
 80073f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d1e5      	bne.n	80073cc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007400:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	3314      	adds	r3, #20
 8007406:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740a:	e853 3f00 	ldrex	r3, [r3]
 800740e:	623b      	str	r3, [r7, #32]
   return(result);
 8007410:	6a3b      	ldr	r3, [r7, #32]
 8007412:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007416:	663b      	str	r3, [r7, #96]	@ 0x60
 8007418:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	3314      	adds	r3, #20
 800741e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007420:	633a      	str	r2, [r7, #48]	@ 0x30
 8007422:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007424:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007428:	e841 2300 	strex	r3, r2, [r1]
 800742c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800742e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1e5      	bne.n	8007400 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007434:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007436:	2220      	movs	r2, #32
 8007438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800743c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800743e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007440:	2b01      	cmp	r3, #1
 8007442:	d119      	bne.n	8007478 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	330c      	adds	r3, #12
 800744a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	e853 3f00 	ldrex	r3, [r3]
 8007452:	60fb      	str	r3, [r7, #12]
   return(result);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f023 0310 	bic.w	r3, r3, #16
 800745a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800745c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	330c      	adds	r3, #12
 8007462:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007464:	61fa      	str	r2, [r7, #28]
 8007466:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007468:	69b9      	ldr	r1, [r7, #24]
 800746a:	69fa      	ldr	r2, [r7, #28]
 800746c:	e841 2300 	strex	r3, r2, [r1]
 8007470:	617b      	str	r3, [r7, #20]
   return(result);
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1e5      	bne.n	8007444 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800747a:	2200      	movs	r2, #0
 800747c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800747e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007482:	2b01      	cmp	r3, #1
 8007484:	d106      	bne.n	8007494 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007486:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007488:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800748a:	4619      	mov	r1, r3
 800748c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800748e:	f7ff ff66 	bl	800735e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007492:	e002      	b.n	800749a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007494:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007496:	f7ff ff44 	bl	8007322 <HAL_UART_RxCpltCallback>
}
 800749a:	bf00      	nop
 800749c:	3770      	adds	r7, #112	@ 0x70
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b084      	sub	sp, #16
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ae:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2201      	movs	r2, #1
 80074b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d108      	bne.n	80074d0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074c2:	085b      	lsrs	r3, r3, #1
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	4619      	mov	r1, r3
 80074c8:	68f8      	ldr	r0, [r7, #12]
 80074ca:	f7ff ff48 	bl	800735e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074ce:	e002      	b.n	80074d6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f7ff ff30 	bl	8007336 <HAL_UART_RxHalfCpltCallback>
}
 80074d6:	bf00      	nop
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}

080074de <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074de:	b580      	push	{r7, lr}
 80074e0:	b084      	sub	sp, #16
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074e6:	2300      	movs	r3, #0
 80074e8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ee:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074fa:	2b80      	cmp	r3, #128	@ 0x80
 80074fc:	bf0c      	ite	eq
 80074fe:	2301      	moveq	r3, #1
 8007500:	2300      	movne	r3, #0
 8007502:	b2db      	uxtb	r3, r3
 8007504:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b21      	cmp	r3, #33	@ 0x21
 8007510:	d108      	bne.n	8007524 <UART_DMAError+0x46>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d005      	beq.n	8007524 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2200      	movs	r2, #0
 800751c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800751e:	68b8      	ldr	r0, [r7, #8]
 8007520:	f000 f91a 	bl	8007758 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800752e:	2b40      	cmp	r3, #64	@ 0x40
 8007530:	bf0c      	ite	eq
 8007532:	2301      	moveq	r3, #1
 8007534:	2300      	movne	r3, #0
 8007536:	b2db      	uxtb	r3, r3
 8007538:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007540:	b2db      	uxtb	r3, r3
 8007542:	2b22      	cmp	r3, #34	@ 0x22
 8007544:	d108      	bne.n	8007558 <UART_DMAError+0x7a>
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d005      	beq.n	8007558 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	2200      	movs	r2, #0
 8007550:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007552:	68b8      	ldr	r0, [r7, #8]
 8007554:	f000 f928 	bl	80077a8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800755c:	f043 0210 	orr.w	r2, r3, #16
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007564:	68b8      	ldr	r0, [r7, #8]
 8007566:	f7ff fef0 	bl	800734a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800756a:	bf00      	nop
 800756c:	3710      	adds	r7, #16
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007572:	b580      	push	{r7, lr}
 8007574:	b086      	sub	sp, #24
 8007576:	af00      	add	r7, sp, #0
 8007578:	60f8      	str	r0, [r7, #12]
 800757a:	60b9      	str	r1, [r7, #8]
 800757c:	603b      	str	r3, [r7, #0]
 800757e:	4613      	mov	r3, r2
 8007580:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007582:	e03b      	b.n	80075fc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007584:	6a3b      	ldr	r3, [r7, #32]
 8007586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800758a:	d037      	beq.n	80075fc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800758c:	f7fc f816 	bl	80035bc <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	6a3a      	ldr	r2, [r7, #32]
 8007598:	429a      	cmp	r2, r3
 800759a:	d302      	bcc.n	80075a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d101      	bne.n	80075a6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075a2:	2303      	movs	r3, #3
 80075a4:	e03a      	b.n	800761c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	f003 0304 	and.w	r3, r3, #4
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d023      	beq.n	80075fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b80      	cmp	r3, #128	@ 0x80
 80075b8:	d020      	beq.n	80075fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	2b40      	cmp	r3, #64	@ 0x40
 80075be:	d01d      	beq.n	80075fc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f003 0308 	and.w	r3, r3, #8
 80075ca:	2b08      	cmp	r3, #8
 80075cc:	d116      	bne.n	80075fc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80075ce:	2300      	movs	r3, #0
 80075d0:	617b      	str	r3, [r7, #20]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	617b      	str	r3, [r7, #20]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	617b      	str	r3, [r7, #20]
 80075e2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 f8df 	bl	80077a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2208      	movs	r2, #8
 80075ee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2200      	movs	r2, #0
 80075f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	e00f      	b.n	800761c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	4013      	ands	r3, r2
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	429a      	cmp	r2, r3
 800760a:	bf0c      	ite	eq
 800760c:	2301      	moveq	r3, #1
 800760e:	2300      	movne	r3, #0
 8007610:	b2db      	uxtb	r3, r3
 8007612:	461a      	mov	r2, r3
 8007614:	79fb      	ldrb	r3, [r7, #7]
 8007616:	429a      	cmp	r2, r3
 8007618:	d0b4      	beq.n	8007584 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800761a:	2300      	movs	r3, #0
}
 800761c:	4618      	mov	r0, r3
 800761e:	3718      	adds	r7, #24
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b098      	sub	sp, #96	@ 0x60
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	4613      	mov	r3, r2
 8007630:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	88fa      	ldrh	r2, [r7, #6]
 800763c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2222      	movs	r2, #34	@ 0x22
 8007648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007650:	4a3e      	ldr	r2, [pc, #248]	@ (800774c <UART_Start_Receive_DMA+0x128>)
 8007652:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007658:	4a3d      	ldr	r2, [pc, #244]	@ (8007750 <UART_Start_Receive_DMA+0x12c>)
 800765a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007660:	4a3c      	ldr	r2, [pc, #240]	@ (8007754 <UART_Start_Receive_DMA+0x130>)
 8007662:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007668:	2200      	movs	r2, #0
 800766a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800766c:	f107 0308 	add.w	r3, r7, #8
 8007670:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	3304      	adds	r3, #4
 800767c:	4619      	mov	r1, r3
 800767e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	88fb      	ldrh	r3, [r7, #6]
 8007684:	f7fc f98a 	bl	800399c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007688:	2300      	movs	r3, #0
 800768a:	613b      	str	r3, [r7, #16]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	613b      	str	r3, [r7, #16]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	613b      	str	r3, [r7, #16]
 800769c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d019      	beq.n	80076da <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	330c      	adds	r3, #12
 80076ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076b0:	e853 3f00 	ldrex	r3, [r3]
 80076b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	330c      	adds	r3, #12
 80076c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076c6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80076c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ca:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80076cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80076ce:	e841 2300 	strex	r3, r2, [r1]
 80076d2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80076d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1e5      	bne.n	80076a6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	3314      	adds	r3, #20
 80076e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e4:	e853 3f00 	ldrex	r3, [r3]
 80076e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ec:	f043 0301 	orr.w	r3, r3, #1
 80076f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	3314      	adds	r3, #20
 80076f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80076fa:	63ba      	str	r2, [r7, #56]	@ 0x38
 80076fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007700:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007702:	e841 2300 	strex	r3, r2, [r1]
 8007706:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1e5      	bne.n	80076da <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3314      	adds	r3, #20
 8007714:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007716:	69bb      	ldr	r3, [r7, #24]
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	617b      	str	r3, [r7, #20]
   return(result);
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007724:	653b      	str	r3, [r7, #80]	@ 0x50
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3314      	adds	r3, #20
 800772c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800772e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007730:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007732:	6a39      	ldr	r1, [r7, #32]
 8007734:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	61fb      	str	r3, [r7, #28]
   return(result);
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e5      	bne.n	800770e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3760      	adds	r7, #96	@ 0x60
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}
 800774c:	08007377 	.word	0x08007377
 8007750:	080074a3 	.word	0x080074a3
 8007754:	080074df 	.word	0x080074df

08007758 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007758:	b480      	push	{r7}
 800775a:	b089      	sub	sp, #36	@ 0x24
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	330c      	adds	r3, #12
 8007766:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	e853 3f00 	ldrex	r3, [r3]
 800776e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007776:	61fb      	str	r3, [r7, #28]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	330c      	adds	r3, #12
 800777e:	69fa      	ldr	r2, [r7, #28]
 8007780:	61ba      	str	r2, [r7, #24]
 8007782:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	6979      	ldr	r1, [r7, #20]
 8007786:	69ba      	ldr	r2, [r7, #24]
 8007788:	e841 2300 	strex	r3, r2, [r1]
 800778c:	613b      	str	r3, [r7, #16]
   return(result);
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1e5      	bne.n	8007760 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800779c:	bf00      	nop
 800779e:	3724      	adds	r7, #36	@ 0x24
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b095      	sub	sp, #84	@ 0x54
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	330c      	adds	r3, #12
 80077b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ba:	e853 3f00 	ldrex	r3, [r3]
 80077be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	330c      	adds	r3, #12
 80077ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80077d0:	643a      	str	r2, [r7, #64]	@ 0x40
 80077d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077d8:	e841 2300 	strex	r3, r2, [r1]
 80077dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1e5      	bne.n	80077b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	3314      	adds	r3, #20
 80077ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ec:	6a3b      	ldr	r3, [r7, #32]
 80077ee:	e853 3f00 	ldrex	r3, [r3]
 80077f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	f023 0301 	bic.w	r3, r3, #1
 80077fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	3314      	adds	r3, #20
 8007802:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007804:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007806:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007808:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800780a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800780c:	e841 2300 	strex	r3, r2, [r1]
 8007810:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1e5      	bne.n	80077e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800781c:	2b01      	cmp	r3, #1
 800781e:	d119      	bne.n	8007854 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	330c      	adds	r3, #12
 8007826:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	e853 3f00 	ldrex	r3, [r3]
 800782e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	f023 0310 	bic.w	r3, r3, #16
 8007836:	647b      	str	r3, [r7, #68]	@ 0x44
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	330c      	adds	r3, #12
 800783e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007840:	61ba      	str	r2, [r7, #24]
 8007842:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007844:	6979      	ldr	r1, [r7, #20]
 8007846:	69ba      	ldr	r2, [r7, #24]
 8007848:	e841 2300 	strex	r3, r2, [r1]
 800784c:	613b      	str	r3, [r7, #16]
   return(result);
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e5      	bne.n	8007820 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2220      	movs	r2, #32
 8007858:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007862:	bf00      	nop
 8007864:	3754      	adds	r7, #84	@ 0x54
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr
	...

08007870 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007874:	b0c0      	sub	sp, #256	@ 0x100
 8007876:	af00      	add	r7, sp, #0
 8007878:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800787c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800788c:	68d9      	ldr	r1, [r3, #12]
 800788e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	ea40 0301 	orr.w	r3, r0, r1
 8007898:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800789a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800789e:	689a      	ldr	r2, [r3, #8]
 80078a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	431a      	orrs	r2, r3
 80078a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078ac:	695b      	ldr	r3, [r3, #20]
 80078ae:	431a      	orrs	r2, r3
 80078b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b4:	69db      	ldr	r3, [r3, #28]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80078bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80078c8:	f021 010c 	bic.w	r1, r1, #12
 80078cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80078d6:	430b      	orrs	r3, r1
 80078d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80078da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	695b      	ldr	r3, [r3, #20]
 80078e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80078e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078ea:	6999      	ldr	r1, [r3, #24]
 80078ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	ea40 0301 	orr.w	r3, r0, r1
 80078f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80078f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078fc:	681a      	ldr	r2, [r3, #0]
 80078fe:	4b8f      	ldr	r3, [pc, #572]	@ (8007b3c <UART_SetConfig+0x2cc>)
 8007900:	429a      	cmp	r2, r3
 8007902:	d005      	beq.n	8007910 <UART_SetConfig+0xa0>
 8007904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	4b8d      	ldr	r3, [pc, #564]	@ (8007b40 <UART_SetConfig+0x2d0>)
 800790c:	429a      	cmp	r2, r3
 800790e:	d104      	bne.n	800791a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007910:	f7fd fe60 	bl	80055d4 <HAL_RCC_GetPCLK2Freq>
 8007914:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007918:	e003      	b.n	8007922 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800791a:	f7fd fe47 	bl	80055ac <HAL_RCC_GetPCLK1Freq>
 800791e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007926:	69db      	ldr	r3, [r3, #28]
 8007928:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800792c:	f040 810c 	bne.w	8007b48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007930:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007934:	2200      	movs	r2, #0
 8007936:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800793a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800793e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007942:	4622      	mov	r2, r4
 8007944:	462b      	mov	r3, r5
 8007946:	1891      	adds	r1, r2, r2
 8007948:	65b9      	str	r1, [r7, #88]	@ 0x58
 800794a:	415b      	adcs	r3, r3
 800794c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800794e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007952:	4621      	mov	r1, r4
 8007954:	eb12 0801 	adds.w	r8, r2, r1
 8007958:	4629      	mov	r1, r5
 800795a:	eb43 0901 	adc.w	r9, r3, r1
 800795e:	f04f 0200 	mov.w	r2, #0
 8007962:	f04f 0300 	mov.w	r3, #0
 8007966:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800796a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800796e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007972:	4690      	mov	r8, r2
 8007974:	4699      	mov	r9, r3
 8007976:	4623      	mov	r3, r4
 8007978:	eb18 0303 	adds.w	r3, r8, r3
 800797c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007980:	462b      	mov	r3, r5
 8007982:	eb49 0303 	adc.w	r3, r9, r3
 8007986:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800798a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007996:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800799a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800799e:	460b      	mov	r3, r1
 80079a0:	18db      	adds	r3, r3, r3
 80079a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80079a4:	4613      	mov	r3, r2
 80079a6:	eb42 0303 	adc.w	r3, r2, r3
 80079aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80079ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80079b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80079b4:	f7f9 f90c 	bl	8000bd0 <__aeabi_uldivmod>
 80079b8:	4602      	mov	r2, r0
 80079ba:	460b      	mov	r3, r1
 80079bc:	4b61      	ldr	r3, [pc, #388]	@ (8007b44 <UART_SetConfig+0x2d4>)
 80079be:	fba3 2302 	umull	r2, r3, r3, r2
 80079c2:	095b      	lsrs	r3, r3, #5
 80079c4:	011c      	lsls	r4, r3, #4
 80079c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ca:	2200      	movs	r2, #0
 80079cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80079d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80079d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80079d8:	4642      	mov	r2, r8
 80079da:	464b      	mov	r3, r9
 80079dc:	1891      	adds	r1, r2, r2
 80079de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80079e0:	415b      	adcs	r3, r3
 80079e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80079e8:	4641      	mov	r1, r8
 80079ea:	eb12 0a01 	adds.w	sl, r2, r1
 80079ee:	4649      	mov	r1, r9
 80079f0:	eb43 0b01 	adc.w	fp, r3, r1
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	f04f 0300 	mov.w	r3, #0
 80079fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007a00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007a04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a08:	4692      	mov	sl, r2
 8007a0a:	469b      	mov	fp, r3
 8007a0c:	4643      	mov	r3, r8
 8007a0e:	eb1a 0303 	adds.w	r3, sl, r3
 8007a12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a16:	464b      	mov	r3, r9
 8007a18:	eb4b 0303 	adc.w	r3, fp, r3
 8007a1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007a30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007a34:	460b      	mov	r3, r1
 8007a36:	18db      	adds	r3, r3, r3
 8007a38:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a3a:	4613      	mov	r3, r2
 8007a3c:	eb42 0303 	adc.w	r3, r2, r3
 8007a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007a46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007a4a:	f7f9 f8c1 	bl	8000bd0 <__aeabi_uldivmod>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	460b      	mov	r3, r1
 8007a52:	4611      	mov	r1, r2
 8007a54:	4b3b      	ldr	r3, [pc, #236]	@ (8007b44 <UART_SetConfig+0x2d4>)
 8007a56:	fba3 2301 	umull	r2, r3, r3, r1
 8007a5a:	095b      	lsrs	r3, r3, #5
 8007a5c:	2264      	movs	r2, #100	@ 0x64
 8007a5e:	fb02 f303 	mul.w	r3, r2, r3
 8007a62:	1acb      	subs	r3, r1, r3
 8007a64:	00db      	lsls	r3, r3, #3
 8007a66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007a6a:	4b36      	ldr	r3, [pc, #216]	@ (8007b44 <UART_SetConfig+0x2d4>)
 8007a6c:	fba3 2302 	umull	r2, r3, r3, r2
 8007a70:	095b      	lsrs	r3, r3, #5
 8007a72:	005b      	lsls	r3, r3, #1
 8007a74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a78:	441c      	add	r4, r3
 8007a7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007a88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007a8c:	4642      	mov	r2, r8
 8007a8e:	464b      	mov	r3, r9
 8007a90:	1891      	adds	r1, r2, r2
 8007a92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007a94:	415b      	adcs	r3, r3
 8007a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007a9c:	4641      	mov	r1, r8
 8007a9e:	1851      	adds	r1, r2, r1
 8007aa0:	6339      	str	r1, [r7, #48]	@ 0x30
 8007aa2:	4649      	mov	r1, r9
 8007aa4:	414b      	adcs	r3, r1
 8007aa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aa8:	f04f 0200 	mov.w	r2, #0
 8007aac:	f04f 0300 	mov.w	r3, #0
 8007ab0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007ab4:	4659      	mov	r1, fp
 8007ab6:	00cb      	lsls	r3, r1, #3
 8007ab8:	4651      	mov	r1, sl
 8007aba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007abe:	4651      	mov	r1, sl
 8007ac0:	00ca      	lsls	r2, r1, #3
 8007ac2:	4610      	mov	r0, r2
 8007ac4:	4619      	mov	r1, r3
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	4642      	mov	r2, r8
 8007aca:	189b      	adds	r3, r3, r2
 8007acc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ad0:	464b      	mov	r3, r9
 8007ad2:	460a      	mov	r2, r1
 8007ad4:	eb42 0303 	adc.w	r3, r2, r3
 8007ad8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007ae8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007aec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007af0:	460b      	mov	r3, r1
 8007af2:	18db      	adds	r3, r3, r3
 8007af4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007af6:	4613      	mov	r3, r2
 8007af8:	eb42 0303 	adc.w	r3, r2, r3
 8007afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007afe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007b06:	f7f9 f863 	bl	8000bd0 <__aeabi_uldivmod>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b44 <UART_SetConfig+0x2d4>)
 8007b10:	fba3 1302 	umull	r1, r3, r3, r2
 8007b14:	095b      	lsrs	r3, r3, #5
 8007b16:	2164      	movs	r1, #100	@ 0x64
 8007b18:	fb01 f303 	mul.w	r3, r1, r3
 8007b1c:	1ad3      	subs	r3, r2, r3
 8007b1e:	00db      	lsls	r3, r3, #3
 8007b20:	3332      	adds	r3, #50	@ 0x32
 8007b22:	4a08      	ldr	r2, [pc, #32]	@ (8007b44 <UART_SetConfig+0x2d4>)
 8007b24:	fba2 2303 	umull	r2, r3, r2, r3
 8007b28:	095b      	lsrs	r3, r3, #5
 8007b2a:	f003 0207 	and.w	r2, r3, #7
 8007b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4422      	add	r2, r4
 8007b36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007b38:	e106      	b.n	8007d48 <UART_SetConfig+0x4d8>
 8007b3a:	bf00      	nop
 8007b3c:	40011000 	.word	0x40011000
 8007b40:	40011400 	.word	0x40011400
 8007b44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007b56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007b5a:	4642      	mov	r2, r8
 8007b5c:	464b      	mov	r3, r9
 8007b5e:	1891      	adds	r1, r2, r2
 8007b60:	6239      	str	r1, [r7, #32]
 8007b62:	415b      	adcs	r3, r3
 8007b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b6a:	4641      	mov	r1, r8
 8007b6c:	1854      	adds	r4, r2, r1
 8007b6e:	4649      	mov	r1, r9
 8007b70:	eb43 0501 	adc.w	r5, r3, r1
 8007b74:	f04f 0200 	mov.w	r2, #0
 8007b78:	f04f 0300 	mov.w	r3, #0
 8007b7c:	00eb      	lsls	r3, r5, #3
 8007b7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b82:	00e2      	lsls	r2, r4, #3
 8007b84:	4614      	mov	r4, r2
 8007b86:	461d      	mov	r5, r3
 8007b88:	4643      	mov	r3, r8
 8007b8a:	18e3      	adds	r3, r4, r3
 8007b8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b90:	464b      	mov	r3, r9
 8007b92:	eb45 0303 	adc.w	r3, r5, r3
 8007b96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ba6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007baa:	f04f 0200 	mov.w	r2, #0
 8007bae:	f04f 0300 	mov.w	r3, #0
 8007bb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007bb6:	4629      	mov	r1, r5
 8007bb8:	008b      	lsls	r3, r1, #2
 8007bba:	4621      	mov	r1, r4
 8007bbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bc0:	4621      	mov	r1, r4
 8007bc2:	008a      	lsls	r2, r1, #2
 8007bc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007bc8:	f7f9 f802 	bl	8000bd0 <__aeabi_uldivmod>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4b60      	ldr	r3, [pc, #384]	@ (8007d54 <UART_SetConfig+0x4e4>)
 8007bd2:	fba3 2302 	umull	r2, r3, r3, r2
 8007bd6:	095b      	lsrs	r3, r3, #5
 8007bd8:	011c      	lsls	r4, r3, #4
 8007bda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bde:	2200      	movs	r2, #0
 8007be0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007be4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007be8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007bec:	4642      	mov	r2, r8
 8007bee:	464b      	mov	r3, r9
 8007bf0:	1891      	adds	r1, r2, r2
 8007bf2:	61b9      	str	r1, [r7, #24]
 8007bf4:	415b      	adcs	r3, r3
 8007bf6:	61fb      	str	r3, [r7, #28]
 8007bf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007bfc:	4641      	mov	r1, r8
 8007bfe:	1851      	adds	r1, r2, r1
 8007c00:	6139      	str	r1, [r7, #16]
 8007c02:	4649      	mov	r1, r9
 8007c04:	414b      	adcs	r3, r1
 8007c06:	617b      	str	r3, [r7, #20]
 8007c08:	f04f 0200 	mov.w	r2, #0
 8007c0c:	f04f 0300 	mov.w	r3, #0
 8007c10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007c14:	4659      	mov	r1, fp
 8007c16:	00cb      	lsls	r3, r1, #3
 8007c18:	4651      	mov	r1, sl
 8007c1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c1e:	4651      	mov	r1, sl
 8007c20:	00ca      	lsls	r2, r1, #3
 8007c22:	4610      	mov	r0, r2
 8007c24:	4619      	mov	r1, r3
 8007c26:	4603      	mov	r3, r0
 8007c28:	4642      	mov	r2, r8
 8007c2a:	189b      	adds	r3, r3, r2
 8007c2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c30:	464b      	mov	r3, r9
 8007c32:	460a      	mov	r2, r1
 8007c34:	eb42 0303 	adc.w	r3, r2, r3
 8007c38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007c48:	f04f 0200 	mov.w	r2, #0
 8007c4c:	f04f 0300 	mov.w	r3, #0
 8007c50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007c54:	4649      	mov	r1, r9
 8007c56:	008b      	lsls	r3, r1, #2
 8007c58:	4641      	mov	r1, r8
 8007c5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c5e:	4641      	mov	r1, r8
 8007c60:	008a      	lsls	r2, r1, #2
 8007c62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007c66:	f7f8 ffb3 	bl	8000bd0 <__aeabi_uldivmod>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	4611      	mov	r1, r2
 8007c70:	4b38      	ldr	r3, [pc, #224]	@ (8007d54 <UART_SetConfig+0x4e4>)
 8007c72:	fba3 2301 	umull	r2, r3, r3, r1
 8007c76:	095b      	lsrs	r3, r3, #5
 8007c78:	2264      	movs	r2, #100	@ 0x64
 8007c7a:	fb02 f303 	mul.w	r3, r2, r3
 8007c7e:	1acb      	subs	r3, r1, r3
 8007c80:	011b      	lsls	r3, r3, #4
 8007c82:	3332      	adds	r3, #50	@ 0x32
 8007c84:	4a33      	ldr	r2, [pc, #204]	@ (8007d54 <UART_SetConfig+0x4e4>)
 8007c86:	fba2 2303 	umull	r2, r3, r2, r3
 8007c8a:	095b      	lsrs	r3, r3, #5
 8007c8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c90:	441c      	add	r4, r3
 8007c92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c96:	2200      	movs	r2, #0
 8007c98:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c9a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007c9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007ca0:	4642      	mov	r2, r8
 8007ca2:	464b      	mov	r3, r9
 8007ca4:	1891      	adds	r1, r2, r2
 8007ca6:	60b9      	str	r1, [r7, #8]
 8007ca8:	415b      	adcs	r3, r3
 8007caa:	60fb      	str	r3, [r7, #12]
 8007cac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007cb0:	4641      	mov	r1, r8
 8007cb2:	1851      	adds	r1, r2, r1
 8007cb4:	6039      	str	r1, [r7, #0]
 8007cb6:	4649      	mov	r1, r9
 8007cb8:	414b      	adcs	r3, r1
 8007cba:	607b      	str	r3, [r7, #4]
 8007cbc:	f04f 0200 	mov.w	r2, #0
 8007cc0:	f04f 0300 	mov.w	r3, #0
 8007cc4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007cc8:	4659      	mov	r1, fp
 8007cca:	00cb      	lsls	r3, r1, #3
 8007ccc:	4651      	mov	r1, sl
 8007cce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cd2:	4651      	mov	r1, sl
 8007cd4:	00ca      	lsls	r2, r1, #3
 8007cd6:	4610      	mov	r0, r2
 8007cd8:	4619      	mov	r1, r3
 8007cda:	4603      	mov	r3, r0
 8007cdc:	4642      	mov	r2, r8
 8007cde:	189b      	adds	r3, r3, r2
 8007ce0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ce2:	464b      	mov	r3, r9
 8007ce4:	460a      	mov	r2, r1
 8007ce6:	eb42 0303 	adc.w	r3, r2, r3
 8007cea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007cf6:	667a      	str	r2, [r7, #100]	@ 0x64
 8007cf8:	f04f 0200 	mov.w	r2, #0
 8007cfc:	f04f 0300 	mov.w	r3, #0
 8007d00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007d04:	4649      	mov	r1, r9
 8007d06:	008b      	lsls	r3, r1, #2
 8007d08:	4641      	mov	r1, r8
 8007d0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d0e:	4641      	mov	r1, r8
 8007d10:	008a      	lsls	r2, r1, #2
 8007d12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007d16:	f7f8 ff5b 	bl	8000bd0 <__aeabi_uldivmod>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d54 <UART_SetConfig+0x4e4>)
 8007d20:	fba3 1302 	umull	r1, r3, r3, r2
 8007d24:	095b      	lsrs	r3, r3, #5
 8007d26:	2164      	movs	r1, #100	@ 0x64
 8007d28:	fb01 f303 	mul.w	r3, r1, r3
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	011b      	lsls	r3, r3, #4
 8007d30:	3332      	adds	r3, #50	@ 0x32
 8007d32:	4a08      	ldr	r2, [pc, #32]	@ (8007d54 <UART_SetConfig+0x4e4>)
 8007d34:	fba2 2303 	umull	r2, r3, r2, r3
 8007d38:	095b      	lsrs	r3, r3, #5
 8007d3a:	f003 020f 	and.w	r2, r3, #15
 8007d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4422      	add	r2, r4
 8007d46:	609a      	str	r2, [r3, #8]
}
 8007d48:	bf00      	nop
 8007d4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d54:	51eb851f 	.word	0x51eb851f

08007d58 <pow>:
 8007d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d5a:	ed2d 8b02 	vpush	{d8}
 8007d5e:	eeb0 8a40 	vmov.f32	s16, s0
 8007d62:	eef0 8a60 	vmov.f32	s17, s1
 8007d66:	ec55 4b11 	vmov	r4, r5, d1
 8007d6a:	f000 fa49 	bl	8008200 <__ieee754_pow>
 8007d6e:	4622      	mov	r2, r4
 8007d70:	462b      	mov	r3, r5
 8007d72:	4620      	mov	r0, r4
 8007d74:	4629      	mov	r1, r5
 8007d76:	ec57 6b10 	vmov	r6, r7, d0
 8007d7a:	f7f8 fe9b 	bl	8000ab4 <__aeabi_dcmpun>
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	d13b      	bne.n	8007dfa <pow+0xa2>
 8007d82:	ec51 0b18 	vmov	r0, r1, d8
 8007d86:	2200      	movs	r2, #0
 8007d88:	2300      	movs	r3, #0
 8007d8a:	f7f8 fe61 	bl	8000a50 <__aeabi_dcmpeq>
 8007d8e:	b1b8      	cbz	r0, 8007dc0 <pow+0x68>
 8007d90:	2200      	movs	r2, #0
 8007d92:	2300      	movs	r3, #0
 8007d94:	4620      	mov	r0, r4
 8007d96:	4629      	mov	r1, r5
 8007d98:	f7f8 fe5a 	bl	8000a50 <__aeabi_dcmpeq>
 8007d9c:	2800      	cmp	r0, #0
 8007d9e:	d146      	bne.n	8007e2e <pow+0xd6>
 8007da0:	ec45 4b10 	vmov	d0, r4, r5
 8007da4:	f000 f89c 	bl	8007ee0 <finite>
 8007da8:	b338      	cbz	r0, 8007dfa <pow+0xa2>
 8007daa:	2200      	movs	r2, #0
 8007dac:	2300      	movs	r3, #0
 8007dae:	4620      	mov	r0, r4
 8007db0:	4629      	mov	r1, r5
 8007db2:	f7f8 fe57 	bl	8000a64 <__aeabi_dcmplt>
 8007db6:	b300      	cbz	r0, 8007dfa <pow+0xa2>
 8007db8:	f001 fede 	bl	8009b78 <__errno>
 8007dbc:	2322      	movs	r3, #34	@ 0x22
 8007dbe:	e01b      	b.n	8007df8 <pow+0xa0>
 8007dc0:	ec47 6b10 	vmov	d0, r6, r7
 8007dc4:	f000 f88c 	bl	8007ee0 <finite>
 8007dc8:	b9e0      	cbnz	r0, 8007e04 <pow+0xac>
 8007dca:	eeb0 0a48 	vmov.f32	s0, s16
 8007dce:	eef0 0a68 	vmov.f32	s1, s17
 8007dd2:	f000 f885 	bl	8007ee0 <finite>
 8007dd6:	b1a8      	cbz	r0, 8007e04 <pow+0xac>
 8007dd8:	ec45 4b10 	vmov	d0, r4, r5
 8007ddc:	f000 f880 	bl	8007ee0 <finite>
 8007de0:	b180      	cbz	r0, 8007e04 <pow+0xac>
 8007de2:	4632      	mov	r2, r6
 8007de4:	463b      	mov	r3, r7
 8007de6:	4630      	mov	r0, r6
 8007de8:	4639      	mov	r1, r7
 8007dea:	f7f8 fe63 	bl	8000ab4 <__aeabi_dcmpun>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	d0e2      	beq.n	8007db8 <pow+0x60>
 8007df2:	f001 fec1 	bl	8009b78 <__errno>
 8007df6:	2321      	movs	r3, #33	@ 0x21
 8007df8:	6003      	str	r3, [r0, #0]
 8007dfa:	ecbd 8b02 	vpop	{d8}
 8007dfe:	ec47 6b10 	vmov	d0, r6, r7
 8007e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e04:	2200      	movs	r2, #0
 8007e06:	2300      	movs	r3, #0
 8007e08:	4630      	mov	r0, r6
 8007e0a:	4639      	mov	r1, r7
 8007e0c:	f7f8 fe20 	bl	8000a50 <__aeabi_dcmpeq>
 8007e10:	2800      	cmp	r0, #0
 8007e12:	d0f2      	beq.n	8007dfa <pow+0xa2>
 8007e14:	eeb0 0a48 	vmov.f32	s0, s16
 8007e18:	eef0 0a68 	vmov.f32	s1, s17
 8007e1c:	f000 f860 	bl	8007ee0 <finite>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d0ea      	beq.n	8007dfa <pow+0xa2>
 8007e24:	ec45 4b10 	vmov	d0, r4, r5
 8007e28:	f000 f85a 	bl	8007ee0 <finite>
 8007e2c:	e7c3      	b.n	8007db6 <pow+0x5e>
 8007e2e:	4f01      	ldr	r7, [pc, #4]	@ (8007e34 <pow+0xdc>)
 8007e30:	2600      	movs	r6, #0
 8007e32:	e7e2      	b.n	8007dfa <pow+0xa2>
 8007e34:	3ff00000 	.word	0x3ff00000

08007e38 <sin>:
 8007e38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e3a:	ec53 2b10 	vmov	r2, r3, d0
 8007e3e:	4826      	ldr	r0, [pc, #152]	@ (8007ed8 <sin+0xa0>)
 8007e40:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007e44:	4281      	cmp	r1, r0
 8007e46:	d807      	bhi.n	8007e58 <sin+0x20>
 8007e48:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007ed0 <sin+0x98>
 8007e4c:	2000      	movs	r0, #0
 8007e4e:	b005      	add	sp, #20
 8007e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e54:	f000 b918 	b.w	8008088 <__kernel_sin>
 8007e58:	4820      	ldr	r0, [pc, #128]	@ (8007edc <sin+0xa4>)
 8007e5a:	4281      	cmp	r1, r0
 8007e5c:	d908      	bls.n	8007e70 <sin+0x38>
 8007e5e:	4610      	mov	r0, r2
 8007e60:	4619      	mov	r1, r3
 8007e62:	f7f8 f9d5 	bl	8000210 <__aeabi_dsub>
 8007e66:	ec41 0b10 	vmov	d0, r0, r1
 8007e6a:	b005      	add	sp, #20
 8007e6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007e70:	4668      	mov	r0, sp
 8007e72:	f000 ff09 	bl	8008c88 <__ieee754_rem_pio2>
 8007e76:	f000 0003 	and.w	r0, r0, #3
 8007e7a:	2801      	cmp	r0, #1
 8007e7c:	d00c      	beq.n	8007e98 <sin+0x60>
 8007e7e:	2802      	cmp	r0, #2
 8007e80:	d011      	beq.n	8007ea6 <sin+0x6e>
 8007e82:	b9e8      	cbnz	r0, 8007ec0 <sin+0x88>
 8007e84:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e88:	ed9d 0b00 	vldr	d0, [sp]
 8007e8c:	2001      	movs	r0, #1
 8007e8e:	f000 f8fb 	bl	8008088 <__kernel_sin>
 8007e92:	ec51 0b10 	vmov	r0, r1, d0
 8007e96:	e7e6      	b.n	8007e66 <sin+0x2e>
 8007e98:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e9c:	ed9d 0b00 	vldr	d0, [sp]
 8007ea0:	f000 f82a 	bl	8007ef8 <__kernel_cos>
 8007ea4:	e7f5      	b.n	8007e92 <sin+0x5a>
 8007ea6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007eaa:	ed9d 0b00 	vldr	d0, [sp]
 8007eae:	2001      	movs	r0, #1
 8007eb0:	f000 f8ea 	bl	8008088 <__kernel_sin>
 8007eb4:	ec53 2b10 	vmov	r2, r3, d0
 8007eb8:	4610      	mov	r0, r2
 8007eba:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007ebe:	e7d2      	b.n	8007e66 <sin+0x2e>
 8007ec0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ec4:	ed9d 0b00 	vldr	d0, [sp]
 8007ec8:	f000 f816 	bl	8007ef8 <__kernel_cos>
 8007ecc:	e7f2      	b.n	8007eb4 <sin+0x7c>
 8007ece:	bf00      	nop
	...
 8007ed8:	3fe921fb 	.word	0x3fe921fb
 8007edc:	7fefffff 	.word	0x7fefffff

08007ee0 <finite>:
 8007ee0:	b082      	sub	sp, #8
 8007ee2:	ed8d 0b00 	vstr	d0, [sp]
 8007ee6:	9801      	ldr	r0, [sp, #4]
 8007ee8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8007eec:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8007ef0:	0fc0      	lsrs	r0, r0, #31
 8007ef2:	b002      	add	sp, #8
 8007ef4:	4770      	bx	lr
	...

08007ef8 <__kernel_cos>:
 8007ef8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efc:	ec57 6b10 	vmov	r6, r7, d0
 8007f00:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007f04:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007f08:	ed8d 1b00 	vstr	d1, [sp]
 8007f0c:	d206      	bcs.n	8007f1c <__kernel_cos+0x24>
 8007f0e:	4630      	mov	r0, r6
 8007f10:	4639      	mov	r1, r7
 8007f12:	f7f8 fde5 	bl	8000ae0 <__aeabi_d2iz>
 8007f16:	2800      	cmp	r0, #0
 8007f18:	f000 8088 	beq.w	800802c <__kernel_cos+0x134>
 8007f1c:	4632      	mov	r2, r6
 8007f1e:	463b      	mov	r3, r7
 8007f20:	4630      	mov	r0, r6
 8007f22:	4639      	mov	r1, r7
 8007f24:	f7f8 fb2c 	bl	8000580 <__aeabi_dmul>
 8007f28:	4b51      	ldr	r3, [pc, #324]	@ (8008070 <__kernel_cos+0x178>)
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	460d      	mov	r5, r1
 8007f30:	f7f8 fb26 	bl	8000580 <__aeabi_dmul>
 8007f34:	a340      	add	r3, pc, #256	@ (adr r3, 8008038 <__kernel_cos+0x140>)
 8007f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3a:	4682      	mov	sl, r0
 8007f3c:	468b      	mov	fp, r1
 8007f3e:	4620      	mov	r0, r4
 8007f40:	4629      	mov	r1, r5
 8007f42:	f7f8 fb1d 	bl	8000580 <__aeabi_dmul>
 8007f46:	a33e      	add	r3, pc, #248	@ (adr r3, 8008040 <__kernel_cos+0x148>)
 8007f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4c:	f7f8 f962 	bl	8000214 <__adddf3>
 8007f50:	4622      	mov	r2, r4
 8007f52:	462b      	mov	r3, r5
 8007f54:	f7f8 fb14 	bl	8000580 <__aeabi_dmul>
 8007f58:	a33b      	add	r3, pc, #236	@ (adr r3, 8008048 <__kernel_cos+0x150>)
 8007f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5e:	f7f8 f957 	bl	8000210 <__aeabi_dsub>
 8007f62:	4622      	mov	r2, r4
 8007f64:	462b      	mov	r3, r5
 8007f66:	f7f8 fb0b 	bl	8000580 <__aeabi_dmul>
 8007f6a:	a339      	add	r3, pc, #228	@ (adr r3, 8008050 <__kernel_cos+0x158>)
 8007f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f70:	f7f8 f950 	bl	8000214 <__adddf3>
 8007f74:	4622      	mov	r2, r4
 8007f76:	462b      	mov	r3, r5
 8007f78:	f7f8 fb02 	bl	8000580 <__aeabi_dmul>
 8007f7c:	a336      	add	r3, pc, #216	@ (adr r3, 8008058 <__kernel_cos+0x160>)
 8007f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f82:	f7f8 f945 	bl	8000210 <__aeabi_dsub>
 8007f86:	4622      	mov	r2, r4
 8007f88:	462b      	mov	r3, r5
 8007f8a:	f7f8 faf9 	bl	8000580 <__aeabi_dmul>
 8007f8e:	a334      	add	r3, pc, #208	@ (adr r3, 8008060 <__kernel_cos+0x168>)
 8007f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f94:	f7f8 f93e 	bl	8000214 <__adddf3>
 8007f98:	4622      	mov	r2, r4
 8007f9a:	462b      	mov	r3, r5
 8007f9c:	f7f8 faf0 	bl	8000580 <__aeabi_dmul>
 8007fa0:	4622      	mov	r2, r4
 8007fa2:	462b      	mov	r3, r5
 8007fa4:	f7f8 faec 	bl	8000580 <__aeabi_dmul>
 8007fa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fac:	4604      	mov	r4, r0
 8007fae:	460d      	mov	r5, r1
 8007fb0:	4630      	mov	r0, r6
 8007fb2:	4639      	mov	r1, r7
 8007fb4:	f7f8 fae4 	bl	8000580 <__aeabi_dmul>
 8007fb8:	460b      	mov	r3, r1
 8007fba:	4602      	mov	r2, r0
 8007fbc:	4629      	mov	r1, r5
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f7f8 f926 	bl	8000210 <__aeabi_dsub>
 8007fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8008074 <__kernel_cos+0x17c>)
 8007fc6:	4598      	cmp	r8, r3
 8007fc8:	4606      	mov	r6, r0
 8007fca:	460f      	mov	r7, r1
 8007fcc:	d810      	bhi.n	8007ff0 <__kernel_cos+0xf8>
 8007fce:	4602      	mov	r2, r0
 8007fd0:	460b      	mov	r3, r1
 8007fd2:	4650      	mov	r0, sl
 8007fd4:	4659      	mov	r1, fp
 8007fd6:	f7f8 f91b 	bl	8000210 <__aeabi_dsub>
 8007fda:	460b      	mov	r3, r1
 8007fdc:	4926      	ldr	r1, [pc, #152]	@ (8008078 <__kernel_cos+0x180>)
 8007fde:	4602      	mov	r2, r0
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	f7f8 f915 	bl	8000210 <__aeabi_dsub>
 8007fe6:	ec41 0b10 	vmov	d0, r0, r1
 8007fea:	b003      	add	sp, #12
 8007fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ff0:	4b22      	ldr	r3, [pc, #136]	@ (800807c <__kernel_cos+0x184>)
 8007ff2:	4921      	ldr	r1, [pc, #132]	@ (8008078 <__kernel_cos+0x180>)
 8007ff4:	4598      	cmp	r8, r3
 8007ff6:	bf8c      	ite	hi
 8007ff8:	4d21      	ldrhi	r5, [pc, #132]	@ (8008080 <__kernel_cos+0x188>)
 8007ffa:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8007ffe:	2400      	movs	r4, #0
 8008000:	4622      	mov	r2, r4
 8008002:	462b      	mov	r3, r5
 8008004:	2000      	movs	r0, #0
 8008006:	f7f8 f903 	bl	8000210 <__aeabi_dsub>
 800800a:	4622      	mov	r2, r4
 800800c:	4680      	mov	r8, r0
 800800e:	4689      	mov	r9, r1
 8008010:	462b      	mov	r3, r5
 8008012:	4650      	mov	r0, sl
 8008014:	4659      	mov	r1, fp
 8008016:	f7f8 f8fb 	bl	8000210 <__aeabi_dsub>
 800801a:	4632      	mov	r2, r6
 800801c:	463b      	mov	r3, r7
 800801e:	f7f8 f8f7 	bl	8000210 <__aeabi_dsub>
 8008022:	4602      	mov	r2, r0
 8008024:	460b      	mov	r3, r1
 8008026:	4640      	mov	r0, r8
 8008028:	4649      	mov	r1, r9
 800802a:	e7da      	b.n	8007fe2 <__kernel_cos+0xea>
 800802c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8008068 <__kernel_cos+0x170>
 8008030:	e7db      	b.n	8007fea <__kernel_cos+0xf2>
 8008032:	bf00      	nop
 8008034:	f3af 8000 	nop.w
 8008038:	be8838d4 	.word	0xbe8838d4
 800803c:	bda8fae9 	.word	0xbda8fae9
 8008040:	bdb4b1c4 	.word	0xbdb4b1c4
 8008044:	3e21ee9e 	.word	0x3e21ee9e
 8008048:	809c52ad 	.word	0x809c52ad
 800804c:	3e927e4f 	.word	0x3e927e4f
 8008050:	19cb1590 	.word	0x19cb1590
 8008054:	3efa01a0 	.word	0x3efa01a0
 8008058:	16c15177 	.word	0x16c15177
 800805c:	3f56c16c 	.word	0x3f56c16c
 8008060:	5555554c 	.word	0x5555554c
 8008064:	3fa55555 	.word	0x3fa55555
 8008068:	00000000 	.word	0x00000000
 800806c:	3ff00000 	.word	0x3ff00000
 8008070:	3fe00000 	.word	0x3fe00000
 8008074:	3fd33332 	.word	0x3fd33332
 8008078:	3ff00000 	.word	0x3ff00000
 800807c:	3fe90000 	.word	0x3fe90000
 8008080:	3fd20000 	.word	0x3fd20000
 8008084:	00000000 	.word	0x00000000

08008088 <__kernel_sin>:
 8008088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800808c:	ec55 4b10 	vmov	r4, r5, d0
 8008090:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008094:	b085      	sub	sp, #20
 8008096:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800809a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800809e:	4680      	mov	r8, r0
 80080a0:	d205      	bcs.n	80080ae <__kernel_sin+0x26>
 80080a2:	4620      	mov	r0, r4
 80080a4:	4629      	mov	r1, r5
 80080a6:	f7f8 fd1b 	bl	8000ae0 <__aeabi_d2iz>
 80080aa:	2800      	cmp	r0, #0
 80080ac:	d052      	beq.n	8008154 <__kernel_sin+0xcc>
 80080ae:	4622      	mov	r2, r4
 80080b0:	462b      	mov	r3, r5
 80080b2:	4620      	mov	r0, r4
 80080b4:	4629      	mov	r1, r5
 80080b6:	f7f8 fa63 	bl	8000580 <__aeabi_dmul>
 80080ba:	4682      	mov	sl, r0
 80080bc:	468b      	mov	fp, r1
 80080be:	4602      	mov	r2, r0
 80080c0:	460b      	mov	r3, r1
 80080c2:	4620      	mov	r0, r4
 80080c4:	4629      	mov	r1, r5
 80080c6:	f7f8 fa5b 	bl	8000580 <__aeabi_dmul>
 80080ca:	a342      	add	r3, pc, #264	@ (adr r3, 80081d4 <__kernel_sin+0x14c>)
 80080cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d0:	e9cd 0100 	strd	r0, r1, [sp]
 80080d4:	4650      	mov	r0, sl
 80080d6:	4659      	mov	r1, fp
 80080d8:	f7f8 fa52 	bl	8000580 <__aeabi_dmul>
 80080dc:	a33f      	add	r3, pc, #252	@ (adr r3, 80081dc <__kernel_sin+0x154>)
 80080de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e2:	f7f8 f895 	bl	8000210 <__aeabi_dsub>
 80080e6:	4652      	mov	r2, sl
 80080e8:	465b      	mov	r3, fp
 80080ea:	f7f8 fa49 	bl	8000580 <__aeabi_dmul>
 80080ee:	a33d      	add	r3, pc, #244	@ (adr r3, 80081e4 <__kernel_sin+0x15c>)
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	f7f8 f88e 	bl	8000214 <__adddf3>
 80080f8:	4652      	mov	r2, sl
 80080fa:	465b      	mov	r3, fp
 80080fc:	f7f8 fa40 	bl	8000580 <__aeabi_dmul>
 8008100:	a33a      	add	r3, pc, #232	@ (adr r3, 80081ec <__kernel_sin+0x164>)
 8008102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008106:	f7f8 f883 	bl	8000210 <__aeabi_dsub>
 800810a:	4652      	mov	r2, sl
 800810c:	465b      	mov	r3, fp
 800810e:	f7f8 fa37 	bl	8000580 <__aeabi_dmul>
 8008112:	a338      	add	r3, pc, #224	@ (adr r3, 80081f4 <__kernel_sin+0x16c>)
 8008114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008118:	f7f8 f87c 	bl	8000214 <__adddf3>
 800811c:	4606      	mov	r6, r0
 800811e:	460f      	mov	r7, r1
 8008120:	f1b8 0f00 	cmp.w	r8, #0
 8008124:	d11b      	bne.n	800815e <__kernel_sin+0xd6>
 8008126:	4602      	mov	r2, r0
 8008128:	460b      	mov	r3, r1
 800812a:	4650      	mov	r0, sl
 800812c:	4659      	mov	r1, fp
 800812e:	f7f8 fa27 	bl	8000580 <__aeabi_dmul>
 8008132:	a325      	add	r3, pc, #148	@ (adr r3, 80081c8 <__kernel_sin+0x140>)
 8008134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008138:	f7f8 f86a 	bl	8000210 <__aeabi_dsub>
 800813c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008140:	f7f8 fa1e 	bl	8000580 <__aeabi_dmul>
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	4620      	mov	r0, r4
 800814a:	4629      	mov	r1, r5
 800814c:	f7f8 f862 	bl	8000214 <__adddf3>
 8008150:	4604      	mov	r4, r0
 8008152:	460d      	mov	r5, r1
 8008154:	ec45 4b10 	vmov	d0, r4, r5
 8008158:	b005      	add	sp, #20
 800815a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800815e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008162:	4b1b      	ldr	r3, [pc, #108]	@ (80081d0 <__kernel_sin+0x148>)
 8008164:	2200      	movs	r2, #0
 8008166:	f7f8 fa0b 	bl	8000580 <__aeabi_dmul>
 800816a:	4632      	mov	r2, r6
 800816c:	4680      	mov	r8, r0
 800816e:	4689      	mov	r9, r1
 8008170:	463b      	mov	r3, r7
 8008172:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008176:	f7f8 fa03 	bl	8000580 <__aeabi_dmul>
 800817a:	4602      	mov	r2, r0
 800817c:	460b      	mov	r3, r1
 800817e:	4640      	mov	r0, r8
 8008180:	4649      	mov	r1, r9
 8008182:	f7f8 f845 	bl	8000210 <__aeabi_dsub>
 8008186:	4652      	mov	r2, sl
 8008188:	465b      	mov	r3, fp
 800818a:	f7f8 f9f9 	bl	8000580 <__aeabi_dmul>
 800818e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008192:	f7f8 f83d 	bl	8000210 <__aeabi_dsub>
 8008196:	a30c      	add	r3, pc, #48	@ (adr r3, 80081c8 <__kernel_sin+0x140>)
 8008198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819c:	4606      	mov	r6, r0
 800819e:	460f      	mov	r7, r1
 80081a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081a4:	f7f8 f9ec 	bl	8000580 <__aeabi_dmul>
 80081a8:	4602      	mov	r2, r0
 80081aa:	460b      	mov	r3, r1
 80081ac:	4630      	mov	r0, r6
 80081ae:	4639      	mov	r1, r7
 80081b0:	f7f8 f830 	bl	8000214 <__adddf3>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4620      	mov	r0, r4
 80081ba:	4629      	mov	r1, r5
 80081bc:	f7f8 f828 	bl	8000210 <__aeabi_dsub>
 80081c0:	e7c6      	b.n	8008150 <__kernel_sin+0xc8>
 80081c2:	bf00      	nop
 80081c4:	f3af 8000 	nop.w
 80081c8:	55555549 	.word	0x55555549
 80081cc:	3fc55555 	.word	0x3fc55555
 80081d0:	3fe00000 	.word	0x3fe00000
 80081d4:	5acfd57c 	.word	0x5acfd57c
 80081d8:	3de5d93a 	.word	0x3de5d93a
 80081dc:	8a2b9ceb 	.word	0x8a2b9ceb
 80081e0:	3e5ae5e6 	.word	0x3e5ae5e6
 80081e4:	57b1fe7d 	.word	0x57b1fe7d
 80081e8:	3ec71de3 	.word	0x3ec71de3
 80081ec:	19c161d5 	.word	0x19c161d5
 80081f0:	3f2a01a0 	.word	0x3f2a01a0
 80081f4:	1110f8a6 	.word	0x1110f8a6
 80081f8:	3f811111 	.word	0x3f811111
 80081fc:	00000000 	.word	0x00000000

08008200 <__ieee754_pow>:
 8008200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008204:	b091      	sub	sp, #68	@ 0x44
 8008206:	ed8d 1b00 	vstr	d1, [sp]
 800820a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800820e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8008212:	ea5a 0001 	orrs.w	r0, sl, r1
 8008216:	ec57 6b10 	vmov	r6, r7, d0
 800821a:	d113      	bne.n	8008244 <__ieee754_pow+0x44>
 800821c:	19b3      	adds	r3, r6, r6
 800821e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8008222:	4152      	adcs	r2, r2
 8008224:	4298      	cmp	r0, r3
 8008226:	4b98      	ldr	r3, [pc, #608]	@ (8008488 <__ieee754_pow+0x288>)
 8008228:	4193      	sbcs	r3, r2
 800822a:	f080 84ea 	bcs.w	8008c02 <__ieee754_pow+0xa02>
 800822e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008232:	4630      	mov	r0, r6
 8008234:	4639      	mov	r1, r7
 8008236:	f7f7 ffed 	bl	8000214 <__adddf3>
 800823a:	ec41 0b10 	vmov	d0, r0, r1
 800823e:	b011      	add	sp, #68	@ 0x44
 8008240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008244:	4a91      	ldr	r2, [pc, #580]	@ (800848c <__ieee754_pow+0x28c>)
 8008246:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800824a:	4590      	cmp	r8, r2
 800824c:	463d      	mov	r5, r7
 800824e:	4633      	mov	r3, r6
 8008250:	d806      	bhi.n	8008260 <__ieee754_pow+0x60>
 8008252:	d101      	bne.n	8008258 <__ieee754_pow+0x58>
 8008254:	2e00      	cmp	r6, #0
 8008256:	d1ea      	bne.n	800822e <__ieee754_pow+0x2e>
 8008258:	4592      	cmp	sl, r2
 800825a:	d801      	bhi.n	8008260 <__ieee754_pow+0x60>
 800825c:	d10e      	bne.n	800827c <__ieee754_pow+0x7c>
 800825e:	b169      	cbz	r1, 800827c <__ieee754_pow+0x7c>
 8008260:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8008264:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8008268:	431d      	orrs	r5, r3
 800826a:	d1e0      	bne.n	800822e <__ieee754_pow+0x2e>
 800826c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008270:	18db      	adds	r3, r3, r3
 8008272:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8008276:	4152      	adcs	r2, r2
 8008278:	429d      	cmp	r5, r3
 800827a:	e7d4      	b.n	8008226 <__ieee754_pow+0x26>
 800827c:	2d00      	cmp	r5, #0
 800827e:	46c3      	mov	fp, r8
 8008280:	da3a      	bge.n	80082f8 <__ieee754_pow+0xf8>
 8008282:	4a83      	ldr	r2, [pc, #524]	@ (8008490 <__ieee754_pow+0x290>)
 8008284:	4592      	cmp	sl, r2
 8008286:	d84d      	bhi.n	8008324 <__ieee754_pow+0x124>
 8008288:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800828c:	4592      	cmp	sl, r2
 800828e:	f240 84c7 	bls.w	8008c20 <__ieee754_pow+0xa20>
 8008292:	ea4f 522a 	mov.w	r2, sl, asr #20
 8008296:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800829a:	2a14      	cmp	r2, #20
 800829c:	dd0f      	ble.n	80082be <__ieee754_pow+0xbe>
 800829e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80082a2:	fa21 f402 	lsr.w	r4, r1, r2
 80082a6:	fa04 f202 	lsl.w	r2, r4, r2
 80082aa:	428a      	cmp	r2, r1
 80082ac:	f040 84b8 	bne.w	8008c20 <__ieee754_pow+0xa20>
 80082b0:	f004 0401 	and.w	r4, r4, #1
 80082b4:	f1c4 0402 	rsb	r4, r4, #2
 80082b8:	2900      	cmp	r1, #0
 80082ba:	d158      	bne.n	800836e <__ieee754_pow+0x16e>
 80082bc:	e00e      	b.n	80082dc <__ieee754_pow+0xdc>
 80082be:	2900      	cmp	r1, #0
 80082c0:	d154      	bne.n	800836c <__ieee754_pow+0x16c>
 80082c2:	f1c2 0214 	rsb	r2, r2, #20
 80082c6:	fa4a f402 	asr.w	r4, sl, r2
 80082ca:	fa04 f202 	lsl.w	r2, r4, r2
 80082ce:	4552      	cmp	r2, sl
 80082d0:	f040 84a3 	bne.w	8008c1a <__ieee754_pow+0xa1a>
 80082d4:	f004 0401 	and.w	r4, r4, #1
 80082d8:	f1c4 0402 	rsb	r4, r4, #2
 80082dc:	4a6d      	ldr	r2, [pc, #436]	@ (8008494 <__ieee754_pow+0x294>)
 80082de:	4592      	cmp	sl, r2
 80082e0:	d12e      	bne.n	8008340 <__ieee754_pow+0x140>
 80082e2:	f1b9 0f00 	cmp.w	r9, #0
 80082e6:	f280 8494 	bge.w	8008c12 <__ieee754_pow+0xa12>
 80082ea:	496a      	ldr	r1, [pc, #424]	@ (8008494 <__ieee754_pow+0x294>)
 80082ec:	4632      	mov	r2, r6
 80082ee:	463b      	mov	r3, r7
 80082f0:	2000      	movs	r0, #0
 80082f2:	f7f8 fa6f 	bl	80007d4 <__aeabi_ddiv>
 80082f6:	e7a0      	b.n	800823a <__ieee754_pow+0x3a>
 80082f8:	2400      	movs	r4, #0
 80082fa:	bbc1      	cbnz	r1, 800836e <__ieee754_pow+0x16e>
 80082fc:	4a63      	ldr	r2, [pc, #396]	@ (800848c <__ieee754_pow+0x28c>)
 80082fe:	4592      	cmp	sl, r2
 8008300:	d1ec      	bne.n	80082dc <__ieee754_pow+0xdc>
 8008302:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8008306:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800830a:	431a      	orrs	r2, r3
 800830c:	f000 8479 	beq.w	8008c02 <__ieee754_pow+0xa02>
 8008310:	4b61      	ldr	r3, [pc, #388]	@ (8008498 <__ieee754_pow+0x298>)
 8008312:	4598      	cmp	r8, r3
 8008314:	d908      	bls.n	8008328 <__ieee754_pow+0x128>
 8008316:	f1b9 0f00 	cmp.w	r9, #0
 800831a:	f2c0 8476 	blt.w	8008c0a <__ieee754_pow+0xa0a>
 800831e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008322:	e78a      	b.n	800823a <__ieee754_pow+0x3a>
 8008324:	2402      	movs	r4, #2
 8008326:	e7e8      	b.n	80082fa <__ieee754_pow+0xfa>
 8008328:	f1b9 0f00 	cmp.w	r9, #0
 800832c:	f04f 0000 	mov.w	r0, #0
 8008330:	f04f 0100 	mov.w	r1, #0
 8008334:	da81      	bge.n	800823a <__ieee754_pow+0x3a>
 8008336:	e9dd 0300 	ldrd	r0, r3, [sp]
 800833a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800833e:	e77c      	b.n	800823a <__ieee754_pow+0x3a>
 8008340:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8008344:	d106      	bne.n	8008354 <__ieee754_pow+0x154>
 8008346:	4632      	mov	r2, r6
 8008348:	463b      	mov	r3, r7
 800834a:	4630      	mov	r0, r6
 800834c:	4639      	mov	r1, r7
 800834e:	f7f8 f917 	bl	8000580 <__aeabi_dmul>
 8008352:	e772      	b.n	800823a <__ieee754_pow+0x3a>
 8008354:	4a51      	ldr	r2, [pc, #324]	@ (800849c <__ieee754_pow+0x29c>)
 8008356:	4591      	cmp	r9, r2
 8008358:	d109      	bne.n	800836e <__ieee754_pow+0x16e>
 800835a:	2d00      	cmp	r5, #0
 800835c:	db07      	blt.n	800836e <__ieee754_pow+0x16e>
 800835e:	ec47 6b10 	vmov	d0, r6, r7
 8008362:	b011      	add	sp, #68	@ 0x44
 8008364:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008368:	f000 bf4e 	b.w	8009208 <__ieee754_sqrt>
 800836c:	2400      	movs	r4, #0
 800836e:	ec47 6b10 	vmov	d0, r6, r7
 8008372:	9302      	str	r3, [sp, #8]
 8008374:	f000 fe84 	bl	8009080 <fabs>
 8008378:	9b02      	ldr	r3, [sp, #8]
 800837a:	ec51 0b10 	vmov	r0, r1, d0
 800837e:	bb53      	cbnz	r3, 80083d6 <__ieee754_pow+0x1d6>
 8008380:	4b44      	ldr	r3, [pc, #272]	@ (8008494 <__ieee754_pow+0x294>)
 8008382:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8008386:	429a      	cmp	r2, r3
 8008388:	d002      	beq.n	8008390 <__ieee754_pow+0x190>
 800838a:	f1b8 0f00 	cmp.w	r8, #0
 800838e:	d122      	bne.n	80083d6 <__ieee754_pow+0x1d6>
 8008390:	f1b9 0f00 	cmp.w	r9, #0
 8008394:	da05      	bge.n	80083a2 <__ieee754_pow+0x1a2>
 8008396:	4602      	mov	r2, r0
 8008398:	460b      	mov	r3, r1
 800839a:	2000      	movs	r0, #0
 800839c:	493d      	ldr	r1, [pc, #244]	@ (8008494 <__ieee754_pow+0x294>)
 800839e:	f7f8 fa19 	bl	80007d4 <__aeabi_ddiv>
 80083a2:	2d00      	cmp	r5, #0
 80083a4:	f6bf af49 	bge.w	800823a <__ieee754_pow+0x3a>
 80083a8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80083ac:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80083b0:	ea58 0804 	orrs.w	r8, r8, r4
 80083b4:	d108      	bne.n	80083c8 <__ieee754_pow+0x1c8>
 80083b6:	4602      	mov	r2, r0
 80083b8:	460b      	mov	r3, r1
 80083ba:	4610      	mov	r0, r2
 80083bc:	4619      	mov	r1, r3
 80083be:	f7f7 ff27 	bl	8000210 <__aeabi_dsub>
 80083c2:	4602      	mov	r2, r0
 80083c4:	460b      	mov	r3, r1
 80083c6:	e794      	b.n	80082f2 <__ieee754_pow+0xf2>
 80083c8:	2c01      	cmp	r4, #1
 80083ca:	f47f af36 	bne.w	800823a <__ieee754_pow+0x3a>
 80083ce:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80083d2:	4619      	mov	r1, r3
 80083d4:	e731      	b.n	800823a <__ieee754_pow+0x3a>
 80083d6:	0feb      	lsrs	r3, r5, #31
 80083d8:	3b01      	subs	r3, #1
 80083da:	ea53 0204 	orrs.w	r2, r3, r4
 80083de:	d102      	bne.n	80083e6 <__ieee754_pow+0x1e6>
 80083e0:	4632      	mov	r2, r6
 80083e2:	463b      	mov	r3, r7
 80083e4:	e7e9      	b.n	80083ba <__ieee754_pow+0x1ba>
 80083e6:	3c01      	subs	r4, #1
 80083e8:	431c      	orrs	r4, r3
 80083ea:	d016      	beq.n	800841a <__ieee754_pow+0x21a>
 80083ec:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8008478 <__ieee754_pow+0x278>
 80083f0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80083f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80083f8:	f240 8112 	bls.w	8008620 <__ieee754_pow+0x420>
 80083fc:	4b28      	ldr	r3, [pc, #160]	@ (80084a0 <__ieee754_pow+0x2a0>)
 80083fe:	459a      	cmp	sl, r3
 8008400:	4b25      	ldr	r3, [pc, #148]	@ (8008498 <__ieee754_pow+0x298>)
 8008402:	d916      	bls.n	8008432 <__ieee754_pow+0x232>
 8008404:	4598      	cmp	r8, r3
 8008406:	d80b      	bhi.n	8008420 <__ieee754_pow+0x220>
 8008408:	f1b9 0f00 	cmp.w	r9, #0
 800840c:	da0b      	bge.n	8008426 <__ieee754_pow+0x226>
 800840e:	2000      	movs	r0, #0
 8008410:	b011      	add	sp, #68	@ 0x44
 8008412:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008416:	f000 beef 	b.w	80091f8 <__math_oflow>
 800841a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8008480 <__ieee754_pow+0x280>
 800841e:	e7e7      	b.n	80083f0 <__ieee754_pow+0x1f0>
 8008420:	f1b9 0f00 	cmp.w	r9, #0
 8008424:	dcf3      	bgt.n	800840e <__ieee754_pow+0x20e>
 8008426:	2000      	movs	r0, #0
 8008428:	b011      	add	sp, #68	@ 0x44
 800842a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842e:	f000 bedb 	b.w	80091e8 <__math_uflow>
 8008432:	4598      	cmp	r8, r3
 8008434:	d20c      	bcs.n	8008450 <__ieee754_pow+0x250>
 8008436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800843a:	2200      	movs	r2, #0
 800843c:	2300      	movs	r3, #0
 800843e:	f7f8 fb11 	bl	8000a64 <__aeabi_dcmplt>
 8008442:	3800      	subs	r0, #0
 8008444:	bf18      	it	ne
 8008446:	2001      	movne	r0, #1
 8008448:	f1b9 0f00 	cmp.w	r9, #0
 800844c:	daec      	bge.n	8008428 <__ieee754_pow+0x228>
 800844e:	e7df      	b.n	8008410 <__ieee754_pow+0x210>
 8008450:	4b10      	ldr	r3, [pc, #64]	@ (8008494 <__ieee754_pow+0x294>)
 8008452:	4598      	cmp	r8, r3
 8008454:	f04f 0200 	mov.w	r2, #0
 8008458:	d924      	bls.n	80084a4 <__ieee754_pow+0x2a4>
 800845a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800845e:	2300      	movs	r3, #0
 8008460:	f7f8 fb00 	bl	8000a64 <__aeabi_dcmplt>
 8008464:	3800      	subs	r0, #0
 8008466:	bf18      	it	ne
 8008468:	2001      	movne	r0, #1
 800846a:	f1b9 0f00 	cmp.w	r9, #0
 800846e:	dccf      	bgt.n	8008410 <__ieee754_pow+0x210>
 8008470:	e7da      	b.n	8008428 <__ieee754_pow+0x228>
 8008472:	bf00      	nop
 8008474:	f3af 8000 	nop.w
 8008478:	00000000 	.word	0x00000000
 800847c:	3ff00000 	.word	0x3ff00000
 8008480:	00000000 	.word	0x00000000
 8008484:	bff00000 	.word	0xbff00000
 8008488:	fff00000 	.word	0xfff00000
 800848c:	7ff00000 	.word	0x7ff00000
 8008490:	433fffff 	.word	0x433fffff
 8008494:	3ff00000 	.word	0x3ff00000
 8008498:	3fefffff 	.word	0x3fefffff
 800849c:	3fe00000 	.word	0x3fe00000
 80084a0:	43f00000 	.word	0x43f00000
 80084a4:	4b5a      	ldr	r3, [pc, #360]	@ (8008610 <__ieee754_pow+0x410>)
 80084a6:	f7f7 feb3 	bl	8000210 <__aeabi_dsub>
 80084aa:	a351      	add	r3, pc, #324	@ (adr r3, 80085f0 <__ieee754_pow+0x3f0>)
 80084ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b0:	4604      	mov	r4, r0
 80084b2:	460d      	mov	r5, r1
 80084b4:	f7f8 f864 	bl	8000580 <__aeabi_dmul>
 80084b8:	a34f      	add	r3, pc, #316	@ (adr r3, 80085f8 <__ieee754_pow+0x3f8>)
 80084ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084be:	4606      	mov	r6, r0
 80084c0:	460f      	mov	r7, r1
 80084c2:	4620      	mov	r0, r4
 80084c4:	4629      	mov	r1, r5
 80084c6:	f7f8 f85b 	bl	8000580 <__aeabi_dmul>
 80084ca:	4b52      	ldr	r3, [pc, #328]	@ (8008614 <__ieee754_pow+0x414>)
 80084cc:	4682      	mov	sl, r0
 80084ce:	468b      	mov	fp, r1
 80084d0:	2200      	movs	r2, #0
 80084d2:	4620      	mov	r0, r4
 80084d4:	4629      	mov	r1, r5
 80084d6:	f7f8 f853 	bl	8000580 <__aeabi_dmul>
 80084da:	4602      	mov	r2, r0
 80084dc:	460b      	mov	r3, r1
 80084de:	a148      	add	r1, pc, #288	@ (adr r1, 8008600 <__ieee754_pow+0x400>)
 80084e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084e4:	f7f7 fe94 	bl	8000210 <__aeabi_dsub>
 80084e8:	4622      	mov	r2, r4
 80084ea:	462b      	mov	r3, r5
 80084ec:	f7f8 f848 	bl	8000580 <__aeabi_dmul>
 80084f0:	4602      	mov	r2, r0
 80084f2:	460b      	mov	r3, r1
 80084f4:	2000      	movs	r0, #0
 80084f6:	4948      	ldr	r1, [pc, #288]	@ (8008618 <__ieee754_pow+0x418>)
 80084f8:	f7f7 fe8a 	bl	8000210 <__aeabi_dsub>
 80084fc:	4622      	mov	r2, r4
 80084fe:	4680      	mov	r8, r0
 8008500:	4689      	mov	r9, r1
 8008502:	462b      	mov	r3, r5
 8008504:	4620      	mov	r0, r4
 8008506:	4629      	mov	r1, r5
 8008508:	f7f8 f83a 	bl	8000580 <__aeabi_dmul>
 800850c:	4602      	mov	r2, r0
 800850e:	460b      	mov	r3, r1
 8008510:	4640      	mov	r0, r8
 8008512:	4649      	mov	r1, r9
 8008514:	f7f8 f834 	bl	8000580 <__aeabi_dmul>
 8008518:	a33b      	add	r3, pc, #236	@ (adr r3, 8008608 <__ieee754_pow+0x408>)
 800851a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851e:	f7f8 f82f 	bl	8000580 <__aeabi_dmul>
 8008522:	4602      	mov	r2, r0
 8008524:	460b      	mov	r3, r1
 8008526:	4650      	mov	r0, sl
 8008528:	4659      	mov	r1, fp
 800852a:	f7f7 fe71 	bl	8000210 <__aeabi_dsub>
 800852e:	4602      	mov	r2, r0
 8008530:	460b      	mov	r3, r1
 8008532:	4680      	mov	r8, r0
 8008534:	4689      	mov	r9, r1
 8008536:	4630      	mov	r0, r6
 8008538:	4639      	mov	r1, r7
 800853a:	f7f7 fe6b 	bl	8000214 <__adddf3>
 800853e:	2400      	movs	r4, #0
 8008540:	4632      	mov	r2, r6
 8008542:	463b      	mov	r3, r7
 8008544:	4620      	mov	r0, r4
 8008546:	460d      	mov	r5, r1
 8008548:	f7f7 fe62 	bl	8000210 <__aeabi_dsub>
 800854c:	4602      	mov	r2, r0
 800854e:	460b      	mov	r3, r1
 8008550:	4640      	mov	r0, r8
 8008552:	4649      	mov	r1, r9
 8008554:	f7f7 fe5c 	bl	8000210 <__aeabi_dsub>
 8008558:	e9dd 2300 	ldrd	r2, r3, [sp]
 800855c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008560:	2300      	movs	r3, #0
 8008562:	9304      	str	r3, [sp, #16]
 8008564:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008568:	4606      	mov	r6, r0
 800856a:	460f      	mov	r7, r1
 800856c:	4652      	mov	r2, sl
 800856e:	465b      	mov	r3, fp
 8008570:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008574:	f7f7 fe4c 	bl	8000210 <__aeabi_dsub>
 8008578:	4622      	mov	r2, r4
 800857a:	462b      	mov	r3, r5
 800857c:	f7f8 f800 	bl	8000580 <__aeabi_dmul>
 8008580:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008584:	4680      	mov	r8, r0
 8008586:	4689      	mov	r9, r1
 8008588:	4630      	mov	r0, r6
 800858a:	4639      	mov	r1, r7
 800858c:	f7f7 fff8 	bl	8000580 <__aeabi_dmul>
 8008590:	4602      	mov	r2, r0
 8008592:	460b      	mov	r3, r1
 8008594:	4640      	mov	r0, r8
 8008596:	4649      	mov	r1, r9
 8008598:	f7f7 fe3c 	bl	8000214 <__adddf3>
 800859c:	4652      	mov	r2, sl
 800859e:	465b      	mov	r3, fp
 80085a0:	4606      	mov	r6, r0
 80085a2:	460f      	mov	r7, r1
 80085a4:	4620      	mov	r0, r4
 80085a6:	4629      	mov	r1, r5
 80085a8:	f7f7 ffea 	bl	8000580 <__aeabi_dmul>
 80085ac:	460b      	mov	r3, r1
 80085ae:	4602      	mov	r2, r0
 80085b0:	4680      	mov	r8, r0
 80085b2:	4689      	mov	r9, r1
 80085b4:	4630      	mov	r0, r6
 80085b6:	4639      	mov	r1, r7
 80085b8:	f7f7 fe2c 	bl	8000214 <__adddf3>
 80085bc:	4b17      	ldr	r3, [pc, #92]	@ (800861c <__ieee754_pow+0x41c>)
 80085be:	4299      	cmp	r1, r3
 80085c0:	4604      	mov	r4, r0
 80085c2:	460d      	mov	r5, r1
 80085c4:	468a      	mov	sl, r1
 80085c6:	468b      	mov	fp, r1
 80085c8:	f340 82ef 	ble.w	8008baa <__ieee754_pow+0x9aa>
 80085cc:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80085d0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80085d4:	4303      	orrs	r3, r0
 80085d6:	f000 81e8 	beq.w	80089aa <__ieee754_pow+0x7aa>
 80085da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085de:	2200      	movs	r2, #0
 80085e0:	2300      	movs	r3, #0
 80085e2:	f7f8 fa3f 	bl	8000a64 <__aeabi_dcmplt>
 80085e6:	3800      	subs	r0, #0
 80085e8:	bf18      	it	ne
 80085ea:	2001      	movne	r0, #1
 80085ec:	e710      	b.n	8008410 <__ieee754_pow+0x210>
 80085ee:	bf00      	nop
 80085f0:	60000000 	.word	0x60000000
 80085f4:	3ff71547 	.word	0x3ff71547
 80085f8:	f85ddf44 	.word	0xf85ddf44
 80085fc:	3e54ae0b 	.word	0x3e54ae0b
 8008600:	55555555 	.word	0x55555555
 8008604:	3fd55555 	.word	0x3fd55555
 8008608:	652b82fe 	.word	0x652b82fe
 800860c:	3ff71547 	.word	0x3ff71547
 8008610:	3ff00000 	.word	0x3ff00000
 8008614:	3fd00000 	.word	0x3fd00000
 8008618:	3fe00000 	.word	0x3fe00000
 800861c:	408fffff 	.word	0x408fffff
 8008620:	4bd5      	ldr	r3, [pc, #852]	@ (8008978 <__ieee754_pow+0x778>)
 8008622:	402b      	ands	r3, r5
 8008624:	2200      	movs	r2, #0
 8008626:	b92b      	cbnz	r3, 8008634 <__ieee754_pow+0x434>
 8008628:	4bd4      	ldr	r3, [pc, #848]	@ (800897c <__ieee754_pow+0x77c>)
 800862a:	f7f7 ffa9 	bl	8000580 <__aeabi_dmul>
 800862e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8008632:	468b      	mov	fp, r1
 8008634:	ea4f 532b 	mov.w	r3, fp, asr #20
 8008638:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800863c:	4413      	add	r3, r2
 800863e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008640:	4bcf      	ldr	r3, [pc, #828]	@ (8008980 <__ieee754_pow+0x780>)
 8008642:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8008646:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800864a:	459b      	cmp	fp, r3
 800864c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008650:	dd08      	ble.n	8008664 <__ieee754_pow+0x464>
 8008652:	4bcc      	ldr	r3, [pc, #816]	@ (8008984 <__ieee754_pow+0x784>)
 8008654:	459b      	cmp	fp, r3
 8008656:	f340 81a5 	ble.w	80089a4 <__ieee754_pow+0x7a4>
 800865a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800865c:	3301      	adds	r3, #1
 800865e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008660:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8008664:	f04f 0a00 	mov.w	sl, #0
 8008668:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800866c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800866e:	4bc6      	ldr	r3, [pc, #792]	@ (8008988 <__ieee754_pow+0x788>)
 8008670:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008674:	ed93 7b00 	vldr	d7, [r3]
 8008678:	4629      	mov	r1, r5
 800867a:	ec53 2b17 	vmov	r2, r3, d7
 800867e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008682:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008686:	f7f7 fdc3 	bl	8000210 <__aeabi_dsub>
 800868a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800868e:	4606      	mov	r6, r0
 8008690:	460f      	mov	r7, r1
 8008692:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008696:	f7f7 fdbd 	bl	8000214 <__adddf3>
 800869a:	4602      	mov	r2, r0
 800869c:	460b      	mov	r3, r1
 800869e:	2000      	movs	r0, #0
 80086a0:	49ba      	ldr	r1, [pc, #744]	@ (800898c <__ieee754_pow+0x78c>)
 80086a2:	f7f8 f897 	bl	80007d4 <__aeabi_ddiv>
 80086a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80086aa:	4602      	mov	r2, r0
 80086ac:	460b      	mov	r3, r1
 80086ae:	4630      	mov	r0, r6
 80086b0:	4639      	mov	r1, r7
 80086b2:	f7f7 ff65 	bl	8000580 <__aeabi_dmul>
 80086b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086ba:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80086be:	106d      	asrs	r5, r5, #1
 80086c0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80086c4:	f04f 0b00 	mov.w	fp, #0
 80086c8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80086cc:	4661      	mov	r1, ip
 80086ce:	2200      	movs	r2, #0
 80086d0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80086d4:	4658      	mov	r0, fp
 80086d6:	46e1      	mov	r9, ip
 80086d8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80086dc:	4614      	mov	r4, r2
 80086de:	461d      	mov	r5, r3
 80086e0:	f7f7 ff4e 	bl	8000580 <__aeabi_dmul>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	4630      	mov	r0, r6
 80086ea:	4639      	mov	r1, r7
 80086ec:	f7f7 fd90 	bl	8000210 <__aeabi_dsub>
 80086f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086f4:	4606      	mov	r6, r0
 80086f6:	460f      	mov	r7, r1
 80086f8:	4620      	mov	r0, r4
 80086fa:	4629      	mov	r1, r5
 80086fc:	f7f7 fd88 	bl	8000210 <__aeabi_dsub>
 8008700:	4602      	mov	r2, r0
 8008702:	460b      	mov	r3, r1
 8008704:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008708:	f7f7 fd82 	bl	8000210 <__aeabi_dsub>
 800870c:	465a      	mov	r2, fp
 800870e:	464b      	mov	r3, r9
 8008710:	f7f7 ff36 	bl	8000580 <__aeabi_dmul>
 8008714:	4602      	mov	r2, r0
 8008716:	460b      	mov	r3, r1
 8008718:	4630      	mov	r0, r6
 800871a:	4639      	mov	r1, r7
 800871c:	f7f7 fd78 	bl	8000210 <__aeabi_dsub>
 8008720:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008724:	f7f7 ff2c 	bl	8000580 <__aeabi_dmul>
 8008728:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800872c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008730:	4610      	mov	r0, r2
 8008732:	4619      	mov	r1, r3
 8008734:	f7f7 ff24 	bl	8000580 <__aeabi_dmul>
 8008738:	a37d      	add	r3, pc, #500	@ (adr r3, 8008930 <__ieee754_pow+0x730>)
 800873a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800873e:	4604      	mov	r4, r0
 8008740:	460d      	mov	r5, r1
 8008742:	f7f7 ff1d 	bl	8000580 <__aeabi_dmul>
 8008746:	a37c      	add	r3, pc, #496	@ (adr r3, 8008938 <__ieee754_pow+0x738>)
 8008748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874c:	f7f7 fd62 	bl	8000214 <__adddf3>
 8008750:	4622      	mov	r2, r4
 8008752:	462b      	mov	r3, r5
 8008754:	f7f7 ff14 	bl	8000580 <__aeabi_dmul>
 8008758:	a379      	add	r3, pc, #484	@ (adr r3, 8008940 <__ieee754_pow+0x740>)
 800875a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875e:	f7f7 fd59 	bl	8000214 <__adddf3>
 8008762:	4622      	mov	r2, r4
 8008764:	462b      	mov	r3, r5
 8008766:	f7f7 ff0b 	bl	8000580 <__aeabi_dmul>
 800876a:	a377      	add	r3, pc, #476	@ (adr r3, 8008948 <__ieee754_pow+0x748>)
 800876c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008770:	f7f7 fd50 	bl	8000214 <__adddf3>
 8008774:	4622      	mov	r2, r4
 8008776:	462b      	mov	r3, r5
 8008778:	f7f7 ff02 	bl	8000580 <__aeabi_dmul>
 800877c:	a374      	add	r3, pc, #464	@ (adr r3, 8008950 <__ieee754_pow+0x750>)
 800877e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008782:	f7f7 fd47 	bl	8000214 <__adddf3>
 8008786:	4622      	mov	r2, r4
 8008788:	462b      	mov	r3, r5
 800878a:	f7f7 fef9 	bl	8000580 <__aeabi_dmul>
 800878e:	a372      	add	r3, pc, #456	@ (adr r3, 8008958 <__ieee754_pow+0x758>)
 8008790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008794:	f7f7 fd3e 	bl	8000214 <__adddf3>
 8008798:	4622      	mov	r2, r4
 800879a:	4606      	mov	r6, r0
 800879c:	460f      	mov	r7, r1
 800879e:	462b      	mov	r3, r5
 80087a0:	4620      	mov	r0, r4
 80087a2:	4629      	mov	r1, r5
 80087a4:	f7f7 feec 	bl	8000580 <__aeabi_dmul>
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	4630      	mov	r0, r6
 80087ae:	4639      	mov	r1, r7
 80087b0:	f7f7 fee6 	bl	8000580 <__aeabi_dmul>
 80087b4:	465a      	mov	r2, fp
 80087b6:	4604      	mov	r4, r0
 80087b8:	460d      	mov	r5, r1
 80087ba:	464b      	mov	r3, r9
 80087bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087c0:	f7f7 fd28 	bl	8000214 <__adddf3>
 80087c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80087c8:	f7f7 feda 	bl	8000580 <__aeabi_dmul>
 80087cc:	4622      	mov	r2, r4
 80087ce:	462b      	mov	r3, r5
 80087d0:	f7f7 fd20 	bl	8000214 <__adddf3>
 80087d4:	465a      	mov	r2, fp
 80087d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80087da:	464b      	mov	r3, r9
 80087dc:	4658      	mov	r0, fp
 80087de:	4649      	mov	r1, r9
 80087e0:	f7f7 fece 	bl	8000580 <__aeabi_dmul>
 80087e4:	4b6a      	ldr	r3, [pc, #424]	@ (8008990 <__ieee754_pow+0x790>)
 80087e6:	2200      	movs	r2, #0
 80087e8:	4606      	mov	r6, r0
 80087ea:	460f      	mov	r7, r1
 80087ec:	f7f7 fd12 	bl	8000214 <__adddf3>
 80087f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80087f4:	f7f7 fd0e 	bl	8000214 <__adddf3>
 80087f8:	46d8      	mov	r8, fp
 80087fa:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80087fe:	460d      	mov	r5, r1
 8008800:	465a      	mov	r2, fp
 8008802:	460b      	mov	r3, r1
 8008804:	4640      	mov	r0, r8
 8008806:	4649      	mov	r1, r9
 8008808:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800880c:	f7f7 feb8 	bl	8000580 <__aeabi_dmul>
 8008810:	465c      	mov	r4, fp
 8008812:	4680      	mov	r8, r0
 8008814:	4689      	mov	r9, r1
 8008816:	4b5e      	ldr	r3, [pc, #376]	@ (8008990 <__ieee754_pow+0x790>)
 8008818:	2200      	movs	r2, #0
 800881a:	4620      	mov	r0, r4
 800881c:	4629      	mov	r1, r5
 800881e:	f7f7 fcf7 	bl	8000210 <__aeabi_dsub>
 8008822:	4632      	mov	r2, r6
 8008824:	463b      	mov	r3, r7
 8008826:	f7f7 fcf3 	bl	8000210 <__aeabi_dsub>
 800882a:	4602      	mov	r2, r0
 800882c:	460b      	mov	r3, r1
 800882e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008832:	f7f7 fced 	bl	8000210 <__aeabi_dsub>
 8008836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800883a:	f7f7 fea1 	bl	8000580 <__aeabi_dmul>
 800883e:	4622      	mov	r2, r4
 8008840:	4606      	mov	r6, r0
 8008842:	460f      	mov	r7, r1
 8008844:	462b      	mov	r3, r5
 8008846:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800884a:	f7f7 fe99 	bl	8000580 <__aeabi_dmul>
 800884e:	4602      	mov	r2, r0
 8008850:	460b      	mov	r3, r1
 8008852:	4630      	mov	r0, r6
 8008854:	4639      	mov	r1, r7
 8008856:	f7f7 fcdd 	bl	8000214 <__adddf3>
 800885a:	4606      	mov	r6, r0
 800885c:	460f      	mov	r7, r1
 800885e:	4602      	mov	r2, r0
 8008860:	460b      	mov	r3, r1
 8008862:	4640      	mov	r0, r8
 8008864:	4649      	mov	r1, r9
 8008866:	f7f7 fcd5 	bl	8000214 <__adddf3>
 800886a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800886e:	a33c      	add	r3, pc, #240	@ (adr r3, 8008960 <__ieee754_pow+0x760>)
 8008870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008874:	4658      	mov	r0, fp
 8008876:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800887a:	460d      	mov	r5, r1
 800887c:	f7f7 fe80 	bl	8000580 <__aeabi_dmul>
 8008880:	465c      	mov	r4, fp
 8008882:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008886:	4642      	mov	r2, r8
 8008888:	464b      	mov	r3, r9
 800888a:	4620      	mov	r0, r4
 800888c:	4629      	mov	r1, r5
 800888e:	f7f7 fcbf 	bl	8000210 <__aeabi_dsub>
 8008892:	4602      	mov	r2, r0
 8008894:	460b      	mov	r3, r1
 8008896:	4630      	mov	r0, r6
 8008898:	4639      	mov	r1, r7
 800889a:	f7f7 fcb9 	bl	8000210 <__aeabi_dsub>
 800889e:	a332      	add	r3, pc, #200	@ (adr r3, 8008968 <__ieee754_pow+0x768>)
 80088a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a4:	f7f7 fe6c 	bl	8000580 <__aeabi_dmul>
 80088a8:	a331      	add	r3, pc, #196	@ (adr r3, 8008970 <__ieee754_pow+0x770>)
 80088aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ae:	4606      	mov	r6, r0
 80088b0:	460f      	mov	r7, r1
 80088b2:	4620      	mov	r0, r4
 80088b4:	4629      	mov	r1, r5
 80088b6:	f7f7 fe63 	bl	8000580 <__aeabi_dmul>
 80088ba:	4602      	mov	r2, r0
 80088bc:	460b      	mov	r3, r1
 80088be:	4630      	mov	r0, r6
 80088c0:	4639      	mov	r1, r7
 80088c2:	f7f7 fca7 	bl	8000214 <__adddf3>
 80088c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80088c8:	4b32      	ldr	r3, [pc, #200]	@ (8008994 <__ieee754_pow+0x794>)
 80088ca:	4413      	add	r3, r2
 80088cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d0:	f7f7 fca0 	bl	8000214 <__adddf3>
 80088d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80088d8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088da:	f7f7 fde7 	bl	80004ac <__aeabi_i2d>
 80088de:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80088e0:	4b2d      	ldr	r3, [pc, #180]	@ (8008998 <__ieee754_pow+0x798>)
 80088e2:	4413      	add	r3, r2
 80088e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80088e8:	4606      	mov	r6, r0
 80088ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088ee:	460f      	mov	r7, r1
 80088f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088f4:	f7f7 fc8e 	bl	8000214 <__adddf3>
 80088f8:	4642      	mov	r2, r8
 80088fa:	464b      	mov	r3, r9
 80088fc:	f7f7 fc8a 	bl	8000214 <__adddf3>
 8008900:	4632      	mov	r2, r6
 8008902:	463b      	mov	r3, r7
 8008904:	f7f7 fc86 	bl	8000214 <__adddf3>
 8008908:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800890c:	4632      	mov	r2, r6
 800890e:	463b      	mov	r3, r7
 8008910:	4658      	mov	r0, fp
 8008912:	460d      	mov	r5, r1
 8008914:	f7f7 fc7c 	bl	8000210 <__aeabi_dsub>
 8008918:	4642      	mov	r2, r8
 800891a:	464b      	mov	r3, r9
 800891c:	f7f7 fc78 	bl	8000210 <__aeabi_dsub>
 8008920:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008924:	f7f7 fc74 	bl	8000210 <__aeabi_dsub>
 8008928:	465c      	mov	r4, fp
 800892a:	4602      	mov	r2, r0
 800892c:	e036      	b.n	800899c <__ieee754_pow+0x79c>
 800892e:	bf00      	nop
 8008930:	4a454eef 	.word	0x4a454eef
 8008934:	3fca7e28 	.word	0x3fca7e28
 8008938:	93c9db65 	.word	0x93c9db65
 800893c:	3fcd864a 	.word	0x3fcd864a
 8008940:	a91d4101 	.word	0xa91d4101
 8008944:	3fd17460 	.word	0x3fd17460
 8008948:	518f264d 	.word	0x518f264d
 800894c:	3fd55555 	.word	0x3fd55555
 8008950:	db6fabff 	.word	0xdb6fabff
 8008954:	3fdb6db6 	.word	0x3fdb6db6
 8008958:	33333303 	.word	0x33333303
 800895c:	3fe33333 	.word	0x3fe33333
 8008960:	e0000000 	.word	0xe0000000
 8008964:	3feec709 	.word	0x3feec709
 8008968:	dc3a03fd 	.word	0xdc3a03fd
 800896c:	3feec709 	.word	0x3feec709
 8008970:	145b01f5 	.word	0x145b01f5
 8008974:	be3e2fe0 	.word	0xbe3e2fe0
 8008978:	7ff00000 	.word	0x7ff00000
 800897c:	43400000 	.word	0x43400000
 8008980:	0003988e 	.word	0x0003988e
 8008984:	000bb679 	.word	0x000bb679
 8008988:	08009c30 	.word	0x08009c30
 800898c:	3ff00000 	.word	0x3ff00000
 8008990:	40080000 	.word	0x40080000
 8008994:	08009c10 	.word	0x08009c10
 8008998:	08009c20 	.word	0x08009c20
 800899c:	460b      	mov	r3, r1
 800899e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089a2:	e5d7      	b.n	8008554 <__ieee754_pow+0x354>
 80089a4:	f04f 0a01 	mov.w	sl, #1
 80089a8:	e65e      	b.n	8008668 <__ieee754_pow+0x468>
 80089aa:	a3b4      	add	r3, pc, #720	@ (adr r3, 8008c7c <__ieee754_pow+0xa7c>)
 80089ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b0:	4630      	mov	r0, r6
 80089b2:	4639      	mov	r1, r7
 80089b4:	f7f7 fc2e 	bl	8000214 <__adddf3>
 80089b8:	4642      	mov	r2, r8
 80089ba:	e9cd 0100 	strd	r0, r1, [sp]
 80089be:	464b      	mov	r3, r9
 80089c0:	4620      	mov	r0, r4
 80089c2:	4629      	mov	r1, r5
 80089c4:	f7f7 fc24 	bl	8000210 <__aeabi_dsub>
 80089c8:	4602      	mov	r2, r0
 80089ca:	460b      	mov	r3, r1
 80089cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089d0:	f7f8 f866 	bl	8000aa0 <__aeabi_dcmpgt>
 80089d4:	2800      	cmp	r0, #0
 80089d6:	f47f ae00 	bne.w	80085da <__ieee754_pow+0x3da>
 80089da:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80089de:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80089e2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80089e6:	fa43 fa0a 	asr.w	sl, r3, sl
 80089ea:	44da      	add	sl, fp
 80089ec:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80089f0:	489d      	ldr	r0, [pc, #628]	@ (8008c68 <__ieee754_pow+0xa68>)
 80089f2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80089f6:	4108      	asrs	r0, r1
 80089f8:	ea00 030a 	and.w	r3, r0, sl
 80089fc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8008a00:	f1c1 0114 	rsb	r1, r1, #20
 8008a04:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8008a08:	fa4a fa01 	asr.w	sl, sl, r1
 8008a0c:	f1bb 0f00 	cmp.w	fp, #0
 8008a10:	4640      	mov	r0, r8
 8008a12:	4649      	mov	r1, r9
 8008a14:	f04f 0200 	mov.w	r2, #0
 8008a18:	bfb8      	it	lt
 8008a1a:	f1ca 0a00 	rsblt	sl, sl, #0
 8008a1e:	f7f7 fbf7 	bl	8000210 <__aeabi_dsub>
 8008a22:	4680      	mov	r8, r0
 8008a24:	4689      	mov	r9, r1
 8008a26:	4632      	mov	r2, r6
 8008a28:	463b      	mov	r3, r7
 8008a2a:	4640      	mov	r0, r8
 8008a2c:	4649      	mov	r1, r9
 8008a2e:	f7f7 fbf1 	bl	8000214 <__adddf3>
 8008a32:	2400      	movs	r4, #0
 8008a34:	a37c      	add	r3, pc, #496	@ (adr r3, 8008c28 <__ieee754_pow+0xa28>)
 8008a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	460d      	mov	r5, r1
 8008a3e:	f7f7 fd9f 	bl	8000580 <__aeabi_dmul>
 8008a42:	4642      	mov	r2, r8
 8008a44:	e9cd 0100 	strd	r0, r1, [sp]
 8008a48:	464b      	mov	r3, r9
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	4629      	mov	r1, r5
 8008a4e:	f7f7 fbdf 	bl	8000210 <__aeabi_dsub>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	4630      	mov	r0, r6
 8008a58:	4639      	mov	r1, r7
 8008a5a:	f7f7 fbd9 	bl	8000210 <__aeabi_dsub>
 8008a5e:	a374      	add	r3, pc, #464	@ (adr r3, 8008c30 <__ieee754_pow+0xa30>)
 8008a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a64:	f7f7 fd8c 	bl	8000580 <__aeabi_dmul>
 8008a68:	a373      	add	r3, pc, #460	@ (adr r3, 8008c38 <__ieee754_pow+0xa38>)
 8008a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6e:	4680      	mov	r8, r0
 8008a70:	4689      	mov	r9, r1
 8008a72:	4620      	mov	r0, r4
 8008a74:	4629      	mov	r1, r5
 8008a76:	f7f7 fd83 	bl	8000580 <__aeabi_dmul>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	4640      	mov	r0, r8
 8008a80:	4649      	mov	r1, r9
 8008a82:	f7f7 fbc7 	bl	8000214 <__adddf3>
 8008a86:	4604      	mov	r4, r0
 8008a88:	460d      	mov	r5, r1
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a92:	f7f7 fbbf 	bl	8000214 <__adddf3>
 8008a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a9a:	4680      	mov	r8, r0
 8008a9c:	4689      	mov	r9, r1
 8008a9e:	f7f7 fbb7 	bl	8000210 <__aeabi_dsub>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	4629      	mov	r1, r5
 8008aaa:	f7f7 fbb1 	bl	8000210 <__aeabi_dsub>
 8008aae:	4642      	mov	r2, r8
 8008ab0:	4606      	mov	r6, r0
 8008ab2:	460f      	mov	r7, r1
 8008ab4:	464b      	mov	r3, r9
 8008ab6:	4640      	mov	r0, r8
 8008ab8:	4649      	mov	r1, r9
 8008aba:	f7f7 fd61 	bl	8000580 <__aeabi_dmul>
 8008abe:	a360      	add	r3, pc, #384	@ (adr r3, 8008c40 <__ieee754_pow+0xa40>)
 8008ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac4:	4604      	mov	r4, r0
 8008ac6:	460d      	mov	r5, r1
 8008ac8:	f7f7 fd5a 	bl	8000580 <__aeabi_dmul>
 8008acc:	a35e      	add	r3, pc, #376	@ (adr r3, 8008c48 <__ieee754_pow+0xa48>)
 8008ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad2:	f7f7 fb9d 	bl	8000210 <__aeabi_dsub>
 8008ad6:	4622      	mov	r2, r4
 8008ad8:	462b      	mov	r3, r5
 8008ada:	f7f7 fd51 	bl	8000580 <__aeabi_dmul>
 8008ade:	a35c      	add	r3, pc, #368	@ (adr r3, 8008c50 <__ieee754_pow+0xa50>)
 8008ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae4:	f7f7 fb96 	bl	8000214 <__adddf3>
 8008ae8:	4622      	mov	r2, r4
 8008aea:	462b      	mov	r3, r5
 8008aec:	f7f7 fd48 	bl	8000580 <__aeabi_dmul>
 8008af0:	a359      	add	r3, pc, #356	@ (adr r3, 8008c58 <__ieee754_pow+0xa58>)
 8008af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af6:	f7f7 fb8b 	bl	8000210 <__aeabi_dsub>
 8008afa:	4622      	mov	r2, r4
 8008afc:	462b      	mov	r3, r5
 8008afe:	f7f7 fd3f 	bl	8000580 <__aeabi_dmul>
 8008b02:	a357      	add	r3, pc, #348	@ (adr r3, 8008c60 <__ieee754_pow+0xa60>)
 8008b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b08:	f7f7 fb84 	bl	8000214 <__adddf3>
 8008b0c:	4622      	mov	r2, r4
 8008b0e:	462b      	mov	r3, r5
 8008b10:	f7f7 fd36 	bl	8000580 <__aeabi_dmul>
 8008b14:	4602      	mov	r2, r0
 8008b16:	460b      	mov	r3, r1
 8008b18:	4640      	mov	r0, r8
 8008b1a:	4649      	mov	r1, r9
 8008b1c:	f7f7 fb78 	bl	8000210 <__aeabi_dsub>
 8008b20:	4604      	mov	r4, r0
 8008b22:	460d      	mov	r5, r1
 8008b24:	4602      	mov	r2, r0
 8008b26:	460b      	mov	r3, r1
 8008b28:	4640      	mov	r0, r8
 8008b2a:	4649      	mov	r1, r9
 8008b2c:	f7f7 fd28 	bl	8000580 <__aeabi_dmul>
 8008b30:	2200      	movs	r2, #0
 8008b32:	e9cd 0100 	strd	r0, r1, [sp]
 8008b36:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	4629      	mov	r1, r5
 8008b3e:	f7f7 fb67 	bl	8000210 <__aeabi_dsub>
 8008b42:	4602      	mov	r2, r0
 8008b44:	460b      	mov	r3, r1
 8008b46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b4a:	f7f7 fe43 	bl	80007d4 <__aeabi_ddiv>
 8008b4e:	4632      	mov	r2, r6
 8008b50:	4604      	mov	r4, r0
 8008b52:	460d      	mov	r5, r1
 8008b54:	463b      	mov	r3, r7
 8008b56:	4640      	mov	r0, r8
 8008b58:	4649      	mov	r1, r9
 8008b5a:	f7f7 fd11 	bl	8000580 <__aeabi_dmul>
 8008b5e:	4632      	mov	r2, r6
 8008b60:	463b      	mov	r3, r7
 8008b62:	f7f7 fb57 	bl	8000214 <__adddf3>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	4629      	mov	r1, r5
 8008b6e:	f7f7 fb4f 	bl	8000210 <__aeabi_dsub>
 8008b72:	4642      	mov	r2, r8
 8008b74:	464b      	mov	r3, r9
 8008b76:	f7f7 fb4b 	bl	8000210 <__aeabi_dsub>
 8008b7a:	460b      	mov	r3, r1
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	493b      	ldr	r1, [pc, #236]	@ (8008c6c <__ieee754_pow+0xa6c>)
 8008b80:	2000      	movs	r0, #0
 8008b82:	f7f7 fb45 	bl	8000210 <__aeabi_dsub>
 8008b86:	ec41 0b10 	vmov	d0, r0, r1
 8008b8a:	ee10 3a90 	vmov	r3, s1
 8008b8e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008b92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b96:	da30      	bge.n	8008bfa <__ieee754_pow+0x9fa>
 8008b98:	4650      	mov	r0, sl
 8008b9a:	f000 fa79 	bl	8009090 <scalbn>
 8008b9e:	ec51 0b10 	vmov	r0, r1, d0
 8008ba2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ba6:	f7ff bbd2 	b.w	800834e <__ieee754_pow+0x14e>
 8008baa:	4c31      	ldr	r4, [pc, #196]	@ (8008c70 <__ieee754_pow+0xa70>)
 8008bac:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008bb0:	42a3      	cmp	r3, r4
 8008bb2:	d91a      	bls.n	8008bea <__ieee754_pow+0x9ea>
 8008bb4:	4b2f      	ldr	r3, [pc, #188]	@ (8008c74 <__ieee754_pow+0xa74>)
 8008bb6:	440b      	add	r3, r1
 8008bb8:	4303      	orrs	r3, r0
 8008bba:	d009      	beq.n	8008bd0 <__ieee754_pow+0x9d0>
 8008bbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	f7f7 ff4e 	bl	8000a64 <__aeabi_dcmplt>
 8008bc8:	3800      	subs	r0, #0
 8008bca:	bf18      	it	ne
 8008bcc:	2001      	movne	r0, #1
 8008bce:	e42b      	b.n	8008428 <__ieee754_pow+0x228>
 8008bd0:	4642      	mov	r2, r8
 8008bd2:	464b      	mov	r3, r9
 8008bd4:	f7f7 fb1c 	bl	8000210 <__aeabi_dsub>
 8008bd8:	4632      	mov	r2, r6
 8008bda:	463b      	mov	r3, r7
 8008bdc:	f7f7 ff56 	bl	8000a8c <__aeabi_dcmpge>
 8008be0:	2800      	cmp	r0, #0
 8008be2:	d1eb      	bne.n	8008bbc <__ieee754_pow+0x9bc>
 8008be4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8008c84 <__ieee754_pow+0xa84>
 8008be8:	e6f7      	b.n	80089da <__ieee754_pow+0x7da>
 8008bea:	469a      	mov	sl, r3
 8008bec:	4b22      	ldr	r3, [pc, #136]	@ (8008c78 <__ieee754_pow+0xa78>)
 8008bee:	459a      	cmp	sl, r3
 8008bf0:	f63f aef3 	bhi.w	80089da <__ieee754_pow+0x7da>
 8008bf4:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008bf8:	e715      	b.n	8008a26 <__ieee754_pow+0x826>
 8008bfa:	ec51 0b10 	vmov	r0, r1, d0
 8008bfe:	4619      	mov	r1, r3
 8008c00:	e7cf      	b.n	8008ba2 <__ieee754_pow+0x9a2>
 8008c02:	491a      	ldr	r1, [pc, #104]	@ (8008c6c <__ieee754_pow+0xa6c>)
 8008c04:	2000      	movs	r0, #0
 8008c06:	f7ff bb18 	b.w	800823a <__ieee754_pow+0x3a>
 8008c0a:	2000      	movs	r0, #0
 8008c0c:	2100      	movs	r1, #0
 8008c0e:	f7ff bb14 	b.w	800823a <__ieee754_pow+0x3a>
 8008c12:	4630      	mov	r0, r6
 8008c14:	4639      	mov	r1, r7
 8008c16:	f7ff bb10 	b.w	800823a <__ieee754_pow+0x3a>
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	f7ff bb5e 	b.w	80082dc <__ieee754_pow+0xdc>
 8008c20:	2400      	movs	r4, #0
 8008c22:	f7ff bb49 	b.w	80082b8 <__ieee754_pow+0xb8>
 8008c26:	bf00      	nop
 8008c28:	00000000 	.word	0x00000000
 8008c2c:	3fe62e43 	.word	0x3fe62e43
 8008c30:	fefa39ef 	.word	0xfefa39ef
 8008c34:	3fe62e42 	.word	0x3fe62e42
 8008c38:	0ca86c39 	.word	0x0ca86c39
 8008c3c:	be205c61 	.word	0xbe205c61
 8008c40:	72bea4d0 	.word	0x72bea4d0
 8008c44:	3e663769 	.word	0x3e663769
 8008c48:	c5d26bf1 	.word	0xc5d26bf1
 8008c4c:	3ebbbd41 	.word	0x3ebbbd41
 8008c50:	af25de2c 	.word	0xaf25de2c
 8008c54:	3f11566a 	.word	0x3f11566a
 8008c58:	16bebd93 	.word	0x16bebd93
 8008c5c:	3f66c16c 	.word	0x3f66c16c
 8008c60:	5555553e 	.word	0x5555553e
 8008c64:	3fc55555 	.word	0x3fc55555
 8008c68:	fff00000 	.word	0xfff00000
 8008c6c:	3ff00000 	.word	0x3ff00000
 8008c70:	4090cbff 	.word	0x4090cbff
 8008c74:	3f6f3400 	.word	0x3f6f3400
 8008c78:	3fe00000 	.word	0x3fe00000
 8008c7c:	652b82fe 	.word	0x652b82fe
 8008c80:	3c971547 	.word	0x3c971547
 8008c84:	4090cc00 	.word	0x4090cc00

08008c88 <__ieee754_rem_pio2>:
 8008c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8c:	ec57 6b10 	vmov	r6, r7, d0
 8008c90:	4bc5      	ldr	r3, [pc, #788]	@ (8008fa8 <__ieee754_rem_pio2+0x320>)
 8008c92:	b08d      	sub	sp, #52	@ 0x34
 8008c94:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008c98:	4598      	cmp	r8, r3
 8008c9a:	4604      	mov	r4, r0
 8008c9c:	9704      	str	r7, [sp, #16]
 8008c9e:	d807      	bhi.n	8008cb0 <__ieee754_rem_pio2+0x28>
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	ed80 0b00 	vstr	d0, [r0]
 8008ca8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008cac:	2500      	movs	r5, #0
 8008cae:	e028      	b.n	8008d02 <__ieee754_rem_pio2+0x7a>
 8008cb0:	4bbe      	ldr	r3, [pc, #760]	@ (8008fac <__ieee754_rem_pio2+0x324>)
 8008cb2:	4598      	cmp	r8, r3
 8008cb4:	d878      	bhi.n	8008da8 <__ieee754_rem_pio2+0x120>
 8008cb6:	9b04      	ldr	r3, [sp, #16]
 8008cb8:	4dbd      	ldr	r5, [pc, #756]	@ (8008fb0 <__ieee754_rem_pio2+0x328>)
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	4630      	mov	r0, r6
 8008cbe:	a3ac      	add	r3, pc, #688	@ (adr r3, 8008f70 <__ieee754_rem_pio2+0x2e8>)
 8008cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc4:	4639      	mov	r1, r7
 8008cc6:	dd38      	ble.n	8008d3a <__ieee754_rem_pio2+0xb2>
 8008cc8:	f7f7 faa2 	bl	8000210 <__aeabi_dsub>
 8008ccc:	45a8      	cmp	r8, r5
 8008cce:	4606      	mov	r6, r0
 8008cd0:	460f      	mov	r7, r1
 8008cd2:	d01a      	beq.n	8008d0a <__ieee754_rem_pio2+0x82>
 8008cd4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8008f78 <__ieee754_rem_pio2+0x2f0>)
 8008cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cda:	f7f7 fa99 	bl	8000210 <__aeabi_dsub>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	4680      	mov	r8, r0
 8008ce4:	4689      	mov	r9, r1
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	4639      	mov	r1, r7
 8008cea:	f7f7 fa91 	bl	8000210 <__aeabi_dsub>
 8008cee:	a3a2      	add	r3, pc, #648	@ (adr r3, 8008f78 <__ieee754_rem_pio2+0x2f0>)
 8008cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf4:	f7f7 fa8c 	bl	8000210 <__aeabi_dsub>
 8008cf8:	e9c4 8900 	strd	r8, r9, [r4]
 8008cfc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008d00:	2501      	movs	r5, #1
 8008d02:	4628      	mov	r0, r5
 8008d04:	b00d      	add	sp, #52	@ 0x34
 8008d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d0a:	a39d      	add	r3, pc, #628	@ (adr r3, 8008f80 <__ieee754_rem_pio2+0x2f8>)
 8008d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d10:	f7f7 fa7e 	bl	8000210 <__aeabi_dsub>
 8008d14:	a39c      	add	r3, pc, #624	@ (adr r3, 8008f88 <__ieee754_rem_pio2+0x300>)
 8008d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1a:	4606      	mov	r6, r0
 8008d1c:	460f      	mov	r7, r1
 8008d1e:	f7f7 fa77 	bl	8000210 <__aeabi_dsub>
 8008d22:	4602      	mov	r2, r0
 8008d24:	460b      	mov	r3, r1
 8008d26:	4680      	mov	r8, r0
 8008d28:	4689      	mov	r9, r1
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	4639      	mov	r1, r7
 8008d2e:	f7f7 fa6f 	bl	8000210 <__aeabi_dsub>
 8008d32:	a395      	add	r3, pc, #596	@ (adr r3, 8008f88 <__ieee754_rem_pio2+0x300>)
 8008d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d38:	e7dc      	b.n	8008cf4 <__ieee754_rem_pio2+0x6c>
 8008d3a:	f7f7 fa6b 	bl	8000214 <__adddf3>
 8008d3e:	45a8      	cmp	r8, r5
 8008d40:	4606      	mov	r6, r0
 8008d42:	460f      	mov	r7, r1
 8008d44:	d018      	beq.n	8008d78 <__ieee754_rem_pio2+0xf0>
 8008d46:	a38c      	add	r3, pc, #560	@ (adr r3, 8008f78 <__ieee754_rem_pio2+0x2f0>)
 8008d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4c:	f7f7 fa62 	bl	8000214 <__adddf3>
 8008d50:	4602      	mov	r2, r0
 8008d52:	460b      	mov	r3, r1
 8008d54:	4680      	mov	r8, r0
 8008d56:	4689      	mov	r9, r1
 8008d58:	4630      	mov	r0, r6
 8008d5a:	4639      	mov	r1, r7
 8008d5c:	f7f7 fa58 	bl	8000210 <__aeabi_dsub>
 8008d60:	a385      	add	r3, pc, #532	@ (adr r3, 8008f78 <__ieee754_rem_pio2+0x2f0>)
 8008d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d66:	f7f7 fa55 	bl	8000214 <__adddf3>
 8008d6a:	f04f 35ff 	mov.w	r5, #4294967295
 8008d6e:	e9c4 8900 	strd	r8, r9, [r4]
 8008d72:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008d76:	e7c4      	b.n	8008d02 <__ieee754_rem_pio2+0x7a>
 8008d78:	a381      	add	r3, pc, #516	@ (adr r3, 8008f80 <__ieee754_rem_pio2+0x2f8>)
 8008d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7e:	f7f7 fa49 	bl	8000214 <__adddf3>
 8008d82:	a381      	add	r3, pc, #516	@ (adr r3, 8008f88 <__ieee754_rem_pio2+0x300>)
 8008d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d88:	4606      	mov	r6, r0
 8008d8a:	460f      	mov	r7, r1
 8008d8c:	f7f7 fa42 	bl	8000214 <__adddf3>
 8008d90:	4602      	mov	r2, r0
 8008d92:	460b      	mov	r3, r1
 8008d94:	4680      	mov	r8, r0
 8008d96:	4689      	mov	r9, r1
 8008d98:	4630      	mov	r0, r6
 8008d9a:	4639      	mov	r1, r7
 8008d9c:	f7f7 fa38 	bl	8000210 <__aeabi_dsub>
 8008da0:	a379      	add	r3, pc, #484	@ (adr r3, 8008f88 <__ieee754_rem_pio2+0x300>)
 8008da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da6:	e7de      	b.n	8008d66 <__ieee754_rem_pio2+0xde>
 8008da8:	4b82      	ldr	r3, [pc, #520]	@ (8008fb4 <__ieee754_rem_pio2+0x32c>)
 8008daa:	4598      	cmp	r8, r3
 8008dac:	f200 80d1 	bhi.w	8008f52 <__ieee754_rem_pio2+0x2ca>
 8008db0:	f000 f966 	bl	8009080 <fabs>
 8008db4:	ec57 6b10 	vmov	r6, r7, d0
 8008db8:	a375      	add	r3, pc, #468	@ (adr r3, 8008f90 <__ieee754_rem_pio2+0x308>)
 8008dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dbe:	4630      	mov	r0, r6
 8008dc0:	4639      	mov	r1, r7
 8008dc2:	f7f7 fbdd 	bl	8000580 <__aeabi_dmul>
 8008dc6:	4b7c      	ldr	r3, [pc, #496]	@ (8008fb8 <__ieee754_rem_pio2+0x330>)
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f7f7 fa23 	bl	8000214 <__adddf3>
 8008dce:	f7f7 fe87 	bl	8000ae0 <__aeabi_d2iz>
 8008dd2:	4605      	mov	r5, r0
 8008dd4:	f7f7 fb6a 	bl	80004ac <__aeabi_i2d>
 8008dd8:	4602      	mov	r2, r0
 8008dda:	460b      	mov	r3, r1
 8008ddc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008de0:	a363      	add	r3, pc, #396	@ (adr r3, 8008f70 <__ieee754_rem_pio2+0x2e8>)
 8008de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de6:	f7f7 fbcb 	bl	8000580 <__aeabi_dmul>
 8008dea:	4602      	mov	r2, r0
 8008dec:	460b      	mov	r3, r1
 8008dee:	4630      	mov	r0, r6
 8008df0:	4639      	mov	r1, r7
 8008df2:	f7f7 fa0d 	bl	8000210 <__aeabi_dsub>
 8008df6:	a360      	add	r3, pc, #384	@ (adr r3, 8008f78 <__ieee754_rem_pio2+0x2f0>)
 8008df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfc:	4682      	mov	sl, r0
 8008dfe:	468b      	mov	fp, r1
 8008e00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e04:	f7f7 fbbc 	bl	8000580 <__aeabi_dmul>
 8008e08:	2d1f      	cmp	r5, #31
 8008e0a:	4606      	mov	r6, r0
 8008e0c:	460f      	mov	r7, r1
 8008e0e:	dc0c      	bgt.n	8008e2a <__ieee754_rem_pio2+0x1a2>
 8008e10:	4b6a      	ldr	r3, [pc, #424]	@ (8008fbc <__ieee754_rem_pio2+0x334>)
 8008e12:	1e6a      	subs	r2, r5, #1
 8008e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e18:	4543      	cmp	r3, r8
 8008e1a:	d006      	beq.n	8008e2a <__ieee754_rem_pio2+0x1a2>
 8008e1c:	4632      	mov	r2, r6
 8008e1e:	463b      	mov	r3, r7
 8008e20:	4650      	mov	r0, sl
 8008e22:	4659      	mov	r1, fp
 8008e24:	f7f7 f9f4 	bl	8000210 <__aeabi_dsub>
 8008e28:	e00e      	b.n	8008e48 <__ieee754_rem_pio2+0x1c0>
 8008e2a:	463b      	mov	r3, r7
 8008e2c:	4632      	mov	r2, r6
 8008e2e:	4650      	mov	r0, sl
 8008e30:	4659      	mov	r1, fp
 8008e32:	f7f7 f9ed 	bl	8000210 <__aeabi_dsub>
 8008e36:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008e3a:	9305      	str	r3, [sp, #20]
 8008e3c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008e40:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008e44:	2b10      	cmp	r3, #16
 8008e46:	dc02      	bgt.n	8008e4e <__ieee754_rem_pio2+0x1c6>
 8008e48:	e9c4 0100 	strd	r0, r1, [r4]
 8008e4c:	e039      	b.n	8008ec2 <__ieee754_rem_pio2+0x23a>
 8008e4e:	a34c      	add	r3, pc, #304	@ (adr r3, 8008f80 <__ieee754_rem_pio2+0x2f8>)
 8008e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e58:	f7f7 fb92 	bl	8000580 <__aeabi_dmul>
 8008e5c:	4606      	mov	r6, r0
 8008e5e:	460f      	mov	r7, r1
 8008e60:	4602      	mov	r2, r0
 8008e62:	460b      	mov	r3, r1
 8008e64:	4650      	mov	r0, sl
 8008e66:	4659      	mov	r1, fp
 8008e68:	f7f7 f9d2 	bl	8000210 <__aeabi_dsub>
 8008e6c:	4602      	mov	r2, r0
 8008e6e:	460b      	mov	r3, r1
 8008e70:	4680      	mov	r8, r0
 8008e72:	4689      	mov	r9, r1
 8008e74:	4650      	mov	r0, sl
 8008e76:	4659      	mov	r1, fp
 8008e78:	f7f7 f9ca 	bl	8000210 <__aeabi_dsub>
 8008e7c:	4632      	mov	r2, r6
 8008e7e:	463b      	mov	r3, r7
 8008e80:	f7f7 f9c6 	bl	8000210 <__aeabi_dsub>
 8008e84:	a340      	add	r3, pc, #256	@ (adr r3, 8008f88 <__ieee754_rem_pio2+0x300>)
 8008e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8a:	4606      	mov	r6, r0
 8008e8c:	460f      	mov	r7, r1
 8008e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e92:	f7f7 fb75 	bl	8000580 <__aeabi_dmul>
 8008e96:	4632      	mov	r2, r6
 8008e98:	463b      	mov	r3, r7
 8008e9a:	f7f7 f9b9 	bl	8000210 <__aeabi_dsub>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	4606      	mov	r6, r0
 8008ea4:	460f      	mov	r7, r1
 8008ea6:	4640      	mov	r0, r8
 8008ea8:	4649      	mov	r1, r9
 8008eaa:	f7f7 f9b1 	bl	8000210 <__aeabi_dsub>
 8008eae:	9a05      	ldr	r2, [sp, #20]
 8008eb0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008eb4:	1ad3      	subs	r3, r2, r3
 8008eb6:	2b31      	cmp	r3, #49	@ 0x31
 8008eb8:	dc20      	bgt.n	8008efc <__ieee754_rem_pio2+0x274>
 8008eba:	e9c4 0100 	strd	r0, r1, [r4]
 8008ebe:	46c2      	mov	sl, r8
 8008ec0:	46cb      	mov	fp, r9
 8008ec2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008ec6:	4650      	mov	r0, sl
 8008ec8:	4642      	mov	r2, r8
 8008eca:	464b      	mov	r3, r9
 8008ecc:	4659      	mov	r1, fp
 8008ece:	f7f7 f99f 	bl	8000210 <__aeabi_dsub>
 8008ed2:	463b      	mov	r3, r7
 8008ed4:	4632      	mov	r2, r6
 8008ed6:	f7f7 f99b 	bl	8000210 <__aeabi_dsub>
 8008eda:	9b04      	ldr	r3, [sp, #16]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008ee2:	f6bf af0e 	bge.w	8008d02 <__ieee754_rem_pio2+0x7a>
 8008ee6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8008eea:	6063      	str	r3, [r4, #4]
 8008eec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008ef0:	f8c4 8000 	str.w	r8, [r4]
 8008ef4:	60a0      	str	r0, [r4, #8]
 8008ef6:	60e3      	str	r3, [r4, #12]
 8008ef8:	426d      	negs	r5, r5
 8008efa:	e702      	b.n	8008d02 <__ieee754_rem_pio2+0x7a>
 8008efc:	a326      	add	r3, pc, #152	@ (adr r3, 8008f98 <__ieee754_rem_pio2+0x310>)
 8008efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f06:	f7f7 fb3b 	bl	8000580 <__aeabi_dmul>
 8008f0a:	4606      	mov	r6, r0
 8008f0c:	460f      	mov	r7, r1
 8008f0e:	4602      	mov	r2, r0
 8008f10:	460b      	mov	r3, r1
 8008f12:	4640      	mov	r0, r8
 8008f14:	4649      	mov	r1, r9
 8008f16:	f7f7 f97b 	bl	8000210 <__aeabi_dsub>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	4682      	mov	sl, r0
 8008f20:	468b      	mov	fp, r1
 8008f22:	4640      	mov	r0, r8
 8008f24:	4649      	mov	r1, r9
 8008f26:	f7f7 f973 	bl	8000210 <__aeabi_dsub>
 8008f2a:	4632      	mov	r2, r6
 8008f2c:	463b      	mov	r3, r7
 8008f2e:	f7f7 f96f 	bl	8000210 <__aeabi_dsub>
 8008f32:	a31b      	add	r3, pc, #108	@ (adr r3, 8008fa0 <__ieee754_rem_pio2+0x318>)
 8008f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f38:	4606      	mov	r6, r0
 8008f3a:	460f      	mov	r7, r1
 8008f3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f40:	f7f7 fb1e 	bl	8000580 <__aeabi_dmul>
 8008f44:	4632      	mov	r2, r6
 8008f46:	463b      	mov	r3, r7
 8008f48:	f7f7 f962 	bl	8000210 <__aeabi_dsub>
 8008f4c:	4606      	mov	r6, r0
 8008f4e:	460f      	mov	r7, r1
 8008f50:	e764      	b.n	8008e1c <__ieee754_rem_pio2+0x194>
 8008f52:	4b1b      	ldr	r3, [pc, #108]	@ (8008fc0 <__ieee754_rem_pio2+0x338>)
 8008f54:	4598      	cmp	r8, r3
 8008f56:	d935      	bls.n	8008fc4 <__ieee754_rem_pio2+0x33c>
 8008f58:	4632      	mov	r2, r6
 8008f5a:	463b      	mov	r3, r7
 8008f5c:	4630      	mov	r0, r6
 8008f5e:	4639      	mov	r1, r7
 8008f60:	f7f7 f956 	bl	8000210 <__aeabi_dsub>
 8008f64:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008f68:	e9c4 0100 	strd	r0, r1, [r4]
 8008f6c:	e69e      	b.n	8008cac <__ieee754_rem_pio2+0x24>
 8008f6e:	bf00      	nop
 8008f70:	54400000 	.word	0x54400000
 8008f74:	3ff921fb 	.word	0x3ff921fb
 8008f78:	1a626331 	.word	0x1a626331
 8008f7c:	3dd0b461 	.word	0x3dd0b461
 8008f80:	1a600000 	.word	0x1a600000
 8008f84:	3dd0b461 	.word	0x3dd0b461
 8008f88:	2e037073 	.word	0x2e037073
 8008f8c:	3ba3198a 	.word	0x3ba3198a
 8008f90:	6dc9c883 	.word	0x6dc9c883
 8008f94:	3fe45f30 	.word	0x3fe45f30
 8008f98:	2e000000 	.word	0x2e000000
 8008f9c:	3ba3198a 	.word	0x3ba3198a
 8008fa0:	252049c1 	.word	0x252049c1
 8008fa4:	397b839a 	.word	0x397b839a
 8008fa8:	3fe921fb 	.word	0x3fe921fb
 8008fac:	4002d97b 	.word	0x4002d97b
 8008fb0:	3ff921fb 	.word	0x3ff921fb
 8008fb4:	413921fb 	.word	0x413921fb
 8008fb8:	3fe00000 	.word	0x3fe00000
 8008fbc:	08009c40 	.word	0x08009c40
 8008fc0:	7fefffff 	.word	0x7fefffff
 8008fc4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8008fc8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8008fcc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8008fd0:	4630      	mov	r0, r6
 8008fd2:	460f      	mov	r7, r1
 8008fd4:	f7f7 fd84 	bl	8000ae0 <__aeabi_d2iz>
 8008fd8:	f7f7 fa68 	bl	80004ac <__aeabi_i2d>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	460b      	mov	r3, r1
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	4639      	mov	r1, r7
 8008fe4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008fe8:	f7f7 f912 	bl	8000210 <__aeabi_dsub>
 8008fec:	4b22      	ldr	r3, [pc, #136]	@ (8009078 <__ieee754_rem_pio2+0x3f0>)
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f7f7 fac6 	bl	8000580 <__aeabi_dmul>
 8008ff4:	460f      	mov	r7, r1
 8008ff6:	4606      	mov	r6, r0
 8008ff8:	f7f7 fd72 	bl	8000ae0 <__aeabi_d2iz>
 8008ffc:	f7f7 fa56 	bl	80004ac <__aeabi_i2d>
 8009000:	4602      	mov	r2, r0
 8009002:	460b      	mov	r3, r1
 8009004:	4630      	mov	r0, r6
 8009006:	4639      	mov	r1, r7
 8009008:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800900c:	f7f7 f900 	bl	8000210 <__aeabi_dsub>
 8009010:	4b19      	ldr	r3, [pc, #100]	@ (8009078 <__ieee754_rem_pio2+0x3f0>)
 8009012:	2200      	movs	r2, #0
 8009014:	f7f7 fab4 	bl	8000580 <__aeabi_dmul>
 8009018:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800901c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8009020:	f04f 0803 	mov.w	r8, #3
 8009024:	2600      	movs	r6, #0
 8009026:	2700      	movs	r7, #0
 8009028:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800902c:	4632      	mov	r2, r6
 800902e:	463b      	mov	r3, r7
 8009030:	46c2      	mov	sl, r8
 8009032:	f108 38ff 	add.w	r8, r8, #4294967295
 8009036:	f7f7 fd0b 	bl	8000a50 <__aeabi_dcmpeq>
 800903a:	2800      	cmp	r0, #0
 800903c:	d1f4      	bne.n	8009028 <__ieee754_rem_pio2+0x3a0>
 800903e:	4b0f      	ldr	r3, [pc, #60]	@ (800907c <__ieee754_rem_pio2+0x3f4>)
 8009040:	9301      	str	r3, [sp, #4]
 8009042:	2302      	movs	r3, #2
 8009044:	9300      	str	r3, [sp, #0]
 8009046:	462a      	mov	r2, r5
 8009048:	4653      	mov	r3, sl
 800904a:	4621      	mov	r1, r4
 800904c:	a806      	add	r0, sp, #24
 800904e:	f000 f9b7 	bl	80093c0 <__kernel_rem_pio2>
 8009052:	9b04      	ldr	r3, [sp, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	4605      	mov	r5, r0
 8009058:	f6bf ae53 	bge.w	8008d02 <__ieee754_rem_pio2+0x7a>
 800905c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8009060:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009064:	e9c4 2300 	strd	r2, r3, [r4]
 8009068:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800906c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009070:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8009074:	e740      	b.n	8008ef8 <__ieee754_rem_pio2+0x270>
 8009076:	bf00      	nop
 8009078:	41700000 	.word	0x41700000
 800907c:	08009cc0 	.word	0x08009cc0

08009080 <fabs>:
 8009080:	ec51 0b10 	vmov	r0, r1, d0
 8009084:	4602      	mov	r2, r0
 8009086:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800908a:	ec43 2b10 	vmov	d0, r2, r3
 800908e:	4770      	bx	lr

08009090 <scalbn>:
 8009090:	b570      	push	{r4, r5, r6, lr}
 8009092:	ec55 4b10 	vmov	r4, r5, d0
 8009096:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800909a:	4606      	mov	r6, r0
 800909c:	462b      	mov	r3, r5
 800909e:	b991      	cbnz	r1, 80090c6 <scalbn+0x36>
 80090a0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80090a4:	4323      	orrs	r3, r4
 80090a6:	d03d      	beq.n	8009124 <scalbn+0x94>
 80090a8:	4b35      	ldr	r3, [pc, #212]	@ (8009180 <scalbn+0xf0>)
 80090aa:	4620      	mov	r0, r4
 80090ac:	4629      	mov	r1, r5
 80090ae:	2200      	movs	r2, #0
 80090b0:	f7f7 fa66 	bl	8000580 <__aeabi_dmul>
 80090b4:	4b33      	ldr	r3, [pc, #204]	@ (8009184 <scalbn+0xf4>)
 80090b6:	429e      	cmp	r6, r3
 80090b8:	4604      	mov	r4, r0
 80090ba:	460d      	mov	r5, r1
 80090bc:	da0f      	bge.n	80090de <scalbn+0x4e>
 80090be:	a328      	add	r3, pc, #160	@ (adr r3, 8009160 <scalbn+0xd0>)
 80090c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c4:	e01e      	b.n	8009104 <scalbn+0x74>
 80090c6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80090ca:	4291      	cmp	r1, r2
 80090cc:	d10b      	bne.n	80090e6 <scalbn+0x56>
 80090ce:	4622      	mov	r2, r4
 80090d0:	4620      	mov	r0, r4
 80090d2:	4629      	mov	r1, r5
 80090d4:	f7f7 f89e 	bl	8000214 <__adddf3>
 80090d8:	4604      	mov	r4, r0
 80090da:	460d      	mov	r5, r1
 80090dc:	e022      	b.n	8009124 <scalbn+0x94>
 80090de:	460b      	mov	r3, r1
 80090e0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80090e4:	3936      	subs	r1, #54	@ 0x36
 80090e6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80090ea:	4296      	cmp	r6, r2
 80090ec:	dd0d      	ble.n	800910a <scalbn+0x7a>
 80090ee:	2d00      	cmp	r5, #0
 80090f0:	a11d      	add	r1, pc, #116	@ (adr r1, 8009168 <scalbn+0xd8>)
 80090f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090f6:	da02      	bge.n	80090fe <scalbn+0x6e>
 80090f8:	a11d      	add	r1, pc, #116	@ (adr r1, 8009170 <scalbn+0xe0>)
 80090fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090fe:	a31a      	add	r3, pc, #104	@ (adr r3, 8009168 <scalbn+0xd8>)
 8009100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009104:	f7f7 fa3c 	bl	8000580 <__aeabi_dmul>
 8009108:	e7e6      	b.n	80090d8 <scalbn+0x48>
 800910a:	1872      	adds	r2, r6, r1
 800910c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009110:	428a      	cmp	r2, r1
 8009112:	dcec      	bgt.n	80090ee <scalbn+0x5e>
 8009114:	2a00      	cmp	r2, #0
 8009116:	dd08      	ble.n	800912a <scalbn+0x9a>
 8009118:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800911c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009120:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009124:	ec45 4b10 	vmov	d0, r4, r5
 8009128:	bd70      	pop	{r4, r5, r6, pc}
 800912a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800912e:	da08      	bge.n	8009142 <scalbn+0xb2>
 8009130:	2d00      	cmp	r5, #0
 8009132:	a10b      	add	r1, pc, #44	@ (adr r1, 8009160 <scalbn+0xd0>)
 8009134:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009138:	dac1      	bge.n	80090be <scalbn+0x2e>
 800913a:	a10f      	add	r1, pc, #60	@ (adr r1, 8009178 <scalbn+0xe8>)
 800913c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009140:	e7bd      	b.n	80090be <scalbn+0x2e>
 8009142:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009146:	3236      	adds	r2, #54	@ 0x36
 8009148:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800914c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009150:	4620      	mov	r0, r4
 8009152:	4b0d      	ldr	r3, [pc, #52]	@ (8009188 <scalbn+0xf8>)
 8009154:	4629      	mov	r1, r5
 8009156:	2200      	movs	r2, #0
 8009158:	e7d4      	b.n	8009104 <scalbn+0x74>
 800915a:	bf00      	nop
 800915c:	f3af 8000 	nop.w
 8009160:	c2f8f359 	.word	0xc2f8f359
 8009164:	01a56e1f 	.word	0x01a56e1f
 8009168:	8800759c 	.word	0x8800759c
 800916c:	7e37e43c 	.word	0x7e37e43c
 8009170:	8800759c 	.word	0x8800759c
 8009174:	fe37e43c 	.word	0xfe37e43c
 8009178:	c2f8f359 	.word	0xc2f8f359
 800917c:	81a56e1f 	.word	0x81a56e1f
 8009180:	43500000 	.word	0x43500000
 8009184:	ffff3cb0 	.word	0xffff3cb0
 8009188:	3c900000 	.word	0x3c900000

0800918c <with_errno>:
 800918c:	b510      	push	{r4, lr}
 800918e:	ed2d 8b02 	vpush	{d8}
 8009192:	eeb0 8a40 	vmov.f32	s16, s0
 8009196:	eef0 8a60 	vmov.f32	s17, s1
 800919a:	4604      	mov	r4, r0
 800919c:	f000 fcec 	bl	8009b78 <__errno>
 80091a0:	eeb0 0a48 	vmov.f32	s0, s16
 80091a4:	eef0 0a68 	vmov.f32	s1, s17
 80091a8:	ecbd 8b02 	vpop	{d8}
 80091ac:	6004      	str	r4, [r0, #0]
 80091ae:	bd10      	pop	{r4, pc}

080091b0 <xflow>:
 80091b0:	4603      	mov	r3, r0
 80091b2:	b507      	push	{r0, r1, r2, lr}
 80091b4:	ec51 0b10 	vmov	r0, r1, d0
 80091b8:	b183      	cbz	r3, 80091dc <xflow+0x2c>
 80091ba:	4602      	mov	r2, r0
 80091bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80091c0:	e9cd 2300 	strd	r2, r3, [sp]
 80091c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091c8:	f7f7 f9da 	bl	8000580 <__aeabi_dmul>
 80091cc:	ec41 0b10 	vmov	d0, r0, r1
 80091d0:	2022      	movs	r0, #34	@ 0x22
 80091d2:	b003      	add	sp, #12
 80091d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80091d8:	f7ff bfd8 	b.w	800918c <with_errno>
 80091dc:	4602      	mov	r2, r0
 80091de:	460b      	mov	r3, r1
 80091e0:	e7ee      	b.n	80091c0 <xflow+0x10>
 80091e2:	0000      	movs	r0, r0
 80091e4:	0000      	movs	r0, r0
	...

080091e8 <__math_uflow>:
 80091e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80091f0 <__math_uflow+0x8>
 80091ec:	f7ff bfe0 	b.w	80091b0 <xflow>
 80091f0:	00000000 	.word	0x00000000
 80091f4:	10000000 	.word	0x10000000

080091f8 <__math_oflow>:
 80091f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009200 <__math_oflow+0x8>
 80091fc:	f7ff bfd8 	b.w	80091b0 <xflow>
 8009200:	00000000 	.word	0x00000000
 8009204:	70000000 	.word	0x70000000

08009208 <__ieee754_sqrt>:
 8009208:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800920c:	4a68      	ldr	r2, [pc, #416]	@ (80093b0 <__ieee754_sqrt+0x1a8>)
 800920e:	ec55 4b10 	vmov	r4, r5, d0
 8009212:	43aa      	bics	r2, r5
 8009214:	462b      	mov	r3, r5
 8009216:	4621      	mov	r1, r4
 8009218:	d110      	bne.n	800923c <__ieee754_sqrt+0x34>
 800921a:	4622      	mov	r2, r4
 800921c:	4620      	mov	r0, r4
 800921e:	4629      	mov	r1, r5
 8009220:	f7f7 f9ae 	bl	8000580 <__aeabi_dmul>
 8009224:	4602      	mov	r2, r0
 8009226:	460b      	mov	r3, r1
 8009228:	4620      	mov	r0, r4
 800922a:	4629      	mov	r1, r5
 800922c:	f7f6 fff2 	bl	8000214 <__adddf3>
 8009230:	4604      	mov	r4, r0
 8009232:	460d      	mov	r5, r1
 8009234:	ec45 4b10 	vmov	d0, r4, r5
 8009238:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800923c:	2d00      	cmp	r5, #0
 800923e:	dc0e      	bgt.n	800925e <__ieee754_sqrt+0x56>
 8009240:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009244:	4322      	orrs	r2, r4
 8009246:	d0f5      	beq.n	8009234 <__ieee754_sqrt+0x2c>
 8009248:	b19d      	cbz	r5, 8009272 <__ieee754_sqrt+0x6a>
 800924a:	4622      	mov	r2, r4
 800924c:	4620      	mov	r0, r4
 800924e:	4629      	mov	r1, r5
 8009250:	f7f6 ffde 	bl	8000210 <__aeabi_dsub>
 8009254:	4602      	mov	r2, r0
 8009256:	460b      	mov	r3, r1
 8009258:	f7f7 fabc 	bl	80007d4 <__aeabi_ddiv>
 800925c:	e7e8      	b.n	8009230 <__ieee754_sqrt+0x28>
 800925e:	152a      	asrs	r2, r5, #20
 8009260:	d115      	bne.n	800928e <__ieee754_sqrt+0x86>
 8009262:	2000      	movs	r0, #0
 8009264:	e009      	b.n	800927a <__ieee754_sqrt+0x72>
 8009266:	0acb      	lsrs	r3, r1, #11
 8009268:	3a15      	subs	r2, #21
 800926a:	0549      	lsls	r1, r1, #21
 800926c:	2b00      	cmp	r3, #0
 800926e:	d0fa      	beq.n	8009266 <__ieee754_sqrt+0x5e>
 8009270:	e7f7      	b.n	8009262 <__ieee754_sqrt+0x5a>
 8009272:	462a      	mov	r2, r5
 8009274:	e7fa      	b.n	800926c <__ieee754_sqrt+0x64>
 8009276:	005b      	lsls	r3, r3, #1
 8009278:	3001      	adds	r0, #1
 800927a:	02dc      	lsls	r4, r3, #11
 800927c:	d5fb      	bpl.n	8009276 <__ieee754_sqrt+0x6e>
 800927e:	1e44      	subs	r4, r0, #1
 8009280:	1b12      	subs	r2, r2, r4
 8009282:	f1c0 0420 	rsb	r4, r0, #32
 8009286:	fa21 f404 	lsr.w	r4, r1, r4
 800928a:	4323      	orrs	r3, r4
 800928c:	4081      	lsls	r1, r0
 800928e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009292:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8009296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800929a:	07d2      	lsls	r2, r2, #31
 800929c:	bf5c      	itt	pl
 800929e:	005b      	lslpl	r3, r3, #1
 80092a0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80092a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80092a8:	bf58      	it	pl
 80092aa:	0049      	lslpl	r1, r1, #1
 80092ac:	2600      	movs	r6, #0
 80092ae:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80092b2:	106d      	asrs	r5, r5, #1
 80092b4:	0049      	lsls	r1, r1, #1
 80092b6:	2016      	movs	r0, #22
 80092b8:	4632      	mov	r2, r6
 80092ba:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80092be:	1917      	adds	r7, r2, r4
 80092c0:	429f      	cmp	r7, r3
 80092c2:	bfde      	ittt	le
 80092c4:	193a      	addle	r2, r7, r4
 80092c6:	1bdb      	suble	r3, r3, r7
 80092c8:	1936      	addle	r6, r6, r4
 80092ca:	0fcf      	lsrs	r7, r1, #31
 80092cc:	3801      	subs	r0, #1
 80092ce:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80092d2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80092d6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80092da:	d1f0      	bne.n	80092be <__ieee754_sqrt+0xb6>
 80092dc:	4604      	mov	r4, r0
 80092de:	2720      	movs	r7, #32
 80092e0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80092e4:	429a      	cmp	r2, r3
 80092e6:	eb00 0e0c 	add.w	lr, r0, ip
 80092ea:	db02      	blt.n	80092f2 <__ieee754_sqrt+0xea>
 80092ec:	d113      	bne.n	8009316 <__ieee754_sqrt+0x10e>
 80092ee:	458e      	cmp	lr, r1
 80092f0:	d811      	bhi.n	8009316 <__ieee754_sqrt+0x10e>
 80092f2:	f1be 0f00 	cmp.w	lr, #0
 80092f6:	eb0e 000c 	add.w	r0, lr, ip
 80092fa:	da42      	bge.n	8009382 <__ieee754_sqrt+0x17a>
 80092fc:	2800      	cmp	r0, #0
 80092fe:	db40      	blt.n	8009382 <__ieee754_sqrt+0x17a>
 8009300:	f102 0801 	add.w	r8, r2, #1
 8009304:	1a9b      	subs	r3, r3, r2
 8009306:	458e      	cmp	lr, r1
 8009308:	bf88      	it	hi
 800930a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800930e:	eba1 010e 	sub.w	r1, r1, lr
 8009312:	4464      	add	r4, ip
 8009314:	4642      	mov	r2, r8
 8009316:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800931a:	3f01      	subs	r7, #1
 800931c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009320:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009324:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009328:	d1dc      	bne.n	80092e4 <__ieee754_sqrt+0xdc>
 800932a:	4319      	orrs	r1, r3
 800932c:	d01b      	beq.n	8009366 <__ieee754_sqrt+0x15e>
 800932e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80093b4 <__ieee754_sqrt+0x1ac>
 8009332:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80093b8 <__ieee754_sqrt+0x1b0>
 8009336:	e9da 0100 	ldrd	r0, r1, [sl]
 800933a:	e9db 2300 	ldrd	r2, r3, [fp]
 800933e:	f7f6 ff67 	bl	8000210 <__aeabi_dsub>
 8009342:	e9da 8900 	ldrd	r8, r9, [sl]
 8009346:	4602      	mov	r2, r0
 8009348:	460b      	mov	r3, r1
 800934a:	4640      	mov	r0, r8
 800934c:	4649      	mov	r1, r9
 800934e:	f7f7 fb93 	bl	8000a78 <__aeabi_dcmple>
 8009352:	b140      	cbz	r0, 8009366 <__ieee754_sqrt+0x15e>
 8009354:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009358:	e9da 0100 	ldrd	r0, r1, [sl]
 800935c:	e9db 2300 	ldrd	r2, r3, [fp]
 8009360:	d111      	bne.n	8009386 <__ieee754_sqrt+0x17e>
 8009362:	3601      	adds	r6, #1
 8009364:	463c      	mov	r4, r7
 8009366:	1072      	asrs	r2, r6, #1
 8009368:	0863      	lsrs	r3, r4, #1
 800936a:	07f1      	lsls	r1, r6, #31
 800936c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009370:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8009374:	bf48      	it	mi
 8009376:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800937a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800937e:	4618      	mov	r0, r3
 8009380:	e756      	b.n	8009230 <__ieee754_sqrt+0x28>
 8009382:	4690      	mov	r8, r2
 8009384:	e7be      	b.n	8009304 <__ieee754_sqrt+0xfc>
 8009386:	f7f6 ff45 	bl	8000214 <__adddf3>
 800938a:	e9da 8900 	ldrd	r8, r9, [sl]
 800938e:	4602      	mov	r2, r0
 8009390:	460b      	mov	r3, r1
 8009392:	4640      	mov	r0, r8
 8009394:	4649      	mov	r1, r9
 8009396:	f7f7 fb65 	bl	8000a64 <__aeabi_dcmplt>
 800939a:	b120      	cbz	r0, 80093a6 <__ieee754_sqrt+0x19e>
 800939c:	1ca0      	adds	r0, r4, #2
 800939e:	bf08      	it	eq
 80093a0:	3601      	addeq	r6, #1
 80093a2:	3402      	adds	r4, #2
 80093a4:	e7df      	b.n	8009366 <__ieee754_sqrt+0x15e>
 80093a6:	1c63      	adds	r3, r4, #1
 80093a8:	f023 0401 	bic.w	r4, r3, #1
 80093ac:	e7db      	b.n	8009366 <__ieee754_sqrt+0x15e>
 80093ae:	bf00      	nop
 80093b0:	7ff00000 	.word	0x7ff00000
 80093b4:	20000068 	.word	0x20000068
 80093b8:	20000060 	.word	0x20000060
 80093bc:	00000000 	.word	0x00000000

080093c0 <__kernel_rem_pio2>:
 80093c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c4:	ed2d 8b02 	vpush	{d8}
 80093c8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80093cc:	f112 0f14 	cmn.w	r2, #20
 80093d0:	9306      	str	r3, [sp, #24]
 80093d2:	9104      	str	r1, [sp, #16]
 80093d4:	4bbe      	ldr	r3, [pc, #760]	@ (80096d0 <__kernel_rem_pio2+0x310>)
 80093d6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80093d8:	9008      	str	r0, [sp, #32]
 80093da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80093de:	9300      	str	r3, [sp, #0]
 80093e0:	9b06      	ldr	r3, [sp, #24]
 80093e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80093e6:	bfa8      	it	ge
 80093e8:	1ed4      	subge	r4, r2, #3
 80093ea:	9305      	str	r3, [sp, #20]
 80093ec:	bfb2      	itee	lt
 80093ee:	2400      	movlt	r4, #0
 80093f0:	2318      	movge	r3, #24
 80093f2:	fb94 f4f3 	sdivge	r4, r4, r3
 80093f6:	f06f 0317 	mvn.w	r3, #23
 80093fa:	fb04 3303 	mla	r3, r4, r3, r3
 80093fe:	eb03 0b02 	add.w	fp, r3, r2
 8009402:	9b00      	ldr	r3, [sp, #0]
 8009404:	9a05      	ldr	r2, [sp, #20]
 8009406:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 80096c0 <__kernel_rem_pio2+0x300>
 800940a:	eb03 0802 	add.w	r8, r3, r2
 800940e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8009410:	1aa7      	subs	r7, r4, r2
 8009412:	ae20      	add	r6, sp, #128	@ 0x80
 8009414:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009418:	2500      	movs	r5, #0
 800941a:	4545      	cmp	r5, r8
 800941c:	dd13      	ble.n	8009446 <__kernel_rem_pio2+0x86>
 800941e:	9b06      	ldr	r3, [sp, #24]
 8009420:	aa20      	add	r2, sp, #128	@ 0x80
 8009422:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009426:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800942a:	f04f 0800 	mov.w	r8, #0
 800942e:	9b00      	ldr	r3, [sp, #0]
 8009430:	4598      	cmp	r8, r3
 8009432:	dc31      	bgt.n	8009498 <__kernel_rem_pio2+0xd8>
 8009434:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 80096c0 <__kernel_rem_pio2+0x300>
 8009438:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800943c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009440:	462f      	mov	r7, r5
 8009442:	2600      	movs	r6, #0
 8009444:	e01b      	b.n	800947e <__kernel_rem_pio2+0xbe>
 8009446:	42ef      	cmn	r7, r5
 8009448:	d407      	bmi.n	800945a <__kernel_rem_pio2+0x9a>
 800944a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800944e:	f7f7 f82d 	bl	80004ac <__aeabi_i2d>
 8009452:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009456:	3501      	adds	r5, #1
 8009458:	e7df      	b.n	800941a <__kernel_rem_pio2+0x5a>
 800945a:	ec51 0b18 	vmov	r0, r1, d8
 800945e:	e7f8      	b.n	8009452 <__kernel_rem_pio2+0x92>
 8009460:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009464:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009468:	f7f7 f88a 	bl	8000580 <__aeabi_dmul>
 800946c:	4602      	mov	r2, r0
 800946e:	460b      	mov	r3, r1
 8009470:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009474:	f7f6 fece 	bl	8000214 <__adddf3>
 8009478:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800947c:	3601      	adds	r6, #1
 800947e:	9b05      	ldr	r3, [sp, #20]
 8009480:	429e      	cmp	r6, r3
 8009482:	f1a7 0708 	sub.w	r7, r7, #8
 8009486:	ddeb      	ble.n	8009460 <__kernel_rem_pio2+0xa0>
 8009488:	ed9d 7b02 	vldr	d7, [sp, #8]
 800948c:	f108 0801 	add.w	r8, r8, #1
 8009490:	ecaa 7b02 	vstmia	sl!, {d7}
 8009494:	3508      	adds	r5, #8
 8009496:	e7ca      	b.n	800942e <__kernel_rem_pio2+0x6e>
 8009498:	9b00      	ldr	r3, [sp, #0]
 800949a:	f8dd 8000 	ldr.w	r8, [sp]
 800949e:	aa0c      	add	r2, sp, #48	@ 0x30
 80094a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80094a6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80094a8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80094ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80094ae:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80094b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80094b4:	ab98      	add	r3, sp, #608	@ 0x260
 80094b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80094ba:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80094be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80094c2:	ac0c      	add	r4, sp, #48	@ 0x30
 80094c4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80094c6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80094ca:	46a1      	mov	r9, r4
 80094cc:	46c2      	mov	sl, r8
 80094ce:	f1ba 0f00 	cmp.w	sl, #0
 80094d2:	f1a5 0508 	sub.w	r5, r5, #8
 80094d6:	dc77      	bgt.n	80095c8 <__kernel_rem_pio2+0x208>
 80094d8:	4658      	mov	r0, fp
 80094da:	ed9d 0b02 	vldr	d0, [sp, #8]
 80094de:	f7ff fdd7 	bl	8009090 <scalbn>
 80094e2:	ec57 6b10 	vmov	r6, r7, d0
 80094e6:	2200      	movs	r2, #0
 80094e8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80094ec:	4630      	mov	r0, r6
 80094ee:	4639      	mov	r1, r7
 80094f0:	f7f7 f846 	bl	8000580 <__aeabi_dmul>
 80094f4:	ec41 0b10 	vmov	d0, r0, r1
 80094f8:	f000 faba 	bl	8009a70 <floor>
 80094fc:	4b75      	ldr	r3, [pc, #468]	@ (80096d4 <__kernel_rem_pio2+0x314>)
 80094fe:	ec51 0b10 	vmov	r0, r1, d0
 8009502:	2200      	movs	r2, #0
 8009504:	f7f7 f83c 	bl	8000580 <__aeabi_dmul>
 8009508:	4602      	mov	r2, r0
 800950a:	460b      	mov	r3, r1
 800950c:	4630      	mov	r0, r6
 800950e:	4639      	mov	r1, r7
 8009510:	f7f6 fe7e 	bl	8000210 <__aeabi_dsub>
 8009514:	460f      	mov	r7, r1
 8009516:	4606      	mov	r6, r0
 8009518:	f7f7 fae2 	bl	8000ae0 <__aeabi_d2iz>
 800951c:	9002      	str	r0, [sp, #8]
 800951e:	f7f6 ffc5 	bl	80004ac <__aeabi_i2d>
 8009522:	4602      	mov	r2, r0
 8009524:	460b      	mov	r3, r1
 8009526:	4630      	mov	r0, r6
 8009528:	4639      	mov	r1, r7
 800952a:	f7f6 fe71 	bl	8000210 <__aeabi_dsub>
 800952e:	f1bb 0f00 	cmp.w	fp, #0
 8009532:	4606      	mov	r6, r0
 8009534:	460f      	mov	r7, r1
 8009536:	dd6c      	ble.n	8009612 <__kernel_rem_pio2+0x252>
 8009538:	f108 31ff 	add.w	r1, r8, #4294967295
 800953c:	ab0c      	add	r3, sp, #48	@ 0x30
 800953e:	9d02      	ldr	r5, [sp, #8]
 8009540:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009544:	f1cb 0018 	rsb	r0, fp, #24
 8009548:	fa43 f200 	asr.w	r2, r3, r0
 800954c:	4415      	add	r5, r2
 800954e:	4082      	lsls	r2, r0
 8009550:	1a9b      	subs	r3, r3, r2
 8009552:	aa0c      	add	r2, sp, #48	@ 0x30
 8009554:	9502      	str	r5, [sp, #8]
 8009556:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800955a:	f1cb 0217 	rsb	r2, fp, #23
 800955e:	fa43 f902 	asr.w	r9, r3, r2
 8009562:	f1b9 0f00 	cmp.w	r9, #0
 8009566:	dd64      	ble.n	8009632 <__kernel_rem_pio2+0x272>
 8009568:	9b02      	ldr	r3, [sp, #8]
 800956a:	2200      	movs	r2, #0
 800956c:	3301      	adds	r3, #1
 800956e:	9302      	str	r3, [sp, #8]
 8009570:	4615      	mov	r5, r2
 8009572:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8009576:	4590      	cmp	r8, r2
 8009578:	f300 80b8 	bgt.w	80096ec <__kernel_rem_pio2+0x32c>
 800957c:	f1bb 0f00 	cmp.w	fp, #0
 8009580:	dd07      	ble.n	8009592 <__kernel_rem_pio2+0x1d2>
 8009582:	f1bb 0f01 	cmp.w	fp, #1
 8009586:	f000 80bf 	beq.w	8009708 <__kernel_rem_pio2+0x348>
 800958a:	f1bb 0f02 	cmp.w	fp, #2
 800958e:	f000 80c6 	beq.w	800971e <__kernel_rem_pio2+0x35e>
 8009592:	f1b9 0f02 	cmp.w	r9, #2
 8009596:	d14c      	bne.n	8009632 <__kernel_rem_pio2+0x272>
 8009598:	4632      	mov	r2, r6
 800959a:	463b      	mov	r3, r7
 800959c:	494e      	ldr	r1, [pc, #312]	@ (80096d8 <__kernel_rem_pio2+0x318>)
 800959e:	2000      	movs	r0, #0
 80095a0:	f7f6 fe36 	bl	8000210 <__aeabi_dsub>
 80095a4:	4606      	mov	r6, r0
 80095a6:	460f      	mov	r7, r1
 80095a8:	2d00      	cmp	r5, #0
 80095aa:	d042      	beq.n	8009632 <__kernel_rem_pio2+0x272>
 80095ac:	4658      	mov	r0, fp
 80095ae:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 80096c8 <__kernel_rem_pio2+0x308>
 80095b2:	f7ff fd6d 	bl	8009090 <scalbn>
 80095b6:	4630      	mov	r0, r6
 80095b8:	4639      	mov	r1, r7
 80095ba:	ec53 2b10 	vmov	r2, r3, d0
 80095be:	f7f6 fe27 	bl	8000210 <__aeabi_dsub>
 80095c2:	4606      	mov	r6, r0
 80095c4:	460f      	mov	r7, r1
 80095c6:	e034      	b.n	8009632 <__kernel_rem_pio2+0x272>
 80095c8:	4b44      	ldr	r3, [pc, #272]	@ (80096dc <__kernel_rem_pio2+0x31c>)
 80095ca:	2200      	movs	r2, #0
 80095cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095d0:	f7f6 ffd6 	bl	8000580 <__aeabi_dmul>
 80095d4:	f7f7 fa84 	bl	8000ae0 <__aeabi_d2iz>
 80095d8:	f7f6 ff68 	bl	80004ac <__aeabi_i2d>
 80095dc:	4b40      	ldr	r3, [pc, #256]	@ (80096e0 <__kernel_rem_pio2+0x320>)
 80095de:	2200      	movs	r2, #0
 80095e0:	4606      	mov	r6, r0
 80095e2:	460f      	mov	r7, r1
 80095e4:	f7f6 ffcc 	bl	8000580 <__aeabi_dmul>
 80095e8:	4602      	mov	r2, r0
 80095ea:	460b      	mov	r3, r1
 80095ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095f0:	f7f6 fe0e 	bl	8000210 <__aeabi_dsub>
 80095f4:	f7f7 fa74 	bl	8000ae0 <__aeabi_d2iz>
 80095f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80095fc:	f849 0b04 	str.w	r0, [r9], #4
 8009600:	4639      	mov	r1, r7
 8009602:	4630      	mov	r0, r6
 8009604:	f7f6 fe06 	bl	8000214 <__adddf3>
 8009608:	f10a 3aff 	add.w	sl, sl, #4294967295
 800960c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009610:	e75d      	b.n	80094ce <__kernel_rem_pio2+0x10e>
 8009612:	d107      	bne.n	8009624 <__kernel_rem_pio2+0x264>
 8009614:	f108 33ff 	add.w	r3, r8, #4294967295
 8009618:	aa0c      	add	r2, sp, #48	@ 0x30
 800961a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800961e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8009622:	e79e      	b.n	8009562 <__kernel_rem_pio2+0x1a2>
 8009624:	4b2f      	ldr	r3, [pc, #188]	@ (80096e4 <__kernel_rem_pio2+0x324>)
 8009626:	2200      	movs	r2, #0
 8009628:	f7f7 fa30 	bl	8000a8c <__aeabi_dcmpge>
 800962c:	2800      	cmp	r0, #0
 800962e:	d143      	bne.n	80096b8 <__kernel_rem_pio2+0x2f8>
 8009630:	4681      	mov	r9, r0
 8009632:	2200      	movs	r2, #0
 8009634:	2300      	movs	r3, #0
 8009636:	4630      	mov	r0, r6
 8009638:	4639      	mov	r1, r7
 800963a:	f7f7 fa09 	bl	8000a50 <__aeabi_dcmpeq>
 800963e:	2800      	cmp	r0, #0
 8009640:	f000 80bf 	beq.w	80097c2 <__kernel_rem_pio2+0x402>
 8009644:	f108 33ff 	add.w	r3, r8, #4294967295
 8009648:	2200      	movs	r2, #0
 800964a:	9900      	ldr	r1, [sp, #0]
 800964c:	428b      	cmp	r3, r1
 800964e:	da6e      	bge.n	800972e <__kernel_rem_pio2+0x36e>
 8009650:	2a00      	cmp	r2, #0
 8009652:	f000 8089 	beq.w	8009768 <__kernel_rem_pio2+0x3a8>
 8009656:	f108 38ff 	add.w	r8, r8, #4294967295
 800965a:	ab0c      	add	r3, sp, #48	@ 0x30
 800965c:	f1ab 0b18 	sub.w	fp, fp, #24
 8009660:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d0f6      	beq.n	8009656 <__kernel_rem_pio2+0x296>
 8009668:	4658      	mov	r0, fp
 800966a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80096c8 <__kernel_rem_pio2+0x308>
 800966e:	f7ff fd0f 	bl	8009090 <scalbn>
 8009672:	f108 0301 	add.w	r3, r8, #1
 8009676:	00da      	lsls	r2, r3, #3
 8009678:	9205      	str	r2, [sp, #20]
 800967a:	ec55 4b10 	vmov	r4, r5, d0
 800967e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8009680:	f8df b058 	ldr.w	fp, [pc, #88]	@ 80096dc <__kernel_rem_pio2+0x31c>
 8009684:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8009688:	4646      	mov	r6, r8
 800968a:	f04f 0a00 	mov.w	sl, #0
 800968e:	2e00      	cmp	r6, #0
 8009690:	f280 80cf 	bge.w	8009832 <__kernel_rem_pio2+0x472>
 8009694:	4644      	mov	r4, r8
 8009696:	2c00      	cmp	r4, #0
 8009698:	f2c0 80fd 	blt.w	8009896 <__kernel_rem_pio2+0x4d6>
 800969c:	4b12      	ldr	r3, [pc, #72]	@ (80096e8 <__kernel_rem_pio2+0x328>)
 800969e:	461f      	mov	r7, r3
 80096a0:	ab70      	add	r3, sp, #448	@ 0x1c0
 80096a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80096a6:	9306      	str	r3, [sp, #24]
 80096a8:	f04f 0a00 	mov.w	sl, #0
 80096ac:	f04f 0b00 	mov.w	fp, #0
 80096b0:	2600      	movs	r6, #0
 80096b2:	eba8 0504 	sub.w	r5, r8, r4
 80096b6:	e0e2      	b.n	800987e <__kernel_rem_pio2+0x4be>
 80096b8:	f04f 0902 	mov.w	r9, #2
 80096bc:	e754      	b.n	8009568 <__kernel_rem_pio2+0x1a8>
 80096be:	bf00      	nop
	...
 80096cc:	3ff00000 	.word	0x3ff00000
 80096d0:	08009e08 	.word	0x08009e08
 80096d4:	40200000 	.word	0x40200000
 80096d8:	3ff00000 	.word	0x3ff00000
 80096dc:	3e700000 	.word	0x3e700000
 80096e0:	41700000 	.word	0x41700000
 80096e4:	3fe00000 	.word	0x3fe00000
 80096e8:	08009dc8 	.word	0x08009dc8
 80096ec:	f854 3b04 	ldr.w	r3, [r4], #4
 80096f0:	b945      	cbnz	r5, 8009704 <__kernel_rem_pio2+0x344>
 80096f2:	b123      	cbz	r3, 80096fe <__kernel_rem_pio2+0x33e>
 80096f4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80096f8:	f844 3c04 	str.w	r3, [r4, #-4]
 80096fc:	2301      	movs	r3, #1
 80096fe:	3201      	adds	r2, #1
 8009700:	461d      	mov	r5, r3
 8009702:	e738      	b.n	8009576 <__kernel_rem_pio2+0x1b6>
 8009704:	1acb      	subs	r3, r1, r3
 8009706:	e7f7      	b.n	80096f8 <__kernel_rem_pio2+0x338>
 8009708:	f108 32ff 	add.w	r2, r8, #4294967295
 800970c:	ab0c      	add	r3, sp, #48	@ 0x30
 800970e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009712:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009716:	a90c      	add	r1, sp, #48	@ 0x30
 8009718:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800971c:	e739      	b.n	8009592 <__kernel_rem_pio2+0x1d2>
 800971e:	f108 32ff 	add.w	r2, r8, #4294967295
 8009722:	ab0c      	add	r3, sp, #48	@ 0x30
 8009724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009728:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800972c:	e7f3      	b.n	8009716 <__kernel_rem_pio2+0x356>
 800972e:	a90c      	add	r1, sp, #48	@ 0x30
 8009730:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009734:	3b01      	subs	r3, #1
 8009736:	430a      	orrs	r2, r1
 8009738:	e787      	b.n	800964a <__kernel_rem_pio2+0x28a>
 800973a:	3401      	adds	r4, #1
 800973c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009740:	2a00      	cmp	r2, #0
 8009742:	d0fa      	beq.n	800973a <__kernel_rem_pio2+0x37a>
 8009744:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009746:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800974a:	eb0d 0503 	add.w	r5, sp, r3
 800974e:	9b06      	ldr	r3, [sp, #24]
 8009750:	aa20      	add	r2, sp, #128	@ 0x80
 8009752:	4443      	add	r3, r8
 8009754:	f108 0701 	add.w	r7, r8, #1
 8009758:	3d98      	subs	r5, #152	@ 0x98
 800975a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800975e:	4444      	add	r4, r8
 8009760:	42bc      	cmp	r4, r7
 8009762:	da04      	bge.n	800976e <__kernel_rem_pio2+0x3ae>
 8009764:	46a0      	mov	r8, r4
 8009766:	e6a2      	b.n	80094ae <__kernel_rem_pio2+0xee>
 8009768:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800976a:	2401      	movs	r4, #1
 800976c:	e7e6      	b.n	800973c <__kernel_rem_pio2+0x37c>
 800976e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009770:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8009774:	f7f6 fe9a 	bl	80004ac <__aeabi_i2d>
 8009778:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8009a40 <__kernel_rem_pio2+0x680>
 800977c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009780:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009784:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009788:	46b2      	mov	sl, r6
 800978a:	f04f 0800 	mov.w	r8, #0
 800978e:	9b05      	ldr	r3, [sp, #20]
 8009790:	4598      	cmp	r8, r3
 8009792:	dd05      	ble.n	80097a0 <__kernel_rem_pio2+0x3e0>
 8009794:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009798:	3701      	adds	r7, #1
 800979a:	eca5 7b02 	vstmia	r5!, {d7}
 800979e:	e7df      	b.n	8009760 <__kernel_rem_pio2+0x3a0>
 80097a0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80097a4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80097a8:	f7f6 feea 	bl	8000580 <__aeabi_dmul>
 80097ac:	4602      	mov	r2, r0
 80097ae:	460b      	mov	r3, r1
 80097b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097b4:	f7f6 fd2e 	bl	8000214 <__adddf3>
 80097b8:	f108 0801 	add.w	r8, r8, #1
 80097bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097c0:	e7e5      	b.n	800978e <__kernel_rem_pio2+0x3ce>
 80097c2:	f1cb 0000 	rsb	r0, fp, #0
 80097c6:	ec47 6b10 	vmov	d0, r6, r7
 80097ca:	f7ff fc61 	bl	8009090 <scalbn>
 80097ce:	ec55 4b10 	vmov	r4, r5, d0
 80097d2:	4b9d      	ldr	r3, [pc, #628]	@ (8009a48 <__kernel_rem_pio2+0x688>)
 80097d4:	2200      	movs	r2, #0
 80097d6:	4620      	mov	r0, r4
 80097d8:	4629      	mov	r1, r5
 80097da:	f7f7 f957 	bl	8000a8c <__aeabi_dcmpge>
 80097de:	b300      	cbz	r0, 8009822 <__kernel_rem_pio2+0x462>
 80097e0:	4b9a      	ldr	r3, [pc, #616]	@ (8009a4c <__kernel_rem_pio2+0x68c>)
 80097e2:	2200      	movs	r2, #0
 80097e4:	4620      	mov	r0, r4
 80097e6:	4629      	mov	r1, r5
 80097e8:	f7f6 feca 	bl	8000580 <__aeabi_dmul>
 80097ec:	f7f7 f978 	bl	8000ae0 <__aeabi_d2iz>
 80097f0:	4606      	mov	r6, r0
 80097f2:	f7f6 fe5b 	bl	80004ac <__aeabi_i2d>
 80097f6:	4b94      	ldr	r3, [pc, #592]	@ (8009a48 <__kernel_rem_pio2+0x688>)
 80097f8:	2200      	movs	r2, #0
 80097fa:	f7f6 fec1 	bl	8000580 <__aeabi_dmul>
 80097fe:	460b      	mov	r3, r1
 8009800:	4602      	mov	r2, r0
 8009802:	4629      	mov	r1, r5
 8009804:	4620      	mov	r0, r4
 8009806:	f7f6 fd03 	bl	8000210 <__aeabi_dsub>
 800980a:	f7f7 f969 	bl	8000ae0 <__aeabi_d2iz>
 800980e:	ab0c      	add	r3, sp, #48	@ 0x30
 8009810:	f10b 0b18 	add.w	fp, fp, #24
 8009814:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009818:	f108 0801 	add.w	r8, r8, #1
 800981c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8009820:	e722      	b.n	8009668 <__kernel_rem_pio2+0x2a8>
 8009822:	4620      	mov	r0, r4
 8009824:	4629      	mov	r1, r5
 8009826:	f7f7 f95b 	bl	8000ae0 <__aeabi_d2iz>
 800982a:	ab0c      	add	r3, sp, #48	@ 0x30
 800982c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009830:	e71a      	b.n	8009668 <__kernel_rem_pio2+0x2a8>
 8009832:	ab0c      	add	r3, sp, #48	@ 0x30
 8009834:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009838:	f7f6 fe38 	bl	80004ac <__aeabi_i2d>
 800983c:	4622      	mov	r2, r4
 800983e:	462b      	mov	r3, r5
 8009840:	f7f6 fe9e 	bl	8000580 <__aeabi_dmul>
 8009844:	4652      	mov	r2, sl
 8009846:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800984a:	465b      	mov	r3, fp
 800984c:	4620      	mov	r0, r4
 800984e:	4629      	mov	r1, r5
 8009850:	f7f6 fe96 	bl	8000580 <__aeabi_dmul>
 8009854:	3e01      	subs	r6, #1
 8009856:	4604      	mov	r4, r0
 8009858:	460d      	mov	r5, r1
 800985a:	e718      	b.n	800968e <__kernel_rem_pio2+0x2ce>
 800985c:	9906      	ldr	r1, [sp, #24]
 800985e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009862:	9106      	str	r1, [sp, #24]
 8009864:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8009868:	f7f6 fe8a 	bl	8000580 <__aeabi_dmul>
 800986c:	4602      	mov	r2, r0
 800986e:	460b      	mov	r3, r1
 8009870:	4650      	mov	r0, sl
 8009872:	4659      	mov	r1, fp
 8009874:	f7f6 fcce 	bl	8000214 <__adddf3>
 8009878:	3601      	adds	r6, #1
 800987a:	4682      	mov	sl, r0
 800987c:	468b      	mov	fp, r1
 800987e:	9b00      	ldr	r3, [sp, #0]
 8009880:	429e      	cmp	r6, r3
 8009882:	dc01      	bgt.n	8009888 <__kernel_rem_pio2+0x4c8>
 8009884:	42b5      	cmp	r5, r6
 8009886:	dae9      	bge.n	800985c <__kernel_rem_pio2+0x49c>
 8009888:	ab48      	add	r3, sp, #288	@ 0x120
 800988a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800988e:	e9c5 ab00 	strd	sl, fp, [r5]
 8009892:	3c01      	subs	r4, #1
 8009894:	e6ff      	b.n	8009696 <__kernel_rem_pio2+0x2d6>
 8009896:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8009898:	2b02      	cmp	r3, #2
 800989a:	dc0b      	bgt.n	80098b4 <__kernel_rem_pio2+0x4f4>
 800989c:	2b00      	cmp	r3, #0
 800989e:	dc39      	bgt.n	8009914 <__kernel_rem_pio2+0x554>
 80098a0:	d05d      	beq.n	800995e <__kernel_rem_pio2+0x59e>
 80098a2:	9b02      	ldr	r3, [sp, #8]
 80098a4:	f003 0007 	and.w	r0, r3, #7
 80098a8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80098ac:	ecbd 8b02 	vpop	{d8}
 80098b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098b4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80098b6:	2b03      	cmp	r3, #3
 80098b8:	d1f3      	bne.n	80098a2 <__kernel_rem_pio2+0x4e2>
 80098ba:	9b05      	ldr	r3, [sp, #20]
 80098bc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80098c0:	eb0d 0403 	add.w	r4, sp, r3
 80098c4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80098c8:	4625      	mov	r5, r4
 80098ca:	46c2      	mov	sl, r8
 80098cc:	f1ba 0f00 	cmp.w	sl, #0
 80098d0:	f1a5 0508 	sub.w	r5, r5, #8
 80098d4:	dc6b      	bgt.n	80099ae <__kernel_rem_pio2+0x5ee>
 80098d6:	4645      	mov	r5, r8
 80098d8:	2d01      	cmp	r5, #1
 80098da:	f1a4 0408 	sub.w	r4, r4, #8
 80098de:	f300 8087 	bgt.w	80099f0 <__kernel_rem_pio2+0x630>
 80098e2:	9c05      	ldr	r4, [sp, #20]
 80098e4:	ab48      	add	r3, sp, #288	@ 0x120
 80098e6:	441c      	add	r4, r3
 80098e8:	2000      	movs	r0, #0
 80098ea:	2100      	movs	r1, #0
 80098ec:	f1b8 0f01 	cmp.w	r8, #1
 80098f0:	f300 809c 	bgt.w	8009a2c <__kernel_rem_pio2+0x66c>
 80098f4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 80098f8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 80098fc:	f1b9 0f00 	cmp.w	r9, #0
 8009900:	f040 80a6 	bne.w	8009a50 <__kernel_rem_pio2+0x690>
 8009904:	9b04      	ldr	r3, [sp, #16]
 8009906:	e9c3 7800 	strd	r7, r8, [r3]
 800990a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800990e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009912:	e7c6      	b.n	80098a2 <__kernel_rem_pio2+0x4e2>
 8009914:	9d05      	ldr	r5, [sp, #20]
 8009916:	ab48      	add	r3, sp, #288	@ 0x120
 8009918:	441d      	add	r5, r3
 800991a:	4644      	mov	r4, r8
 800991c:	2000      	movs	r0, #0
 800991e:	2100      	movs	r1, #0
 8009920:	2c00      	cmp	r4, #0
 8009922:	da35      	bge.n	8009990 <__kernel_rem_pio2+0x5d0>
 8009924:	f1b9 0f00 	cmp.w	r9, #0
 8009928:	d038      	beq.n	800999c <__kernel_rem_pio2+0x5dc>
 800992a:	4602      	mov	r2, r0
 800992c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009930:	9c04      	ldr	r4, [sp, #16]
 8009932:	e9c4 2300 	strd	r2, r3, [r4]
 8009936:	4602      	mov	r2, r0
 8009938:	460b      	mov	r3, r1
 800993a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800993e:	f7f6 fc67 	bl	8000210 <__aeabi_dsub>
 8009942:	ad4a      	add	r5, sp, #296	@ 0x128
 8009944:	2401      	movs	r4, #1
 8009946:	45a0      	cmp	r8, r4
 8009948:	da2b      	bge.n	80099a2 <__kernel_rem_pio2+0x5e2>
 800994a:	f1b9 0f00 	cmp.w	r9, #0
 800994e:	d002      	beq.n	8009956 <__kernel_rem_pio2+0x596>
 8009950:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009954:	4619      	mov	r1, r3
 8009956:	9b04      	ldr	r3, [sp, #16]
 8009958:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800995c:	e7a1      	b.n	80098a2 <__kernel_rem_pio2+0x4e2>
 800995e:	9c05      	ldr	r4, [sp, #20]
 8009960:	ab48      	add	r3, sp, #288	@ 0x120
 8009962:	441c      	add	r4, r3
 8009964:	2000      	movs	r0, #0
 8009966:	2100      	movs	r1, #0
 8009968:	f1b8 0f00 	cmp.w	r8, #0
 800996c:	da09      	bge.n	8009982 <__kernel_rem_pio2+0x5c2>
 800996e:	f1b9 0f00 	cmp.w	r9, #0
 8009972:	d002      	beq.n	800997a <__kernel_rem_pio2+0x5ba>
 8009974:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009978:	4619      	mov	r1, r3
 800997a:	9b04      	ldr	r3, [sp, #16]
 800997c:	e9c3 0100 	strd	r0, r1, [r3]
 8009980:	e78f      	b.n	80098a2 <__kernel_rem_pio2+0x4e2>
 8009982:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009986:	f7f6 fc45 	bl	8000214 <__adddf3>
 800998a:	f108 38ff 	add.w	r8, r8, #4294967295
 800998e:	e7eb      	b.n	8009968 <__kernel_rem_pio2+0x5a8>
 8009990:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009994:	f7f6 fc3e 	bl	8000214 <__adddf3>
 8009998:	3c01      	subs	r4, #1
 800999a:	e7c1      	b.n	8009920 <__kernel_rem_pio2+0x560>
 800999c:	4602      	mov	r2, r0
 800999e:	460b      	mov	r3, r1
 80099a0:	e7c6      	b.n	8009930 <__kernel_rem_pio2+0x570>
 80099a2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80099a6:	f7f6 fc35 	bl	8000214 <__adddf3>
 80099aa:	3401      	adds	r4, #1
 80099ac:	e7cb      	b.n	8009946 <__kernel_rem_pio2+0x586>
 80099ae:	ed95 7b00 	vldr	d7, [r5]
 80099b2:	ed8d 7b00 	vstr	d7, [sp]
 80099b6:	ed95 7b02 	vldr	d7, [r5, #8]
 80099ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099be:	ec53 2b17 	vmov	r2, r3, d7
 80099c2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80099c6:	f7f6 fc25 	bl	8000214 <__adddf3>
 80099ca:	4602      	mov	r2, r0
 80099cc:	460b      	mov	r3, r1
 80099ce:	4606      	mov	r6, r0
 80099d0:	460f      	mov	r7, r1
 80099d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099d6:	f7f6 fc1b 	bl	8000210 <__aeabi_dsub>
 80099da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80099de:	f7f6 fc19 	bl	8000214 <__adddf3>
 80099e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80099e6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80099ea:	e9c5 6700 	strd	r6, r7, [r5]
 80099ee:	e76d      	b.n	80098cc <__kernel_rem_pio2+0x50c>
 80099f0:	ed94 7b00 	vldr	d7, [r4]
 80099f4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80099f8:	ec51 0b17 	vmov	r0, r1, d7
 80099fc:	4652      	mov	r2, sl
 80099fe:	465b      	mov	r3, fp
 8009a00:	ed8d 7b00 	vstr	d7, [sp]
 8009a04:	f7f6 fc06 	bl	8000214 <__adddf3>
 8009a08:	4602      	mov	r2, r0
 8009a0a:	460b      	mov	r3, r1
 8009a0c:	4606      	mov	r6, r0
 8009a0e:	460f      	mov	r7, r1
 8009a10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a14:	f7f6 fbfc 	bl	8000210 <__aeabi_dsub>
 8009a18:	4652      	mov	r2, sl
 8009a1a:	465b      	mov	r3, fp
 8009a1c:	f7f6 fbfa 	bl	8000214 <__adddf3>
 8009a20:	3d01      	subs	r5, #1
 8009a22:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009a26:	e9c4 6700 	strd	r6, r7, [r4]
 8009a2a:	e755      	b.n	80098d8 <__kernel_rem_pio2+0x518>
 8009a2c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009a30:	f7f6 fbf0 	bl	8000214 <__adddf3>
 8009a34:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a38:	e758      	b.n	80098ec <__kernel_rem_pio2+0x52c>
 8009a3a:	bf00      	nop
 8009a3c:	f3af 8000 	nop.w
	...
 8009a48:	41700000 	.word	0x41700000
 8009a4c:	3e700000 	.word	0x3e700000
 8009a50:	9b04      	ldr	r3, [sp, #16]
 8009a52:	9a04      	ldr	r2, [sp, #16]
 8009a54:	601f      	str	r7, [r3, #0]
 8009a56:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8009a5a:	605c      	str	r4, [r3, #4]
 8009a5c:	609d      	str	r5, [r3, #8]
 8009a5e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009a62:	60d3      	str	r3, [r2, #12]
 8009a64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009a68:	6110      	str	r0, [r2, #16]
 8009a6a:	6153      	str	r3, [r2, #20]
 8009a6c:	e719      	b.n	80098a2 <__kernel_rem_pio2+0x4e2>
 8009a6e:	bf00      	nop

08009a70 <floor>:
 8009a70:	ec51 0b10 	vmov	r0, r1, d0
 8009a74:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a7c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8009a80:	2e13      	cmp	r6, #19
 8009a82:	460c      	mov	r4, r1
 8009a84:	4605      	mov	r5, r0
 8009a86:	4680      	mov	r8, r0
 8009a88:	dc34      	bgt.n	8009af4 <floor+0x84>
 8009a8a:	2e00      	cmp	r6, #0
 8009a8c:	da17      	bge.n	8009abe <floor+0x4e>
 8009a8e:	a332      	add	r3, pc, #200	@ (adr r3, 8009b58 <floor+0xe8>)
 8009a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a94:	f7f6 fbbe 	bl	8000214 <__adddf3>
 8009a98:	2200      	movs	r2, #0
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	f7f7 f800 	bl	8000aa0 <__aeabi_dcmpgt>
 8009aa0:	b150      	cbz	r0, 8009ab8 <floor+0x48>
 8009aa2:	2c00      	cmp	r4, #0
 8009aa4:	da55      	bge.n	8009b52 <floor+0xe2>
 8009aa6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8009aaa:	432c      	orrs	r4, r5
 8009aac:	2500      	movs	r5, #0
 8009aae:	42ac      	cmp	r4, r5
 8009ab0:	4c2b      	ldr	r4, [pc, #172]	@ (8009b60 <floor+0xf0>)
 8009ab2:	bf08      	it	eq
 8009ab4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8009ab8:	4621      	mov	r1, r4
 8009aba:	4628      	mov	r0, r5
 8009abc:	e023      	b.n	8009b06 <floor+0x96>
 8009abe:	4f29      	ldr	r7, [pc, #164]	@ (8009b64 <floor+0xf4>)
 8009ac0:	4137      	asrs	r7, r6
 8009ac2:	ea01 0307 	and.w	r3, r1, r7
 8009ac6:	4303      	orrs	r3, r0
 8009ac8:	d01d      	beq.n	8009b06 <floor+0x96>
 8009aca:	a323      	add	r3, pc, #140	@ (adr r3, 8009b58 <floor+0xe8>)
 8009acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad0:	f7f6 fba0 	bl	8000214 <__adddf3>
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	f7f6 ffe2 	bl	8000aa0 <__aeabi_dcmpgt>
 8009adc:	2800      	cmp	r0, #0
 8009ade:	d0eb      	beq.n	8009ab8 <floor+0x48>
 8009ae0:	2c00      	cmp	r4, #0
 8009ae2:	bfbe      	ittt	lt
 8009ae4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8009ae8:	4133      	asrlt	r3, r6
 8009aea:	18e4      	addlt	r4, r4, r3
 8009aec:	ea24 0407 	bic.w	r4, r4, r7
 8009af0:	2500      	movs	r5, #0
 8009af2:	e7e1      	b.n	8009ab8 <floor+0x48>
 8009af4:	2e33      	cmp	r6, #51	@ 0x33
 8009af6:	dd0a      	ble.n	8009b0e <floor+0x9e>
 8009af8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8009afc:	d103      	bne.n	8009b06 <floor+0x96>
 8009afe:	4602      	mov	r2, r0
 8009b00:	460b      	mov	r3, r1
 8009b02:	f7f6 fb87 	bl	8000214 <__adddf3>
 8009b06:	ec41 0b10 	vmov	d0, r0, r1
 8009b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b0e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8009b12:	f04f 37ff 	mov.w	r7, #4294967295
 8009b16:	40df      	lsrs	r7, r3
 8009b18:	4207      	tst	r7, r0
 8009b1a:	d0f4      	beq.n	8009b06 <floor+0x96>
 8009b1c:	a30e      	add	r3, pc, #56	@ (adr r3, 8009b58 <floor+0xe8>)
 8009b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b22:	f7f6 fb77 	bl	8000214 <__adddf3>
 8009b26:	2200      	movs	r2, #0
 8009b28:	2300      	movs	r3, #0
 8009b2a:	f7f6 ffb9 	bl	8000aa0 <__aeabi_dcmpgt>
 8009b2e:	2800      	cmp	r0, #0
 8009b30:	d0c2      	beq.n	8009ab8 <floor+0x48>
 8009b32:	2c00      	cmp	r4, #0
 8009b34:	da0a      	bge.n	8009b4c <floor+0xdc>
 8009b36:	2e14      	cmp	r6, #20
 8009b38:	d101      	bne.n	8009b3e <floor+0xce>
 8009b3a:	3401      	adds	r4, #1
 8009b3c:	e006      	b.n	8009b4c <floor+0xdc>
 8009b3e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8009b42:	2301      	movs	r3, #1
 8009b44:	40b3      	lsls	r3, r6
 8009b46:	441d      	add	r5, r3
 8009b48:	4545      	cmp	r5, r8
 8009b4a:	d3f6      	bcc.n	8009b3a <floor+0xca>
 8009b4c:	ea25 0507 	bic.w	r5, r5, r7
 8009b50:	e7b2      	b.n	8009ab8 <floor+0x48>
 8009b52:	2500      	movs	r5, #0
 8009b54:	462c      	mov	r4, r5
 8009b56:	e7af      	b.n	8009ab8 <floor+0x48>
 8009b58:	8800759c 	.word	0x8800759c
 8009b5c:	7e37e43c 	.word	0x7e37e43c
 8009b60:	bff00000 	.word	0xbff00000
 8009b64:	000fffff 	.word	0x000fffff

08009b68 <memset>:
 8009b68:	4402      	add	r2, r0
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d100      	bne.n	8009b72 <memset+0xa>
 8009b70:	4770      	bx	lr
 8009b72:	f803 1b01 	strb.w	r1, [r3], #1
 8009b76:	e7f9      	b.n	8009b6c <memset+0x4>

08009b78 <__errno>:
 8009b78:	4b01      	ldr	r3, [pc, #4]	@ (8009b80 <__errno+0x8>)
 8009b7a:	6818      	ldr	r0, [r3, #0]
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	20000070 	.word	0x20000070

08009b84 <__libc_init_array>:
 8009b84:	b570      	push	{r4, r5, r6, lr}
 8009b86:	4d0d      	ldr	r5, [pc, #52]	@ (8009bbc <__libc_init_array+0x38>)
 8009b88:	4c0d      	ldr	r4, [pc, #52]	@ (8009bc0 <__libc_init_array+0x3c>)
 8009b8a:	1b64      	subs	r4, r4, r5
 8009b8c:	10a4      	asrs	r4, r4, #2
 8009b8e:	2600      	movs	r6, #0
 8009b90:	42a6      	cmp	r6, r4
 8009b92:	d109      	bne.n	8009ba8 <__libc_init_array+0x24>
 8009b94:	4d0b      	ldr	r5, [pc, #44]	@ (8009bc4 <__libc_init_array+0x40>)
 8009b96:	4c0c      	ldr	r4, [pc, #48]	@ (8009bc8 <__libc_init_array+0x44>)
 8009b98:	f000 f818 	bl	8009bcc <_init>
 8009b9c:	1b64      	subs	r4, r4, r5
 8009b9e:	10a4      	asrs	r4, r4, #2
 8009ba0:	2600      	movs	r6, #0
 8009ba2:	42a6      	cmp	r6, r4
 8009ba4:	d105      	bne.n	8009bb2 <__libc_init_array+0x2e>
 8009ba6:	bd70      	pop	{r4, r5, r6, pc}
 8009ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bac:	4798      	blx	r3
 8009bae:	3601      	adds	r6, #1
 8009bb0:	e7ee      	b.n	8009b90 <__libc_init_array+0xc>
 8009bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bb6:	4798      	blx	r3
 8009bb8:	3601      	adds	r6, #1
 8009bba:	e7f2      	b.n	8009ba2 <__libc_init_array+0x1e>
 8009bbc:	08009e20 	.word	0x08009e20
 8009bc0:	08009e20 	.word	0x08009e20
 8009bc4:	08009e20 	.word	0x08009e20
 8009bc8:	08009e24 	.word	0x08009e24

08009bcc <_init>:
 8009bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bce:	bf00      	nop
 8009bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bd2:	bc08      	pop	{r3}
 8009bd4:	469e      	mov	lr, r3
 8009bd6:	4770      	bx	lr

08009bd8 <_fini>:
 8009bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bda:	bf00      	nop
 8009bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bde:	bc08      	pop	{r3}
 8009be0:	469e      	mov	lr, r3
 8009be2:	4770      	bx	lr
