# RISC-V Implementation with VHDL

This student project is a RISC-V simple implementation. Two models have been designed : a functional model and a RTL model.

> **Warning**
> This project is not finalized and is not working



Here are the instructions implemented :
* lb
* lbu 
* lh 
* lhu 
* lw 

__Store instruction__
* sb 
* sh 
* w 

__Arithmetic instruction__
* add 
* sub 
* addi 

__Special arithmetic load move__
* lui 
* auipc 

__Logic instructions__
* xor 
* or 
* and 
* xori 
* ori 
* andi 

__Shift instruction__
* sll 
* srl 
* sra 
* slli 
* srli :
* srai 

__Compare instruction__
* slt 
* sltu 
* slti 
* sltiu 

__Branch instruction__
* beq 
* bne 
* blt 
* bge 
* bltu 
* bgeu 

__Jump instruction__
* jal 
* jalr