read -sv run_verilog_mid/adder_32b_21_54_f80eb1311343f08a6406d2117cc05ee9.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_21_54_f80eb1311343f08a6406d2117cc05ee9_yosys.v
