/*
 * gpi-irqs.h- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */
/*------------------------------------------------------------------------------

------------------------------------------------------------------------------*/

#define GPI_FIQ_START 0

#define INT_GPI_FIQ_PAD_SD0_CDZ    (GPI_FIQ_START + 0)
#define INT_GPI_FIQ_PAD_SD0_D1     (GPI_FIQ_START + 1)
#define INT_GPI_FIQ_PAD_SD0_D0     (GPI_FIQ_START + 2)
#define INT_GPI_FIQ_PAD_SD0_CLK    (GPI_FIQ_START + 3)
#define INT_GPI_FIQ_PAD_SD0_CMD    (GPI_FIQ_START + 4)
#define INT_GPI_FIQ_PAD_SD0_D3     (GPI_FIQ_START + 5)
#define INT_GPI_FIQ_PAD_SD0_D2     (GPI_FIQ_START + 6)
#define INT_GPI_FIQ_PAD_FUART_RX   (GPI_FIQ_START + 7)
#define INT_GPI_FIQ_PAD_FUART_TX   (GPI_FIQ_START + 8)
#define INT_GPI_FIQ_PAD_FUART_CTS  (GPI_FIQ_START + 9)
#define INT_GPI_FIQ_PAD_FUART_RTS  (GPI_FIQ_START + 10)
#define INT_GPI_FIQ_PAD_I2C0_SCL   (GPI_FIQ_START + 11)
#define INT_GPI_FIQ_PAD_I2C0_SDA   (GPI_FIQ_START + 12)
#define INT_GPI_FIQ_PAD_ETH_LED0   (GPI_FIQ_START + 13)
#define INT_GPI_FIQ_PAD_ETH_LED1   (GPI_FIQ_START + 14)
#define INT_GPI_FIQ_PAD_SPI0_DO    (GPI_FIQ_START + 15)
#define INT_GPI_FIQ_PAD_SPI0_DI    (GPI_FIQ_START + 16)
#define INT_GPI_FIQ_PAD_SPI0_CK    (GPI_FIQ_START + 17)
#define INT_GPI_FIQ_PAD_SPI0_CZ    (GPI_FIQ_START + 18)
#define INT_GPI_FIQ_PAD_GPIO0      (GPI_FIQ_START + 19)
#define INT_GPI_FIQ_PAD_GPIO1      (GPI_FIQ_START + 20)
#define INT_GPI_FIQ_PAD_GPIO2      (GPI_FIQ_START + 21)
#define INT_GPI_FIQ_PAD_GPIO3      (GPI_FIQ_START + 22)
#define INT_GPI_FIQ_PAD_GPIO4      (GPI_FIQ_START + 23)
#define INT_GPI_FIQ_PAD_GPIO5      (GPI_FIQ_START + 24)
#define INT_GPI_FIQ_PAD_GPIO6      (GPI_FIQ_START + 25)
#define INT_GPI_FIQ_PAD_GPIO7      (GPI_FIQ_START + 26)
#define INT_GPI_FIQ_PAD_SR0_IO00   (GPI_FIQ_START + 27)
#define INT_GPI_FIQ_PAD_SR0_IO01   (GPI_FIQ_START + 28)
#define INT_GPI_FIQ_PAD_SR0_IO02   (GPI_FIQ_START + 29)
#define INT_GPI_FIQ_PAD_SR0_IO03   (GPI_FIQ_START + 30)
#define INT_GPI_FIQ_PAD_SR0_IO04   (GPI_FIQ_START + 31)
#define INT_GPI_FIQ_PAD_SR0_IO05   (GPI_FIQ_START + 32)
#define INT_GPI_FIQ_PAD_SR0_IO06   (GPI_FIQ_START + 33)
#define INT_GPI_FIQ_PAD_SR0_IO07   (GPI_FIQ_START + 34)
#define INT_GPI_FIQ_PAD_SR0_IO08   (GPI_FIQ_START + 35)
#define INT_GPI_FIQ_PAD_SR0_IO09   (GPI_FIQ_START + 36)
#define INT_GPI_FIQ_PAD_SR0_IO10   (GPI_FIQ_START + 37)
#define INT_GPI_FIQ_PAD_SR0_IO11   (GPI_FIQ_START + 38)
#define INT_GPI_FIQ_PAD_SR0_IO12   (GPI_FIQ_START + 39)
#define INT_GPI_FIQ_PAD_SR0_IO13   (GPI_FIQ_START + 40)
#define INT_GPI_FIQ_PAD_SR0_IO14   (GPI_FIQ_START + 41)
#define INT_GPI_FIQ_PAD_SR0_IO15   (GPI_FIQ_START + 42)
#define INT_GPI_FIQ_PAD_SR0_IO16   (GPI_FIQ_START + 43)
#define INT_GPI_FIQ_PAD_SR0_IO17   (GPI_FIQ_START + 44)
#define INT_GPI_FIQ_PAD_SR0_IO18   (GPI_FIQ_START + 45)
#define INT_GPI_FIQ_PAD_SR0_IO19   (GPI_FIQ_START + 46)
#define INT_GPI_FIQ_PAD_SR1_IO00   (GPI_FIQ_START + 47)
#define INT_GPI_FIQ_PAD_SR1_IO01   (GPI_FIQ_START + 48)
#define INT_GPI_FIQ_PAD_SR1_IO02   (GPI_FIQ_START + 49)
#define INT_GPI_FIQ_PAD_SR1_IO03   (GPI_FIQ_START + 50)
#define INT_GPI_FIQ_PAD_SR1_IO04   (GPI_FIQ_START + 51)
#define INT_GPI_FIQ_PAD_SR1_IO05   (GPI_FIQ_START + 52)
#define INT_GPI_FIQ_PAD_SR1_IO06   (GPI_FIQ_START + 53)
#define INT_GPI_FIQ_PAD_SR1_IO07   (GPI_FIQ_START + 54)
#define INT_GPI_FIQ_PAD_SR1_IO08   (GPI_FIQ_START + 55)
#define INT_GPI_FIQ_PAD_SR1_IO09   (GPI_FIQ_START + 56)
#define INT_GPI_FIQ_PAD_SR1_IO10   (GPI_FIQ_START + 57)
#define INT_GPI_FIQ_PAD_SR1_IO11   (GPI_FIQ_START + 58)
#define INT_GPI_FIQ_PAD_SR1_IO12   (GPI_FIQ_START + 59)
#define INT_GPI_FIQ_PAD_SR1_IO13   (GPI_FIQ_START + 60)
#define INT_GPI_FIQ_PAD_SR1_IO14   (GPI_FIQ_START + 61)
#define INT_GPI_FIQ_PAD_SR1_IO15   (GPI_FIQ_START + 62)
#define INT_GPI_FIQ_PAD_SR1_IO16   (GPI_FIQ_START + 63)
#define INT_GPI_FIQ_PAD_SR1_IO17   (GPI_FIQ_START + 64)
#define INT_GPI_FIQ_PAD_SR1_IO18   (GPI_FIQ_START + 65)
#define INT_GPI_FIQ_PAD_SR1_IO19   (GPI_FIQ_START + 66)
#define INT_GPI_FIQ_PAD_TX0_IO00   (GPI_FIQ_START + 67)
#define INT_GPI_FIQ_PAD_TX0_IO01   (GPI_FIQ_START + 68)
#define INT_GPI_FIQ_PAD_TX0_IO02   (GPI_FIQ_START + 69)
#define INT_GPI_FIQ_PAD_TX0_IO03   (GPI_FIQ_START + 70)
#define INT_GPI_FIQ_PAD_TX0_IO04   (GPI_FIQ_START + 71)
#define INT_GPI_FIQ_PAD_TX0_IO05   (GPI_FIQ_START + 72)
#define INT_GPI_FIQ_PAD_TX0_IO06   (GPI_FIQ_START + 73)
#define INT_GPI_FIQ_PAD_TX0_IO07   (GPI_FIQ_START + 74)
#define INT_GPI_FIQ_PAD_TX0_IO08   (GPI_FIQ_START + 75)
#define INT_GPI_FIQ_PAD_TX0_IO09   (GPI_FIQ_START + 76)
#define INT_GPI_FIQ_PAD_TTL0       (GPI_FIQ_START + 77)
#define INT_GPI_FIQ_PAD_TTL1       (GPI_FIQ_START + 78)
#define INT_GPI_FIQ_PAD_TTL2       (GPI_FIQ_START + 79)
#define INT_GPI_FIQ_PAD_TTL3       (GPI_FIQ_START + 80)
#define INT_GPI_FIQ_PAD_TTL4       (GPI_FIQ_START + 81)
#define INT_GPI_FIQ_PAD_TTL5       (GPI_FIQ_START + 82)
#define INT_GPI_FIQ_PAD_TTL6       (GPI_FIQ_START + 83)
#define INT_GPI_FIQ_PAD_TTL7       (GPI_FIQ_START + 84)
#define INT_GPI_FIQ_PAD_TTL8       (GPI_FIQ_START + 85)
#define INT_GPI_FIQ_PAD_TTL9       (GPI_FIQ_START + 86)
#define INT_GPI_FIQ_PAD_TTL10      (GPI_FIQ_START + 87)
#define INT_GPI_FIQ_PAD_TTL11      (GPI_FIQ_START + 88)
#define INT_GPI_FIQ_PAD_TTL12      (GPI_FIQ_START + 89)
#define INT_GPI_FIQ_PAD_TTL13      (GPI_FIQ_START + 90)
#define INT_GPI_FIQ_PAD_TTL14      (GPI_FIQ_START + 91)
#define INT_GPI_FIQ_PAD_TTL15      (GPI_FIQ_START + 92)
#define INT_GPI_FIQ_PAD_TTL16      (GPI_FIQ_START + 93)
#define INT_GPI_FIQ_PAD_TTL17      (GPI_FIQ_START + 94)
#define INT_GPI_FIQ_PAD_TTL18      (GPI_FIQ_START + 95)
#define INT_GPI_FIQ_PAD_TTL19      (GPI_FIQ_START + 96)
#define INT_GPI_FIQ_PAD_TTL20      (GPI_FIQ_START + 97)
#define INT_GPI_FIQ_PAD_TTL21      (GPI_FIQ_START + 98)
#define INT_GPI_FIQ_PAD_TTL22      (GPI_FIQ_START + 99)
#define INT_GPI_FIQ_PAD_TTL23      (GPI_FIQ_START + 100)
#define INT_GPI_FIQ_PAD_TTL24      (GPI_FIQ_START + 101)
#define INT_GPI_FIQ_PAD_TTL25      (GPI_FIQ_START + 102)
#define INT_GPI_FIQ_PAD_TTL26      (GPI_FIQ_START + 103)
#define INT_GPI_FIQ_PAD_TTL27      (GPI_FIQ_START + 104)
#define INT_GPI_FIQ_PAD_SATA_GPIO  (GPI_FIQ_START + 105)
#define INT_GPI_FIQ_PAD_HDMITX_HPD (GPI_FIQ_START + 106)
#define INT_GPI_FIQ_PAD_HDMITX_SDA (GPI_FIQ_START + 107)
#define INT_GPI_FIQ_PAD_HDMITX_SCL (GPI_FIQ_START + 108)
#define INT_GPI_FIQ_PAD_VSYNC_OUT  (GPI_FIQ_START + 109)
#define INT_GPI_FIQ_PAD_HSYNC_OUT  (GPI_FIQ_START + 110)
#define INT_GPI_FIQ_PAD_GPIO8      (GPI_FIQ_START + 111)
#define INT_GPI_FIQ_PAD_GPIO9      (GPI_FIQ_START + 112)
#define INT_GPI_FIQ_PAD_GPIO10     (GPI_FIQ_START + 113)
#define INT_GPI_FIQ_PAD_GPIO11     (GPI_FIQ_START + 114)
#define INT_GPI_FIQ_PAD_GPIO12     (GPI_FIQ_START + 115)
#define INT_GPI_FIQ_PAD_GPIO13     (GPI_FIQ_START + 116)
#define INT_GPI_FIQ_PAD_GPIO14     (GPI_FIQ_START + 117)
#define INT_GPI_FIQ_PAD_GPIO15     (GPI_FIQ_START + 118)
#define INT_GPI_FIQ_PAD_GPIO16     (GPI_FIQ_START + 119)
#define INT_GPI_FIQ_PAD_SD_GPIO0   (GPI_FIQ_START + 120)
#define INT_GPI_FIQ_PAD_SD1_GPIO0  (GPI_FIQ_START + 121)
#define INT_GPI_FIQ_PAD_SD1_GPIO1  (GPI_FIQ_START + 122)
#define INT_GPI_FIQ_PAD_SD1_CDZ    (GPI_FIQ_START + 123)
#define INT_GPI_FIQ_PAD_SD1_D1     (GPI_FIQ_START + 124)
#define INT_GPI_FIQ_PAD_SD1_D0     (GPI_FIQ_START + 125)
#define INT_GPI_FIQ_PAD_SD1_CLK    (GPI_FIQ_START + 126)
#define INT_GPI_FIQ_PAD_SD1_CMD    (GPI_FIQ_START + 127)
#define INT_GPI_FIQ_PAD_SD1_D3     (GPI_FIQ_START + 128)
#define INT_GPI_FIQ_PAD_SD1_D2     (GPI_FIQ_START + 129)
#define GPI_FIQ_END                (GPI_FIQ_START + 130)

#define GPI_GPIC_START    (GPI_FIQ_START + 130)
#define INT_GPI_FIQ_GPIC0 (GPI_FIQ_START + 130)
#define INT_GPI_FIQ_GPIC1 (GPI_FIQ_START + 131)
#define GPI_GPIC_END      (GPI_FIQ_START + 132)

#define GPI_FIQ_NUM  (GPI_FIQ_END - GPI_FIQ_START)
#define GPI_GPIC_NUM (GPI_GPIC_END - GPI_GPIC_START)

#define GPI_IRQ_START       0
#define INT_GPI_IRQ_DUMMY00 (GPI_IRQ_START + 0)
#define INT_GPI_IRQ_DUMMY01 (GPI_IRQ_START + 1)
#define INT_GPI_IRQ_DUMMY02 (GPI_IRQ_START + 2)
#define INT_GPI_IRQ_DUMMY03 (GPI_IRQ_START + 3)
#define INT_GPI_IRQ_DUMMY04 (GPI_IRQ_START + 4)
#define INT_GPI_IRQ_DUMMY05 (GPI_IRQ_START + 5)
#define INT_GPI_IRQ_DUMMY06 (GPI_IRQ_START + 6)
#define INT_GPI_IRQ_DUMMY07 (GPI_IRQ_START + 7)
#define GPI_IRQ_END         (GPI_IRQ_START + 8)
#define GPI_IRQ_NUM         (GPI_IRQ_END - GPI_IRQ_START)
