{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1589492817918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 1 -1 1589492817922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589492817922 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_HyperRAM 10M08DAF256C8G " "Selected device 10M08DAF256C8G for design \"NIOS_HyperRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492817938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589492817983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589492817983 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll1.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/clk_gen_altpll1.v" 50 -1 0 } } { "" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589492818047 ""}  } { { "db/clk_gen_altpll1.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/clk_gen_altpll1.v" 50 -1 0 } } { "" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1589492818047 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1589492818127 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589492818138 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C8GES " "Device 10M08DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589492818557 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C8G " "Device 10M04DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589492818557 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C8G " "Device 10M16DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589492818557 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C8G " "Device 10M25DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589492818557 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8GES " "Device 10M50DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589492818557 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8G " "Device 10M50DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589492818557 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C8G " "Device 10M40DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589492818557 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589492818557 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589492818603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 2385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589492818603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 2387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589492818603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 2389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589492818603 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589492818603 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "ADC_SYSREF_p " "Can't reserve pin ADC_SYSREF_p -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 1 -1 1589492818604 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "ADC_SYSREF_p " "Reserve pin assignment ignored because of existing pin with name \"ADC_SYSREF_p\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SYSREF_p } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SYSREF_p" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818604 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_B2 " "Can't reserve pin B1A_B2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818604 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_B2 " "Reserve pin assignment ignored because of existing pin with name \"B1A_B2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_B2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_B2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818604 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_C2 " "Can't reserve pin B1A_C2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818604 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_C2 " "Reserve pin assignment ignored because of existing pin with name \"B1A_C2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818604 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_C3 " "Can't reserve pin B1A_C3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818604 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_C3 " "Reserve pin assignment ignored because of existing pin with name \"B1A_C3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818604 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_C4 " "Can't reserve pin B1A_C4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_C4 " "Reserve pin assignment ignored because of existing pin with name \"B1A_C4\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_E3 " "Can't reserve pin B1A_E3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_E3 " "Reserve pin assignment ignored because of existing pin with name \"B1A_E3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_E3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_E3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_F2 " "Can't reserve pin B1A_F2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_F2 " "Reserve pin assignment ignored because of existing pin with name \"B1A_F2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_F4 " "Can't reserve pin B1A_F4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_F4 " "Reserve pin assignment ignored because of existing pin with name \"B1A_F4\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_F5 " "Can't reserve pin B1A_F5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_F5 " "Reserve pin assignment ignored because of existing pin with name \"B1A_F5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_G2 " "Can't reserve pin B1A_G2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_G2 " "Reserve pin assignment ignored because of existing pin with name \"B1A_G2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_G2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_G2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_G5 " "Can't reserve pin B1A_G5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_G5 " "Reserve pin assignment ignored because of existing pin with name \"B1A_G5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_G5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_G5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818605 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1A_H5 " "Can't reserve pin B1A_H5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1A_H5 " "Reserve pin assignment ignored because of existing pin with name \"B1A_H5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_H5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_H5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B1_1B_J5 " "Can't reserve pin B1_1B_J5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B1_1B_J5 " "Reserve pin assignment ignored because of existing pin with name \"B1_1B_J5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1_1B_J5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1_1B_J5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_K2 " "Can't reserve pin B2_K2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_K2 " "Reserve pin assignment ignored because of existing pin with name \"B2_K2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_K2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_K2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_K5 " "Can't reserve pin B2_K5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_K5 " "Reserve pin assignment ignored because of existing pin with name \"B2_K5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_K5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_K5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_L1 " "Can't reserve pin B2_L1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_L1 " "Reserve pin assignment ignored because of existing pin with name \"B2_L1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_L1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_L1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_L2 " "Can't reserve pin B2_L2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_L2 " "Reserve pin assignment ignored because of existing pin with name \"B2_L2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_L2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_L2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_L3 " "Can't reserve pin B2_L3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_L3 " "Reserve pin assignment ignored because of existing pin with name \"B2_L3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_L3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_L3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818606 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_L6 " "Can't reserve pin B2_L6 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_L6 " "Reserve pin assignment ignored because of existing pin with name \"B2_L6\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_L6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_L6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_M1 " "Can't reserve pin B2_M1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_M1 " "Reserve pin assignment ignored because of existing pin with name \"B2_M1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_M1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_M1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_M2 " "Can't reserve pin B2_M2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_M2 " "Reserve pin assignment ignored because of existing pin with name \"B2_M2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_M2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_M2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B2_N1 " "Can't reserve pin B2_N1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B2_N1 " "Reserve pin assignment ignored because of existing pin with name \"B2_N1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_N1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_N1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_L7 " "Can't reserve pin B3_L7 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818607 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_L7 " "Reserve pin assignment ignored because of existing pin with name \"B3_L7\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_L7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_L7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818608 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_L8 " "Can't reserve pin B3_L8 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818608 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_L8 " "Reserve pin assignment ignored because of existing pin with name \"B3_L8\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_L8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_L8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818608 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_M6 " "Can't reserve pin B3_M6 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818608 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_M6 " "Reserve pin assignment ignored because of existing pin with name \"B3_M6\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_M6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_M6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818608 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_M7 " "Can't reserve pin B3_M7 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818608 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_M7 " "Reserve pin assignment ignored because of existing pin with name \"B3_M7\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_M7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_M7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818609 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_M8 " "Can't reserve pin B3_M8 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818609 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_M8 " "Reserve pin assignment ignored because of existing pin with name \"B3_M8\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_M8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_M8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818609 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_M9 " "Can't reserve pin B3_M9 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818609 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_M9 " "Reserve pin assignment ignored because of existing pin with name \"B3_M9\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_M9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_M9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818609 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_N5 " "Can't reserve pin B3_N5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818609 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_N5 " "Reserve pin assignment ignored because of existing pin with name \"B3_N5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_N5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_N5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818609 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_P4 " "Can't reserve pin B3_P4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818610 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_P4 " "Reserve pin assignment ignored because of existing pin with name \"B3_P4\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_P4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_P4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818610 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_P6 " "Can't reserve pin B3_P6 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818610 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_P6 " "Reserve pin assignment ignored because of existing pin with name \"B3_P6\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_P6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_P6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818610 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_P8 " "Can't reserve pin B3_P8 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818610 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_P8 " "Reserve pin assignment ignored because of existing pin with name \"B3_P8\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_P8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_P8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818610 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B3_P9 " "Can't reserve pin B3_P9 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818611 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B3_P9 " "Reserve pin assignment ignored because of existing pin with name \"B3_P9\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_P9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_P9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818611 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B4_L10 " "Can't reserve pin B4_L10 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818611 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B4_L10 " "Reserve pin assignment ignored because of existing pin with name \"B4_L10\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_L10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_L10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818611 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B4_L9 " "Can't reserve pin B4_L9 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818611 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B4_L9 " "Reserve pin assignment ignored because of existing pin with name \"B4_L9\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_L9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_L9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818611 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B4_M10 " "Can't reserve pin B4_M10 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818611 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B4_M10 " "Reserve pin assignment ignored because of existing pin with name \"B4_M10\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_M10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_M10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818612 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B4_M11 " "Can't reserve pin B4_M11 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818612 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B4_M11 " "Reserve pin assignment ignored because of existing pin with name \"B4_M11\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_M11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_M11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818612 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B4_P10 " "Can't reserve pin B4_P10 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818612 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B4_P10 " "Reserve pin assignment ignored because of existing pin with name \"B4_P10\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_P10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_P10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818612 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B4_P11 " "Can't reserve pin B4_P11 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818612 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B4_P11 " "Reserve pin assignment ignored because of existing pin with name \"B4_P11\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_P11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_P11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B4_P12 " "Can't reserve pin B4_P12 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B4_P12 " "Reserve pin assignment ignored because of existing pin with name \"B4_P12\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_P12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_P12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_K11 " "Can't reserve pin B5_K11 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_K11 " "Reserve pin assignment ignored because of existing pin with name \"B5_K11\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_K11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_K11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_K12 " "Can't reserve pin B5_K12 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_K12 " "Reserve pin assignment ignored because of existing pin with name \"B5_K12\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_K12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_K12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_K14 " "Can't reserve pin B5_K14 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_K14 " "Reserve pin assignment ignored because of existing pin with name \"B5_K14\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_K14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_K14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_L11 " "Can't reserve pin B5_L11 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_L11 " "Reserve pin assignment ignored because of existing pin with name \"B5_L11\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_L12 " "Can't reserve pin B5_L12 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_L12 " "Reserve pin assignment ignored because of existing pin with name \"B5_L12\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_L15 " "Can't reserve pin B5_L15 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_L15 " "Reserve pin assignment ignored because of existing pin with name \"B5_L15\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818613 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_L16 " "Can't reserve pin B5_L16 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818614 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_L16 " "Reserve pin assignment ignored because of existing pin with name \"B5_L16\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818614 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_M14 " "Can't reserve pin B5_M14 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818614 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_M14 " "Reserve pin assignment ignored because of existing pin with name \"B5_M14\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_M14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_M14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818614 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_M15 " "Can't reserve pin B5_M15 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818614 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_M15 " "Reserve pin assignment ignored because of existing pin with name \"B5_M15\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_M15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_M15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818614 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_M16 " "Can't reserve pin B5_M16 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818614 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_M16 " "Reserve pin assignment ignored because of existing pin with name \"B5_M16\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_M16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_M16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818614 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_N14 " "Can't reserve pin B5_N14 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818615 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_N14 " "Reserve pin assignment ignored because of existing pin with name \"B5_N14\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_N14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_N14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818615 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_N16 " "Can't reserve pin B5_N16 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818615 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_N16 " "Reserve pin assignment ignored because of existing pin with name \"B5_N16\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_N16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_N16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818615 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_P14 " "Can't reserve pin B5_P14 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818615 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_P14 " "Reserve pin assignment ignored because of existing pin with name \"B5_P14\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_P14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_P14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818615 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B5_P15 " "Can't reserve pin B5_P15 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818615 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B5_P15 " "Reserve pin assignment ignored because of existing pin with name \"B5_P15\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_P15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_P15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818616 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B7_E10 " "Can't reserve pin B7_E10 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818616 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B7_E10 " "Reserve pin assignment ignored because of existing pin with name \"B7_E10\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B7_E10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B7_E10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818616 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "B7_E11 " "Can't reserve pin B7_E11 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818616 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "B7_E11 " "Reserve pin assignment ignored because of existing pin with name \"B7_E11\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B7_E11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B7_E11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818616 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLK_50MHz " "Can't reserve pin CLK_50MHz -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818616 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLK_50MHz " "Reserve pin assignment ignored because of existing pin with name \"CLK_50MHz\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK_50MHz } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818616 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLNR_GPIO0 " "Can't reserve pin CLNR_GPIO0 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818617 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLNR_GPIO0 " "Reserve pin assignment ignored because of existing pin with name \"CLNR_GPIO0\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818617 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLNR_GPIO1 " "Can't reserve pin CLNR_GPIO1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818617 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLNR_GPIO1 " "Reserve pin assignment ignored because of existing pin with name \"CLNR_GPIO1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818617 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLNR_GPIO2 " "Can't reserve pin CLNR_GPIO2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818617 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLNR_GPIO2 " "Reserve pin assignment ignored because of existing pin with name \"CLNR_GPIO2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818617 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLNR_GPIO3 " "Can't reserve pin CLNR_GPIO3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818617 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLNR_GPIO3 " "Reserve pin assignment ignored because of existing pin with name \"CLNR_GPIO3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818617 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLNR_RESETn " "Can't reserve pin CLNR_RESETn -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818618 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLNR_RESETn " "Reserve pin assignment ignored because of existing pin with name \"CLNR_RESETn\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_RESETn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_RESETn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818618 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLNR_nINT " "Can't reserve pin CLNR_nINT -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818618 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLNR_nINT " "Reserve pin assignment ignored because of existing pin with name \"CLNR_nINT\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_nINT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_nINT" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818618 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_DONE " "Can't reserve pin FPGA_DONE -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818618 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_DONE " "Reserve pin assignment ignored because of existing pin with name \"FPGA_DONE\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_DONE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_DONE" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818618 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_I2C_INTn " "Can't reserve pin FPGA_I2C_INTn -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818619 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_I2C_INTn " "Reserve pin assignment ignored because of existing pin with name \"FPGA_I2C_INTn\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_INTn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_INTn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818619 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_I2C_SCL " "Can't reserve pin FPGA_I2C_SCL -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818619 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_I2C_SCL " "Reserve pin assignment ignored because of existing pin with name \"FPGA_I2C_SCL\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818619 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_I2C_SDA " "Can't reserve pin FPGA_I2C_SDA -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818619 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_I2C_SDA " "Reserve pin assignment ignored because of existing pin with name \"FPGA_I2C_SDA\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDA" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818619 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SMA_CLK " "Can't reserve pin FPGA_SMA_CLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818619 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SMA_CLK " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SMA_CLK\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SMA_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SMA_CLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818620 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SMA_TRIG " "Can't reserve pin FPGA_SMA_TRIG -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818620 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SMA_TRIG " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SMA_TRIG\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SMA_TRIG } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SMA_TRIG" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818620 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SCLK " "Can't reserve pin FPGA_SPI_SCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818620 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SCLK " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SCLK\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SCLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818620 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SDATA " "Can't reserve pin FPGA_SPI_SDATA -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818620 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SDATA " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SDATA\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SDATA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SDATA" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818620 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SDOUT " "Can't reserve pin FPGA_SPI_SDOUT -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818621 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SDOUT " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SDOUT\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SDOUT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SDOUT" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818621 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SEL0 " "Can't reserve pin FPGA_SPI_SEL0 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818621 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SEL0 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SEL0\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818621 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SEL1 " "Can't reserve pin FPGA_SPI_SEL1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818621 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SEL1 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SEL1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818621 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SEL2 " "Can't reserve pin FPGA_SPI_SEL2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818621 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SEL2 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SEL2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818621 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SEL3 " "Can't reserve pin FPGA_SPI_SEL3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818622 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SEL3 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SEL3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818622 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SEL4 " "Can't reserve pin FPGA_SPI_SEL4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818622 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SEL4 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SEL4\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818622 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SEL5 " "Can't reserve pin FPGA_SPI_SEL5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818622 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SEL5 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SEL5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818622 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_SPI_SEL6 " "Can't reserve pin FPGA_SPI_SEL6 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818622 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_SPI_SEL6 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_SPI_SEL6\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818622 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_UART_RX " "Can't reserve pin FPGA_UART_RX -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818623 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_UART_RX " "Reserve pin assignment ignored because of existing pin with name \"FPGA_UART_RX\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_RX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_RX" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818623 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_UART_SEL0 " "Can't reserve pin FPGA_UART_SEL0 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818623 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_UART_SEL0 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_UART_SEL0\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_SEL0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_SEL0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818623 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_UART_SEL1 " "Can't reserve pin FPGA_UART_SEL1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818623 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_UART_SEL1 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_UART_SEL1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_SEL1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_SEL1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818623 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_UART_SEL2 " "Can't reserve pin FPGA_UART_SEL2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818623 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_UART_SEL2 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_UART_SEL2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_SEL2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_SEL2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818623 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_UART_SEL3 " "Can't reserve pin FPGA_UART_SEL3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818624 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_UART_SEL3 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_UART_SEL3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_SEL3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_SEL3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818624 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_UART_SEL4 " "Can't reserve pin FPGA_UART_SEL4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818624 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_UART_SEL4 " "Reserve pin assignment ignored because of existing pin with name \"FPGA_UART_SEL4\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_SEL4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_SEL4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818624 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "FPGA_UART_TX " "Can't reserve pin FPGA_UART_TX -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818624 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "FPGA_UART_TX " "Reserve pin assignment ignored because of existing pin with name \"FPGA_UART_TX\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_TX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_TX" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818624 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "JTAGEN " "Can't reserve pin JTAGEN -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818624 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "JTAGEN " "Reserve pin assignment ignored because of existing pin with name \"JTAGEN\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JTAGEN } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAGEN" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE0 " "Can't reserve pin MAX10_SPARE0 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE0 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE0\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE1 " "Can't reserve pin MAX10_SPARE1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE1 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE10 " "Can't reserve pin MAX10_SPARE10 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE10 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE10\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE11 " "Can't reserve pin MAX10_SPARE11 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE11 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE11\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818625 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE12 " "Can't reserve pin MAX10_SPARE12 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818626 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE12 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE12\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818626 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE13 " "Can't reserve pin MAX10_SPARE13 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818626 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE13 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE13\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE13" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818626 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE2 " "Can't reserve pin MAX10_SPARE2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818626 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE2 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818626 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE3 " "Can't reserve pin MAX10_SPARE3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818626 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE3 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818626 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE4 " "Can't reserve pin MAX10_SPARE4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818627 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE4 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE4\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818627 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE5 " "Can't reserve pin MAX10_SPARE5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818627 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE5 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818627 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE6 " "Can't reserve pin MAX10_SPARE6 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818627 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE6 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE6\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818627 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE7 " "Can't reserve pin MAX10_SPARE7 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818628 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE7 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE7\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818628 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE8 " "Can't reserve pin MAX10_SPARE8 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818628 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE8 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE8\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818628 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAX10_SPARE9 " "Can't reserve pin MAX10_SPARE9 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818628 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "MAX10_SPARE9 " "Reserve pin assignment ignored because of existing pin with name \"MAX10_SPARE9\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818628 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "ModPwrEn " "Can't reserve pin ModPwrEn -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818628 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "ModPwrEn " "Reserve pin assignment ignored because of existing pin with name \"ModPwrEn\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ModPwrEn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModPwrEn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818628 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "ModPwrGood " "Can't reserve pin ModPwrGood -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818629 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "ModPwrGood " "Reserve pin assignment ignored because of existing pin with name \"ModPwrGood\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ModPwrGood } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModPwrGood" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818629 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "POR_N_LOAD_N " "Can't reserve pin POR_N_LOAD_N -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818629 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "POR_N_LOAD_N " "Reserve pin assignment ignored because of existing pin with name \"POR_N_LOAD_N\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { POR_N_LOAD_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "POR_N_LOAD_N" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818629 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART0 " "Can't reserve pin RX_UART0 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818629 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART0 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART0\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818629 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART1 " "Can't reserve pin RX_UART1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818629 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART1 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART10 " "Can't reserve pin RX_UART10 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART10 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART10\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART11 " "Can't reserve pin RX_UART11 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART11 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART11\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART12 " "Can't reserve pin RX_UART12 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART12 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART12\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART13 " "Can't reserve pin RX_UART13 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART13 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART13\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART13" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART14 " "Can't reserve pin RX_UART14 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART14 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART14\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART15 " "Can't reserve pin RX_UART15 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART15 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART15\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART16 " "Can't reserve pin RX_UART16 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART16 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART16\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART17 " "Can't reserve pin RX_UART17 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART17 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART17\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART17 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART17" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART18 " "Can't reserve pin RX_UART18 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART18 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART18\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART18 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART18" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818630 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART19 " "Can't reserve pin RX_UART19 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART19 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART19\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART19 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART19" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART2 " "Can't reserve pin RX_UART2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART2 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART3 " "Can't reserve pin RX_UART3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART3 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART4 " "Can't reserve pin RX_UART4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART4 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART4\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART5 " "Can't reserve pin RX_UART5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART5 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART6 " "Can't reserve pin RX_UART6 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART6 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART6\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART7 " "Can't reserve pin RX_UART7 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART7 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART7\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART8 " "Can't reserve pin RX_UART8 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART8 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART8\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "RX_UART9 " "Can't reserve pin RX_UART9 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "RX_UART9 " "Reserve pin assignment ignored because of existing pin with name \"RX_UART9\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SFP_LOS " "Can't reserve pin SFP_LOS -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SFP_LOS " "Reserve pin assignment ignored because of existing pin with name \"SFP_LOS\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_LOS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_LOS" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818631 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SFP_MAC_SCL " "Can't reserve pin SFP_MAC_SCL -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SFP_MAC_SCL " "Reserve pin assignment ignored because of existing pin with name \"SFP_MAC_SCL\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_MAC_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_MAC_SCL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SFP_MAX_SDA " "Can't reserve pin SFP_MAX_SDA -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SFP_MAX_SDA " "Reserve pin assignment ignored because of existing pin with name \"SFP_MAX_SDA\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_MAX_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_MAX_SDA" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SFP_ModDet " "Can't reserve pin SFP_ModDet -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SFP_ModDet " "Reserve pin assignment ignored because of existing pin with name \"SFP_ModDet\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_ModDet } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_ModDet" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SFP_TX_Fault " "Can't reserve pin SFP_TX_Fault -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SFP_TX_Fault " "Reserve pin assignment ignored because of existing pin with name \"SFP_TX_Fault\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_TX_Fault } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_TX_Fault" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SMA_NIM_CLK " "Can't reserve pin SMA_NIM_CLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SMA_NIM_CLK " "Reserve pin assignment ignored because of existing pin with name \"SMA_NIM_CLK\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_NIM_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_NIM_CLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SMA_NIM_SYNC " "Can't reserve pin SMA_NIM_SYNC -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SMA_NIM_SYNC " "Reserve pin assignment ignored because of existing pin with name \"SMA_NIM_SYNC\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_NIM_SYNC } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_NIM_SYNC" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SMA_RJ45_CLK_SEL " "Can't reserve pin SMA_RJ45_CLK_SEL -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818632 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SMA_RJ45_CLK_SEL " "Reserve pin assignment ignored because of existing pin with name \"SMA_RJ45_CLK_SEL\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_RJ45_CLK_SEL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_RJ45_CLK_SEL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SMA_TTL_CLK " "Can't reserve pin SMA_TTL_CLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SMA_TTL_CLK " "Reserve pin assignment ignored because of existing pin with name \"SMA_TTL_CLK\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_TTL_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_TTL_CLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SMA_TTL_SYNC " "Can't reserve pin SMA_TTL_SYNC -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SMA_TTL_SYNC " "Reserve pin assignment ignored because of existing pin with name \"SMA_TTL_SYNC\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_TTL_SYNC } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_TTL_SYNC" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SRSTn " "Can't reserve pin SRSTn -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SRSTn " "Reserve pin assignment ignored because of existing pin with name \"SRSTn\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRSTn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRSTn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART0 " "Can't reserve pin TX_UART0 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART0 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART0\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART1 " "Can't reserve pin TX_UART1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART1 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART1\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART10 " "Can't reserve pin TX_UART10 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818633 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART10 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART10\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART11 " "Can't reserve pin TX_UART11 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART11 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART11\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART12 " "Can't reserve pin TX_UART12 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART12 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART12\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART13 " "Can't reserve pin TX_UART13 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART13 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART13\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART13" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART14 " "Can't reserve pin TX_UART14 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART14 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART14\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART15 " "Can't reserve pin TX_UART15 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART15 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART15\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART16 " "Can't reserve pin TX_UART16 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART16 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART16\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART17 " "Can't reserve pin TX_UART17 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART17 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART17\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART17 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART17" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818634 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART18 " "Can't reserve pin TX_UART18 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART18 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART18\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART18 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART18" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART19 " "Can't reserve pin TX_UART19 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART19 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART19\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART19 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART19" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART2 " "Can't reserve pin TX_UART2 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART2 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART2\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART3 " "Can't reserve pin TX_UART3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART3 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART3\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART4 " "Can't reserve pin TX_UART4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART4 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART4\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART5 " "Can't reserve pin TX_UART5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART5 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART5\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART6 " "Can't reserve pin TX_UART6 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART6 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART6\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818635 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART7 " "Can't reserve pin TX_UART7 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART7 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART7\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART8 " "Can't reserve pin TX_UART8 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART8 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART8\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "TX_UART9 " "Can't reserve pin TX_UART9 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TX_UART9 " "Reserve pin assignment ignored because of existing pin with name \"TX_UART9\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589492818636 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 1 -1 1589492818639 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589492818657 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SMA_CLK_p SMA_CLK_p(n) " "Pin \"SMA_CLK_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SMA_CLK_p(n)\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLK_p } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLK_p" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2391 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLK_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492818880 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ADC_SYSREF_p ADC_SYSREF_p(n) " "Pin \"ADC_SYSREF_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ADC_SYSREF_p(n)\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SYSREF_p } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SYSREF_p" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2395 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SYSREF_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492818880 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "MAX10_CLK_p MAX10_CLK_p(n) " "Pin \"MAX10_CLK_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"MAX10_CLK_p(n)\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK_p } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK_p" } { 0 "MAX10_CLK_p(n)" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492818880 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 1 -1 1589492818880 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "B5_L12 clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|pll1 1.8 V 12mA 0 250 MHz 225 MHz " "Output pin \"B5_L12\" (external output clock of PLL \"clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|pll1\") uses I/O standard 1.8 V, has current strength 12mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 225 MHz for this combination of I/O standard, current strength and load" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 189 0 0 } } { "db/clk_gen_altpll1.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/clk_gen_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 101 0 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L12 } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1589492818985 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589492819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589492819941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589492819941 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589492819941 ""}
{ "Info" "ISTA_SDC_FOUND" "max10_nios_basetester/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'max10_nios_basetester/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589492819949 ""}
{ "Info" "ISTA_SDC_FOUND" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc " "Reading SDC File: 'max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589492819953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 46 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_break:the_max10_nios_basetester_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(46): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_break:the_max10_nios_basetester_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 46 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(46): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr*\]" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589492819955 ""}  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 47 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(47): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 47 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(47): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr\[33\]\]" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589492819956 ""}  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 48 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(48): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 48 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(48): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr\[0\]\]" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589492819958 ""}  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 49 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(49): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 49 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(49): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr\[34\]\]" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589492819960 ""}  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 50 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_ocimem:the_max10_nios_basetester_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(50): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_ocimem:the_max10_nios_basetester_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$max10_nios_basetester_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$max10_nios_basetester_cpu_cpu_jtag_sr*\]" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589492819961 ""}  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 51 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(51): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 51 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_sysclk:the_max10_nios_basetester_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(51): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_sysclk:the_max10_nios_basetester_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$max10_nios_basetester_cpu_cpu_jtag_sr*    -to *\$max10_nios_basetester_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$max10_nios_basetester_cpu_cpu_jtag_sr*    -to *\$max10_nios_basetester_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589492819964 ""}  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 52 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_sysclk:the_max10_nios_basetester_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(52): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper\|max10_nios_basetester_cpu_cpu_debug_slave_sysclk:the_max10_nios_basetester_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819965 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$max10_nios_basetester_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$max10_nios_basetester_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589492819966 ""}  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_nios_basetester_cpu_cpu.sdc 53 *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at max10_nios_basetester_cpu_cpu.sdc(53): *max10_nios_basetester_cpu_cpu:*\|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci\|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589492819967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path max10_nios_basetester_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$max10_nios_basetester_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$max10_nios_basetester_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589492819967 ""}  } { { "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589492819967 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589492819968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1589492819969 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Stp_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Stp_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Stp_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{Stp_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Stp_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Stp_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589492819969 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1589492819969 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SMA_NIM_CLK " "Node: SMA_NIM_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Divisor_frecuencia:Generate_divided_ref_clk\|RESULT SMA_NIM_CLK " "Register Divisor_frecuencia:Generate_divided_ref_clk\|RESULT is being clocked by SMA_NIM_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589492819973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589492819973 "|NIOS_HyperRAM|SMA_NIM_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK_p " "Node: MAX10_CLK_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Divisor_frecuencia:Generate_divided_clk\|RESULT MAX10_CLK_p " "Register Divisor_frecuencia:Generate_divided_clk\|RESULT is being clocked by MAX10_CLK_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589492819973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589492819973 "|NIOS_HyperRAM|MAX10_CLK_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "B5_L12 " "Node: B5_L12 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed B5_L12 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by B5_L12" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589492819973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589492819973 "|NIOS_HyperRAM|B5_L12"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589492819974 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1589492819974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589492819980 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1589492819981 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492819981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492819981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492819981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000    CLK_50MHz " "  16.000    CLK_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492819981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Stp_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.000 Stp_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492819981 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1589492819981 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHz~input (placed in PIN M3 (CLK0n, DIFFIO_RX_L18n, DIFFOUT_L18n, High_Speed)) " "Automatically promoted node CLK_50MHz~input (placed in PIN M3 (CLK0n, DIFFIO_RX_L18n, DIFFOUT_L18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589492820077 ""}  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 2367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589492820077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589492820078 ""}  } { { "db/clk_gen_altpll1.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/clk_gen_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589492820078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK_p~input (placed in PIN K6 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node MAX10_CLK_p~input (placed in PIN K6 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589492820078 ""}  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 2368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589492820078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589492820078 ""}  } { { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589492820078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SMA_CLK_p~0  " "Automatically promoted node SMA_CLK_p~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589492820078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMA_CLK_p~output_pseudo_diff " "Destination node SMA_CLK_p~output_pseudo_diff" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 2393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589492820078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589492820078 ""}  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589492820078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589492820078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589492820078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 1898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589492820078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589492820078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589492820078 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 1450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589492820078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589492820872 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589492820874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589492820874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589492820877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589492820882 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589492820886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589492820886 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589492820888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589492820933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1589492820935 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589492820935 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|pll1 compensate_clock 0 " "PLL \"clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/clk_gen_altpll1.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/clk_gen_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clk_gen.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/clk_gen.v" 103 0 0 } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 189 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1589492821134 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|pll1 clk\[0\] B5_L12~output " "PLL \"clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"B5_L12~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_gen_altpll1.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/clk_gen_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clk_gen.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/clk_gen.v" 103 0 0 } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 189 0 0 } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 101 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1589492821136 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1589492821164 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1589492822457 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589492822488 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589492822532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589492823463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589492823645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589492823664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589492825902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589492825902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589492827256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589492828057 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589492828057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589492828916 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589492829167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589492829185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589492829947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589492829948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589492831300 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589492832774 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 1 -1 1589492833046 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "81 MAX 10 " "81 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_DONE 3.3-V LVTTL J2 " "Pin FPGA_DONE uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_DONE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_DONE" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ModPwrGood 3.3-V LVTTL J3 " "Pin ModPwrGood uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ModPwrGood } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModPwrGood" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "POR_N_LOAD_N 3.3-V LVTTL J1 " "Pin POR_N_LOAD_N uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { POR_N_LOAD_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "POR_N_LOAD_N" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C_INTn 3.3-V LVTTL F1 " "Pin FPGA_I2C_INTn uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_INTn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_INTn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ModPwrEn 3.3-V LVTTL B1 " "Pin ModPwrEn uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ModPwrEn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModPwrEn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1_1B_J5 3.3-V LVTTL J5 " "Pin B1_1B_J5 uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1_1B_J5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1_1B_J5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAGEN 3.3-V LVTTL G6 " "Pin JTAGEN uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JTAGEN } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAGEN" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_F4 3.3-V LVTTL F4 " "Pin B1A_F4 uses I/O standard 3.3-V LVTTL at F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_F5 3.3-V LVTTL F5 " "Pin B1A_F5 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_C3 3.3-V LVTTL C3 " "Pin B1A_C3 uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_C4 3.3-V LVTTL C4 " "Pin B1A_C4 uses I/O standard 3.3-V LVTTL at C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_G5 3.3-V LVTTL G5 " "Pin B1A_G5 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_G5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_G5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_H5 3.3-V LVTTL H5 " "Pin B1A_H5 uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_H5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_H5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_F2 3.3-V LVTTL F2 " "Pin B1A_F2 uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_E3 3.3-V LVTTL E3 " "Pin B1A_E3 uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_E3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_E3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_G2 3.3-V LVTTL G2 " "Pin B1A_G2 uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_G2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_G2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_B2 3.3-V LVTTL H6 " "Pin B1A_B2 uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_B2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_B2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1A_C2 3.3-V LVTTL C2 " "Pin B1A_C2 uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_MAX_SDA 3.3-V LVTTL K15 " "Pin SFP_MAX_SDA uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_MAX_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_MAX_SDA" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_MAC_SCL 3.3-V LVTTL J15 " "Pin SFP_MAC_SCL uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_MAC_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_MAC_SCL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B7_E11 3.3-V LVTTL E11 " "Pin B7_E11 uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B7_E11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B7_E11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B7_E10 3.3-V LVTTL E10 " "Pin B7_E10 uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B7_E10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B7_E10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLNR_nINT 3.3-V LVTTL D9 " "Pin CLNR_nINT uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_nINT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_nINT" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLNR_GPIO0 3.3-V LVTTL B8 " "Pin CLNR_GPIO0 uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_LOS 3.3-V LVTTL B7 " "Pin SFP_LOS uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_LOS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_LOS" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLNR_GPIO2 3.3-V LVTTL B9 " "Pin CLNR_GPIO2 uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLNR_GPIO3 3.3-V LVTTL A8 " "Pin CLNR_GPIO3 uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C_SCL 3.3-V LVTTL B6 " "Pin FPGA_I2C_SCL uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLNR_GPIO1 3.3-V LVTTL A7 " "Pin CLNR_GPIO1 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_ModDet 3.3-V LVTTL A6 " "Pin SFP_ModDet uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_ModDet } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_ModDet" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_TX_Fault 3.3-V LVTTL B5 " "Pin SFP_TX_Fault uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_TX_Fault } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_TX_Fault" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C_SDA 3.3-V LVTTL A5 " "Pin FPGA_I2C_SDA uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDA" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_NIM_SYNC 3.3-V LVTTL A3 " "Pin SMA_NIM_SYNC uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_NIM_SYNC } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_NIM_SYNC" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_RJ45_CLK_SEL 3.3-V LVTTL A2 " "Pin SMA_RJ45_CLK_SEL uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_RJ45_CLK_SEL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_RJ45_CLK_SEL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_TTL_SYNC 3.3-V LVTTL B3 " "Pin SMA_TTL_SYNC uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_TTL_SYNC } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_TTL_SYNC" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_UART_TX 3.3-V LVTTL C1 " "Pin FPGA_UART_TX uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_TX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_TX" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_UART_RX 3.3-V LVTTL D1 " "Pin FPGA_UART_RX uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_RX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_RX" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRSTn 3.3-V LVTTL E1 " "Pin SRSTn uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRSTn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRSTn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART19 3.3-V LVTTL B16 " "Pin TX_UART19 uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART19 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART19" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART1 3.3-V LVTTL J11 " "Pin RX_UART1 uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART3 3.3-V LVTTL J12 " "Pin RX_UART3 uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART2 3.3-V LVTTL J14 " "Pin RX_UART2 uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART3 3.3-V LVTTL J16 " "Pin TX_UART3 uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART2 3.3-V LVTTL H15 " "Pin TX_UART2 uses I/O standard 3.3-V LVTTL at H15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART9 3.3-V LVTTL D16 " "Pin TX_UART9 uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART15 3.3-V LVTTL C16 " "Pin TX_UART15 uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART0 3.3-V LVTTL H11 " "Pin RX_UART0 uses I/O standard 3.3-V LVTTL at H11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART7 3.3-V LVTTL H12 " "Pin RX_UART7 uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART0 3.3-V LVTTL G14 " "Pin TX_UART0 uses I/O standard 3.3-V LVTTL at G14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART6 3.3-V LVTTL G15 " "Pin TX_UART6 uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART7 3.3-V LVTTL G16 " "Pin TX_UART7 uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART5 3.3-V LVTTL F16 " "Pin TX_UART5 uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART6 3.3-V LVTTL G12 " "Pin RX_UART6 uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART5 3.3-V LVTTL F14 " "Pin RX_UART5 uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART4 3.3-V LVTTL E14 " "Pin RX_UART4 uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART4 3.3-V LVTTL E15 " "Pin TX_UART4 uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART11 3.3-V LVTTL E16 " "Pin TX_UART11 uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART10 3.3-V LVTTL D14 " "Pin RX_UART10 uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART8 3.3-V LVTTL C14 " "Pin RX_UART8 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART10 3.3-V LVTTL D15 " "Pin TX_UART10 uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART8 3.3-V LVTTL C15 " "Pin TX_UART8 uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART14 3.3-V LVTTL B15 " "Pin TX_UART14 uses I/O standard 3.3-V LVTTL at B15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART1 3.3-V LVTTL H16 " "Pin TX_UART1 uses I/O standard 3.3-V LVTTL at H16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART12 3.3-V LVTTL A14 " "Pin RX_UART12 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART11 3.3-V LVTTL D12 " "Pin RX_UART11 uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART9 3.3-V LVTTL C13 " "Pin RX_UART9 uses I/O standard 3.3-V LVTTL at C13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART15 3.3-V LVTTL C12 " "Pin RX_UART15 uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART13 3.3-V LVTTL B13 " "Pin RX_UART13 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART13" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART19 3.3-V LVTTL A13 " "Pin RX_UART19 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART19 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART19" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART14 3.3-V LVTTL A15 " "Pin RX_UART14 uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART17 3.3-V LVTTL A10 " "Pin TX_UART17 uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART17 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART17" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART16 3.3-V LVTTL C9 " "Pin TX_UART16 uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART18 3.3-V LVTTL B12 " "Pin RX_UART18 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART18 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART18" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART17 3.3-V LVTTL B11 " "Pin RX_UART17 uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART17 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART17" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART12 3.3-V LVTTL C10 " "Pin TX_UART12 uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART18 3.3-V LVTTL B10 " "Pin TX_UART18 uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART18 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART18" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_UART13 3.3-V LVTTL A11 " "Pin TX_UART13 uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART13" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_UART16 3.3-V LVTTL A12 " "Pin RX_UART16 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_TTL_CLK 3.3-V LVTTL B4 " "Pin SMA_TTL_CLK uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_TTL_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_TTL_CLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_NIM_CLK 3.3-V LVTTL A4 " "Pin SMA_NIM_CLK uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_NIM_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_NIM_CLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLNR_RESETn 3.3-V LVTTL A9 " "Pin CLNR_RESETn uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_RESETn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_RESETn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589492833112 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 1 -1 1589492833112 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "148 " "Following 148 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_DONE a permanently disabled " "Pin FPGA_DONE has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_DONE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_DONE" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ModPwrGood a permanently disabled " "Pin ModPwrGood has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ModPwrGood } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModPwrGood" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "POR_N_LOAD_N a permanently disabled " "Pin POR_N_LOAD_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { POR_N_LOAD_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "POR_N_LOAD_N" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_INTn a permanently disabled " "Pin FPGA_I2C_INTn has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_INTn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_INTn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ModPwrEn a permanently disabled " "Pin ModPwrEn has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ModPwrEn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModPwrEn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1_1B_J5 a permanently disabled " "Pin B1_1B_J5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1_1B_J5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1_1B_J5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JTAGEN a permanently disabled " "Pin JTAGEN has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JTAGEN } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAGEN" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_F4 a permanently disabled " "Pin B1A_F4 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_F5 a permanently disabled " "Pin B1A_F5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_C3 a permanently disabled " "Pin B1A_C3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_C4 a permanently disabled " "Pin B1A_C4 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_G5 a permanently disabled " "Pin B1A_G5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_G5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_G5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_H5 a permanently disabled " "Pin B1A_H5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_H5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_H5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_F2 a permanently disabled " "Pin B1A_F2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_F2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_F2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_E3 a permanently disabled " "Pin B1A_E3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_E3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_E3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_G2 a permanently disabled " "Pin B1A_G2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_G2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_G2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_B2 a permanently disabled " "Pin B1A_B2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_B2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_B2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1A_C2 a permanently disabled " "Pin B1A_C2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1A_C2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1A_C2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_N1 a permanently disabled " "Pin B2_N1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_N1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_N1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_L3 a permanently disabled " "Pin B2_L3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_L3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_L3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_K2 a permanently disabled " "Pin B2_K2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_K2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_K2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_L1 a permanently disabled " "Pin B2_L1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_L1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_L1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_L2 a permanently disabled " "Pin B2_L2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_L2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_L2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_M2 a permanently disabled " "Pin B2_M2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_M2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_M2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_L6 a permanently disabled " "Pin B2_L6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_L6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_L6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_K5 a permanently disabled " "Pin B2_K5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_K5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_K5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B2_M1 a permanently disabled " "Pin B2_M1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B2_M1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2_M1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SEL1 a permanently disabled " "Pin FPGA_SPI_SEL1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_N5 a permanently disabled " "Pin B3_N5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_N5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_N5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_P4 a permanently disabled " "Pin B3_P4 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_P4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_P4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SMA_CLK a permanently disabled " "Pin FPGA_SMA_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SMA_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SMA_CLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SMA_TRIG a permanently disabled " "Pin FPGA_SMA_TRIG has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SMA_TRIG } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SMA_TRIG" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_M6 a permanently disabled " "Pin B3_M6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_M6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_M6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SCLK a permanently disabled " "Pin FPGA_SPI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SCLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SEL2 a permanently disabled " "Pin FPGA_SPI_SEL2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SDOUT a permanently disabled " "Pin FPGA_SPI_SDOUT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SDOUT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SDOUT" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SDATA a permanently disabled " "Pin FPGA_SPI_SDATA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SDATA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SDATA" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_M7 a permanently disabled " "Pin B3_M7 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_M7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_M7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_P6 a permanently disabled " "Pin B3_P6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_P6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_P6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SEL4 a permanently disabled " "Pin FPGA_SPI_SEL4 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SEL6 a permanently disabled " "Pin FPGA_SPI_SEL6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SEL5 a permanently disabled " "Pin FPGA_SPI_SEL5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_P8 a permanently disabled " "Pin B3_P8 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_P8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_P8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE1 a permanently disabled " "Pin MAX10_SPARE1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE0 a permanently disabled " "Pin MAX10_SPARE0 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_M9 a permanently disabled " "Pin B3_M9 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_M9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_M9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_M8 a permanently disabled " "Pin B3_M8 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_M8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_M8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE2 a permanently disabled " "Pin MAX10_SPARE2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE3 a permanently disabled " "Pin MAX10_SPARE3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SPI_SEL3 a permanently disabled " "Pin FPGA_SPI_SEL3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SPI_SEL3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_SEL3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE5 a permanently disabled " "Pin MAX10_SPARE5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B4_P11 a permanently disabled " "Pin B4_P11 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_P11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_P11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B4_P10 a permanently disabled " "Pin B4_P10 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_P10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_P10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE6 a permanently disabled " "Pin MAX10_SPARE6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE4 a permanently disabled " "Pin MAX10_SPARE4 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B4_L9 a permanently disabled " "Pin B4_L9 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_L9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_L9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B4_M10 a permanently disabled " "Pin B4_M10 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_M10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_M10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B4_L10 a permanently disabled " "Pin B4_L10 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_L10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_L10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B4_M11 a permanently disabled " "Pin B4_M11 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_M11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_M11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE7 a permanently disabled " "Pin MAX10_SPARE7 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B4_P12 a permanently disabled " "Pin B4_P12 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B4_P12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4_P12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE8 a permanently disabled " "Pin MAX10_SPARE8 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE12 a permanently disabled " "Pin MAX10_SPARE12 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_P14 a permanently disabled " "Pin B5_P14 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_P14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_P14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE10 a permanently disabled " "Pin MAX10_SPARE10 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE9 a permanently disabled " "Pin MAX10_SPARE9 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE11 a permanently disabled " "Pin MAX10_SPARE11 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_L11 a permanently disabled " "Pin B5_L11 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_N14 a permanently disabled " "Pin B5_N14 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_N14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_N14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_P15 a permanently disabled " "Pin B5_P15 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_P15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_P15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_M15 a permanently disabled " "Pin B5_M15 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_M15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_M15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_N16 a permanently disabled " "Pin B5_N16 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_N16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_N16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_K11 a permanently disabled " "Pin B5_K11 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_K11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_K11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_K12 a permanently disabled " "Pin B5_K12 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_K12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_K12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_K14 a permanently disabled " "Pin B5_K14 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_K14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_K14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_M16 a permanently disabled " "Pin B5_M16 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_M16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_M16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_L16 a permanently disabled " "Pin B5_L16 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_M14 a permanently disabled " "Pin B5_M14 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_M14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_M14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX10_SPARE13 a permanently disabled " "Pin MAX10_SPARE13 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_SPARE13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_SPARE13" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SFP_MAX_SDA a permanently disabled " "Pin SFP_MAX_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_MAX_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_MAX_SDA" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SFP_MAC_SCL a permanently disabled " "Pin SFP_MAC_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_MAC_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_MAC_SCL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B7_E11 a permanently disabled " "Pin B7_E11 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B7_E11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B7_E11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B7_E10 a permanently disabled " "Pin B7_E10 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B7_E10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B7_E10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLNR_nINT a permanently disabled " "Pin CLNR_nINT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_nINT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_nINT" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLNR_GPIO0 a permanently disabled " "Pin CLNR_GPIO0 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SFP_LOS a permanently disabled " "Pin SFP_LOS has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_LOS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_LOS" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLNR_GPIO2 a permanently disabled " "Pin CLNR_GPIO2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLNR_GPIO3 a permanently disabled " "Pin CLNR_GPIO3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SCL a permanently disabled " "Pin FPGA_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLNR_GPIO1 a permanently disabled " "Pin CLNR_GPIO1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_GPIO1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_GPIO1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SFP_ModDet a permanently disabled " "Pin SFP_ModDet has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_ModDet } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_ModDet" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SFP_TX_Fault a permanently disabled " "Pin SFP_TX_Fault has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SFP_TX_Fault } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_TX_Fault" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDA a permanently disabled " "Pin FPGA_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDA" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SMA_NIM_SYNC a permanently disabled " "Pin SMA_NIM_SYNC has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_NIM_SYNC } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_NIM_SYNC" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SMA_RJ45_CLK_SEL a permanently disabled " "Pin SMA_RJ45_CLK_SEL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_RJ45_CLK_SEL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_RJ45_CLK_SEL" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SMA_TTL_SYNC a permanently disabled " "Pin SMA_TTL_SYNC has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_TTL_SYNC } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_TTL_SYNC" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_UART_TX a permanently disabled " "Pin FPGA_UART_TX has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_TX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_TX" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_UART_RX a permanently enabled " "Pin FPGA_UART_RX has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_RX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_RX" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRSTn a permanently disabled " "Pin SRSTn has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRSTn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRSTn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_L7 a permanently enabled " "Pin B3_L7 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_L7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_L7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_UART_SEL0 a permanently disabled " "Pin FPGA_UART_SEL0 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_UART_SEL0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_SEL0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_L8 a permanently enabled " "Pin B3_L8 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_L8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_L8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B3_P9 a permanently enabled " "Pin B3_P9 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B3_P9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3_P9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_L12 a permanently enabled " "Pin B5_L12 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B5_L15 a permanently enabled " "Pin B5_L15 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B5_L15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B5_L15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART19 a permanently enabled " "Pin TX_UART19 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART19 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART19" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART1 a permanently disabled " "Pin RX_UART1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART3 a permanently disabled " "Pin RX_UART3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART2 a permanently disabled " "Pin RX_UART2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART3 a permanently enabled " "Pin TX_UART3 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART3" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART2 a permanently enabled " "Pin TX_UART2 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART2" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART9 a permanently enabled " "Pin TX_UART9 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART15 a permanently enabled " "Pin TX_UART15 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART0 a permanently disabled " "Pin RX_UART0 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART7 a permanently disabled " "Pin RX_UART7 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART0 a permanently enabled " "Pin TX_UART0 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART0" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART6 a permanently enabled " "Pin TX_UART6 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART7 a permanently enabled " "Pin TX_UART7 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART7" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART5 a permanently enabled " "Pin TX_UART5 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART6 a permanently disabled " "Pin RX_UART6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART6" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART5 a permanently disabled " "Pin RX_UART5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART5" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART4 a permanently disabled " "Pin RX_UART4 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART4 a permanently enabled " "Pin TX_UART4 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART4" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART11 a permanently enabled " "Pin TX_UART11 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART10 a permanently disabled " "Pin RX_UART10 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART8 a permanently disabled " "Pin RX_UART8 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART10 a permanently enabled " "Pin TX_UART10 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART10" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART8 a permanently enabled " "Pin TX_UART8 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART8" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART14 a permanently enabled " "Pin TX_UART14 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART1 a permanently enabled " "Pin TX_UART1 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART1" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART12 a permanently disabled " "Pin RX_UART12 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART11 a permanently disabled " "Pin RX_UART11 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART11" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART9 a permanently disabled " "Pin RX_UART9 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART9" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART15 a permanently disabled " "Pin RX_UART15 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART15 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART15" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART13 a permanently disabled " "Pin RX_UART13 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART13" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART19 a permanently disabled " "Pin RX_UART19 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART19 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART19" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART14 a permanently disabled " "Pin RX_UART14 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART14 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART14" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART17 a permanently enabled " "Pin TX_UART17 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART17 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART17" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART16 a permanently enabled " "Pin TX_UART16 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART18 a permanently disabled " "Pin RX_UART18 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART18 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART18" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART17 a permanently disabled " "Pin RX_UART17 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART17 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART17" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART12 a permanently enabled " "Pin TX_UART12 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART12" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART18 a permanently enabled " "Pin TX_UART18 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART18 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART18" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX_UART13 a permanently enabled " "Pin TX_UART13 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX_UART13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_UART13" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX_UART16 a permanently disabled " "Pin RX_UART16 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX_UART16 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_UART16" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SMA_TTL_CLK a permanently disabled " "Pin SMA_TTL_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_TTL_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_TTL_CLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SMA_NIM_CLK a permanently disabled " "Pin SMA_NIM_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_NIM_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_NIM_CLK" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLNR_RESETn a permanently enabled " "Pin CLNR_RESETn has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLNR_RESETn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLNR_RESETn" } } } } { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589492833120 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1589492833120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/output_files/NIOS_HyperRAM.fit.smsg " "Generated suppressed messages file C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/output_files/NIOS_HyperRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589492833337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 353 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 353 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5578 " "Peak virtual memory: 5578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589492834535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 14:47:14 2020 " "Processing ended: Thu May 14 14:47:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589492834535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589492834535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589492834535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589492834535 ""}
