

================================================================
== Vivado HLS Report for 'Add_Char6'
================================================================
* Date:           Fri Aug 20 09:07:36 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_rect
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.316 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   925201|   925201| 3.701 ms | 3.701 ms |  925201|  925201|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ROWS    |   925200|   925200|      1285|          -|          -|   720|    no    |
        | + COLS   |     1281|     1281|         3|          1|          1|  1280|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str288, i32 0, i32 0, [1 x i8]* @p_str289, [1 x i8]* @p_str290, [1 x i8]* @p_str291, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str292, [1 x i8]* @p_str293)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str281, i32 0, i32 0, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str285, [1 x i8]* @p_str286)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str274, i32 0, i32 0, [1 x i8]* @p_str275, [1 x i8]* @p_str276, [1 x i8]* @p_str277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str278, [1 x i8]* @p_str279)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str267, i32 0, i32 0, [1 x i8]* @p_str268, [1 x i8]* @p_str269, [1 x i8]* @p_str270, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str271, [1 x i8]* @p_str272)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str260, i32 0, i32 0, [1 x i8]* @p_str261, [1 x i8]* @p_str262, [1 x i8]* @p_str263, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str264, [1 x i8]* @p_str265)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str254, [1 x i8]* @p_str255, [1 x i8]* @p_str256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str257, [1 x i8]* @p_str258)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str246, i32 0, i32 0, [1 x i8]* @p_str247, [1 x i8]* @p_str248, [1 x i8]* @p_str249, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str250, [1 x i8]* @p_str251)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str239, i32 0, i32 0, [1 x i8]* @p_str240, [1 x i8]* @p_str241, [1 x i8]* @p_str242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str243, [1 x i8]* @p_str244)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %color3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1062, i32 0, i32 0, [1 x i8]* @p_str1063, [1 x i8]* @p_str1064, [1 x i8]* @p_str1065, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1066, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %color2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1057, i32 0, i32 0, [1 x i8]* @p_str1058, [1 x i8]* @p_str1059, [1 x i8]* @p_str1060, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1061, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %color1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1052, i32 0, i32 0, [1 x i8]* @p_str1053, [1 x i8]* @p_str1054, [1 x i8]* @p_str1055, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1056, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %char6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1047, i32 0, i32 0, [1 x i8]* @p_str1048, [1 x i8]* @p_str1049, [1 x i8]* @p_str1050, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1051, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %ytop_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1042, i32 0, i32 0, [1 x i8]* @p_str1043, [1 x i8]* @p_str1044, [1 x i8]* @p_str1045, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1046, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %ch6x_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1037, i32 0, i32 0, [1 x i8]* @p_str1038, [1 x i8]* @p_str1039, [1 x i8]* @p_str1040, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1041, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.75ns)   --->   "%ytop_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %ytop_s)" [top.cpp:236->top.cpp:56]   --->   Operation 22 'read' 'ytop_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.75ns)   --->   "%char6_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %char6)" [top.cpp:236->top.cpp:56]   --->   Operation 23 'read' 'char6_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.75ns)   --->   "%markpix_val_0 = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %color1)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:199->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:200->top.cpp:239->top.cpp:56]   --->   Operation 24 'read' 'markpix_val_0' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (1.75ns)   --->   "%markpix_val_1 = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %color2)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:199->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:200->top.cpp:239->top.cpp:56]   --->   Operation 25 'read' 'markpix_val_1' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (1.75ns)   --->   "%markpix_val_2 = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %color3)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:199->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:200->top.cpp:239->top.cpp:56]   --->   Operation 26 'read' 'markpix_val_2' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (1.75ns)   --->   "%ch6x_loc_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %ch6x_loc)" [top.cpp:56->top.cpp:8]   --->   Operation 27 'read' 'ch6x_loc_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln249 = icmp eq i8 %char6_read, 26" [top.cpp:249->top.cpp:56->top.cpp:8]   --->   Operation 28 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i16 %ytop_read to i17" [top.cpp:250->top.cpp:56->top.cpp:8]   --->   Operation 29 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.01ns)   --->   "%add_ln250 = add i17 64, %zext_ln250" [top.cpp:250->top.cpp:56->top.cpp:8]   --->   Operation 30 'add' 'add_ln250' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %char6_read to i6" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 31 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln252_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln253, i5 0)" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 32 'bitconcatenate' 'zext_ln252_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i16 %ch6x_loc_read to i17" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 33 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln253 = add i17 32, %zext_ln253" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 34 'add' 'add_ln253' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.75ns)   --->   "br label %0" [top.cpp:243->top.cpp:56->top.cpp:8]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i10 [ 0, %entry ], [ %i, %ROWS_end ]"   --->   Operation 36 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i10 %i_0_i_i to i16" [top.cpp:243->top.cpp:56->top.cpp:8]   --->   Operation 37 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln243 = icmp eq i10 %i_0_i_i, -304" [top.cpp:243->top.cpp:56->top.cpp:8]   --->   Operation 38 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"   --->   Operation 39 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.93ns)   --->   "%i = add i10 %i_0_i_i, 1" [top.cpp:243->top.cpp:56->top.cpp:8]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %.exit, label %ROWS_begin" [top.cpp:243->top.cpp:56->top.cpp:8]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln250 = icmp ult i16 %zext_ln243, %ytop_read" [top.cpp:250->top.cpp:56->top.cpp:8]   --->   Operation 42 'icmp' 'icmp_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i10 %i_0_i_i to i17" [top.cpp:251->top.cpp:56->top.cpp:8]   --->   Operation 43 'zext' 'zext_ln251' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.01ns)   --->   "%sub_ln251 = sub i17 %zext_ln251, %zext_ln250" [top.cpp:251->top.cpp:56->top.cpp:8]   --->   Operation 44 'sub' 'sub_ln251' <Predicate = (!icmp_ln243)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln252_1_cast = call i11 @_ssdm_op_PartSelect.i11.i17.i32.i32(i17 %sub_ln251, i32 1, i32 11)" [top.cpp:252->top.cpp:56->top.cpp:8]   --->   Operation 45 'partselect' 'zext_ln252_1_cast' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.94ns)   --->   "%add_ln252 = add i11 %zext_ln252_cast, %zext_ln252_1_cast" [top.cpp:252->top.cpp:56->top.cpp:8]   --->   Operation 46 'add' 'add_ln252' <Predicate = (!icmp_ln243)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i11 %add_ln252 to i64" [top.cpp:252->top.cpp:56->top.cpp:8]   --->   Operation 47 'zext' 'zext_ln252' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%letter298_addr = getelementptr [864 x i16]* @letter298, i64 0, i64 %zext_ln252" [top.cpp:252->top.cpp:56->top.cpp:8]   --->   Operation 48 'getelementptr' 'letter298_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.35ns)   --->   "%p_Val2_s = load i16* %letter298_addr, align 2" [top.cpp:252->top.cpp:56->top.cpp:8]   --->   Operation 49 'load' 'p_Val2_s' <Predicate = (!icmp_ln243)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 864> <ROM>
ST_2 : Operation 50 [1/1] (0.88ns)   --->   "%icmp_ln250_1 = icmp ult i17 %zext_ln251, %add_ln250" [top.cpp:250->top.cpp:56->top.cpp:8]   --->   Operation 50 'icmp' 'icmp_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln250)   --->   "%xor_ln250_1 = xor i1 %icmp_ln250_1, true" [top.cpp:250->top.cpp:56->top.cpp:8]   --->   Operation 51 'xor' 'xor_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln250)   --->   "%or_ln250 = or i1 %xor_ln250_1, %icmp_ln249" [top.cpp:250->top.cpp:56->top.cpp:8]   --->   Operation 52 'or' 'or_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln250)   --->   "%or_ln250_1 = or i1 %or_ln250, %icmp_ln250" [top.cpp:250->top.cpp:56->top.cpp:8]   --->   Operation 53 'or' 'or_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln250 = xor i1 %or_ln250_1, true" [top.cpp:250->top.cpp:56->top.cpp:8]   --->   Operation 54 'xor' 'xor_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [top.cpp:8]   --->   Operation 55 'ret' <Predicate = (icmp_ln243)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [top.cpp:243->top.cpp:56->top.cpp:8]   --->   Operation 56 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_21_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [top.cpp:243->top.cpp:56->top.cpp:8]   --->   Operation 57 'specregionbegin' 'tmp_21_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.35ns)   --->   "%p_Val2_s = load i16* %letter298_addr, align 2" [top.cpp:252->top.cpp:56->top.cpp:8]   --->   Operation 58 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 864> <ROM>
ST_3 : Operation 59 [1/1] (0.75ns)   --->   "br label %1" [top.cpp:245->top.cpp:56->top.cpp:8]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i11 [ 0, %ROWS_begin ], [ %j, %COLS_begin ]"   --->   Operation 60 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i11 %j_0_i_i to i16" [top.cpp:245->top.cpp:56->top.cpp:8]   --->   Operation 61 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln245 = icmp eq i11 %j_0_i_i, -768" [top.cpp:245->top.cpp:56->top.cpp:8]   --->   Operation 62 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 63 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.94ns)   --->   "%j = add i11 %j_0_i_i, 1" [top.cpp:245->top.cpp:56->top.cpp:8]   --->   Operation 64 'add' 'j' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln245, label %ROWS_end, label %COLS_begin" [top.cpp:245->top.cpp:56->top.cpp:8]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.86ns)   --->   "%icmp_ln253 = icmp ult i16 %zext_ln245, %ch6x_loc_read" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 66 'icmp' 'icmp_ln253' <Predicate = (!icmp_ln245)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln253_1)   --->   "%xor_ln253 = xor i1 %icmp_ln253, true" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 67 'xor' 'xor_ln253' <Predicate = (!icmp_ln245)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i11 %j_0_i_i to i17" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 68 'zext' 'zext_ln253_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln253_1 = icmp ult i17 %zext_ln253_1, %add_ln253" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 69 'icmp' 'icmp_ln253_1' <Predicate = (!icmp_ln245)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.01ns)   --->   "%sub_ln254 = sub i16 %zext_ln245, %ch6x_loc_read" [top.cpp:254->top.cpp:56->top.cpp:8]   --->   Operation 70 'sub' 'sub_ln254' <Predicate = (!icmp_ln245)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%trunc_ln = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %sub_ln254, i32 1, i32 15)" [top.cpp:254->top.cpp:56->top.cpp:8]   --->   Operation 71 'partselect' 'trunc_ln' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xos = sext i15 %trunc_ln to i16" [top.cpp:254->top.cpp:56->top.cpp:8]   --->   Operation 72 'sext' 'xos' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln791 = shl i16 1, %xos" [top.cpp:255->top.cpp:56->top.cpp:8]   --->   Operation 73 'shl' 'shl_ln791' <Predicate = (!icmp_ln245)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln791 = and i16 %p_Val2_s, %shl_ln791" [top.cpp:255->top.cpp:56->top.cpp:8]   --->   Operation 74 'and' 'and_ln791' <Predicate = (!icmp_ln245)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.30ns) (out node of the LUT)   --->   "%p_Result_s = icmp eq i16 %and_ln791, 0" [top.cpp:255->top.cpp:56->top.cpp:8]   --->   Operation 75 'icmp' 'p_Result_s' <Predicate = (!icmp_ln245)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln253_1)   --->   "%and_ln253 = and i1 %icmp_ln253_1, %xor_ln250" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 76 'and' 'and_ln253' <Predicate = (!icmp_ln245)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln253_1 = and i1 %and_ln253, %xor_ln253" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 77 'and' 'and_ln253_1' <Predicate = (!icmp_ln245)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_23_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:248->top.cpp:56->top.cpp:8]   --->   Operation 78 'specregionbegin' 'tmp_23_i_i' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:248->top.cpp:56->top.cpp:8]   --->   Operation 79 'specprotocol' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.75ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_0_V)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:248->top.cpp:56->top.cpp:8]   --->   Operation 80 'read' 'tmp_16' <Predicate = (!icmp_ln245)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 81 [1/1] (1.75ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_1_V)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:248->top.cpp:56->top.cpp:8]   --->   Operation 81 'read' 'tmp_17' <Predicate = (!icmp_ln245)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 82 [1/1] (1.75ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_2_V)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:248->top.cpp:56->top.cpp:8]   --->   Operation 82 'read' 'tmp_18' <Predicate = (!icmp_ln245)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 83 [1/1] (1.75ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_3_V)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:248->top.cpp:56->top.cpp:8]   --->   Operation 83 'read' 'tmp_19' <Predicate = (!icmp_ln245)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_23_i_i)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:248->top.cpp:56->top.cpp:8]   --->   Operation 84 'specregionend' 'empty' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln255 = select i1 %p_Result_s, i8 -1, i8 %markpix_val_0" [top.cpp:255->top.cpp:56->top.cpp:8]   --->   Operation 85 'select' 'select_ln255' <Predicate = (!icmp_ln245 & and_ln253_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%select_ln255_1 = select i1 %p_Result_s, i8 -1, i8 %markpix_val_1" [top.cpp:255->top.cpp:56->top.cpp:8]   --->   Operation 86 'select' 'select_ln255_1' <Predicate = (!icmp_ln245 & and_ln253_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%select_ln255_2 = select i1 %p_Result_s, i8 -1, i8 %markpix_val_2" [top.cpp:255->top.cpp:56->top.cpp:8]   --->   Operation 87 'select' 'select_ln255_2' <Predicate = (!icmp_ln245 & and_ln253_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp = select i1 %and_ln253_1, i8 %select_ln255, i8 %tmp_16" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 88 'select' 'tmp' <Predicate = (!icmp_ln245)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_13 = select i1 %and_ln253_1, i8 %select_ln255_1, i8 %tmp_17" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 89 'select' 'tmp_13' <Predicate = (!icmp_ln245)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_14 = select i1 %and_ln253_1, i8 %select_ln255_2, i8 %tmp_18" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 90 'select' 'tmp_14' <Predicate = (!icmp_ln245)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.44ns)   --->   "%tmp_15 = select i1 %and_ln253_1, i8 0, i8 %tmp_19" [top.cpp:253->top.cpp:56->top.cpp:8]   --->   Operation 91 'select' 'tmp_15' <Predicate = (!icmp_ln245)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [top.cpp:245->top.cpp:56->top.cpp:8]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_22_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [top.cpp:245->top.cpp:56->top.cpp:8]   --->   Operation 93 'specregionbegin' 'tmp_22_i_i' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [top.cpp:247->top.cpp:56->top.cpp:8]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_24_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:260->top.cpp:56->top.cpp:8]   --->   Operation 95 'specregionbegin' 'tmp_24_i_i' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:260->top.cpp:56->top.cpp:8]   --->   Operation 96 'specprotocol' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_0_V, i8 %tmp)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:260->top.cpp:56->top.cpp:8]   --->   Operation 97 'write' <Predicate = (!icmp_ln245)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 98 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_1_V, i8 %tmp_13)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:260->top.cpp:56->top.cpp:8]   --->   Operation 98 'write' <Predicate = (!icmp_ln245)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 99 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_2_V, i8 %tmp_14)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:260->top.cpp:56->top.cpp:8]   --->   Operation 99 'write' <Predicate = (!icmp_ln245)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 100 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_3_V, i8 %tmp_15)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:260->top.cpp:56->top.cpp:8]   --->   Operation 100 'write' <Predicate = (!icmp_ln245)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_24_i_i)" [D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:260->top.cpp:56->top.cpp:8]   --->   Operation 101 'specregionend' 'empty_127' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_22_i_i)" [top.cpp:261->top.cpp:56->top.cpp:8]   --->   Operation 102 'specregionend' 'empty_128' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br label %1" [top.cpp:245->top.cpp:56->top.cpp:8]   --->   Operation 103 'br' <Predicate = (!icmp_ln245)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_21_i_i)" [top.cpp:262->top.cpp:56->top.cpp:8]   --->   Operation 104 'specregionend' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br label %0" [top.cpp:243->top.cpp:56->top.cpp:8]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch6x_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ytop_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ char6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ color1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ color2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ color3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ letter298]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
ytop_read             (read             ) [ 00111111]
char6_read            (read             ) [ 00000000]
markpix_val_0         (read             ) [ 00111111]
markpix_val_1         (read             ) [ 00111111]
markpix_val_2         (read             ) [ 00111111]
ch6x_loc_read         (read             ) [ 00111111]
icmp_ln249            (icmp             ) [ 00111111]
zext_ln250            (zext             ) [ 00111111]
add_ln250             (add              ) [ 00111111]
trunc_ln253           (trunc            ) [ 00000000]
zext_ln252_cast       (bitconcatenate   ) [ 00111111]
zext_ln253            (zext             ) [ 00000000]
add_ln253             (add              ) [ 00111111]
br_ln243              (br               ) [ 01111111]
i_0_i_i               (phi              ) [ 00100000]
zext_ln243            (zext             ) [ 00000000]
icmp_ln243            (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
i                     (add              ) [ 01111111]
br_ln243              (br               ) [ 00000000]
icmp_ln250            (icmp             ) [ 00000000]
zext_ln251            (zext             ) [ 00000000]
sub_ln251             (sub              ) [ 00000000]
zext_ln252_1_cast     (partselect       ) [ 00000000]
add_ln252             (add              ) [ 00000000]
zext_ln252            (zext             ) [ 00000000]
letter298_addr        (getelementptr    ) [ 00010000]
icmp_ln250_1          (icmp             ) [ 00000000]
xor_ln250_1           (xor              ) [ 00000000]
or_ln250              (or               ) [ 00000000]
or_ln250_1            (or               ) [ 00000000]
xor_ln250             (xor              ) [ 00011110]
ret_ln8               (ret              ) [ 00000000]
specloopname_ln243    (specloopname     ) [ 00000000]
tmp_21_i_i            (specregionbegin  ) [ 00001111]
p_Val2_s              (load             ) [ 00001110]
br_ln245              (br               ) [ 00111111]
j_0_i_i               (phi              ) [ 00001000]
zext_ln245            (zext             ) [ 00000000]
icmp_ln245            (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
j                     (add              ) [ 00111111]
br_ln245              (br               ) [ 00000000]
icmp_ln253            (icmp             ) [ 00000000]
xor_ln253             (xor              ) [ 00000000]
zext_ln253_1          (zext             ) [ 00000000]
icmp_ln253_1          (icmp             ) [ 00000000]
sub_ln254             (sub              ) [ 00000000]
trunc_ln              (partselect       ) [ 00000000]
xos                   (sext             ) [ 00000000]
shl_ln791             (shl              ) [ 00000000]
and_ln791             (and              ) [ 00000000]
p_Result_s            (icmp             ) [ 00001100]
and_ln253             (and              ) [ 00000000]
and_ln253_1           (and              ) [ 00001100]
tmp_23_i_i            (specregionbegin  ) [ 00000000]
specprotocol_ln676    (specprotocol     ) [ 00000000]
tmp_16                (read             ) [ 00000000]
tmp_17                (read             ) [ 00000000]
tmp_18                (read             ) [ 00000000]
tmp_19                (read             ) [ 00000000]
empty                 (specregionend    ) [ 00000000]
select_ln255          (select           ) [ 00000000]
select_ln255_1        (select           ) [ 00000000]
select_ln255_2        (select           ) [ 00000000]
tmp                   (select           ) [ 00001010]
tmp_13                (select           ) [ 00001010]
tmp_14                (select           ) [ 00001010]
tmp_15                (select           ) [ 00001010]
specloopname_ln245    (specloopname     ) [ 00000000]
tmp_22_i_i            (specregionbegin  ) [ 00000000]
specpipeline_ln247    (specpipeline     ) [ 00000000]
tmp_24_i_i            (specregionbegin  ) [ 00000000]
specprotocol_ln700    (specprotocol     ) [ 00000000]
write_ln703           (write            ) [ 00000000]
write_ln703           (write            ) [ 00000000]
write_ln703           (write            ) [ 00000000]
write_ln703           (write            ) [ 00000000]
empty_127             (specregionend    ) [ 00000000]
empty_128             (specregionend    ) [ 00000000]
br_ln245              (br               ) [ 00111111]
empty_129             (specregionend    ) [ 00000000]
br_ln243              (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_data_stream_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_data_stream_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_data_stream_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ch6x_loc">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch6x_loc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ytop_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ytop_s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="char6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="char6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="color1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="color2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="color3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="letter298">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="letter298"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str274"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str276"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str270"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str271"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str272"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str260"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str261"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str262"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str263"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str264"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str265"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str257"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1062"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1063"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1064"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1065"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1066"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1057"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1058"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1059"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1060"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1061"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1052"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1053"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1054"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1055"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1056"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1047"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1048"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1049"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1050"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1051"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1042"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1043"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1044"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1045"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1046"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1037"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1038"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1039"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1040"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1041"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="276" class="1004" name="ytop_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ytop_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="char6_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="char6_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="markpix_val_0_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="markpix_val_0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="markpix_val_1_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="markpix_val_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="markpix_val_2_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="markpix_val_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="ch6x_loc_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch6x_loc_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_16_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_17_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_18_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_19_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="write_ln703_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="1"/>
<pin id="340" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="write_ln703_write_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="1"/>
<pin id="347" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="write_ln703_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="1"/>
<pin id="354" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="write_ln703_write_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="1"/>
<pin id="361" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="letter298_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="11" slack="0"/>
<pin id="368" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="letter298_addr/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="377" class="1005" name="i_0_i_i_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="1"/>
<pin id="379" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_0_i_i_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="10" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="388" class="1005" name="j_0_i_i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="1"/>
<pin id="390" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="j_0_i_i_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="11" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln249_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="6" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln250_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln250_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln253_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln252_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln252_cast/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln253_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln253_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="1" index="2" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln243_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln243_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="10" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln250_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="1"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln251_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sub_ln251_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="1"/>
<pin id="465" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln251/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln252_1_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="17" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="0" index="3" bw="5" slack="0"/>
<pin id="472" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln252_1_cast/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln252_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="1"/>
<pin id="479" dir="0" index="1" bw="11" slack="0"/>
<pin id="480" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln252_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln250_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="0" index="1" bw="17" slack="1"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250_1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="xor_ln250_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln250_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln250_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="1"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln250/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln250_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln250_1/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="xor_ln250_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln250/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln245_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="0"/>
<pin id="517" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln245_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="0" index="1" bw="11" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="j_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln253_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="3"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln253_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln253_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_1/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln253_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="0" index="1" bw="17" slack="3"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sub_ln254_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="3"/>
<pin id="554" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln254/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="0" index="3" bw="5" slack="0"/>
<pin id="561" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xos_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="0"/>
<pin id="568" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="xos/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="shl_ln791_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="15" slack="0"/>
<pin id="573" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln791/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln791_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_Result_s_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="and_ln253_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="2"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="and_ln253_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_1/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln255_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="4"/>
<pin id="602" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln255/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln255_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="8" slack="4"/>
<pin id="608" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln255_1/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln255_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="8" slack="4"/>
<pin id="614" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln255_2/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_13_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="8" slack="0"/>
<pin id="627" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_14_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="8" slack="0"/>
<pin id="634" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_15_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="0" index="2" bw="8" slack="0"/>
<pin id="641" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="644" class="1005" name="ytop_read_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ytop_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="markpix_val_0_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="4"/>
<pin id="651" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="markpix_val_0 "/>
</bind>
</comp>

<comp id="654" class="1005" name="markpix_val_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="4"/>
<pin id="656" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="markpix_val_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="markpix_val_2_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="4"/>
<pin id="661" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="markpix_val_2 "/>
</bind>
</comp>

<comp id="664" class="1005" name="ch6x_loc_read_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="3"/>
<pin id="666" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ch6x_loc_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="icmp_ln249_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln249 "/>
</bind>
</comp>

<comp id="675" class="1005" name="zext_ln250_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="17" slack="1"/>
<pin id="677" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln250 "/>
</bind>
</comp>

<comp id="680" class="1005" name="add_ln250_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="17" slack="1"/>
<pin id="682" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln250 "/>
</bind>
</comp>

<comp id="685" class="1005" name="zext_ln252_cast_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="1"/>
<pin id="687" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln252_cast "/>
</bind>
</comp>

<comp id="690" class="1005" name="add_ln253_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="17" slack="3"/>
<pin id="692" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="add_ln253 "/>
</bind>
</comp>

<comp id="698" class="1005" name="i_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="703" class="1005" name="letter298_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="letter298_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="xor_ln250_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="2"/>
<pin id="710" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln250 "/>
</bind>
</comp>

<comp id="713" class="1005" name="p_Val2_s_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="1"/>
<pin id="715" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="718" class="1005" name="icmp_ln245_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln245 "/>
</bind>
</comp>

<comp id="722" class="1005" name="j_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="0"/>
<pin id="724" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="727" class="1005" name="p_Result_s_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="734" class="1005" name="and_ln253_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln253_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_13_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="1"/>
<pin id="749" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_14_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_15_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="1"/>
<pin id="759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="280"><net_src comp="198" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="200" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="200" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="200" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="200" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="198" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="260" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="260" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="260" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="4" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="260" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="6" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="274" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="8" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="274" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="10" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="274" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="274" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="14" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="28" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="228" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="212" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="238" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="282" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="202" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="276" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="204" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="282" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="206" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="208" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="306" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="210" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="381" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="381" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="214" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="381" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="220" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="437" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="381" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="222" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="224" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="226" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="481"><net_src comp="467" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="491"><net_src comp="458" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="230" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="453" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="230" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="392" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="392" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="240" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="392" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="244" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="515" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="230" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="392" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="515" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="562"><net_src comp="246" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="551" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="224" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="248" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="556" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="250" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="252" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="546" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="536" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="264" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="264" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="264" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="598" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="312" pin="2"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="604" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="629"><net_src comp="318" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="610" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="324" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="266" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="643"><net_src comp="330" pin="2"/><net_sink comp="637" pin=2"/></net>

<net id="647"><net_src comp="276" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="652"><net_src comp="288" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="657"><net_src comp="294" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="662"><net_src comp="300" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="667"><net_src comp="306" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="673"><net_src comp="399" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="678"><net_src comp="405" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="683"><net_src comp="409" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="688"><net_src comp="419" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="693"><net_src comp="431" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="701"><net_src comp="447" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="706"><net_src comp="364" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="711"><net_src comp="509" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="716"><net_src comp="371" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="721"><net_src comp="519" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="525" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="730"><net_src comp="581" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="737"><net_src comp="592" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="745"><net_src comp="616" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="750"><net_src comp="623" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="755"><net_src comp="630" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="760"><net_src comp="637" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="357" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {6 }
	Port: dst_data_stream_1_V | {6 }
	Port: dst_data_stream_2_V | {6 }
	Port: dst_data_stream_3_V | {6 }
 - Input state : 
	Port: Add_Char6 : src_data_stream_0_V | {5 }
	Port: Add_Char6 : src_data_stream_1_V | {5 }
	Port: Add_Char6 : src_data_stream_2_V | {5 }
	Port: Add_Char6 : src_data_stream_3_V | {5 }
	Port: Add_Char6 : ch6x_loc | {1 }
	Port: Add_Char6 : ytop_s | {1 }
	Port: Add_Char6 : char6 | {1 }
	Port: Add_Char6 : color1 | {1 }
	Port: Add_Char6 : color2 | {1 }
	Port: Add_Char6 : color3 | {1 }
	Port: Add_Char6 : letter298 | {2 3 }
  - Chain level:
	State 1
		add_ln250 : 1
		zext_ln252_cast : 1
		add_ln253 : 1
	State 2
		zext_ln243 : 1
		icmp_ln243 : 1
		i : 1
		br_ln243 : 2
		icmp_ln250 : 2
		zext_ln251 : 1
		sub_ln251 : 2
		zext_ln252_1_cast : 3
		add_ln252 : 4
		zext_ln252 : 5
		letter298_addr : 6
		p_Val2_s : 7
		icmp_ln250_1 : 2
		xor_ln250_1 : 3
		or_ln250 : 3
		or_ln250_1 : 3
		xor_ln250 : 3
	State 3
	State 4
		zext_ln245 : 1
		icmp_ln245 : 1
		j : 1
		br_ln245 : 2
		icmp_ln253 : 2
		xor_ln253 : 3
		zext_ln253_1 : 1
		icmp_ln253_1 : 2
		sub_ln254 : 2
		trunc_ln : 3
		xos : 4
		shl_ln791 : 5
		and_ln791 : 6
		p_Result_s : 6
		and_ln253 : 3
		and_ln253_1 : 3
	State 5
		empty : 1
		tmp : 1
		tmp_13 : 1
		tmp_14 : 1
	State 6
		empty_127 : 1
		empty_128 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln249_fu_399     |    0    |    11   |
|          |     icmp_ln243_fu_441     |    0    |    13   |
|          |     icmp_ln250_fu_453     |    0    |    13   |
|   icmp   |    icmp_ln250_1_fu_487    |    0    |    20   |
|          |     icmp_ln245_fu_519     |    0    |    13   |
|          |     icmp_ln253_fu_531     |    0    |    13   |
|          |    icmp_ln253_1_fu_546    |    0    |    20   |
|          |     p_Result_s_fu_581     |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      add_ln250_fu_409     |    0    |    23   |
|          |      add_ln253_fu_431     |    0    |    23   |
|    add   |          i_fu_447         |    0    |    17   |
|          |      add_ln252_fu_477     |    0    |    18   |
|          |          j_fu_525         |    0    |    18   |
|----------|---------------------------|---------|---------|
|          |    select_ln255_fu_598    |    0    |    8    |
|          |   select_ln255_1_fu_604   |    0    |    8    |
|          |   select_ln255_2_fu_610   |    0    |    8    |
|  select  |         tmp_fu_616        |    0    |    8    |
|          |       tmp_13_fu_623       |    0    |    8    |
|          |       tmp_14_fu_630       |    0    |    8    |
|          |       tmp_15_fu_637       |    0    |    8    |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln251_fu_462     |    0    |    23   |
|          |      sub_ln254_fu_551     |    0    |    23   |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln791_fu_570     |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      and_ln791_fu_576     |    0    |    16   |
|    and   |      and_ln253_fu_587     |    0    |    2    |
|          |     and_ln253_1_fu_592    |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |     xor_ln250_1_fu_492    |    0    |    2    |
|    xor   |      xor_ln250_fu_509     |    0    |    2    |
|          |      xor_ln253_fu_536     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |      or_ln250_fu_498      |    0    |    2    |
|          |     or_ln250_1_fu_503     |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |   ytop_read_read_fu_276   |    0    |    0    |
|          |   char6_read_read_fu_282  |    0    |    0    |
|          | markpix_val_0_read_fu_288 |    0    |    0    |
|          | markpix_val_1_read_fu_294 |    0    |    0    |
|   read   | markpix_val_2_read_fu_300 |    0    |    0    |
|          | ch6x_loc_read_read_fu_306 |    0    |    0    |
|          |     tmp_16_read_fu_312    |    0    |    0    |
|          |     tmp_17_read_fu_318    |    0    |    0    |
|          |     tmp_18_read_fu_324    |    0    |    0    |
|          |     tmp_19_read_fu_330    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln703_write_fu_336 |    0    |    0    |
|   write  |  write_ln703_write_fu_343 |    0    |    0    |
|          |  write_ln703_write_fu_350 |    0    |    0    |
|          |  write_ln703_write_fu_357 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln250_fu_405     |    0    |    0    |
|          |     zext_ln253_fu_427     |    0    |    0    |
|          |     zext_ln243_fu_437     |    0    |    0    |
|   zext   |     zext_ln251_fu_458     |    0    |    0    |
|          |     zext_ln252_fu_482     |    0    |    0    |
|          |     zext_ln245_fu_515     |    0    |    0    |
|          |    zext_ln253_1_fu_542    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln253_fu_415    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|   zext_ln252_cast_fu_419  |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|  zext_ln252_1_cast_fu_467 |    0    |    0    |
|          |      trunc_ln_fu_556      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |         xos_fu_566        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   379   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln250_reg_680   |   17   |
|   add_ln253_reg_690   |   17   |
|  and_ln253_1_reg_734  |    1   |
| ch6x_loc_read_reg_664 |   16   |
|    i_0_i_i_reg_377    |   10   |
|       i_reg_698       |   10   |
|   icmp_ln245_reg_718  |    1   |
|   icmp_ln249_reg_670  |    1   |
|    j_0_i_i_reg_388    |   11   |
|       j_reg_722       |   11   |
| letter298_addr_reg_703|   10   |
| markpix_val_0_reg_649 |    8   |
| markpix_val_1_reg_654 |    8   |
| markpix_val_2_reg_659 |    8   |
|   p_Result_s_reg_727  |    1   |
|    p_Val2_s_reg_713   |   16   |
|     tmp_13_reg_747    |    8   |
|     tmp_14_reg_752    |    8   |
|     tmp_15_reg_757    |    8   |
|      tmp_reg_742      |    8   |
|   xor_ln250_reg_708   |    1   |
|   ytop_read_reg_644   |   16   |
|   zext_ln250_reg_675  |   17   |
|zext_ln252_cast_reg_685|   11   |
+-----------------------+--------+
|         Total         |   223  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_371 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.755  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   379  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   223  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   223  |   388  |
+-----------+--------+--------+--------+
