// Seed: 3915180163
module module_0 (
    input tri1 id_0
);
  if (id_0) tri0 id_2;
  else genvar id_3;
  assign module_1.type_6 = 0;
  assign id_3 = id_3;
  wire id_4;
  tri id_5 = 1'b0;
  logic [7:0] id_6;
  assign id_6[1][1] = id_0;
  assign id_2 = 1'b0;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  tri id_3 = id_1;
  supply0 id_4 = id_4;
  assign id_0 = 1;
  module_0 modCall_1 (id_3);
  wor id_5 = id_1;
  assign id_4 = id_3;
endmodule
