INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/fpgaProjects/led/vivado_prj/led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/fpgaProjects/led/vivado_prj/led.srcs/sim_1/imports/vivado_prj/tb_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/fpgaProjects/led/vivado_prj/led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
