<?xml version="1.0" encoding="UTF-8"?>
<module>

  <signal mode="out" name="x" type="lilas.type.StdLogic" size="8"/>
  <signal mode="in" name="a" type="lilas.type.StdLogic" size="1"/>
  <signal mode="in" name="b" type="lilas.type.StdLogic" size="2"/>
  <signal mode="in" name="c" type="lilas.type.StdLogic" size="5"/>
  
  <code language="logic"><![CDATA[
	x <= a & b & c;
]]>  </code>
  
</module>
