

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_65_9'
================================================================
* Date:           Mon Mar 31 13:44:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_7_VITIS_LOOP_63_8_VITIS_LOOP_65_9  |        ?|        ?|        21|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1348|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     594|    294|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|    1505|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    2099|   1919|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_52_2_1_U16   |mul_32s_32s_52_2_1   |        0|   3|  165|   50|    0|
    |mul_62s_32ns_62_5_1_U15  |mul_62s_32ns_62_5_1  |        0|   5|  429|  244|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   8|  594|  294|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |acc_1_fu_641_p2                     |         +|   0|  0|   39|          32|          32|
    |add_ln1027_1_fu_569_p2              |         +|   0|  0|   69|          62|          62|
    |add_ln1027_2_fu_581_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln1027_3_fu_322_p2              |         +|   0|  0|   71|          64|           1|
    |add_ln1027_fu_297_p2                |         +|   0|  0|  103|          96|           1|
    |add_ln68_1_fu_556_p2                |         +|   0|  0|   12|          12|          12|
    |add_ln68_fu_466_p2                  |         +|   0|  0|   43|          36|          36|
    |add_ln840_1_fu_429_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln840_2_fu_493_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln840_fu_303_p2                 |         +|   0|  0|   39|          32|           1|
    |empty_44_fu_507_p2                  |         +|   0|  0|   69|          62|          62|
    |p_mid143_fu_543_p2                  |         +|   0|  0|   69|          62|          62|
    |p_mid177_fu_517_p2                  |         +|   0|  0|   69|          62|          62|
    |tmp4_fu_374_p2                      |         +|   0|  0|   40|          33|          33|
    |tmp4_mid1_fu_484_p2                 |         +|   0|  0|   40|          33|          33|
    |sub_ln68_1_fu_535_p2                |         -|   0|  0|   12|          12|          12|
    |sub_ln68_fu_408_p2                  |         -|   0|  0|   42|          35|          35|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|    2|           1|           1|
    |ap_block_state12_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state19_pp0_stage0_iter18  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1027_2_fu_309_p2             |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1027_3_fu_418_p2             |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln1027_fu_292_p2               |      icmp|   0|  0|   39|          96|          96|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |or_ln1027_1_fu_435_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_2_fu_441_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_fu_389_p2                 |        or|   0|  0|    2|           1|           1|
    |select_ln1027_1_fu_314_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln1027_2_fu_512_p3           |    select|   0|  0|   62|           1|          62|
    |select_ln1027_3_fu_521_p3           |    select|   0|  0|   62|           1|          62|
    |select_ln1027_4_fu_423_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln1027_5_fu_446_p3           |    select|   0|  0|   32|           1|           1|
    |select_ln1027_6_fu_454_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln1027_7_fu_549_p3           |    select|   0|  0|   62|           1|          62|
    |select_ln1027_8_fu_328_p3           |    select|   0|  0|   64|           1|           1|
    |select_ln1027_fu_382_p3             |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 1348|         970|         965|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |acc_fu_106                             |   9|          2|   32|         64|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_2_phi_fu_225_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_cx_V_load             |   9|          2|   32|         64|
    |cx_V_fu_110                            |   9|          2|   32|         64|
    |cy_V_fu_114                            |   9|          2|   32|         64|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |iChannel_V_fu_122                      |   9|          2|   32|         64|
    |indvar_flatten53_fu_118                |   9|          2|   64|        128|
    |indvar_flatten97_fu_126                |   9|          2|   96|        192|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 117|         26|  326|        652|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |acc_fu_106                             |  32|   0|   32|          0|
    |add_ln68_1_reg_847                     |  12|   0|   12|          0|
    |add_ln840_2_reg_837                    |  32|   0|   32|          0|
    |add_ln840_reg_760                      |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |coeff_cache_addr_reg_862               |  12|   0|   12|          0|
    |cx_V_fu_110                            |  32|   0|   32|          0|
    |cy_V_fu_114                            |  32|   0|   32|          0|
    |empty_reg_791                          |  62|   0|   62|          0|
    |filterValue_reg_877                    |  32|   0|   32|          0|
    |first_iter_2_reg_220                   |   1|   0|    1|          0|
    |iChannel_V_1_reg_751                   |  32|   0|   32|          0|
    |iChannel_V_fu_122                      |  32|   0|   32|          0|
    |icmp_ln1027_2_reg_765                  |   1|   0|    1|          0|
    |icmp_ln1027_reg_756                    |   1|   0|    1|          0|
    |indvar_flatten53_fu_118                |  64|   0|   64|          0|
    |indvar_flatten97_fu_126                |  96|   0|   96|          0|
    |inputHeight_cast10_cast_reg_745        |  32|   0|   62|         30|
    |inputWidth_cast11_cast_reg_729         |  32|   0|   62|         30|
    |mul_ln1027_reg_852                     |  62|   0|   62|          0|
    |or_ln1027_1_reg_813                    |   1|   0|    1|          0|
    |p_mid167_reg_802                       |  62|   0|   62|          0|
    |pixelValue_reg_882                     |  32|   0|   32|          0|
    |select_ln1027_1_reg_775                |  32|   0|   32|          0|
    |select_ln1027_1_reg_775_pp0_iter2_reg  |  32|   0|   32|          0|
    |select_ln1027_4_reg_808                |   1|   0|    1|          0|
    |select_ln1027_7_reg_842                |  62|   0|   62|          0|
    |sext_ln65_mid2_v_reg_857               |  62|   0|   62|          0|
    |tmp4_cast_mid175_cast_reg_734          |  32|   0|   62|         30|
    |tmp4_mid1_reg_827                      |  33|   0|   33|          0|
    |tmp4_reg_797                           |  33|   0|   33|          0|
    |trunc_ln2_reg_897                      |  32|   0|   32|          0|
    |trunc_ln68_1_reg_822                   |  10|   0|   10|          0|
    |trunc_ln68_2_reg_832                   |  12|   0|   12|          0|
    |trunc_ln68_reg_817                     |  12|   0|   12|          0|
    |x_V_cast18_cast_reg_724                |  32|   0|   62|         30|
    |zext_ln1027_5_cast_reg_739             |  32|   0|   33|          1|
    |add_ln68_1_reg_847                     |  64|  32|   12|          0|
    |coeff_cache_addr_reg_862               |  64|  32|   12|          0|
    |icmp_ln1027_2_reg_765                  |  64|  32|    1|          0|
    |icmp_ln1027_reg_756                    |  64|  32|    1|          0|
    |or_ln1027_1_reg_813                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1505| 160| 1333|        121|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_364_p_din0     |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_364_p_din1     |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_364_p_dout0    |   in|   62|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_364_p_ce       |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_370_p_din0     |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_370_p_din1     |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_370_p_dout0    |   in|   62|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_370_p_ce       |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                gmem|       pointer|
|inputHeight_cast10    |   in|   32|     ap_none|                  inputHeight_cast10|        scalar|
|zext_ln1027_5         |   in|   32|     ap_none|                       zext_ln1027_5|        scalar|
|mul_ln17_1            |   in|   96|     ap_none|                          mul_ln17_1|        scalar|
|convWidth             |   in|   32|     ap_none|                           convWidth|        scalar|
|mul_ln17              |   in|   64|     ap_none|                            mul_ln17|        scalar|
|tmp4_cast_mid175      |   in|   32|     ap_none|                    tmp4_cast_mid175|        scalar|
|icmp_ln1027_1         |   in|    1|     ap_none|                       icmp_ln1027_1|        scalar|
|inputWidth_cast11     |   in|   32|     ap_none|                   inputWidth_cast11|        scalar|
|x_V_cast18            |   in|   32|     ap_none|                          x_V_cast18|        scalar|
|input_r               |   in|   64|     ap_none|                             input_r|        scalar|
|coeff_cache_address0  |  out|   12|   ap_memory|                         coeff_cache|         array|
|coeff_cache_ce0       |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_q0        |   in|   32|   ap_memory|                         coeff_cache|         array|
|acc_2_out             |  out|   32|      ap_vld|                           acc_2_out|       pointer|
|acc_2_out_ap_vld      |  out|    1|      ap_vld|                           acc_2_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 24 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cx_V = alloca i32 1"   --->   Operation 25 'alloca' 'cx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cy_V = alloca i32 1"   --->   Operation 26 'alloca' 'cy_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%iChannel_V = alloca i32 1"   --->   Operation 28 'alloca' 'iChannel_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten97 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 30 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_V_cast18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_V_cast18"   --->   Operation 31 'read' 'x_V_cast18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputWidth_cast11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputWidth_cast11"   --->   Operation 32 'read' 'inputWidth_cast11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%icmp_ln1027_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027_1"   --->   Operation 33 'read' 'icmp_ln1027_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp4_cast_mid175_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp4_cast_mid175"   --->   Operation 34 'read' 'tmp4_cast_mid175_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln17"   --->   Operation 35 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 36 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln17_1"   --->   Operation 37 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1027_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln1027_5"   --->   Operation 38 'read' 'zext_ln1027_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputHeight_cast10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputHeight_cast10"   --->   Operation 39 'read' 'inputHeight_cast10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_V_cast18_cast = zext i32 %x_V_cast18_read"   --->   Operation 40 'zext' 'x_V_cast18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inputWidth_cast11_cast = zext i32 %inputWidth_cast11_read"   --->   Operation 41 'zext' 'inputWidth_cast11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp4_cast_mid175_cast = zext i32 %tmp4_cast_mid175_read"   --->   Operation 42 'zext' 'tmp4_cast_mid175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1027_5_cast = zext i32 %zext_ln1027_5_read"   --->   Operation 43 'zext' 'zext_ln1027_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputHeight_cast10_cast = zext i32 %inputHeight_cast10_read"   --->   Operation 44 'zext' 'inputHeight_cast10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 200000, void @empty_8, void @empty_21, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten97"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel_V"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten53"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy_V"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cx_V"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i64 %indvar_flatten53"   --->   Operation 53 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%iChannel_V_1 = load i32 %iChannel_V"   --->   Operation 54 'load' 'iChannel_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten97_load = load i96 %indvar_flatten97"   --->   Operation 55 'load' 'indvar_flatten97_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.12ns)   --->   "%icmp_ln1027 = icmp_eq  i96 %indvar_flatten97_load, i96 %mul_ln17_1_read"   --->   Operation 56 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (4.43ns)   --->   "%add_ln1027 = add i96 %indvar_flatten97_load, i96 1"   --->   Operation 57 'add' 'add_ln1027' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc88.loopexit, void %for.end90.loopexit.exitStub"   --->   Operation 58 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iChannel_V_1, i32 1"   --->   Operation 59 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.77ns)   --->   "%icmp_ln1027_2 = icmp_eq  i64 %indvar_flatten53_load, i64 %mul_ln17_read"   --->   Operation 60 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_2, i32 %add_ln840, i32 %iChannel_V_1"   --->   Operation 61 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (3.52ns)   --->   "%add_ln1027_3 = add i64 %indvar_flatten53_load, i64 1"   --->   Operation 62 'add' 'add_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.48ns)   --->   "%select_ln1027_8 = select i1 %icmp_ln1027_2, i64 1, i64 %add_ln1027_3"   --->   Operation 63 'select' 'select_ln1027_8' <Predicate = (!icmp_ln1027)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln65 = store i96 %add_ln1027, i96 %indvar_flatten97" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 64 'store' 'store_ln65' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln65 = store i32 %select_ln1027_1, i32 %iChannel_V" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 65 'store' 'store_ln65' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln65 = store i64 %select_ln1027_8, i64 %indvar_flatten53" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 66 'store' 'store_ln65' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc82" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 67 'br' 'br_ln65' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%iChannel_V_1_cast19 = zext i32 %iChannel_V_1"   --->   Operation 68 'zext' 'iChannel_V_1_cast19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (6.91ns)   --->   "%empty = mul i62 %iChannel_V_1_cast19, i62 %inputHeight_cast10_cast"   --->   Operation 69 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%iChannel_V_1_cast19_mid1 = zext i32 %add_ln840"   --->   Operation 70 'zext' 'iChannel_V_1_cast19_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (6.91ns)   --->   "%p_mid167 = mul i62 %iChannel_V_1_cast19_mid1, i62 %inputHeight_cast10_cast"   --->   Operation 71 'mul' 'p_mid167' <Predicate = (!icmp_ln1027)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%first_iter_2 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc82.split"   --->   Operation 72 'phi' 'first_iter_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%cy_V_1 = load i32 %cy_V"   --->   Operation 73 'load' 'cy_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (6.91ns)   --->   "%empty = mul i62 %iChannel_V_1_cast19, i62 %inputHeight_cast10_cast"   --->   Operation 74 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%cy_V_1_cast = zext i32 %cy_V_1"   --->   Operation 75 'zext' 'cy_V_1_cast' <Predicate = (!icmp_ln1027_2)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%tmp4 = add i33 %cy_V_1_cast, i33 %zext_ln1027_5_cast"   --->   Operation 76 'add' 'tmp4' <Predicate = (!icmp_ln1027_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%cx_V_load = load i32 %cx_V"   --->   Operation 77 'load' 'cx_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_2, i32 0, i32 %cy_V_1"   --->   Operation 78 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln1027_1)   --->   "%or_ln1027 = or i1 %icmp_ln1027_2, i1 %first_iter_2"   --->   Operation 79 'or' 'or_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i32 %select_ln1027_1" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 80 'zext' 'zext_ln68' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln1027_1, i2 0" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 81 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i34 %tmp_5" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 82 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.63ns)   --->   "%sub_ln68 = sub i35 %zext_ln68_1, i35 %zext_ln68" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 83 'sub' 'sub_ln68' <Predicate = (!icmp_ln1027)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sub_ln68_cast = sext i35 %sub_ln68" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 84 'sext' 'sub_ln68_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (6.91ns)   --->   "%p_mid167 = mul i62 %iChannel_V_1_cast19_mid1, i62 %inputHeight_cast10_cast"   --->   Operation 85 'mul' 'p_mid167' <Predicate = (!icmp_ln1027)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln1027_3 = icmp_eq  i32 %cx_V_load, i32 %convWidth_read"   --->   Operation 86 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027 & !icmp_ln1027_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.99ns)   --->   "%select_ln1027_4 = select i1 %icmp_ln1027_2, i1 %icmp_ln1027_1_read, i1 %icmp_ln1027_3"   --->   Operation 87 'select' 'select_ln1027_4' <Predicate = (!icmp_ln1027)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln840_1 = add i32 %select_ln1027, i32 1"   --->   Operation 88 'add' 'add_ln840_1' <Predicate = (!icmp_ln1027)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1027_1 = or i1 %select_ln1027_4, i1 %or_ln1027"   --->   Operation 89 'or' 'or_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_5)   --->   "%or_ln1027_2 = or i1 %select_ln1027_4, i1 %icmp_ln1027_2"   --->   Operation 90 'or' 'or_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln1027_5 = select i1 %or_ln1027_2, i32 0, i32 %cx_V_load"   --->   Operation 91 'select' 'select_ln1027_5' <Predicate = (!icmp_ln1027)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln1027_6 = select i1 %select_ln1027_4, i32 %add_ln840_1, i32 %select_ln1027"   --->   Operation 92 'select' 'select_ln1027_6' <Predicate = (!icmp_ln1027)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i32 %select_ln1027_6" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 93 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.67ns)   --->   "%add_ln68 = add i36 %sub_ln68_cast, i36 %zext_ln68_2" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 94 'add' 'add_ln68' <Predicate = (!icmp_ln1027)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i36 %add_ln68" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 95 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i36 %add_ln68" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 96 'trunc' 'trunc_ln68_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%cy_V_1_cast_mid1 = zext i32 %add_ln840_1"   --->   Operation 97 'zext' 'cy_V_1_cast_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.55ns)   --->   "%tmp4_mid1 = add i33 %cy_V_1_cast_mid1, i33 %zext_ln1027_5_cast"   --->   Operation 98 'add' 'tmp4_mid1' <Predicate = (!icmp_ln1027)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = trunc i32 %select_ln1027_5" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 99 'trunc' 'trunc_ln68_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %or_ln1027_1, void %for.inc82.split, void %for.first.iter.for.inc82" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 100 'br' 'br_ln65' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln840_2 = add i32 %select_ln1027_5, i32 1"   --->   Operation 101 'add' 'add_ln840_2' <Predicate = (!icmp_ln1027)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln65 = store i32 %select_ln1027_6, i32 %cy_V" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 102 'store' 'store_ln65' <Predicate = (!icmp_ln1027)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.81>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i33 %tmp4"   --->   Operation 104 'zext' 'tmp4_cast' <Predicate = (!icmp_ln1027_2 & !select_ln1027_4)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (3.46ns)   --->   "%empty_44 = add i62 %tmp4_cast, i62 %empty"   --->   Operation 105 'add' 'empty_44' <Predicate = (!icmp_ln1027_2 & !select_ln1027_4)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_mid143)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_2, i62 %p_mid167, i62 %empty"   --->   Operation 107 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027 & select_ln1027_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (3.46ns)   --->   "%p_mid177 = add i62 %tmp4_cast_mid175_cast, i62 %p_mid167"   --->   Operation 108 'add' 'p_mid177' <Predicate = (!icmp_ln1027 & icmp_ln1027_2 & !select_ln1027_4)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_7)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_2, i62 %p_mid177, i62 %empty_44"   --->   Operation 109 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027 & !select_ln1027_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln68_1, i2 0" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 110 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68_1 = sub i12 %p_shl1, i12 %trunc_ln68" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 111 'sub' 'sub_ln68_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_mid143)   --->   "%tmp4_cast_mid1 = zext i33 %tmp4_mid1"   --->   Operation 112 'zext' 'tmp4_cast_mid1' <Predicate = (!icmp_ln1027 & select_ln1027_4)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (3.46ns) (out node of the LUT)   --->   "%p_mid143 = add i62 %tmp4_cast_mid1, i62 %select_ln1027_2"   --->   Operation 113 'add' 'p_mid143' <Predicate = (!icmp_ln1027 & select_ln1027_4)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln1027_7 = select i1 %select_ln1027_4, i62 %p_mid143, i62 %select_ln1027_3"   --->   Operation 114 'select' 'select_ln1027_7' <Predicate = (!icmp_ln1027)> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln68_1 = add i12 %sub_ln68_1, i12 %trunc_ln68_2" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 115 'add' 'add_ln68_1' <Predicate = (!icmp_ln1027)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln65 = store i32 %add_ln840_2, i32 %cx_V" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 116 'store' 'store_ln65' <Predicate = (!icmp_ln1027)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.85>
ST_6 : Operation 117 [5/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %select_ln1027_7, i62 %inputWidth_cast11_cast"   --->   Operation 117 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.85>
ST_7 : Operation 118 [4/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %select_ln1027_7, i62 %inputWidth_cast11_cast"   --->   Operation 118 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.85>
ST_8 : Operation 119 [3/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %select_ln1027_7, i62 %inputWidth_cast11_cast"   --->   Operation 119 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.85>
ST_9 : Operation 120 [2/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %select_ln1027_7, i62 %inputWidth_cast11_cast"   --->   Operation 120 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.85>
ST_10 : Operation 121 [1/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %select_ln1027_7, i62 %inputWidth_cast11_cast"   --->   Operation 121 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.98>
ST_11 : Operation 122 [1/1] (3.46ns)   --->   "%add_ln1027_1 = add i62 %mul_ln1027, i62 %x_V_cast18_cast"   --->   Operation 122 'add' 'add_ln1027_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln65_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln1027_1, i2 0"   --->   Operation 123 'bitconcatenate' 'sext_ln65_mid2_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (3.52ns)   --->   "%add_ln1027_2 = add i64 %sext_ln65_mid2_v_v_v_v, i64 %input_r_read"   --->   Operation 124 'add' 'add_ln1027_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln65_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027_2, i32 2, i32 63"   --->   Operation 125 'partselect' 'sext_ln65_mid2_v' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_61_7_VITIS_LOOP_63_8_VITIS_LOOP_65_9_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_8_VITIS_LOOP_65_9_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1027 = sext i62 %sext_ln65_mid2_v"   --->   Operation 129 'sext' 'sext_ln1027' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 130 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i12 %add_ln68_1" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 131 'zext' 'zext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln68_3" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 132 'getelementptr' 'coeff_cache_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1027" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = (or_ln1027_1)> <Delay = 0.00>
ST_12 : Operation 134 [7/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 134 'readreq' 'empty_45' <Predicate = (or_ln1027_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln1027" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 135 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 136 [6/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 136 'readreq' 'empty_45' <Predicate = (or_ln1027_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 137 [5/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 137 'readreq' 'empty_45' <Predicate = (or_ln1027_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 138 [4/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 138 'readreq' 'empty_45' <Predicate = (or_ln1027_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 139 [3/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 139 'readreq' 'empty_45' <Predicate = (or_ln1027_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 140 [2/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 140 'readreq' 'empty_45' <Predicate = (or_ln1027_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 141 [1/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 141 'readreq' 'empty_45' <Predicate = (or_ln1027_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc82.split" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 142 'br' 'br_ln65' <Predicate = (or_ln1027_1)> <Delay = 0.00>
ST_18 : Operation 143 [2/2] (3.25ns)   --->   "%filterValue = load i12 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 143 'load' 'filterValue' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 144 [1/2] (3.25ns)   --->   "%filterValue = load i12 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 144 'load' 'filterValue' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_19 : Operation 145 [1/1] (7.30ns)   --->   "%pixelValue = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [HLS_Optimized/conv2d.cpp:69]   --->   Operation 145 'read' 'pixelValue' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i32 %filterValue" [HLS_Optimized/conv2d.cpp:11]   --->   Operation 146 'sext' 'sext_ln11' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i32 %pixelValue" [HLS_Optimized/conv2d.cpp:11]   --->   Operation 147 'sext' 'sext_ln11_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_20 : Operation 148 [2/2] (6.91ns)   --->   "%res = mul i52 %sext_ln11_1, i52 %sext_ln11" [HLS_Optimized/conv2d.cpp:11]   --->   Operation 148 'mul' 'res' <Predicate = (!icmp_ln1027)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 149 [1/2] (6.91ns)   --->   "%res = mul i52 %sext_ln11_1, i52 %sext_ln11" [HLS_Optimized/conv2d.cpp:11]   --->   Operation 149 'mul' 'res' <Predicate = (!icmp_ln1027)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %res, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 150 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc"   --->   Operation 155 'load' 'acc_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_2_out, i32 %acc_load"   --->   Operation 156 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 157 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.14>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [HLS_Optimized/conv2d.cpp:70]   --->   Operation 151 'load' 'acc_load_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 152 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %trunc_ln2, i32 %acc_load_1" [HLS_Optimized/conv2d.cpp:70]   --->   Operation 153 'add' 'acc_1' <Predicate = (!icmp_ln1027)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln65 = store i32 %acc_1, i32 %acc" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 154 'store' 'store_ln65' <Predicate = (!icmp_ln1027)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputHeight_cast10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1027_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln17_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp4_cast_mid175]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln1027_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputWidth_cast11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_cast18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                      (alloca        ) [ 01111111111111111111111]
cx_V                     (alloca        ) [ 01111100000000000000000]
cy_V                     (alloca        ) [ 01111000000000000000000]
indvar_flatten53         (alloca        ) [ 01100000000000000000000]
iChannel_V               (alloca        ) [ 01100000000000000000000]
indvar_flatten97         (alloca        ) [ 01100000000000000000000]
input_r_read             (read          ) [ 01111111111100000000000]
x_V_cast18_read          (read          ) [ 00000000000000000000000]
inputWidth_cast11_read   (read          ) [ 00000000000000000000000]
icmp_ln1027_1_read       (read          ) [ 01111000000000000000000]
tmp4_cast_mid175_read    (read          ) [ 00000000000000000000000]
mul_ln17_read            (read          ) [ 01100000000000000000000]
convWidth_read           (read          ) [ 01111111111111111110000]
mul_ln17_1_read          (read          ) [ 01100000000000000000000]
zext_ln1027_5_read       (read          ) [ 00000000000000000000000]
inputHeight_cast10_read  (read          ) [ 00000000000000000000000]
x_V_cast18_cast          (zext          ) [ 01111111111100000000000]
inputWidth_cast11_cast   (zext          ) [ 01111111111000000000000]
tmp4_cast_mid175_cast    (zext          ) [ 01111100000000000000000]
zext_ln1027_5_cast       (zext          ) [ 01111000000000000000000]
inputHeight_cast10_cast  (zext          ) [ 01111000000000000000000]
specinterface_ln0        (specinterface ) [ 00000000000000000000000]
store_ln0                (store         ) [ 00000000000000000000000]
store_ln0                (store         ) [ 00000000000000000000000]
store_ln0                (store         ) [ 00000000000000000000000]
store_ln0                (store         ) [ 00000000000000000000000]
store_ln0                (store         ) [ 00000000000000000000000]
store_ln0                (store         ) [ 00000000000000000000000]
br_ln0                   (br            ) [ 01111000000000000000000]
indvar_flatten53_load    (load          ) [ 00000000000000000000000]
iChannel_V_1             (load          ) [ 01010000000000000000000]
indvar_flatten97_load    (load          ) [ 00000000000000000000000]
icmp_ln1027              (icmp          ) [ 01111111111111111111111]
add_ln1027               (add           ) [ 00000000000000000000000]
br_ln1027                (br            ) [ 00000000000000000000000]
add_ln840                (add           ) [ 01010000000000000000000]
icmp_ln1027_2            (icmp          ) [ 01011100000000000000000]
select_ln1027_1          (select        ) [ 01011000000000000000000]
add_ln1027_3             (add           ) [ 00000000000000000000000]
select_ln1027_8          (select        ) [ 00000000000000000000000]
store_ln65               (store         ) [ 00000000000000000000000]
store_ln65               (store         ) [ 00000000000000000000000]
store_ln65               (store         ) [ 00000000000000000000000]
br_ln65                  (br            ) [ 01111000000000000000000]
iChannel_V_1_cast19      (zext          ) [ 01001000000000000000000]
iChannel_V_1_cast19_mid1 (zext          ) [ 01001000000000000000000]
first_iter_2             (phi           ) [ 01011000000000000000000]
cy_V_1                   (load          ) [ 00000000000000000000000]
empty                    (mul           ) [ 01000100000000000000000]
cy_V_1_cast              (zext          ) [ 00000000000000000000000]
tmp4                     (add           ) [ 01000100000000000000000]
cx_V_load                (load          ) [ 00000000000000000000000]
select_ln1027            (select        ) [ 00000000000000000000000]
or_ln1027                (or            ) [ 00000000000000000000000]
zext_ln68                (zext          ) [ 00000000000000000000000]
tmp_5                    (bitconcatenate) [ 00000000000000000000000]
zext_ln68_1              (zext          ) [ 00000000000000000000000]
sub_ln68                 (sub           ) [ 00000000000000000000000]
sub_ln68_cast            (sext          ) [ 00000000000000000000000]
p_mid167                 (mul           ) [ 01000100000000000000000]
icmp_ln1027_3            (icmp          ) [ 00000000000000000000000]
select_ln1027_4          (select        ) [ 01000100000000000000000]
add_ln840_1              (add           ) [ 00000000000000000000000]
or_ln1027_1              (or            ) [ 01000111111111111110000]
or_ln1027_2              (or            ) [ 00000000000000000000000]
select_ln1027_5          (select        ) [ 00000000000000000000000]
select_ln1027_6          (select        ) [ 00000000000000000000000]
zext_ln68_2              (zext          ) [ 00000000000000000000000]
add_ln68                 (add           ) [ 00000000000000000000000]
trunc_ln68               (trunc         ) [ 01000100000000000000000]
trunc_ln68_1             (trunc         ) [ 01000100000000000000000]
cy_V_1_cast_mid1         (zext          ) [ 00000000000000000000000]
tmp4_mid1                (add           ) [ 01000100000000000000000]
trunc_ln68_2             (trunc         ) [ 01000100000000000000000]
br_ln65                  (br            ) [ 00000000000000000000000]
add_ln840_2              (add           ) [ 01000100000000000000000]
store_ln65               (store         ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 00000000000000000000000]
tmp4_cast                (zext          ) [ 00000000000000000000000]
empty_44                 (add           ) [ 00000000000000000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000000000]
select_ln1027_2          (select        ) [ 00000000000000000000000]
p_mid177                 (add           ) [ 00000000000000000000000]
select_ln1027_3          (select        ) [ 00000000000000000000000]
p_shl1                   (bitconcatenate) [ 00000000000000000000000]
sub_ln68_1               (sub           ) [ 00000000000000000000000]
tmp4_cast_mid1           (zext          ) [ 00000000000000000000000]
p_mid143                 (add           ) [ 00000000000000000000000]
select_ln1027_7          (select        ) [ 01000011111000000000000]
add_ln68_1               (add           ) [ 01000011111110000000000]
store_ln65               (store         ) [ 00000000000000000000000]
mul_ln1027               (mul           ) [ 01000000000100000000000]
add_ln1027_1             (add           ) [ 00000000000000000000000]
sext_ln65_mid2_v_v_v_v   (bitconcatenate) [ 00000000000000000000000]
add_ln1027_2             (add           ) [ 00000000000000000000000]
sext_ln65_mid2_v         (partselect    ) [ 01000000000010000000000]
specloopname_ln0         (specloopname  ) [ 00000000000000000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000000000]
specloopname_ln0         (specloopname  ) [ 00000000000000000000000]
sext_ln1027              (sext          ) [ 00000000000000000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000000000]
zext_ln68_3              (zext          ) [ 00000000000000000000000]
coeff_cache_addr         (getelementptr ) [ 01000000000001111111000]
gmem_addr                (getelementptr ) [ 01000000000001111110000]
gmem_addr_1              (getelementptr ) [ 01000000000001111111000]
empty_45                 (readreq       ) [ 00000000000000000000000]
br_ln65                  (br            ) [ 00000000000000000000000]
filterValue              (load          ) [ 01000000000000000000100]
pixelValue               (read          ) [ 01000000000000000000100]
sext_ln11                (sext          ) [ 01000000000000000000010]
sext_ln11_1              (sext          ) [ 01000000000000000000010]
res                      (mul           ) [ 00000000000000000000000]
trunc_ln2                (partselect    ) [ 01000000000000000000001]
acc_load_1               (load          ) [ 00000000000000000000000]
specloopname_ln65        (specloopname  ) [ 00000000000000000000000]
acc_1                    (add           ) [ 00000000000000000000000]
store_ln65               (store         ) [ 00000000000000000000000]
acc_load                 (load          ) [ 00000000000000000000000]
write_ln0                (write         ) [ 00000000000000000000000]
ret_ln0                  (ret           ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputHeight_cast10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputHeight_cast10"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln1027_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1027_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln17_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="convWidth">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln17">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp4_cast_mid175">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp4_cast_mid175"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="icmp_ln1027_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputWidth_cast11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWidth_cast11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_V_cast18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_cast18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="coeff_cache">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="acc_2_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_61_7_VITIS_LOOP_63_8_VITIS_LOOP_65_9_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_63_8_VITIS_LOOP_65_9_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="acc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cx_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cx_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cy_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cy_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten53_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="iChannel_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChannel_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten97_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten97/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_r_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_V_cast18_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_cast18_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="inputWidth_cast11_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputWidth_cast11_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln1027_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1027_1_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp4_cast_mid175_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp4_cast_mid175_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln17_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="convWidth_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mul_ln17_1_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="96" slack="0"/>
<pin id="174" dir="0" index="1" bw="96" slack="0"/>
<pin id="175" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_1_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln1027_5_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1027_5_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="inputHeight_cast10_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputHeight_cast10_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="11"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_45/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="pixelValue_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="7"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixelValue/19 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln0_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/21 "/>
</bind>
</comp>

<comp id="208" class="1004" name="coeff_cache_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="12" slack="0"/>
<pin id="212" dir="1" index="3" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_addr/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="6"/>
<pin id="217" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filterValue/18 "/>
</bind>
</comp>

<comp id="220" class="1005" name="first_iter_2_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="first_iter_2 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="first_iter_2_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="3"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="2"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_2/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="x_V_cast18_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_V_cast18_cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="inputWidth_cast11_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="62" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputWidth_cast11_cast/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp4_cast_mid175_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast_mid175_cast/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln1027_5_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_5_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="inputHeight_cast10_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputHeight_cast10_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln0_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="96" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln0_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvar_flatten53_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="iChannel_V_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChannel_V_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="indvar_flatten97_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="96" slack="1"/>
<pin id="291" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten97_load/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln1027_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="96" slack="0"/>
<pin id="294" dir="0" index="1" bw="96" slack="1"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln1027_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="96" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln840_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln1027_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="1"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln1027_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln1027_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln1027_8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="64" slack="0"/>
<pin id="332" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_8/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln65_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="96" slack="0"/>
<pin id="338" dir="0" index="1" bw="96" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln65_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln65_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="1"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="iChannel_V_1_cast19_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iChannel_V_1_cast19/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2"/>
<pin id="357" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="iChannel_V_1_cast19_mid1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iChannel_V_1_cast19_mid1/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="2"/>
<pin id="365" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid167/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="cy_V_1_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="3"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cy_V_1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="cy_V_1_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cy_V_1_cast/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="3"/>
<pin id="377" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="cx_V_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="3"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cx_V_load/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln1027_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="2"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln1027_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="2"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln68_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2"/>
<pin id="396" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="34" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="2"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln68_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="34" slack="0"/>
<pin id="406" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln68_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="34" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sub_ln68_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="35" slack="0"/>
<pin id="416" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln68_cast/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln1027_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="3"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_3/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln1027_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="2"/>
<pin id="425" dir="0" index="1" bw="1" slack="3"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_4/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln840_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln1027_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln1027_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="2"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027_2/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln1027_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="32" slack="0"/>
<pin id="450" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_5/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln1027_6_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_6/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln68_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln68_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="35" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln68_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="36" slack="0"/>
<pin id="474" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln68_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="36" slack="0"/>
<pin id="478" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_1/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="cy_V_1_cast_mid1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cy_V_1_cast_mid1/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp4_mid1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="3"/>
<pin id="487" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_mid1/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln68_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_2/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln840_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_2/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln65_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="3"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp4_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="33" slack="1"/>
<pin id="506" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="empty_44_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="33" slack="0"/>
<pin id="509" dir="0" index="1" bw="62" slack="1"/>
<pin id="510" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_44/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln1027_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="3"/>
<pin id="514" dir="0" index="1" bw="62" slack="1"/>
<pin id="515" dir="0" index="2" bw="62" slack="1"/>
<pin id="516" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_2/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_mid177_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="4"/>
<pin id="519" dir="0" index="1" bw="62" slack="1"/>
<pin id="520" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid177/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln1027_3_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="3"/>
<pin id="523" dir="0" index="1" bw="62" slack="0"/>
<pin id="524" dir="0" index="2" bw="62" slack="0"/>
<pin id="525" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_3/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_shl1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="1"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sub_ln68_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="0"/>
<pin id="537" dir="0" index="1" bw="12" slack="1"/>
<pin id="538" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_1/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp4_cast_mid1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="33" slack="1"/>
<pin id="542" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast_mid1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_mid143_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="33" slack="0"/>
<pin id="545" dir="0" index="1" bw="62" slack="0"/>
<pin id="546" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid143/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln1027_7_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="62" slack="0"/>
<pin id="552" dir="0" index="2" bw="62" slack="0"/>
<pin id="553" dir="1" index="3" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_7/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln68_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="0"/>
<pin id="558" dir="0" index="1" bw="12" slack="1"/>
<pin id="559" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln65_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="4"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="62" slack="1"/>
<pin id="567" dir="0" index="1" bw="32" slack="5"/>
<pin id="568" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1027/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln1027_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="62" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="10"/>
<pin id="572" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_1/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln65_mid2_v_v_v_v_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="0" index="1" bw="62" slack="0"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln65_mid2_v_v_v_v/11 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln1027_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="10"/>
<pin id="584" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_2/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln65_mid2_v_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="62" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="0" index="2" bw="3" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln65_mid2_v/11 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln1027_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="62" slack="1"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1027/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln68_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="12" slack="7"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_3/12 "/>
</bind>
</comp>

<comp id="603" class="1004" name="gmem_addr_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/12 "/>
</bind>
</comp>

<comp id="610" class="1004" name="gmem_addr_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="0" index="1" bw="64" slack="0"/>
<pin id="613" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln11_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/20 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln11_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_1/20 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res/20 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="52" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="0" index="3" bw="7" slack="0"/>
<pin id="633" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/21 "/>
</bind>
</comp>

<comp id="638" class="1004" name="acc_load_1_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="21"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/22 "/>
</bind>
</comp>

<comp id="641" class="1004" name="acc_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/22 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln65_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="21"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/22 "/>
</bind>
</comp>

<comp id="651" class="1004" name="acc_load_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="20"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/21 "/>
</bind>
</comp>

<comp id="655" class="1005" name="acc_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="663" class="1005" name="cx_V_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cx_V "/>
</bind>
</comp>

<comp id="670" class="1005" name="cy_V_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cy_V "/>
</bind>
</comp>

<comp id="677" class="1005" name="indvar_flatten53_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="684" class="1005" name="iChannel_V_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iChannel_V "/>
</bind>
</comp>

<comp id="691" class="1005" name="indvar_flatten97_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="96" slack="0"/>
<pin id="693" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten97 "/>
</bind>
</comp>

<comp id="698" class="1005" name="input_r_read_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="10"/>
<pin id="700" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="icmp_ln1027_1_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="3"/>
<pin id="705" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1027_1_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="mul_ln17_read_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_read "/>
</bind>
</comp>

<comp id="713" class="1005" name="convWidth_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="3"/>
<pin id="715" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="mul_ln17_1_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="96" slack="1"/>
<pin id="721" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_1_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="x_V_cast18_cast_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="62" slack="10"/>
<pin id="726" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="x_V_cast18_cast "/>
</bind>
</comp>

<comp id="729" class="1005" name="inputWidth_cast11_cast_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="62" slack="5"/>
<pin id="731" dir="1" index="1" bw="62" slack="5"/>
</pin_list>
<bind>
<opset="inputWidth_cast11_cast "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp4_cast_mid175_cast_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="62" slack="4"/>
<pin id="736" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opset="tmp4_cast_mid175_cast "/>
</bind>
</comp>

<comp id="739" class="1005" name="zext_ln1027_5_cast_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="33" slack="3"/>
<pin id="741" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1027_5_cast "/>
</bind>
</comp>

<comp id="745" class="1005" name="inputHeight_cast10_cast_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="62" slack="2"/>
<pin id="747" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="inputHeight_cast10_cast "/>
</bind>
</comp>

<comp id="751" class="1005" name="iChannel_V_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iChannel_V_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="icmp_ln1027_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="760" class="1005" name="add_ln840_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln840 "/>
</bind>
</comp>

<comp id="765" class="1005" name="icmp_ln1027_2_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="2"/>
<pin id="767" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1027_2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="select_ln1027_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="2"/>
<pin id="777" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1027_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="iChannel_V_1_cast19_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="62" slack="1"/>
<pin id="783" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="iChannel_V_1_cast19 "/>
</bind>
</comp>

<comp id="786" class="1005" name="iChannel_V_1_cast19_mid1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="62" slack="1"/>
<pin id="788" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="iChannel_V_1_cast19_mid1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="empty_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="62" slack="1"/>
<pin id="793" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp4_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="33" slack="1"/>
<pin id="799" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="802" class="1005" name="p_mid167_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="62" slack="1"/>
<pin id="804" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_mid167 "/>
</bind>
</comp>

<comp id="808" class="1005" name="select_ln1027_4_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_4 "/>
</bind>
</comp>

<comp id="813" class="1005" name="or_ln1027_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="8"/>
<pin id="815" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1027_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln68_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="1"/>
<pin id="819" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="822" class="1005" name="trunc_ln68_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="1"/>
<pin id="824" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp4_mid1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="33" slack="1"/>
<pin id="829" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp4_mid1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="trunc_ln68_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="12" slack="1"/>
<pin id="834" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln840_2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln840_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="select_ln1027_7_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="62" slack="1"/>
<pin id="844" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_7 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln68_1_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="12" slack="7"/>
<pin id="849" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="add_ln68_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="mul_ln1027_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="62" slack="1"/>
<pin id="854" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027 "/>
</bind>
</comp>

<comp id="857" class="1005" name="sext_ln65_mid2_v_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="62" slack="1"/>
<pin id="859" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln65_mid2_v "/>
</bind>
</comp>

<comp id="862" class="1005" name="coeff_cache_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="12" slack="6"/>
<pin id="864" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="coeff_cache_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="gmem_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="gmem_addr_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="7"/>
<pin id="874" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="filterValue_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filterValue "/>
</bind>
</comp>

<comp id="882" class="1005" name="pixelValue_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixelValue "/>
</bind>
</comp>

<comp id="887" class="1005" name="sext_ln11_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="52" slack="1"/>
<pin id="889" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11 "/>
</bind>
</comp>

<comp id="892" class="1005" name="sext_ln11_1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="52" slack="1"/>
<pin id="894" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln2_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="92" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="94" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="104" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="136" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="142" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="154" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="178" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="184" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="289" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="58" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="286" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="283" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="303" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="286" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="283" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="309" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="60" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="322" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="297" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="314" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="328" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="387"><net_src comp="40" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="367" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="225" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="402"><net_src comp="66" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="394" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="379" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="382" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="423" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="389" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="423" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="40" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="379" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="423" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="429" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="382" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="414" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="429" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="446" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="446" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="26" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="454" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="507" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="68" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="547"><net_src comp="540" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="512" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="521" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="535" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="578"><net_src comp="78" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="68" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="592"><net_src comp="80" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="581" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="82" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="84" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="602"><net_src comp="599" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="607"><net_src comp="0" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="596" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="609"><net_src comp="603" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="614"><net_src comp="0" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="596" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="634"><net_src comp="96" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="98" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="100" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="658"><net_src comp="106" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="666"><net_src comp="110" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="673"><net_src comp="114" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="680"><net_src comp="118" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="687"><net_src comp="122" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="694"><net_src comp="126" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="701"><net_src comp="130" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="706"><net_src comp="148" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="711"><net_src comp="160" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="716"><net_src comp="166" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="722"><net_src comp="172" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="727"><net_src comp="233" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="732"><net_src comp="237" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="737"><net_src comp="241" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="742"><net_src comp="245" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="748"><net_src comp="249" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="754"><net_src comp="286" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="759"><net_src comp="292" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="303" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="768"><net_src comp="309" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="778"><net_src comp="314" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="784"><net_src comp="351" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="789"><net_src comp="359" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="794"><net_src comp="354" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="800"><net_src comp="374" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="805"><net_src comp="362" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="811"><net_src comp="423" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="816"><net_src comp="435" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="472" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="825"><net_src comp="476" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="830"><net_src comp="484" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="835"><net_src comp="489" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="840"><net_src comp="493" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="845"><net_src comp="549" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="850"><net_src comp="556" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="855"><net_src comp="565" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="860"><net_src comp="586" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="865"><net_src comp="208" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="870"><net_src comp="603" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="875"><net_src comp="610" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="880"><net_src comp="215" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="885"><net_src comp="196" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="890"><net_src comp="616" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="895"><net_src comp="619" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="900"><net_src comp="628" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="641" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: acc_2_out | {21 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : gmem | {12 13 14 15 16 17 18 19 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : inputHeight_cast10 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : zext_ln1027_5 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : mul_ln17_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : convWidth | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : mul_ln17 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : tmp4_cast_mid175 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : icmp_ln1027_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : inputWidth_cast11 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : x_V_cast18 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : input_r | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_65_9 : coeff_cache | {18 19 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		add_ln840 : 1
		icmp_ln1027_2 : 1
		select_ln1027_1 : 2
		add_ln1027_3 : 1
		select_ln1027_8 : 2
		store_ln65 : 2
		store_ln65 : 3
		store_ln65 : 3
	State 3
		empty : 1
		p_mid167 : 1
	State 4
		cy_V_1_cast : 1
		tmp4 : 2
		select_ln1027 : 1
		or_ln1027 : 1
		zext_ln68_1 : 1
		sub_ln68 : 2
		sub_ln68_cast : 3
		icmp_ln1027_3 : 1
		select_ln1027_4 : 2
		add_ln840_1 : 2
		or_ln1027_1 : 3
		or_ln1027_2 : 3
		select_ln1027_5 : 3
		select_ln1027_6 : 3
		zext_ln68_2 : 4
		add_ln68 : 5
		trunc_ln68 : 6
		trunc_ln68_1 : 6
		cy_V_1_cast_mid1 : 3
		tmp4_mid1 : 4
		trunc_ln68_2 : 4
		br_ln65 : 3
		add_ln840_2 : 4
		store_ln65 : 4
	State 5
		empty_44 : 1
		select_ln1027_3 : 2
		sub_ln68_1 : 1
		p_mid143 : 1
		select_ln1027_7 : 3
		add_ln68_1 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sext_ln65_mid2_v_v_v_v : 1
		add_ln1027_2 : 2
		sext_ln65_mid2_v : 3
	State 12
		coeff_cache_addr : 1
		gmem_addr : 1
		empty_45 : 2
		gmem_addr_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		res : 1
	State 21
		trunc_ln2 : 1
		write_ln0 : 1
	State 22
		acc_1 : 1
		store_ln65 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_354             |    3    |   165   |    50   |
|    mul   |              grp_fu_362             |    3    |   165   |    50   |
|          |              grp_fu_565             |    5    |   429   |   244   |
|          |              grp_fu_622             |    3    |   165   |    50   |
|----------|-------------------------------------|---------|---------|---------|
|          |          add_ln1027_fu_297          |    0    |    0    |   103   |
|          |           add_ln840_fu_303          |    0    |    0    |    39   |
|          |         add_ln1027_3_fu_322         |    0    |    0    |    71   |
|          |             tmp4_fu_374             |    0    |    0    |    39   |
|          |          add_ln840_1_fu_429         |    0    |    0    |    39   |
|          |           add_ln68_fu_466           |    0    |    0    |    42   |
|          |           tmp4_mid1_fu_484          |    0    |    0    |    39   |
|    add   |          add_ln840_2_fu_493         |    0    |    0    |    39   |
|          |           empty_44_fu_507           |    0    |    0    |    69   |
|          |           p_mid177_fu_517           |    0    |    0    |    69   |
|          |           p_mid143_fu_543           |    0    |    0    |    69   |
|          |          add_ln68_1_fu_556          |    0    |    0    |    12   |
|          |         add_ln1027_1_fu_569         |    0    |    0    |    69   |
|          |         add_ln1027_2_fu_581         |    0    |    0    |    71   |
|          |             acc_1_fu_641            |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|
|          |        select_ln1027_1_fu_314       |    0    |    0    |    32   |
|          |        select_ln1027_8_fu_328       |    0    |    0    |    64   |
|          |         select_ln1027_fu_382        |    0    |    0    |    32   |
|          |        select_ln1027_4_fu_423       |    0    |    0    |    2    |
|  select  |        select_ln1027_5_fu_446       |    0    |    0    |    32   |
|          |        select_ln1027_6_fu_454       |    0    |    0    |    32   |
|          |        select_ln1027_2_fu_512       |    0    |    0    |    62   |
|          |        select_ln1027_3_fu_521       |    0    |    0    |    62   |
|          |        select_ln1027_7_fu_549       |    0    |    0    |    62   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln1027_fu_292         |    0    |    0    |    39   |
|   icmp   |         icmp_ln1027_2_fu_309        |    0    |    0    |    29   |
|          |         icmp_ln1027_3_fu_418        |    0    |    0    |    18   |
|----------|-------------------------------------|---------|---------|---------|
|    sub   |           sub_ln68_fu_408           |    0    |    0    |    41   |
|          |          sub_ln68_1_fu_535          |    0    |    0    |    12   |
|----------|-------------------------------------|---------|---------|---------|
|          |           or_ln1027_fu_389          |    0    |    0    |    2    |
|    or    |          or_ln1027_1_fu_435         |    0    |    0    |    2    |
|          |          or_ln1027_2_fu_441         |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |       input_r_read_read_fu_130      |    0    |    0    |    0    |
|          |     x_V_cast18_read_read_fu_136     |    0    |    0    |    0    |
|          |  inputWidth_cast11_read_read_fu_142 |    0    |    0    |    0    |
|          |    icmp_ln1027_1_read_read_fu_148   |    0    |    0    |    0    |
|          |  tmp4_cast_mid175_read_read_fu_154  |    0    |    0    |    0    |
|   read   |      mul_ln17_read_read_fu_160      |    0    |    0    |    0    |
|          |      convWidth_read_read_fu_166     |    0    |    0    |    0    |
|          |     mul_ln17_1_read_read_fu_172     |    0    |    0    |    0    |
|          |    zext_ln1027_5_read_read_fu_178   |    0    |    0    |    0    |
|          | inputHeight_cast10_read_read_fu_184 |    0    |    0    |    0    |
|          |        pixelValue_read_fu_196       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|  readreq |          grp_readreq_fu_190         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |        write_ln0_write_fu_201       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |        x_V_cast18_cast_fu_233       |    0    |    0    |    0    |
|          |    inputWidth_cast11_cast_fu_237    |    0    |    0    |    0    |
|          |     tmp4_cast_mid175_cast_fu_241    |    0    |    0    |    0    |
|          |      zext_ln1027_5_cast_fu_245      |    0    |    0    |    0    |
|          |    inputHeight_cast10_cast_fu_249   |    0    |    0    |    0    |
|          |      iChannel_V_1_cast19_fu_351     |    0    |    0    |    0    |
|          |   iChannel_V_1_cast19_mid1_fu_359   |    0    |    0    |    0    |
|   zext   |          cy_V_1_cast_fu_370         |    0    |    0    |    0    |
|          |           zext_ln68_fu_394          |    0    |    0    |    0    |
|          |          zext_ln68_1_fu_404         |    0    |    0    |    0    |
|          |          zext_ln68_2_fu_462         |    0    |    0    |    0    |
|          |       cy_V_1_cast_mid1_fu_480       |    0    |    0    |    0    |
|          |           tmp4_cast_fu_504          |    0    |    0    |    0    |
|          |        tmp4_cast_mid1_fu_540        |    0    |    0    |    0    |
|          |          zext_ln68_3_fu_599         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_5_fu_397            |    0    |    0    |    0    |
|bitconcatenate|            p_shl1_fu_528            |    0    |    0    |    0    |
|          |    sext_ln65_mid2_v_v_v_v_fu_573    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         sub_ln68_cast_fu_414        |    0    |    0    |    0    |
|   sext   |          sext_ln1027_fu_596         |    0    |    0    |    0    |
|          |           sext_ln11_fu_616          |    0    |    0    |    0    |
|          |          sext_ln11_1_fu_619         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          trunc_ln68_fu_472          |    0    |    0    |    0    |
|   trunc  |         trunc_ln68_1_fu_476         |    0    |    0    |    0    |
|          |         trunc_ln68_2_fu_489         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|partselect|       sext_ln65_mid2_v_fu_586       |    0    |    0    |    0    |
|          |           trunc_ln2_fu_628          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    14   |   924   |   1728  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|           acc_reg_655          |   32   |
|       add_ln68_1_reg_847       |   12   |
|       add_ln840_2_reg_837      |   32   |
|        add_ln840_reg_760       |   32   |
|    coeff_cache_addr_reg_862    |   12   |
|     convWidth_read_reg_713     |   32   |
|          cx_V_reg_663          |   32   |
|          cy_V_reg_670          |   32   |
|          empty_reg_791         |   62   |
|       filterValue_reg_877      |   32   |
|      first_iter_2_reg_220      |    1   |
|       gmem_addr_1_reg_872      |   32   |
|        gmem_addr_reg_867       |   32   |
|iChannel_V_1_cast19_mid1_reg_786|   62   |
|   iChannel_V_1_cast19_reg_781  |   62   |
|      iChannel_V_1_reg_751      |   32   |
|       iChannel_V_reg_684       |   32   |
|   icmp_ln1027_1_read_reg_703   |    1   |
|      icmp_ln1027_2_reg_765     |    1   |
|       icmp_ln1027_reg_756      |    1   |
|    indvar_flatten53_reg_677    |   64   |
|    indvar_flatten97_reg_691    |   96   |
| inputHeight_cast10_cast_reg_745|   62   |
| inputWidth_cast11_cast_reg_729 |   62   |
|      input_r_read_reg_698      |   64   |
|       mul_ln1027_reg_852       |   62   |
|     mul_ln17_1_read_reg_719    |   96   |
|      mul_ln17_read_reg_708     |   64   |
|       or_ln1027_1_reg_813      |    1   |
|        p_mid167_reg_802        |   62   |
|       pixelValue_reg_882       |   32   |
|     select_ln1027_1_reg_775    |   32   |
|     select_ln1027_4_reg_808    |    1   |
|     select_ln1027_7_reg_842    |   62   |
|       sext_ln11_1_reg_892      |   52   |
|        sext_ln11_reg_887       |   52   |
|    sext_ln65_mid2_v_reg_857    |   62   |
|  tmp4_cast_mid175_cast_reg_734 |   62   |
|        tmp4_mid1_reg_827       |   33   |
|          tmp4_reg_797          |   33   |
|        trunc_ln2_reg_897       |   32   |
|      trunc_ln68_1_reg_822      |   10   |
|      trunc_ln68_2_reg_832      |   12   |
|       trunc_ln68_reg_817       |   12   |
|     x_V_cast18_cast_reg_724    |   62   |
|   zext_ln1027_5_cast_reg_739   |   33   |
+--------------------------------+--------+
|              Total             |  1781  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_190  |  p1  |   2  |  32  |   64   ||    9    |
| first_iter_2_reg_220 |  p0  |   2  |   1  |    2   |
|      grp_fu_354      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_362      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_622      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_622      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   322  ||  9.528  ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   924  |  1728  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   45   |
|  Register |    -   |    -   |  1781  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    9   |  2705  |  1773  |
+-----------+--------+--------+--------+--------+
