#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec 30 16:30:07 2020
# Process ID: 2596
# Current directory: E:/school/EOS/Opdracht/EOS/Game/Game_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11608 E:\school\EOS\Opdracht\EOS\Game\Game_final\Game_final.xpr
# Log file: E:/school/EOS/Opdracht/EOS/Game/Game_final/vivado.log
# Journal file: E:/school/EOS/Opdracht/EOS/Game/Game_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.xpr
INFO: [Project 1-313] Project file moved from 'D:/School/FPGA/Gequoteerde_oef2/EFPGA/Game/Game_final' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.ip_user_files'; using path 'D:/School/FPGA/Gequoteerde_oef2/EFPGA/Game/Game_final/Game_final.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/Game/Game_final/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_my_rotary_en_0_0
design_1_processing_system7_0_0
design_1_MATRIX_IPBLOK_DEF_0_0
design_1_rst_ps7_0_50M_0
design_1_clk_wiz_0_0
design_1_ps7_0_axi_periph_0
design_1_xbar_0

WARNING: [Project 1-229] Project 'Game_final.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.902 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/design_1.bd}
ERROR: [Project 1-228] Project 'Game_final' is read-only. To save your work, please use the 'File | Save Project As...' command first.
ERROR: [Ip 78-90] Error in initialization of Rule object 'xilinx.com:bd_rule:oran_radio_if:1.0'
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:my_rotary_en:1.0 - my_rotary_en_0
Adding component instance block -- xilinx.com:user:MATRIX_IPBLOK_DEF:1.0 - MATRIX_IPBLOK_DEF_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /MATRIX_IPBLOK_DEF_0/clk_10Mhz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /MATRIX_IPBLOK_DEF_0/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /my_rotary_en_0/reset_i(rst)
Successfully read diagram <design_1> from BD file <E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.414 ; gain = 66.641
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 30 16:51:59 2020...
