#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Feb 23 02:13:20 2022
# Process ID: 14908
# Current directory: D:/intelight/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11984 D:\intelight\intelight\intelight.xpr
# Log file: D:/intelight/intelight/vivado.log
# Journal file: D:/intelight/intelight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight/intelight.xpr
INFO: [Project 1-313] Project file moved from 'D:/Dismas/ITB/SemesterVIII/TA2/intelight' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo/intelight_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 1330.039 ; gain = 0.000
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v:1]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'PG_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module comp_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/PG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PG_tb_behav xil_defaultlib.PG_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PG_tb_behav xil_defaultlib.PG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'en' is not connected on this instance [D:/intelight/intelight/intelight.srcs/sim_1/new/PG_tb.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comp_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.PG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PG_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1330.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PG_tb_behav -key {Behavioral:sim_1:Functional:PG_tb} -tclbatch {PG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source PG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1330.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'PG_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module comp_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/PG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'PG_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PG_tb_behav xil_defaultlib.PG_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PG_tb_behav xil_defaultlib.PG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'en' is not connected on this instance [D:/intelight/intelight/intelight.srcs/sim_1/new/PG_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comp_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.PG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.039 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1330.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'PG_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module comp_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/PG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'PG_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PG_tb_behav xil_defaultlib.PG_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PG_tb_behav xil_defaultlib.PG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comp_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.PG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1330.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 03:21:47 2022...
