
centos-preinstalled/post-grohtml:     file format elf32-littlearm


Disassembly of section .init:

00009030 <.init>:
    9030:	push	{r3, lr}
    9034:	bl	9ba0 <fputs@plt+0x868>
    9038:	pop	{r3, pc}

Disassembly of section .plt:

0000903c <strerror@plt-0x14>:
    903c:	push	{lr}		; (str lr, [sp, #-4]!)
    9040:	ldr	lr, [pc, #4]	; 904c <strerror@plt-0x4>
    9044:	add	lr, pc, lr
    9048:	ldr	pc, [lr, #8]!
    904c:			; <UNDEFINED> instruction: 0x00028fb4

00009050 <strerror@plt>:
    9050:	add	ip, pc, #0, 12
    9054:	add	ip, ip, #40, 20	; 0x28000
    9058:	ldr	pc, [ip, #4020]!	; 0xfb4

0000905c <abort@plt>:
    905c:	add	ip, pc, #0, 12
    9060:	add	ip, ip, #40, 20	; 0x28000
    9064:	ldr	pc, [ip, #4012]!	; 0xfac

00009068 <memcmp@plt>:
    9068:	add	ip, pc, #0, 12
    906c:	add	ip, ip, #40, 20	; 0x28000
    9070:	ldr	pc, [ip, #4004]!	; 0xfa4

00009074 <__libc_start_main@plt>:
    9074:	add	ip, pc, #0, 12
    9078:	add	ip, ip, #40, 20	; 0x28000
    907c:	ldr	pc, [ip, #3996]!	; 0xf9c

00009080 <setbuf@plt>:
    9080:	add	ip, pc, #0, 12
    9084:	add	ip, ip, #40, 20	; 0x28000
    9088:	ldr	pc, [ip, #3988]!	; 0xf94

0000908c <__gmon_start__@plt>:
    908c:	add	ip, pc, #0, 12
    9090:	add	ip, ip, #40, 20	; 0x28000
    9094:	ldr	pc, [ip, #3980]!	; 0xf8c

00009098 <strncpy@plt>:
    9098:	add	ip, pc, #0, 12
    909c:	add	ip, ip, #40, 20	; 0x28000
    90a0:	ldr	pc, [ip, #3972]!	; 0xf84

000090a4 <fclose@plt>:
    90a4:	add	ip, pc, #0, 12
    90a8:	add	ip, ip, #40, 20	; 0x28000
    90ac:	ldr	pc, [ip, #3964]!	; 0xf7c

000090b0 <fgets@plt>:
    90b0:	add	ip, pc, #0, 12
    90b4:	add	ip, ip, #40, 20	; 0x28000
    90b8:	ldr	pc, [ip, #3956]!	; 0xf74

000090bc <getenv@plt>:
    90bc:	add	ip, pc, #0, 12
    90c0:	add	ip, ip, #40, 20	; 0x28000
    90c4:	ldr	pc, [ip, #3948]!	; 0xf6c

000090c8 <__printf_chk@plt>:
    90c8:	add	ip, pc, #0, 12
    90cc:	add	ip, ip, #40, 20	; 0x28000
    90d0:	ldr	pc, [ip, #3940]!	; 0xf64

000090d4 <_IO_getc@plt>:
    90d4:	add	ip, pc, #0, 12
    90d8:	add	ip, ip, #40, 20	; 0x28000
    90dc:	ldr	pc, [ip, #3932]!	; 0xf5c

000090e0 <strchr@plt>:
    90e0:	add	ip, pc, #0, 12
    90e4:	add	ip, ip, #40, 20	; 0x28000
    90e8:	ldr	pc, [ip, #3924]!	; 0xf54

000090ec <strcasecmp@plt>:
    90ec:	add	ip, pc, #0, 12
    90f0:	add	ip, ip, #40, 20	; 0x28000
    90f4:	ldr	pc, [ip, #3916]!	; 0xf4c

000090f8 <stpcpy@plt>:
    90f8:	add	ip, pc, #0, 12
    90fc:	add	ip, ip, #40, 20	; 0x28000
    9100:	ldr	pc, [ip, #3908]!	; 0xf44

00009104 <fopen@plt>:
    9104:	add	ip, pc, #0, 12
    9108:	add	ip, ip, #40, 20	; 0x28000
    910c:	ldr	pc, [ip, #3900]!	; 0xf3c

00009110 <__cxa_end_cleanup@plt>:
    9110:	add	ip, pc, #0, 12
    9114:	add	ip, ip, #40, 20	; 0x28000
    9118:	ldr	pc, [ip, #3892]!	; 0xf34

0000911c <ungetc@plt>:
    911c:	add	ip, pc, #0, 12
    9120:	add	ip, ip, #40, 20	; 0x28000
    9124:	ldr	pc, [ip, #3884]!	; 0xf2c

00009128 <_exit@plt>:
    9128:	add	ip, pc, #0, 12
    912c:	add	ip, ip, #40, 20	; 0x28000
    9130:	ldr	pc, [ip, #3876]!	; 0xf24

00009134 <free@plt>:
    9134:	add	ip, pc, #0, 12
    9138:	add	ip, ip, #40, 20	; 0x28000
    913c:	ldr	pc, [ip, #3868]!	; 0xf1c

00009140 <write@plt>:
    9140:	add	ip, pc, #0, 12
    9144:	add	ip, ip, #40, 20	; 0x28000
    9148:	ldr	pc, [ip, #3860]!	; 0xf14

0000914c <mkstemp@plt>:
    914c:	add	ip, pc, #0, 12
    9150:	add	ip, ip, #40, 20	; 0x28000
    9154:	ldr	pc, [ip, #3852]!	; 0xf0c

00009158 <fseek@plt>:
    9158:	add	ip, pc, #0, 12
    915c:	add	ip, ip, #40, 20	; 0x28000
    9160:	ldr	pc, [ip, #3844]!	; 0xf04

00009164 <fflush@plt>:
    9164:	add	ip, pc, #0, 12
    9168:	add	ip, ip, #40, 20	; 0x28000
    916c:	ldr	pc, [ip, #3836]!	; 0xefc

00009170 <strlen@plt>:
    9170:	add	ip, pc, #0, 12
    9174:	add	ip, ip, #40, 20	; 0x28000
    9178:	ldr	pc, [ip, #3828]!	; 0xef4

0000917c <sscanf@plt>:
    917c:	add	ip, pc, #0, 12
    9180:	add	ip, ip, #40, 20	; 0x28000
    9184:	ldr	pc, [ip, #3820]!	; 0xeec

00009188 <unlink@plt>:
    9188:	add	ip, pc, #0, 12
    918c:	add	ip, ip, #40, 20	; 0x28000
    9190:	ldr	pc, [ip, #3812]!	; 0xee4

00009194 <memcpy@plt>:
    9194:	add	ip, pc, #0, 12
    9198:	add	ip, ip, #40, 20	; 0x28000
    919c:	ldr	pc, [ip, #3804]!	; 0xedc

000091a0 <strtol@plt>:
    91a0:	add	ip, pc, #0, 12
    91a4:	add	ip, ip, #40, 20	; 0x28000
    91a8:	ldr	pc, [ip, #3796]!	; 0xed4

000091ac <strcpy@plt>:
    91ac:	add	ip, pc, #0, 12
    91b0:	add	ip, ip, #40, 20	; 0x28000
    91b4:	ldr	pc, [ip, #3788]!	; 0xecc

000091b8 <freopen@plt>:
    91b8:	add	ip, pc, #0, 12
    91bc:	add	ip, ip, #40, 20	; 0x28000
    91c0:	ldr	pc, [ip, #3780]!	; 0xec4

000091c4 <__aeabi_uidiv@plt>:
    91c4:	add	ip, pc, #0, 12
    91c8:	add	ip, ip, #40, 20	; 0x28000
    91cc:	ldr	pc, [ip, #3772]!	; 0xebc

000091d0 <ctime@plt>:
    91d0:	add	ip, pc, #0, 12
    91d4:	add	ip, ip, #40, 20	; 0x28000
    91d8:	ldr	pc, [ip, #3764]!	; 0xeb4

000091dc <__cxa_pure_virtual@plt>:
    91dc:	add	ip, pc, #0, 12
    91e0:	add	ip, ip, #40, 20	; 0x28000
    91e4:	ldr	pc, [ip, #3756]!	; 0xeac

000091e8 <fdopen@plt>:
    91e8:	add	ip, pc, #0, 12
    91ec:	add	ip, ip, #40, 20	; 0x28000
    91f0:	ldr	pc, [ip, #3748]!	; 0xea4

000091f4 <fwrite@plt>:
    91f4:	add	ip, pc, #0, 12
    91f8:	add	ip, ip, #40, 20	; 0x28000
    91fc:	ldr	pc, [ip, #3740]!	; 0xe9c

00009200 <_Znaj@plt>:
    9200:	add	ip, pc, #0, 12
    9204:	add	ip, ip, #40, 20	; 0x28000
    9208:	ldr	pc, [ip, #3732]!	; 0xe94

0000920c <__aeabi_uidivmod@plt>:
    920c:	add	ip, pc, #0, 12
    9210:	add	ip, ip, #40, 20	; 0x28000
    9214:	ldr	pc, [ip, #3724]!	; 0xe8c

00009218 <time@plt>:
    9218:	add	ip, pc, #0, 12
    921c:	add	ip, ip, #40, 20	; 0x28000
    9220:	ldr	pc, [ip, #3716]!	; 0xe84

00009224 <__ctype_b_loc@plt>:
    9224:	add	ip, pc, #0, 12
    9228:	add	ip, ip, #40, 20	; 0x28000
    922c:	ldr	pc, [ip, #3708]!	; 0xe7c

00009230 <malloc@plt>:
    9230:	add	ip, pc, #0, 12
    9234:	add	ip, ip, #40, 20	; 0x28000
    9238:	ldr	pc, [ip, #3700]!	; 0xe74

0000923c <__stack_chk_fail@plt>:
    923c:	add	ip, pc, #0, 12
    9240:	add	ip, ip, #40, 20	; 0x28000
    9244:	ldr	pc, [ip, #3692]!	; 0xe6c

00009248 <__fprintf_chk@plt>:
    9248:	add	ip, pc, #0, 12
    924c:	add	ip, ip, #40, 20	; 0x28000
    9250:	ldr	pc, [ip, #3684]!	; 0xe64

00009254 <fputc@plt>:
    9254:	add	ip, pc, #0, 12
    9258:	add	ip, ip, #40, 20	; 0x28000
    925c:	ldr	pc, [ip, #3676]!	; 0xe5c

00009260 <strtok@plt>:
    9260:	add	ip, pc, #0, 12
    9264:	add	ip, ip, #40, 20	; 0x28000
    9268:	ldr	pc, [ip, #3668]!	; 0xe54

0000926c <strcat@plt>:
    926c:	add	ip, pc, #0, 12
    9270:	add	ip, ip, #40, 20	; 0x28000
    9274:	ldr	pc, [ip, #3660]!	; 0xe4c

00009278 <_ZdaPv@plt>:
    9278:	add	ip, pc, #0, 12
    927c:	add	ip, ip, #40, 20	; 0x28000
    9280:	ldr	pc, [ip, #3652]!	; 0xe44

00009284 <__aeabi_atexit@plt>:
    9284:	add	ip, pc, #0, 12
    9288:	add	ip, ip, #40, 20	; 0x28000
    928c:	ldr	pc, [ip, #3644]!	; 0xe3c

00009290 <pathconf@plt>:
    9290:	add	ip, pc, #0, 12
    9294:	add	ip, ip, #40, 20	; 0x28000
    9298:	ldr	pc, [ip, #3636]!	; 0xe34

0000929c <__aeabi_idiv@plt>:
    929c:	add	ip, pc, #0, 12
    92a0:	add	ip, ip, #40, 20	; 0x28000
    92a4:	ldr	pc, [ip, #3628]!	; 0xe2c

000092a8 <tan@plt>:
    92a8:	add	ip, pc, #0, 12
    92ac:	add	ip, ip, #40, 20	; 0x28000
    92b0:	ldr	pc, [ip, #3620]!	; 0xe24

000092b4 <__sprintf_chk@plt>:
    92b4:	add	ip, pc, #0, 12
    92b8:	add	ip, ip, #40, 20	; 0x28000
    92bc:	ldr	pc, [ip, #3612]!	; 0xe1c

000092c0 <wcwidth@plt>:
    92c0:	add	ip, pc, #0, 12
    92c4:	add	ip, ip, #40, 20	; 0x28000
    92c8:	ldr	pc, [ip, #3604]!	; 0xe14

000092cc <strncmp@plt>:
    92cc:	add	ip, pc, #0, 12
    92d0:	add	ip, ip, #40, 20	; 0x28000
    92d4:	ldr	pc, [ip, #3596]!	; 0xe0c

000092d8 <__gxx_personality_v0@plt>:
    92d8:	add	ip, pc, #0, 12
    92dc:	add	ip, ip, #40, 20	; 0x28000
    92e0:	ldr	pc, [ip, #3588]!	; 0xe04

000092e4 <ferror@plt>:
    92e4:	add	ip, pc, #0, 12
    92e8:	add	ip, ip, #40, 20	; 0x28000
    92ec:	ldr	pc, [ip, #3580]!	; 0xdfc

000092f0 <__strcpy_chk@plt>:
    92f0:	add	ip, pc, #0, 12
    92f4:	add	ip, ip, #40, 20	; 0x28000
    92f8:	ldr	pc, [ip, #3572]!	; 0xdf4

000092fc <_IO_putc@plt>:
    92fc:	add	ip, pc, #0, 12
    9300:	add	ip, ip, #40, 20	; 0x28000
    9304:	ldr	pc, [ip, #3564]!	; 0xdec

00009308 <memchr@plt>:
    9308:	add	ip, pc, #0, 12
    930c:	add	ip, ip, #40, 20	; 0x28000
    9310:	ldr	pc, [ip, #3556]!	; 0xde4

00009314 <strcmp@plt>:
    9314:	add	ip, pc, #0, 12
    9318:	add	ip, ip, #40, 20	; 0x28000
    931c:	ldr	pc, [ip, #3548]!	; 0xddc

00009320 <exit@plt>:
    9320:	add	ip, pc, #0, 12
    9324:	add	ip, ip, #40, 20	; 0x28000
    9328:	ldr	pc, [ip, #3540]!	; 0xdd4

0000932c <__errno_location@plt>:
    932c:	add	ip, pc, #0, 12
    9330:	add	ip, ip, #40, 20	; 0x28000
    9334:	ldr	pc, [ip, #3532]!	; 0xdcc

00009338 <fputs@plt>:
    9338:	add	ip, pc, #0, 12
    933c:	add	ip, ip, #40, 20	; 0x28000
    9340:	ldr	pc, [ip, #3524]!	; 0xdc4

Disassembly of section .text:

00009348 <_Znwj@@Base-0x18a98>:
    9348:	push	{r4, lr}
    934c:	mov	r4, r0
    9350:	bl	9170 <strlen@plt>
    9354:	mov	r1, r4
    9358:	pop	{r4, lr}
    935c:	mov	r2, r0
    9360:	mov	r0, #2
    9364:	b	9140 <write@plt>
    9368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    936c:	movw	sl, #12392	; 0x3068
    9370:	ldr	r3, [r1]
    9374:	movt	sl, #3
    9378:	movw	r8, #26864	; 0x68f0
    937c:	movt	r8, #3
    9380:	sub	sp, sp, #12
    9384:	mov	r5, r1
    9388:	mov	r6, r0
    938c:	ldr	r1, [pc, #1368]	; 98ec <fputs@plt+0x5b4>
    9390:	ldr	r0, [sl]
    9394:	movw	r7, #12400	; 0x3070
    9398:	str	r3, [r8]
    939c:	bl	9080 <setbuf@plt>
    93a0:	movw	r9, #26940	; 0x693c
    93a4:	movw	fp, #8464	; 0x2110
    93a8:	movt	r7, #3
    93ac:	movt	r9, #3
    93b0:	movt	fp, #3
    93b4:	mov	r4, #0
    93b8:	str	r4, [sp]
    93bc:	movw	r2, #22360	; 0x5758
    93c0:	mov	r0, r6
    93c4:	movt	r2, #2
    93c8:	mov	r1, r5
    93cc:	ldr	r3, [pc, #1308]	; 98f0 <fputs@plt+0x5b8>
    93d0:	bl	20b80 <fputs@plt+0x17848>
    93d4:	cmn	r0, #1
    93d8:	beq	9888 <fputs@plt+0x550>
    93dc:	sub	r0, r0, #63	; 0x3f
    93e0:	cmp	r0, #193	; 0xc1
    93e4:	ldrls	pc, [pc, r0, lsl #2]
    93e8:	b	9850 <fputs@plt+0x518>
    93ec:	andeq	r9, r0, r0, lsr r8
    93f0:	andeq	r9, r0, r0, asr r8
    93f4:	andeq	r9, r0, r0, asr r8
    93f8:	andeq	r9, r0, r0, asr r8
    93fc:	andeq	r9, r0, r0, asr r8
    9400:			; <UNDEFINED> instruction: 0x000093b8
    9404:	andeq	r9, r0, r0, asr r8
    9408:	andeq	r9, r0, r8, lsl r8
    940c:	andeq	r9, r0, r0, asr r8
    9410:	andeq	r9, r0, r0, asr r8
    9414:			; <UNDEFINED> instruction: 0x000093b8
    9418:	andeq	r9, r0, r0, asr r8
    941c:	andeq	r9, r0, r0, asr r8
    9420:	andeq	r9, r0, r0, asr r8
    9424:	andeq	r9, r0, r0, asr r8
    9428:	andeq	r9, r0, r0, asr r8
    942c:	andeq	r9, r0, r0, asr r8
    9430:	andeq	r9, r0, r0, asr r8
    9434:	andeq	r9, r0, r0, asr r8
    9438:	andeq	r9, r0, r0, asr r8
    943c:	strdeq	r9, [r0], -r0
    9440:	andeq	r9, r0, r0, asr r8
    9444:	andeq	r9, r0, r0, asr r8
    9448:	andeq	r9, r0, r4, ror #15
    944c:	andeq	r9, r0, r0, asr r8
    9450:	andeq	r9, r0, r0, asr r8
    9454:	andeq	r9, r0, r0, asr r8
    9458:	andeq	r9, r0, r0, asr r8
    945c:	andeq	r9, r0, r0, asr r8
    9460:	andeq	r9, r0, r0, asr r8
    9464:	andeq	r9, r0, r0, asr r8
    9468:	andeq	r9, r0, r0, asr r8
    946c:	andeq	r9, r0, r0, asr r8
    9470:	andeq	r9, r0, r0, asr r8
    9474:			; <UNDEFINED> instruction: 0x000093b8
    9478:			; <UNDEFINED> instruction: 0x000097b4
    947c:	andeq	r9, r0, r0, asr r8
    9480:			; <UNDEFINED> instruction: 0x000093b8
    9484:			; <UNDEFINED> instruction: 0x000093b8
    9488:	andeq	r9, r0, r0, asr r8
    948c:			; <UNDEFINED> instruction: 0x000093b8
    9490:	andeq	r9, r0, ip, asr r7
    9494:			; <UNDEFINED> instruction: 0x000093b8
    9498:	andeq	r9, r0, ip, lsr #14
    949c:	andeq	r9, r0, r0, asr r8
    94a0:	andeq	r9, r0, r0, lsr #14
    94a4:	andeq	r9, r0, r0, asr r8
    94a8:	andeq	r9, r0, r4, lsl r7
    94ac:			; <UNDEFINED> instruction: 0x000093b8
    94b0:			; <UNDEFINED> instruction: 0x000093b8
    94b4:	andeq	r9, r0, r0, asr r8
    94b8:	andeq	r9, r0, ip, lsl #16
    94bc:	andeq	r9, r0, r4, asr #14
    94c0:	andeq	r9, r0, r0, asr r8
    94c4:	andeq	r9, r0, r0, asr r8
    94c8:	andeq	r9, r0, r8, ror #14
    94cc:	andeq	r9, r0, r0, asr r8
    94d0:	strdeq	r9, [r0], -r4
    94d4:	andeq	r9, r0, r4, lsr #16
    94d8:	andeq	r9, r0, r0, asr r8
    94dc:	andeq	r9, r0, r0, asr r8
    94e0:	andeq	r9, r0, r0, asr r8
    94e4:	andeq	r9, r0, r0, asr r8
    94e8:	andeq	r9, r0, r0, asr r8
    94ec:	andeq	r9, r0, r0, asr r8
    94f0:	andeq	r9, r0, r0, asr r8
    94f4:	andeq	r9, r0, r0, asr r8
    94f8:	andeq	r9, r0, r0, asr r8
    94fc:	andeq	r9, r0, r0, asr r8
    9500:	andeq	r9, r0, r0, asr r8
    9504:	andeq	r9, r0, r0, asr r8
    9508:	andeq	r9, r0, r0, asr r8
    950c:	andeq	r9, r0, r0, asr r8
    9510:	andeq	r9, r0, r0, asr r8
    9514:	andeq	r9, r0, r0, asr r8
    9518:	andeq	r9, r0, r0, asr r8
    951c:	andeq	r9, r0, r0, asr r8
    9520:	andeq	r9, r0, r0, asr r8
    9524:	andeq	r9, r0, r0, asr r8
    9528:	andeq	r9, r0, r0, asr r8
    952c:	andeq	r9, r0, r0, asr r8
    9530:	andeq	r9, r0, r0, asr r8
    9534:	andeq	r9, r0, r0, asr r8
    9538:	andeq	r9, r0, r0, asr r8
    953c:	andeq	r9, r0, r0, asr r8
    9540:	andeq	r9, r0, r0, asr r8
    9544:	andeq	r9, r0, r0, asr r8
    9548:	andeq	r9, r0, r0, asr r8
    954c:	andeq	r9, r0, r0, asr r8
    9550:	andeq	r9, r0, r0, asr r8
    9554:	andeq	r9, r0, r0, asr r8
    9558:	andeq	r9, r0, r0, asr r8
    955c:	andeq	r9, r0, r0, asr r8
    9560:	andeq	r9, r0, r0, asr r8
    9564:	andeq	r9, r0, r0, asr r8
    9568:	andeq	r9, r0, r0, asr r8
    956c:	andeq	r9, r0, r0, asr r8
    9570:	andeq	r9, r0, r0, asr r8
    9574:	andeq	r9, r0, r0, asr r8
    9578:	andeq	r9, r0, r0, asr r8
    957c:	andeq	r9, r0, r0, asr r8
    9580:	andeq	r9, r0, r0, asr r8
    9584:	andeq	r9, r0, r0, asr r8
    9588:	andeq	r9, r0, r0, asr r8
    958c:	andeq	r9, r0, r0, asr r8
    9590:	andeq	r9, r0, r0, asr r8
    9594:	andeq	r9, r0, r0, asr r8
    9598:	andeq	r9, r0, r0, asr r8
    959c:	andeq	r9, r0, r0, asr r8
    95a0:	andeq	r9, r0, r0, asr r8
    95a4:	andeq	r9, r0, r0, asr r8
    95a8:	andeq	r9, r0, r0, asr r8
    95ac:	andeq	r9, r0, r0, asr r8
    95b0:	andeq	r9, r0, r0, asr r8
    95b4:	andeq	r9, r0, r0, asr r8
    95b8:	andeq	r9, r0, r0, asr r8
    95bc:	andeq	r9, r0, r0, asr r8
    95c0:	andeq	r9, r0, r0, asr r8
    95c4:	andeq	r9, r0, r0, asr r8
    95c8:	andeq	r9, r0, r0, asr r8
    95cc:	andeq	r9, r0, r0, asr r8
    95d0:	andeq	r9, r0, r0, asr r8
    95d4:	andeq	r9, r0, r0, asr r8
    95d8:	andeq	r9, r0, r0, asr r8
    95dc:	andeq	r9, r0, r0, asr r8
    95e0:	andeq	r9, r0, r0, asr r8
    95e4:	andeq	r9, r0, r0, asr r8
    95e8:	andeq	r9, r0, r0, asr r8
    95ec:	andeq	r9, r0, r0, asr r8
    95f0:	andeq	r9, r0, r0, asr r8
    95f4:	andeq	r9, r0, r0, asr r8
    95f8:	andeq	r9, r0, r0, asr r8
    95fc:	andeq	r9, r0, r0, asr r8
    9600:	andeq	r9, r0, r0, asr r8
    9604:	andeq	r9, r0, r0, asr r8
    9608:	andeq	r9, r0, r0, asr r8
    960c:	andeq	r9, r0, r0, asr r8
    9610:	andeq	r9, r0, r0, asr r8
    9614:	andeq	r9, r0, r0, asr r8
    9618:	andeq	r9, r0, r0, asr r8
    961c:	andeq	r9, r0, r0, asr r8
    9620:	andeq	r9, r0, r0, asr r8
    9624:	andeq	r9, r0, r0, asr r8
    9628:	andeq	r9, r0, r0, asr r8
    962c:	andeq	r9, r0, r0, asr r8
    9630:	andeq	r9, r0, r0, asr r8
    9634:	andeq	r9, r0, r0, asr r8
    9638:	andeq	r9, r0, r0, asr r8
    963c:	andeq	r9, r0, r0, asr r8
    9640:	andeq	r9, r0, r0, asr r8
    9644:	andeq	r9, r0, r0, asr r8
    9648:	andeq	r9, r0, r0, asr r8
    964c:	andeq	r9, r0, r0, asr r8
    9650:	andeq	r9, r0, r0, asr r8
    9654:	andeq	r9, r0, r0, asr r8
    9658:	andeq	r9, r0, r0, asr r8
    965c:	andeq	r9, r0, r0, asr r8
    9660:	andeq	r9, r0, r0, asr r8
    9664:	andeq	r9, r0, r0, asr r8
    9668:	andeq	r9, r0, r0, asr r8
    966c:	andeq	r9, r0, r0, asr r8
    9670:	andeq	r9, r0, r0, asr r8
    9674:	andeq	r9, r0, r0, asr r8
    9678:	andeq	r9, r0, r0, asr r8
    967c:	andeq	r9, r0, r0, asr r8
    9680:	andeq	r9, r0, r0, asr r8
    9684:	andeq	r9, r0, r0, asr r8
    9688:	andeq	r9, r0, r0, asr r8
    968c:	andeq	r9, r0, r0, asr r8
    9690:	andeq	r9, r0, r0, asr r8
    9694:	andeq	r9, r0, r0, asr r8
    9698:	andeq	r9, r0, r0, asr r8
    969c:	andeq	r9, r0, r0, asr r8
    96a0:	andeq	r9, r0, r0, asr r8
    96a4:	andeq	r9, r0, r0, asr r8
    96a8:	andeq	r9, r0, r0, asr r8
    96ac:	andeq	r9, r0, r0, asr r8
    96b0:	andeq	r9, r0, r0, asr r8
    96b4:	andeq	r9, r0, r0, asr r8
    96b8:	andeq	r9, r0, r0, asr r8
    96bc:	andeq	r9, r0, r0, asr r8
    96c0:	andeq	r9, r0, r0, asr r8
    96c4:	andeq	r9, r0, r0, asr r8
    96c8:	andeq	r9, r0, r0, asr r8
    96cc:	andeq	r9, r0, r0, asr r8
    96d0:	andeq	r9, r0, r0, asr r8
    96d4:	andeq	r9, r0, r0, asr r8
    96d8:	andeq	r9, r0, r0, asr r8
    96dc:	andeq	r9, r0, r0, asr r8
    96e0:	andeq	r9, r0, r0, asr r8
    96e4:	andeq	r9, r0, r0, asr r8
    96e8:	andeq	r9, r0, r0, asr r8
    96ec:	andeq	r9, r0, r0, asr r8
    96f0:	andeq	r9, r0, ip, lsl #15
    96f4:	ldr	r4, [r9]
    96f8:	movw	r1, #31488	; 0x7b00
    96fc:	movt	r1, #2
    9700:	mov	r0, r4
    9704:	bl	9314 <strcmp@plt>
    9708:	cmp	r0, #0
    970c:	bne	9864 <fputs@plt+0x52c>
    9710:	str	r0, [fp, #4]
    9714:	mov	r3, #1
    9718:	str	r3, [r7, #36]	; 0x24
    971c:	b	93b4 <fputs@plt+0x7c>
    9720:	mov	r3, #0
    9724:	str	r3, [fp, #8]
    9728:	b	93b4 <fputs@plt+0x7c>
    972c:	ldr	r1, [r9]
    9730:	mov	r3, #1
    9734:	ldr	r0, [pc, #440]	; 98f4 <fputs@plt+0x5bc>
    9738:	str	r3, [r7, #32]
    973c:	bl	22af0 <_ZdlPv@@Base+0xcc0>
    9740:	b	93b4 <fputs@plt+0x7c>
    9744:	ldr	r0, [r9]
    9748:	mov	r1, #0
    974c:	mov	r2, #10
    9750:	bl	91a0 <strtol@plt>
    9754:	str	r0, [r7, #68]	; 0x44
    9758:	b	93b4 <fputs@plt+0x7c>
    975c:	mov	r3, #1
    9760:	str	r3, [r7, #40]	; 0x28
    9764:	b	93b4 <fputs@plt+0x7c>
    9768:	movw	r3, #12264	; 0x2fe8
    976c:	movt	r3, #3
    9770:	movw	r1, #22172	; 0x569c
    9774:	mov	r0, #1
    9778:	ldr	r2, [r3]
    977c:	movt	r1, #2
    9780:	bl	90c8 <__printf_chk@plt>
    9784:	mov	r0, #0
    9788:	bl	9320 <exit@plt>
    978c:	movw	r1, #12388	; 0x3064
    9790:	movt	r1, #3
    9794:	ldr	r3, [r8]
    9798:	movw	r2, #22268	; 0x56fc
    979c:	ldr	r0, [r1]
    97a0:	movt	r2, #2
    97a4:	mov	r1, #1
    97a8:	bl	9248 <__fprintf_chk@plt>
    97ac:	mov	r0, #0
    97b0:	bl	9320 <exit@plt>
    97b4:	movw	r3, #26908	; 0x691c
    97b8:	movt	r3, #3
    97bc:	mov	r0, #28
    97c0:	ldr	r4, [r3]
    97c4:	bl	1b4e4 <fputs@plt+0x121ac>
    97c8:	mov	r2, #0
    97cc:	movw	r1, #65535	; 0xffff
    97d0:	str	r4, [r0, #24]
    97d4:	str	r2, [r0]
    97d8:	str	r0, [r7, #72]	; 0x48
    97dc:	bl	1b79c <fputs@plt+0x12464>
    97e0:	b	93b4 <fputs@plt+0x7c>
    97e4:	mov	r3, #1
    97e8:	str	r3, [r7, #76]	; 0x4c
    97ec:	b	93b4 <fputs@plt+0x7c>
    97f0:	ldr	r0, [r9]
    97f4:	mov	r1, #0
    97f8:	mov	r2, #10
    97fc:	bl	91a0 <strtol@plt>
    9800:	add	r0, r0, #1
    9804:	str	r0, [fp, #12]
    9808:	b	93b4 <fputs@plt+0x7c>
    980c:	mov	r3, #0
    9810:	str	r3, [fp]
    9814:	b	93b4 <fputs@plt+0x7c>
    9818:	ldr	r0, [r9]
    981c:	bl	1fd00 <fputs@plt+0x169c8>
    9820:	b	93b4 <fputs@plt+0x7c>
    9824:	mov	r3, #1
    9828:	str	r3, [r7, #80]	; 0x50
    982c:	b	93b4 <fputs@plt+0x7c>
    9830:	ldr	r0, [sl]
    9834:	movw	r2, #22268	; 0x56fc
    9838:	ldr	r3, [r8]
    983c:	movt	r2, #2
    9840:	mov	r1, #1
    9844:	bl	9248 <__fprintf_chk@plt>
    9848:	mov	r0, #1
    984c:	bl	9320 <exit@plt>
    9850:	movw	r1, #22344	; 0x5748
    9854:	movw	r0, #5545	; 0x15a9
    9858:	movt	r1, #2
    985c:	bl	1b474 <fputs@plt+0x1213c>
    9860:	b	93b4 <fputs@plt+0x7c>
    9864:	movw	r1, #22212	; 0x56c4
    9868:	mov	r0, r4
    986c:	movt	r1, #2
    9870:	bl	9314 <strcmp@plt>
    9874:	cmp	r0, #0
    9878:	bne	98c4 <fputs@plt+0x58c>
    987c:	mov	r3, #1
    9880:	str	r3, [fp, #4]
    9884:	b	93b4 <fputs@plt+0x7c>
    9888:	movw	r3, #8492	; 0x212c
    988c:	movt	r3, #3
    9890:	ldr	r4, [r3]
    9894:	cmp	r6, r4
    9898:	subgt	r3, r4, #-1073741823	; 0xc0000001
    989c:	addgt	r5, r5, r3, lsl #2
    98a0:	ble	98dc <fputs@plt+0x5a4>
    98a4:	add	r4, r4, #1
    98a8:	ldr	r0, [r5, #4]!
    98ac:	bl	1a274 <fputs@plt+0x10f3c>
    98b0:	cmp	r4, r6
    98b4:	bne	98a4 <fputs@plt+0x56c>
    98b8:	mov	r0, #0
    98bc:	add	sp, sp, #12
    98c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    98c4:	mov	r2, r4
    98c8:	movw	r1, #22216	; 0x56c8
    98cc:	mov	r0, #1
    98d0:	movt	r1, #2
    98d4:	bl	90c8 <__printf_chk@plt>
    98d8:	b	93b4 <fputs@plt+0x7c>
    98dc:	movw	r0, #21996	; 0x55ec
    98e0:	movt	r0, #2
    98e4:	bl	1a274 <fputs@plt+0x10f3c>
    98e8:	b	98b8 <fputs@plt+0x580>
    98ec:	andeq	r3, r3, r4, asr #1
    98f0:	andeq	r3, r2, ip, ror #25
    98f4:	muleq	r3, ip, r0
    98f8:	push	{r3, r4, r5, r6, r7, lr}
    98fc:	movw	r3, #12400	; 0x3070
    9900:	movt	r3, #3
    9904:	ldr	r0, [pc, #76]	; 9958 <fputs@plt+0x620>
    9908:	add	r7, r3, #44	; 0x2c
    990c:	movw	r5, #10896	; 0x2a90
    9910:	movw	r4, #15508	; 0x3c94
    9914:	movt	r5, #2
    9918:	movt	r4, #2
    991c:	add	r6, r3, #56	; 0x38
    9920:	bl	1c0e8 <fputs@plt+0x12db0>
    9924:	mov	r0, r7
    9928:	bl	2292c <_ZdlPv@@Base+0xafc>
    992c:	mov	r1, r5
    9930:	mov	r2, r4
    9934:	mov	r0, r7
    9938:	bl	9284 <__aeabi_atexit@plt>
    993c:	mov	r0, r6
    9940:	bl	2292c <_ZdlPv@@Base+0xafc>
    9944:	mov	r0, r6
    9948:	mov	r1, r5
    994c:	mov	r2, r4
    9950:	pop	{r3, r4, r5, r6, r7, lr}
    9954:	b	9284 <__aeabi_atexit@plt>
    9958:	andeq	r5, r3, r4, asr #1
    995c:	movw	r0, #20680	; 0x50c8
    9960:	movt	r0, #3
    9964:	b	1c0e8 <fputs@plt+0x12db0>
    9968:	movw	r0, #20684	; 0x50cc
    996c:	movt	r0, #3
    9970:	b	1c0e8 <fputs@plt+0x12db0>
    9974:	movw	r0, #20688	; 0x50d0
    9978:	movt	r0, #3
    997c:	b	1c0e8 <fputs@plt+0x12db0>
    9980:	push	{r4, lr}
    9984:	movw	r4, #20724	; 0x50f4
    9988:	movt	r4, #3
    998c:	add	r0, r4, #4
    9990:	bl	1c0e8 <fputs@plt+0x12db0>
    9994:	movw	r3, #26908	; 0x691c
    9998:	movt	r3, #3
    999c:	mov	ip, #0
    99a0:	add	r0, r4, #8
    99a4:	movw	r1, #46304	; 0xb4e0
    99a8:	ldr	r3, [r3]
    99ac:	movw	r2, #15508	; 0x3c94
    99b0:	str	ip, [r4, #8]
    99b4:	movt	r1, #1
    99b8:	movt	r2, #2
    99bc:	str	r3, [r4, #32]
    99c0:	pop	{r4, lr}
    99c4:	b	9284 <__aeabi_atexit@plt>
    99c8:	ldr	r0, [pc]	; 99d0 <fputs@plt+0x698>
    99cc:	b	1c0e8 <fputs@plt+0x12db0>
    99d0:	andeq	r5, r3, ip, lsl ip
    99d4:	movw	r3, #23584	; 0x5c20
    99d8:	movt	r3, #3
    99dc:	mov	r2, #0
    99e0:	str	r2, [r3]
    99e4:	bx	lr
    99e8:	push	{r4, lr}
    99ec:	movw	r4, #23600	; 0x5c30
    99f0:	movt	r4, #3
    99f4:	mov	r0, r4
    99f8:	bl	1c0e8 <fputs@plt+0x12db0>
    99fc:	add	r0, r4, #4
    9a00:	pop	{r4, lr}
    9a04:	b	21f34 <_ZdlPv@@Base+0x104>
    9a08:	push	{r4, lr}
    9a0c:	movw	r4, #23608	; 0x5c38
    9a10:	sub	sp, sp, #8
    9a14:	movt	r4, #3
    9a18:	mov	r3, #0
    9a1c:	movw	r1, #26480	; 0x6770
    9a20:	mov	r0, r4
    9a24:	str	r3, [sp]
    9a28:	movt	r1, #2
    9a2c:	movw	r2, #26496	; 0x6780
    9a30:	movt	r2, #2
    9a34:	bl	2214c <_ZdlPv@@Base+0x31c>
    9a38:	mov	r0, r4
    9a3c:	movw	r1, #9000	; 0x2328
    9a40:	movw	r2, #15508	; 0x3c94
    9a44:	movt	r1, #2
    9a48:	movt	r2, #2
    9a4c:	add	sp, sp, #8
    9a50:	pop	{r4, lr}
    9a54:	b	9284 <__aeabi_atexit@plt>
    9a58:	push	{r4, lr}
    9a5c:	movw	r4, #23728	; 0x5cb0
    9a60:	movt	r4, #3
    9a64:	mov	r0, r4
    9a68:	bl	20cac <fputs@plt+0x17974>
    9a6c:	mov	r0, r4
    9a70:	movw	r1, #3108	; 0xc24
    9a74:	movw	r2, #15508	; 0x3c94
    9a78:	movt	r1, #2
    9a7c:	movt	r2, #2
    9a80:	bl	9284 <__aeabi_atexit@plt>
    9a84:	add	r0, r4, #12
    9a88:	pop	{r4, lr}
    9a8c:	b	210e4 <fputs@plt+0x17dac>
    9a90:	push	{r4, lr}
    9a94:	movw	r4, #23792	; 0x5cf0
    9a98:	movt	r4, #3
    9a9c:	mov	r0, r4
    9aa0:	bl	21ab8 <fputs@plt+0x18780>
    9aa4:	mov	r0, r4
    9aa8:	movw	r1, #6048	; 0x17a0
    9aac:	movw	r2, #15508	; 0x3c94
    9ab0:	movt	r1, #2
    9ab4:	movt	r2, #2
    9ab8:	pop	{r4, lr}
    9abc:	b	9284 <__aeabi_atexit@plt>
    9ac0:	ldr	r0, [pc]	; 9ac8 <fputs@plt+0x790>
    9ac4:	b	21f34 <_ZdlPv@@Base+0x104>
    9ac8:	andeq	r6, r3, ip, ror #17
    9acc:	push	{r3, r4, r5, lr}
    9ad0:	mov	r5, #0
    9ad4:	movw	r4, #26880	; 0x6900
    9ad8:	movt	r4, #3
    9adc:	mov	r2, r5
    9ae0:	add	r0, r4, #24
    9ae4:	movw	r1, #19852	; 0x4d8c
    9ae8:	movt	r1, #2
    9aec:	str	r5, [r4, #20]
    9af0:	bl	23280 <_ZdlPv@@Base+0x1450>
    9af4:	add	r0, r4, #28
    9af8:	mov	r2, r5
    9afc:	movw	r1, #24476	; 0x5f9c
    9b00:	movt	r1, #2
    9b04:	pop	{r3, r4, r5, lr}
    9b08:	b	23280 <_ZdlPv@@Base+0x1450>
    9b0c:	push	{r4, r5, r6, lr}
    9b10:	movw	r5, #26912	; 0x6920
    9b14:	movt	r5, #3
    9b18:	movw	r4, #15508	; 0x3c94
    9b1c:	add	r6, r5, #16
    9b20:	movt	r4, #2
    9b24:	mov	r0, r6
    9b28:	bl	237dc <_ZdlPv@@Base+0x19ac>
    9b2c:	mov	r2, r4
    9b30:	mov	r0, r6
    9b34:	movw	r1, #14056	; 0x36e8
    9b38:	movt	r1, #2
    9b3c:	bl	9284 <__aeabi_atexit@plt>
    9b40:	add	r0, r5, #20
    9b44:	mov	r2, r4
    9b48:	movw	r1, #14096	; 0x3710
    9b4c:	pop	{r4, r5, r6, lr}
    9b50:	movt	r1, #2
    9b54:	b	9284 <__aeabi_atexit@plt>
    9b58:	movw	r0, #26936	; 0x6938
    9b5c:	movt	r0, #3
    9b60:	b	1c0e8 <fputs@plt+0x12db0>
    9b64:	mov	fp, #0
    9b68:	mov	lr, #0
    9b6c:	pop	{r1}		; (ldr r1, [sp], #4)
    9b70:	mov	r2, sp
    9b74:	push	{r2}		; (str r2, [sp, #-4]!)
    9b78:	push	{r0}		; (str r0, [sp, #-4]!)
    9b7c:	ldr	ip, [pc, #16]	; 9b94 <fputs@plt+0x85c>
    9b80:	push	{ip}		; (str ip, [sp, #-4]!)
    9b84:	ldr	r0, [pc, #12]	; 9b98 <fputs@plt+0x860>
    9b88:	ldr	r3, [pc, #12]	; 9b9c <fputs@plt+0x864>
    9b8c:	bl	9074 <__libc_start_main@plt>
    9b90:	bl	905c <abort@plt>
    9b94:	andeq	r3, r2, r4, lsl #25
    9b98:	andeq	r9, r0, r8, ror #6
    9b9c:	andeq	r3, r2, r0, lsr #24
    9ba0:	ldr	r3, [pc, #20]	; 9bbc <fputs@plt+0x884>
    9ba4:	ldr	r2, [pc, #20]	; 9bc0 <fputs@plt+0x888>
    9ba8:	add	r3, pc, r3
    9bac:	ldr	r2, [r3, r2]
    9bb0:	cmp	r2, #0
    9bb4:	bxeq	lr
    9bb8:	b	908c <__gmon_start__@plt>
    9bbc:	andeq	r8, r2, r0, asr r4
    9bc0:	andeq	r0, r0, r8, lsl #2
    9bc4:	push	{r3, lr}
    9bc8:	movw	r0, #12276	; 0x2ff4
    9bcc:	ldr	r3, [pc, #36]	; 9bf8 <fputs@plt+0x8c0>
    9bd0:	movt	r0, #3
    9bd4:	rsb	r3, r0, r3
    9bd8:	cmp	r3, #6
    9bdc:	popls	{r3, pc}
    9be0:	movw	r3, #0
    9be4:	movt	r3, #0
    9be8:	cmp	r3, #0
    9bec:	popeq	{r3, pc}
    9bf0:	blx	r3
    9bf4:	pop	{r3, pc}
    9bf8:	strdeq	r2, [r3], -r7
    9bfc:	push	{r3, lr}
    9c00:	movw	r0, #12276	; 0x2ff4
    9c04:	movw	r3, #12276	; 0x2ff4
    9c08:	movt	r0, #3
    9c0c:	movt	r3, #3
    9c10:	rsb	r3, r0, r3
    9c14:	asr	r3, r3, #2
    9c18:	add	r3, r3, r3, lsr #31
    9c1c:	asrs	r1, r3, #1
    9c20:	popeq	{r3, pc}
    9c24:	movw	r2, #0
    9c28:	movt	r2, #0
    9c2c:	cmp	r2, #0
    9c30:	popeq	{r3, pc}
    9c34:	blx	r2
    9c38:	pop	{r3, pc}
    9c3c:	push	{r4, lr}
    9c40:	movw	r4, #12396	; 0x306c
    9c44:	movt	r4, #3
    9c48:	ldrb	r3, [r4]
    9c4c:	cmp	r3, #0
    9c50:	popne	{r4, pc}
    9c54:	bl	9bc4 <fputs@plt+0x88c>
    9c58:	mov	r3, #1
    9c5c:	strb	r3, [r4]
    9c60:	pop	{r4, pc}
    9c64:	movw	r0, #7924	; 0x1ef4
    9c68:	movt	r0, #3
    9c6c:	push	{r3, lr}
    9c70:	ldr	r3, [r0]
    9c74:	cmp	r3, #0
    9c78:	beq	9c90 <fputs@plt+0x958>
    9c7c:	movw	r3, #0
    9c80:	movt	r3, #0
    9c84:	cmp	r3, #0
    9c88:	beq	9c90 <fputs@plt+0x958>
    9c8c:	blx	r3
    9c90:	pop	{r3, lr}
    9c94:	b	9bfc <fputs@plt+0x8c4>
    9c98:	ldr	r3, [pc, #20]	; 9cb4 <fputs@plt+0x97c>
    9c9c:	push	{r4, lr}
    9ca0:	mov	r4, r0
    9ca4:	str	r3, [r0]
    9ca8:	bl	1c9bc <fputs@plt+0x13684>
    9cac:	mov	r0, r4
    9cb0:	pop	{r4, pc}
    9cb4:	andeq	r3, r2, r0, lsr #25
    9cb8:	ldr	r3, [pc, #28]	; 9cdc <fputs@plt+0x9a4>
    9cbc:	push	{r4, lr}
    9cc0:	mov	r4, r0
    9cc4:	str	r3, [r0]
    9cc8:	bl	1c9bc <fputs@plt+0x13684>
    9ccc:	mov	r0, r4
    9cd0:	bl	21e30 <_ZdlPv@@Base>
    9cd4:	mov	r0, r4
    9cd8:	pop	{r4, pc}
    9cdc:	andeq	r3, r2, r0, lsr #25
    9ce0:	push	{r4, r5, r6, r7, r8, r9, lr}
    9ce4:	movw	r4, #12328	; 0x3028
    9ce8:	movt	r4, #3
    9cec:	sub	sp, sp, #28
    9cf0:	sub	ip, r1, #67	; 0x43
    9cf4:	mov	r6, r0
    9cf8:	ldr	r5, [r4]
    9cfc:	ldr	r8, [sp, #56]	; 0x38
    9d00:	str	r5, [sp, #20]
    9d04:	cmp	ip, #59	; 0x3b
    9d08:	ldrls	pc, [pc, ip, lsl #2]
    9d0c:	b	9eb0 <fputs@plt+0xb78>
    9d10:	andeq	r9, r0, ip, asr lr
    9d14:			; <UNDEFINED> instruction: 0x00009eb0
    9d18:	andeq	r9, r0, ip, asr lr
    9d1c:	andeq	r9, r0, r0, lsl #28
    9d20:			; <UNDEFINED> instruction: 0x00009eb0
    9d24:			; <UNDEFINED> instruction: 0x00009eb0
    9d28:			; <UNDEFINED> instruction: 0x00009eb0
    9d2c:			; <UNDEFINED> instruction: 0x00009eb0
    9d30:			; <UNDEFINED> instruction: 0x00009eb0
    9d34:			; <UNDEFINED> instruction: 0x00009eb0
    9d38:			; <UNDEFINED> instruction: 0x00009eb0
    9d3c:			; <UNDEFINED> instruction: 0x00009eb0
    9d40:			; <UNDEFINED> instruction: 0x00009eb0
    9d44:	andeq	r9, r0, ip, asr lr
    9d48:			; <UNDEFINED> instruction: 0x00009eb0
    9d4c:			; <UNDEFINED> instruction: 0x00009eb0
    9d50:			; <UNDEFINED> instruction: 0x00009eb0
    9d54:			; <UNDEFINED> instruction: 0x00009eb0
    9d58:			; <UNDEFINED> instruction: 0x00009eb0
    9d5c:			; <UNDEFINED> instruction: 0x00009eb0
    9d60:			; <UNDEFINED> instruction: 0x00009eb0
    9d64:			; <UNDEFINED> instruction: 0x00009eb0
    9d68:			; <UNDEFINED> instruction: 0x00009eb0
    9d6c:			; <UNDEFINED> instruction: 0x00009eb0
    9d70:			; <UNDEFINED> instruction: 0x00009eb0
    9d74:			; <UNDEFINED> instruction: 0x00009eb0
    9d78:			; <UNDEFINED> instruction: 0x00009eb0
    9d7c:			; <UNDEFINED> instruction: 0x00009eb0
    9d80:			; <UNDEFINED> instruction: 0x00009eb0
    9d84:			; <UNDEFINED> instruction: 0x00009eb0
    9d88:	andeq	r9, r0, ip, asr lr
    9d8c:			; <UNDEFINED> instruction: 0x00009eb0
    9d90:	andeq	r9, r0, ip, asr lr
    9d94:			; <UNDEFINED> instruction: 0x00009eb0
    9d98:	andeq	r9, r0, ip, asr lr
    9d9c:	andeq	r9, r0, ip, asr lr
    9da0:			; <UNDEFINED> instruction: 0x00009eb0
    9da4:			; <UNDEFINED> instruction: 0x00009eb0
    9da8:			; <UNDEFINED> instruction: 0x00009eb0
    9dac:			; <UNDEFINED> instruction: 0x00009eb0
    9db0:			; <UNDEFINED> instruction: 0x00009eb0
    9db4:	andeq	r9, r0, ip, asr lr
    9db8:			; <UNDEFINED> instruction: 0x00009eb0
    9dbc:			; <UNDEFINED> instruction: 0x00009eb0
    9dc0:			; <UNDEFINED> instruction: 0x00009eb0
    9dc4:	andeq	r9, r0, ip, asr lr
    9dc8:			; <UNDEFINED> instruction: 0x00009eb0
    9dcc:			; <UNDEFINED> instruction: 0x00009eb0
    9dd0:			; <UNDEFINED> instruction: 0x00009eb0
    9dd4:	andeq	r9, r0, r4, ror lr
    9dd8:			; <UNDEFINED> instruction: 0x00009eb0
    9ddc:			; <UNDEFINED> instruction: 0x00009eb0
    9de0:			; <UNDEFINED> instruction: 0x00009eb0
    9de4:			; <UNDEFINED> instruction: 0x00009eb0
    9de8:			; <UNDEFINED> instruction: 0x00009eb0
    9dec:			; <UNDEFINED> instruction: 0x00009eb0
    9df0:			; <UNDEFINED> instruction: 0x00009eb0
    9df4:			; <UNDEFINED> instruction: 0x00009eb0
    9df8:			; <UNDEFINED> instruction: 0x00009eb0
    9dfc:	andeq	r9, r0, ip, asr lr
    9e00:	ldr	r5, [r0, #436]	; 0x1b4
    9e04:	cmp	r5, #0
    9e08:	beq	9e1c <fputs@plt+0xae4>
    9e0c:	mov	r0, r5
    9e10:	bl	1b4e0 <fputs@plt+0x121a8>
    9e14:	mov	r0, r5
    9e18:	bl	1b558 <fputs@plt+0x12220>
    9e1c:	movw	r3, #26908	; 0x691c
    9e20:	movt	r3, #3
    9e24:	mov	r0, #28
    9e28:	ldr	r9, [r3]
    9e2c:	bl	1b4e4 <fputs@plt+0x121ac>
    9e30:	ldr	r5, [r8, #28]
    9e34:	mov	r3, #0
    9e38:	str	r9, [r0, #24]
    9e3c:	mov	r7, r0
    9e40:	str	r3, [r0]
    9e44:	mov	ip, r0
    9e48:	ldm	r5!, {r0, r1, r2, r3}
    9e4c:	str	r7, [r6, #436]	; 0x1b4
    9e50:	stmia	ip!, {r0, r1, r2, r3}
    9e54:	ldm	r5, {r0, r1, r2}
    9e58:	stm	ip, {r0, r1, r2}
    9e5c:	ldr	r2, [sp, #20]
    9e60:	ldr	r3, [r4]
    9e64:	cmp	r2, r3
    9e68:	bne	9ee8 <fputs@plt+0xbb0>
    9e6c:	add	sp, sp, #28
    9e70:	pop	{r4, r5, r6, r7, r8, r9, pc}
    9e74:	cmp	r3, #0
    9e78:	mvneq	r3, #0
    9e7c:	streq	r3, [r0, #252]	; 0xfc
    9e80:	beq	9e5c <fputs@plt+0xb24>
    9e84:	sub	r3, r3, #1
    9e88:	cmp	r3, #1
    9e8c:	bls	9edc <fputs@plt+0xba4>
    9e90:	movw	r1, #23584	; 0x5c20
    9e94:	movt	r1, #3
    9e98:	movw	r0, #15696	; 0x3d50
    9e9c:	movt	r0, #2
    9ea0:	mov	r2, r1
    9ea4:	mov	r3, r1
    9ea8:	bl	1c7e8 <fputs@plt+0x134b0>
    9eac:	b	9e5c <fputs@plt+0xb24>
    9eb0:	uxtb	r1, r1
    9eb4:	mov	r0, sp
    9eb8:	bl	1c390 <fputs@plt+0x13058>
    9ebc:	movw	r2, #23584	; 0x5c20
    9ec0:	movt	r2, #3
    9ec4:	mov	r1, sp
    9ec8:	movw	r0, #15736	; 0x3d78
    9ecc:	movt	r0, #2
    9ed0:	mov	r3, r2
    9ed4:	bl	1c7e8 <fputs@plt+0x134b0>
    9ed8:	b	9e5c <fputs@plt+0xb24>
    9edc:	ldr	r3, [r2]
    9ee0:	str	r3, [r0, #252]	; 0xfc
    9ee4:	b	9e5c <fputs@plt+0xb24>
    9ee8:	bl	923c <__stack_chk_fail@plt>
    9eec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9ef0:	movw	r4, #12328	; 0x3028
    9ef4:	movt	r4, #3
    9ef8:	subs	r7, r1, #0
    9efc:	rsblt	r6, r7, #0
    9f00:	sub	sp, sp, #52	; 0x34
    9f04:	ldr	r1, [r4]
    9f08:	movlt	r7, #160	; 0xa0
    9f0c:	mov	r5, r0
    9f10:	mov	r0, r7
    9f14:	mov	r8, r2
    9f18:	movge	r6, #0
    9f1c:	str	r1, [sp, #44]	; 0x2c
    9f20:	mov	sl, r3
    9f24:	bl	21bcc <fputs@plt+0x18894>
    9f28:	ldr	r1, [r8]
    9f2c:	cmp	r1, #0
    9f30:	mov	fp, r0
    9f34:	blt	9ff0 <fputs@plt+0xcb8>
    9f38:	ldr	r3, [r5, #12]
    9f3c:	cmp	r1, r3
    9f40:	bge	9ff0 <fputs@plt+0xcb8>
    9f44:	ldr	r3, [r5, #8]
    9f48:	ldr	r9, [r3, r1, lsl #2]
    9f4c:	cmp	r9, #0
    9f50:	beq	a018 <fputs@plt+0xce0>
    9f54:	mov	r0, r9
    9f58:	mov	r1, fp
    9f5c:	bl	1d280 <fputs@plt+0x13f48>
    9f60:	cmp	r0, #0
    9f64:	beq	a058 <fputs@plt+0xd20>
    9f68:	cmp	r6, #0
    9f6c:	beq	a040 <fputs@plt+0xd08>
    9f70:	movw	r3, #8488	; 0x2128
    9f74:	movt	r3, #3
    9f78:	ldr	r7, [r3]
    9f7c:	cmp	r7, #1
    9f80:	beq	9fa4 <fputs@plt+0xc6c>
    9f84:	cmp	r6, #0
    9f88:	add	r3, r7, r7, lsr #31
    9f8c:	mov	r1, r7
    9f90:	blt	a098 <fputs@plt+0xd60>
    9f94:	add	r0, r6, r3, asr #1
    9f98:	sub	r0, r0, #1
    9f9c:	bl	929c <__aeabi_idiv@plt>
    9fa0:	mov	r6, r0
    9fa4:	mul	r6, r6, r7
    9fa8:	ldr	ip, [r5]
    9fac:	cmp	sl, #0
    9fb0:	mov	lr, #0
    9fb4:	mov	r1, fp
    9fb8:	mov	r2, r9
    9fbc:	mov	r3, r8
    9fc0:	mov	r0, r5
    9fc4:	strne	r6, [sl]
    9fc8:	str	r6, [sp]
    9fcc:	str	lr, [sp, #4]
    9fd0:	ldr	ip, [ip, #48]	; 0x30
    9fd4:	blx	ip
    9fd8:	ldr	r2, [sp, #44]	; 0x2c
    9fdc:	ldr	r3, [r4]
    9fe0:	cmp	r2, r3
    9fe4:	bne	a0ac <fputs@plt+0xd74>
    9fe8:	add	sp, sp, #52	; 0x34
    9fec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9ff0:	add	r0, sp, #24
    9ff4:	bl	1c370 <fputs@plt+0x13038>
    9ff8:	movw	r2, #23584	; 0x5c20
    9ffc:	movt	r2, #3
    a000:	add	r1, sp, #24
    a004:	movw	r0, #15772	; 0x3d9c
    a008:	movt	r0, #2
    a00c:	mov	r3, r2
    a010:	bl	1c7e8 <fputs@plt+0x134b0>
    a014:	b	9fd8 <fputs@plt+0xca0>
    a018:	add	r0, sp, #24
    a01c:	bl	1c370 <fputs@plt+0x13038>
    a020:	movw	r2, #23584	; 0x5c20
    a024:	movt	r2, #3
    a028:	add	r1, sp, #24
    a02c:	movw	r0, #15796	; 0x3db4
    a030:	movt	r0, #2
    a034:	mov	r3, r2
    a038:	bl	1c7e8 <fputs@plt+0x134b0>
    a03c:	b	9fd8 <fputs@plt+0xca0>
    a040:	mov	r0, r9
    a044:	mov	r1, fp
    a048:	ldr	r2, [r8, #4]
    a04c:	bl	1db44 <fputs@plt+0x1480c>
    a050:	mov	r6, r0
    a054:	b	9f70 <fputs@plt+0xc38>
    a058:	mov	r0, r9
    a05c:	bl	1dde0 <fputs@plt+0x14aa8>
    a060:	mov	r1, r0
    a064:	add	r0, sp, #8
    a068:	bl	1c344 <fputs@plt+0x1300c>
    a06c:	mov	r1, r7
    a070:	add	r0, sp, #24
    a074:	bl	1c370 <fputs@plt+0x13038>
    a078:	add	r1, sp, #8
    a07c:	add	r2, sp, #24
    a080:	movw	r0, #15820	; 0x3dcc
    a084:	movw	r3, #23584	; 0x5c20
    a088:	movt	r0, #2
    a08c:	movt	r3, #3
    a090:	bl	1c7e8 <fputs@plt+0x134b0>
    a094:	b	9fd8 <fputs@plt+0xca0>
    a098:	rsb	r0, r6, r3, asr #1
    a09c:	sub	r0, r0, #1
    a0a0:	bl	929c <__aeabi_idiv@plt>
    a0a4:	rsb	r6, r0, #0
    a0a8:	b	9fa4 <fputs@plt+0xc6c>
    a0ac:	bl	923c <__stack_chk_fail@plt>
    a0b0:	push	{r4, r5, r6, r7, r8, lr}
    a0b4:	mov	r6, r0
    a0b8:	ldrb	r3, [r0]
    a0bc:	mov	r7, r1
    a0c0:	cmp	r3, #44	; 0x2c
    a0c4:	cmpne	r3, #0
    a0c8:	moveq	r0, #0
    a0cc:	movne	r0, #1
    a0d0:	beq	a154 <fputs@plt+0xe1c>
    a0d4:	cmp	r3, #93	; 0x5d
    a0d8:	beq	a15c <fputs@plt+0xe24>
    a0dc:	add	ip, r6, #1
    a0e0:	mov	r2, #0
    a0e4:	b	a0f4 <fputs@plt+0xdbc>
    a0e8:	cmp	r3, #93	; 0x5d
    a0ec:	beq	a10c <fputs@plt+0xdd4>
    a0f0:	mov	r2, r4
    a0f4:	mov	r5, ip
    a0f8:	ldrb	r3, [ip], #1
    a0fc:	add	r4, r2, #1
    a100:	cmp	r3, #44	; 0x2c
    a104:	cmpne	r3, #0
    a108:	bne	a0e8 <fputs@plt+0xdb0>
    a10c:	add	r8, r2, #2
    a110:	mov	r0, r8
    a114:	bl	9200 <_Znaj@plt>
    a118:	mov	r1, r6
    a11c:	mov	r2, r8
    a120:	bl	9194 <memcpy@plt>
    a124:	mov	r2, #0
    a128:	strb	r2, [r0, r4]
    a12c:	mov	r3, r0
    a130:	ldrb	r2, [r5]
    a134:	cmp	r2, #44	; 0x2c
    a138:	strne	r5, [r7]
    a13c:	addeq	r4, r4, #1
    a140:	moveq	r0, r0
    a144:	addeq	r6, r6, r4
    a148:	streq	r6, [r7]
    a14c:	movne	r0, r3
    a150:	pop	{r4, r5, r6, r7, r8, pc}
    a154:	cmp	r3, #44	; 0x2c
    a158:	beq	a168 <fputs@plt+0xe30>
    a15c:	mov	r0, #0
    a160:	str	r6, [r7]
    a164:	pop	{r4, r5, r6, r7, r8, pc}
    a168:	add	r6, r6, #1
    a16c:	str	r6, [r1]
    a170:	pop	{r4, r5, r6, r7, r8, pc}
    a174:	cmp	r0, #127	; 0x7f
    a178:	push	{lr}		; (str lr, [sp, #-4]!)
    a17c:	sub	sp, sp, #12
    a180:	bhi	a208 <fputs@plt+0xed0>
    a184:	sub	r0, r0, #34	; 0x22
    a188:	cmp	r0, #28
    a18c:	ldrls	pc, [pc, r0, lsl #2]
    a190:	b	a3ec <fputs@plt+0x10b4>
    a194:	andeq	sl, r0, ip, asr #7
    a198:	andeq	sl, r0, ip, ror #7
    a19c:	andeq	sl, r0, ip, ror #7
    a1a0:	andeq	sl, r0, ip, ror #7
    a1a4:	andeq	sl, r0, ip, lsr #7
    a1a8:	andeq	sl, r0, ip, ror #7
    a1ac:	andeq	sl, r0, ip, ror #7
    a1b0:	andeq	sl, r0, ip, ror #7
    a1b4:	andeq	sl, r0, ip, ror #7
    a1b8:	andeq	sl, r0, ip, ror #7
    a1bc:	andeq	sl, r0, ip, ror #7
    a1c0:	andeq	sl, r0, ip, ror #7
    a1c4:	andeq	sl, r0, ip, ror #7
    a1c8:	andeq	sl, r0, ip, ror #7
    a1cc:	andeq	sl, r0, ip, ror #7
    a1d0:	andeq	sl, r0, ip, ror #7
    a1d4:	andeq	sl, r0, ip, ror #7
    a1d8:	andeq	sl, r0, ip, ror #7
    a1dc:	andeq	sl, r0, ip, ror #7
    a1e0:	andeq	sl, r0, ip, ror #7
    a1e4:	andeq	sl, r0, ip, ror #7
    a1e8:	andeq	sl, r0, ip, ror #7
    a1ec:	andeq	sl, r0, ip, ror #7
    a1f0:	andeq	sl, r0, ip, ror #7
    a1f4:	andeq	sl, r0, ip, ror #7
    a1f8:	andeq	sl, r0, ip, ror #7
    a1fc:			; <UNDEFINED> instruction: 0x0000a3bc
    a200:	andeq	sl, r0, ip, ror #7
    a204:	ldrdeq	sl, [r0], -ip
    a208:	movw	r3, #931	; 0x3a3
    a20c:	cmp	r0, r3
    a210:	beq	a7b8 <fputs@plt+0x1480>
    a214:	cmp	r0, #932	; 0x3a4
    a218:	bcs	a274 <fputs@plt+0xf3c>
    a21c:	cmp	r0, #219	; 0xdb
    a220:	beq	b2e4 <fputs@plt+0x1fac>
    a224:	bls	a360 <fputs@plt+0x1028>
    a228:	cmp	r0, #249	; 0xf9
    a22c:	beq	b4b8 <fputs@plt+0x2180>
    a230:	bhi	a438 <fputs@plt+0x1100>
    a234:	cmp	r0, #234	; 0xea
    a238:	beq	b4ac <fputs@plt+0x2174>
    a23c:	bhi	a63c <fputs@plt+0x1304>
    a240:	cmp	r0, #226	; 0xe2
    a244:	beq	b1f4 <fputs@plt+0x1ebc>
    a248:	bls	a8c8 <fputs@plt+0x1590>
    a24c:	cmp	r0, #230	; 0xe6
    a250:	beq	b32c <fputs@plt+0x1ff4>
    a254:	bhi	ac4c <fputs@plt+0x1914>
    a258:	cmp	r0, #228	; 0xe4
    a25c:	beq	b404 <fputs@plt+0x20cc>
    a260:	movwhi	r0, #16524	; 0x408c
    a264:	movthi	r0, #2
    a268:	movwls	r0, #16504	; 0x4078
    a26c:	movtls	r0, #2
    a270:	b	a3b4 <fputs@plt+0x107c>
    a274:	movw	r3, #8593	; 0x2191
    a278:	cmp	r0, r3
    a27c:	beq	b2f0 <fputs@plt+0x1fb8>
    a280:	bls	a2f8 <fputs@plt+0xfc0>
    a284:	movw	r3, #8756	; 0x2234
    a288:	cmp	r0, r3
    a28c:	beq	b2d8 <fputs@plt+0x1fa0>
    a290:	bhi	a49c <fputs@plt+0x1164>
    a294:	movw	r3, #8713	; 0x2209
    a298:	cmp	r0, r3
    a29c:	beq	b2cc <fputs@plt+0x1f94>
    a2a0:	bhi	a6ac <fputs@plt+0x1374>
    a2a4:	movw	r3, #8659	; 0x21d3
    a2a8:	cmp	r0, r3
    a2ac:	beq	b284 <fputs@plt+0x1f4c>
    a2b0:	bls	a958 <fputs@plt+0x1620>
    a2b4:	movw	r3, #8707	; 0x2203
    a2b8:	cmp	r0, r3
    a2bc:	beq	b374 <fputs@plt+0x203c>
    a2c0:	bhi	aca0 <fputs@plt+0x1968>
    a2c4:	cmp	r0, #8704	; 0x2200
    a2c8:	beq	b0e0 <fputs@plt+0x1da8>
    a2cc:	movw	r3, #8706	; 0x2202
    a2d0:	cmp	r0, r3
    a2d4:	movweq	r0, #17612	; 0x44cc
    a2d8:	movteq	r0, #2
    a2dc:	beq	a3b4 <fputs@plt+0x107c>
    a2e0:	movw	r3, #8660	; 0x21d4
    a2e4:	cmp	r0, r3
    a2e8:	movweq	r0, #17592	; 0x44b8
    a2ec:	movteq	r0, #2
    a2f0:	beq	a3b4 <fputs@plt+0x107c>
    a2f4:	b	a560 <fputs@plt+0x1228>
    a2f8:	movw	r3, #967	; 0x3c7
    a2fc:	cmp	r0, r3
    a300:	beq	b518 <fputs@plt+0x21e0>
    a304:	cmp	r0, #968	; 0x3c8
    a308:	bcs	a504 <fputs@plt+0x11cc>
    a30c:	cmp	r0, #952	; 0x3b8
    a310:	beq	b50c <fputs@plt+0x21d4>
    a314:	bls	a738 <fputs@plt+0x1400>
    a318:	movw	r3, #959	; 0x3bf
    a31c:	cmp	r0, r3
    a320:	beq	b494 <fputs@plt+0x215c>
    a324:	cmp	r0, #960	; 0x3c0
    a328:	bcc	a838 <fputs@plt+0x1500>
    a32c:	movw	r3, #963	; 0x3c3
    a330:	cmp	r0, r3
    a334:	beq	b104 <fputs@plt+0x1dcc>
    a338:	cmp	r0, #964	; 0x3c4
    a33c:	bcs	ad40 <fputs@plt+0x1a08>
    a340:	movw	r3, #961	; 0x3c1
    a344:	cmp	r0, r3
    a348:	beq	b02c <fputs@plt+0x1cf4>
    a34c:	movwhi	r0, #17208	; 0x4338
    a350:	movthi	r0, #2
    a354:	movwls	r0, #17192	; 0x4328
    a358:	movtls	r0, #2
    a35c:	b	a3b4 <fputs@plt+0x107c>
    a360:	cmp	r0, #189	; 0xbd
    a364:	beq	b098 <fputs@plt+0x1d60>
    a368:	bhi	a3f8 <fputs@plt+0x10c0>
    a36c:	cmp	r0, #174	; 0xae
    a370:	beq	b08c <fputs@plt+0x1d54>
    a374:	bls	a784 <fputs@plt+0x144c>
    a378:	cmp	r0, #181	; 0xb5
    a37c:	beq	b434 <fputs@plt+0x20fc>
    a380:	bls	a998 <fputs@plt+0x1660>
    a384:	cmp	r0, #185	; 0xb9
    a388:	beq	b38c <fputs@plt+0x2054>
    a38c:	bhi	ac68 <fputs@plt+0x1930>
    a390:	cmp	r0, #183	; 0xb7
    a394:	beq	b470 <fputs@plt+0x2138>
    a398:	movwhi	r0, #16072	; 0x3ec8
    a39c:	movthi	r0, #2
    a3a0:	movwls	r0, #16052	; 0x3eb4
    a3a4:	movtls	r0, #2
    a3a8:	b	a3b4 <fputs@plt+0x107c>
    a3ac:	movw	r0, #18032	; 0x4670
    a3b0:	movt	r0, #2
    a3b4:	add	sp, sp, #12
    a3b8:	pop	{pc}		; (ldr pc, [sp], #4)
    a3bc:	movw	r0, #18040	; 0x4678
    a3c0:	movt	r0, #2
    a3c4:	add	sp, sp, #12
    a3c8:	pop	{pc}		; (ldr pc, [sp], #4)
    a3cc:	movw	r0, #18024	; 0x4668
    a3d0:	movt	r0, #2
    a3d4:	add	sp, sp, #12
    a3d8:	pop	{pc}		; (ldr pc, [sp], #4)
    a3dc:	movw	r0, #18048	; 0x4680
    a3e0:	movt	r0, #2
    a3e4:	add	sp, sp, #12
    a3e8:	pop	{pc}		; (ldr pc, [sp], #4)
    a3ec:	mov	r0, #0
    a3f0:	add	sp, sp, #12
    a3f4:	pop	{pc}		; (ldr pc, [sp], #4)
    a3f8:	cmp	r0, #204	; 0xcc
    a3fc:	beq	b044 <fputs@plt+0x1d0c>
    a400:	bhi	a704 <fputs@plt+0x13cc>
    a404:	cmp	r0, #196	; 0xc4
    a408:	beq	b1c4 <fputs@plt+0x1e8c>
    a40c:	bls	a8a0 <fputs@plt+0x1568>
    a410:	cmp	r0, #200	; 0xc8
    a414:	beq	b314 <fputs@plt+0x1fdc>
    a418:	bhi	ac84 <fputs@plt+0x194c>
    a41c:	cmp	r0, #198	; 0xc6
    a420:	beq	b4c4 <fputs@plt+0x218c>
    a424:	movwhi	r0, #16220	; 0x3f5c
    a428:	movthi	r0, #2
    a42c:	movwls	r0, #16204	; 0x3f4c
    a430:	movtls	r0, #2
    a434:	b	a3b4 <fputs@plt+0x107c>
    a438:	movw	r3, #915	; 0x393
    a43c:	cmp	r0, r3
    a440:	beq	b3ec <fputs@plt+0x20b4>
    a444:	cmp	r0, #916	; 0x394
    a448:	bcs	a670 <fputs@plt+0x1338>
    a44c:	movw	r3, #338	; 0x152
    a450:	cmp	r0, r3
    a454:	beq	b1ac <fputs@plt+0x1e74>
    a458:	bls	a86c <fputs@plt+0x1534>
    a45c:	cmp	r0, #376	; 0x178
    a460:	beq	b2fc <fputs@plt+0x1fc4>
    a464:	bhi	abe4 <fputs@plt+0x18ac>
    a468:	cmp	r0, #352	; 0x160
    a46c:	beq	b524 <fputs@plt+0x21ec>
    a470:	movw	r3, #353	; 0x161
    a474:	cmp	r0, r3
    a478:	movweq	r0, #16824	; 0x41b8
    a47c:	movteq	r0, #2
    a480:	beq	a3b4 <fputs@plt+0x107c>
    a484:	movw	r3, #339	; 0x153
    a488:	cmp	r0, r3
    a48c:	movweq	r0, #16804	; 0x41a4
    a490:	movteq	r0, #2
    a494:	beq	a3b4 <fputs@plt+0x107c>
    a498:	b	a560 <fputs@plt+0x1228>
    a49c:	movw	r3, #8869	; 0x22a5
    a4a0:	cmp	r0, r3
    a4a4:	beq	b44c <fputs@plt+0x2114>
    a4a8:	bhi	a5e4 <fputs@plt+0x12ac>
    a4ac:	movw	r3, #8805	; 0x2265
    a4b0:	cmp	r0, r3
    a4b4:	beq	b2b4 <fputs@plt+0x1f7c>
    a4b8:	bls	aa14 <fputs@plt+0x16dc>
    a4bc:	movw	r3, #8838	; 0x2286
    a4c0:	cmp	r0, r3
    a4c4:	beq	b164 <fputs@plt+0x1e2c>
    a4c8:	bhi	abac <fputs@plt+0x1874>
    a4cc:	movw	r3, #8835	; 0x2283
    a4d0:	cmp	r0, r3
    a4d4:	beq	b458 <fputs@plt+0x2120>
    a4d8:	add	r3, r3, #1
    a4dc:	cmp	r0, r3
    a4e0:	movweq	r0, #17860	; 0x45c4
    a4e4:	movteq	r0, #2
    a4e8:	beq	a3b4 <fputs@plt+0x107c>
    a4ec:	movw	r3, #8834	; 0x2282
    a4f0:	cmp	r0, r3
    a4f4:	movweq	r0, #17844	; 0x45b4
    a4f8:	movteq	r0, #2
    a4fc:	beq	a3b4 <fputs@plt+0x107c>
    a500:	b	a560 <fputs@plt+0x1228>
    a504:	movw	r3, #8226	; 0x2022
    a508:	cmp	r0, r3
    a50c:	beq	b0d4 <fputs@plt+0x1d9c>
    a510:	bhi	a58c <fputs@plt+0x1254>
    a514:	movw	r3, #8216	; 0x2018
    a518:	cmp	r0, r3
    a51c:	beq	b254 <fputs@plt+0x1f1c>
    a520:	bls	aad8 <fputs@plt+0x17a0>
    a524:	movw	r3, #8221	; 0x201d
    a528:	cmp	r0, r3
    a52c:	beq	b20c <fputs@plt+0x1ed4>
    a530:	bhi	ab20 <fputs@plt+0x17e8>
    a534:	movw	r3, #8218	; 0x201a
    a538:	cmp	r0, r3
    a53c:	beq	b464 <fputs@plt+0x212c>
    a540:	movwcc	r0, #17324	; 0x43ac
    a544:	movtcc	r0, #2
    a548:	bcc	a3b4 <fputs@plt+0x107c>
    a54c:	add	r3, r3, #2
    a550:	cmp	r0, r3
    a554:	movweq	r0, #17340	; 0x43bc
    a558:	movteq	r0, #2
    a55c:	beq	a3b4 <fputs@plt+0x107c>
    a560:	str	r0, [sp]
    a564:	movw	r3, #18056	; 0x4688
    a568:	movw	r0, #12400	; 0x3070
    a56c:	movt	r3, #2
    a570:	movt	r0, #3
    a574:	mov	r1, #1
    a578:	mov	r2, #30
    a57c:	bl	92b4 <__sprintf_chk@plt>
    a580:	movw	r0, #12400	; 0x3070
    a584:	movt	r0, #3
    a588:	b	a3b4 <fputs@plt+0x107c>
    a58c:	movw	r3, #8260	; 0x2044
    a590:	cmp	r0, r3
    a594:	beq	b0bc <fputs@plt+0x1d84>
    a598:	bls	a7f0 <fputs@plt+0x14b8>
    a59c:	movw	r3, #8476	; 0x211c
    a5a0:	cmp	r0, r3
    a5a4:	beq	b0ec <fputs@plt+0x1db4>
    a5a8:	bhi	ad08 <fputs@plt+0x19d0>
    a5ac:	movw	r3, #8465	; 0x2111
    a5b0:	cmp	r0, r3
    a5b4:	beq	b0a4 <fputs@plt+0x1d6c>
    a5b8:	add	r3, r3, #7
    a5bc:	cmp	r0, r3
    a5c0:	movweq	r0, #17480	; 0x4448
    a5c4:	movteq	r0, #2
    a5c8:	beq	a3b4 <fputs@plt+0x107c>
    a5cc:	movw	r3, #8364	; 0x20ac
    a5d0:	cmp	r0, r3
    a5d4:	movweq	r0, #17464	; 0x4438
    a5d8:	movteq	r0, #2
    a5dc:	beq	a3b4 <fputs@plt+0x107c>
    a5e0:	b	a560 <fputs@plt+0x1228>
    a5e4:	movw	r3, #9002	; 0x232a
    a5e8:	cmp	r0, r3
    a5ec:	beq	b4f4 <fputs@plt+0x21bc>
    a5f0:	bls	a918 <fputs@plt+0x15e0>
    a5f4:	movw	r3, #9829	; 0x2665
    a5f8:	cmp	r0, r3
    a5fc:	beq	b35c <fputs@plt+0x2024>
    a600:	bhi	ac14 <fputs@plt+0x18dc>
    a604:	movw	r3, #9824	; 0x2660
    a608:	cmp	r0, r3
    a60c:	beq	b530 <fputs@plt+0x21f8>
    a610:	add	r3, r3, #3
    a614:	cmp	r0, r3
    a618:	movweq	r0, #17996	; 0x464c
    a61c:	movteq	r0, #2
    a620:	beq	a3b4 <fputs@plt+0x107c>
    a624:	movw	r3, #9674	; 0x25ca
    a628:	cmp	r0, r3
    a62c:	movweq	r0, #17976	; 0x4638
    a630:	movteq	r0, #2
    a634:	beq	a3b4 <fputs@plt+0x107c>
    a638:	b	a560 <fputs@plt+0x1228>
    a63c:	cmp	r0, #241	; 0xf1
    a640:	beq	b194 <fputs@plt+0x1e5c>
    a644:	bls	a8f0 <fputs@plt+0x15b8>
    a648:	cmp	r0, #245	; 0xf5
    a64c:	beq	b344 <fputs@plt+0x200c>
    a650:	bhi	acd0 <fputs@plt+0x1998>
    a654:	cmp	r0, #243	; 0xf3
    a658:	beq	b3f8 <fputs@plt+0x20c0>
    a65c:	movwhi	r0, #16676	; 0x4124
    a660:	movthi	r0, #2
    a664:	movwls	r0, #16652	; 0x410c
    a668:	movtls	r0, #2
    a66c:	b	a3b4 <fputs@plt+0x107c>
    a670:	movw	r3, #922	; 0x39a
    a674:	cmp	r0, r3
    a678:	beq	b3bc <fputs@plt+0x2084>
    a67c:	bls	a9e8 <fputs@plt+0x16b0>
    a680:	movw	r3, #926	; 0x39e
    a684:	cmp	r0, r3
    a688:	beq	b14c <fputs@plt+0x1e14>
    a68c:	bhi	ab50 <fputs@plt+0x1818>
    a690:	cmp	r0, #924	; 0x39c
    a694:	beq	b4d0 <fputs@plt+0x2198>
    a698:	movwhi	r0, #16956	; 0x423c
    a69c:	movthi	r0, #2
    a6a0:	movwls	r0, #16936	; 0x4228
    a6a4:	movtls	r0, #2
    a6a8:	b	a3b4 <fputs@plt+0x107c>
    a6ac:	movw	r3, #8733	; 0x221d
    a6b0:	cmp	r0, r3
    a6b4:	beq	b3d4 <fputs@plt+0x209c>
    a6b8:	bls	aa5c <fputs@plt+0x1724>
    a6bc:	movw	r3, #8744	; 0x2228
    a6c0:	cmp	r0, r3
    a6c4:	beq	b134 <fputs@plt+0x1dfc>
    a6c8:	bhi	ab7c <fputs@plt+0x1844>
    a6cc:	movw	r3, #8736	; 0x2220
    a6d0:	cmp	r0, r3
    a6d4:	beq	b410 <fputs@plt+0x20d8>
    a6d8:	add	r3, r3, #7
    a6dc:	cmp	r0, r3
    a6e0:	movweq	r0, #17736	; 0x4548
    a6e4:	movteq	r0, #2
    a6e8:	beq	a3b4 <fputs@plt+0x107c>
    a6ec:	movw	r3, #8734	; 0x221e
    a6f0:	cmp	r0, r3
    a6f4:	movweq	r0, #17720	; 0x4538
    a6f8:	movteq	r0, #2
    a6fc:	beq	a3b4 <fputs@plt+0x107c>
    a700:	b	a560 <fputs@plt+0x1228>
    a704:	cmp	r0, #211	; 0xd3
    a708:	beq	b074 <fputs@plt+0x1d3c>
    a70c:	bls	a9c0 <fputs@plt+0x1688>
    a710:	cmp	r0, #215	; 0xd7
    a714:	beq	b3a4 <fputs@plt+0x206c>
    a718:	bhi	acec <fputs@plt+0x19b4>
    a71c:	cmp	r0, #213	; 0xd5
    a720:	beq	b0b0 <fputs@plt+0x1d78>
    a724:	movwhi	r0, #16376	; 0x3ff8
    a728:	movthi	r0, #2
    a72c:	movwls	r0, #16356	; 0x3fe4
    a730:	movtls	r0, #2
    a734:	b	a3b4 <fputs@plt+0x107c>
    a738:	movw	r3, #945	; 0x3b1
    a73c:	cmp	r0, r3
    a740:	beq	b11c <fputs@plt+0x1de4>
    a744:	bhi	a7c4 <fputs@plt+0x148c>
    a748:	movw	r3, #934	; 0x3a6
    a74c:	cmp	r0, r3
    a750:	beq	b4dc <fputs@plt+0x21a4>
    a754:	bls	ae9c <fputs@plt+0x1b64>
    a758:	cmp	r0, #936	; 0x3a8
    a75c:	beq	b038 <fputs@plt+0x1d00>
    a760:	movwcc	r0, #17036	; 0x428c
    a764:	movtcc	r0, #2
    a768:	bcc	a3b4 <fputs@plt+0x107c>
    a76c:	movw	r3, #937	; 0x3a9
    a770:	cmp	r0, r3
    a774:	movweq	r0, #17052	; 0x429c
    a778:	movteq	r0, #2
    a77c:	beq	a3b4 <fputs@plt+0x107c>
    a780:	b	a560 <fputs@plt+0x1228>
    a784:	cmp	r0, #166	; 0xa6
    a788:	beq	b26c <fputs@plt+0x1f34>
    a78c:	bhi	aaa4 <fputs@plt+0x176c>
    a790:	cmp	r0, #162	; 0xa2
    a794:	beq	b128 <fputs@plt+0x1df0>
    a798:	bls	ad88 <fputs@plt+0x1a50>
    a79c:	cmp	r0, #164	; 0xa4
    a7a0:	beq	b050 <fputs@plt+0x1d18>
    a7a4:	movwhi	r0, #15916	; 0x3e2c
    a7a8:	movthi	r0, #2
    a7ac:	movwls	r0, #15896	; 0x3e18
    a7b0:	movtls	r0, #2
    a7b4:	b	a3b4 <fputs@plt+0x107c>
    a7b8:	movw	r0, #17000	; 0x4268
    a7bc:	movt	r0, #2
    a7c0:	b	a3b4 <fputs@plt+0x107c>
    a7c4:	cmp	r0, #948	; 0x3b4
    a7c8:	beq	b47c <fputs@plt+0x2144>
    a7cc:	bls	ae44 <fputs@plt+0x1b0c>
    a7d0:	movw	r3, #950	; 0x3b6
    a7d4:	cmp	r0, r3
    a7d8:	beq	b0c8 <fputs@plt+0x1d90>
    a7dc:	movwhi	r0, #17112	; 0x42d8
    a7e0:	movthi	r0, #2
    a7e4:	movwls	r0, #17092	; 0x42c4
    a7e8:	movtls	r0, #2
    a7ec:	b	a3b4 <fputs@plt+0x107c>
    a7f0:	movw	r3, #8243	; 0x2033
    a7f4:	cmp	r0, r3
    a7f8:	beq	b488 <fputs@plt+0x2150>
    a7fc:	bls	ae70 <fputs@plt+0x1b38>
    a800:	movw	r3, #8250	; 0x203a
    a804:	cmp	r0, r3
    a808:	beq	b4a0 <fputs@plt+0x2168>
    a80c:	add	r3, r3, #4
    a810:	cmp	r0, r3
    a814:	movweq	r0, #17448	; 0x4428
    a818:	movteq	r0, #2
    a81c:	beq	a3b4 <fputs@plt+0x107c>
    a820:	movw	r3, #8249	; 0x2039
    a824:	cmp	r0, r3
    a828:	movweq	r0, #17424	; 0x4410
    a82c:	movteq	r0, #2
    a830:	beq	a3b4 <fputs@plt+0x107c>
    a834:	b	a560 <fputs@plt+0x1228>
    a838:	movw	r3, #955	; 0x3bb
    a83c:	cmp	r0, r3
    a840:	beq	b1dc <fputs@plt+0x1ea4>
    a844:	cmp	r0, #956	; 0x3bc
    a848:	bcc	adac <fputs@plt+0x1a74>
    a84c:	movw	r3, #957	; 0x3bd
    a850:	cmp	r0, r3
    a854:	beq	b1b8 <fputs@plt+0x1e80>
    a858:	movwhi	r0, #17172	; 0x4314
    a85c:	movthi	r0, #2
    a860:	movwls	r0, #17156	; 0x4304
    a864:	movtls	r0, #2
    a868:	b	a3b4 <fputs@plt+0x107c>
    a86c:	cmp	r0, #252	; 0xfc
    a870:	beq	b17c <fputs@plt+0x1e44>
    a874:	bls	adfc <fputs@plt+0x1ac4>
    a878:	cmp	r0, #254	; 0xfe
    a87c:	beq	b1d0 <fputs@plt+0x1e98>
    a880:	movwcc	r0, #16768	; 0x4180
    a884:	movtcc	r0, #2
    a888:	bcc	a3b4 <fputs@plt+0x107c>
    a88c:	cmp	r0, #255	; 0xff
    a890:	movweq	r0, #16788	; 0x4194
    a894:	movteq	r0, #2
    a898:	beq	a3b4 <fputs@plt+0x107c>
    a89c:	b	a560 <fputs@plt+0x1228>
    a8a0:	cmp	r0, #192	; 0xc0
    a8a4:	beq	b1e8 <fputs@plt+0x1eb0>
    a8a8:	bls	add8 <fputs@plt+0x1aa0>
    a8ac:	cmp	r0, #194	; 0xc2
    a8b0:	beq	b200 <fputs@plt+0x1ec8>
    a8b4:	movwhi	r0, #16184	; 0x3f38
    a8b8:	movthi	r0, #2
    a8bc:	movwls	r0, #16164	; 0x3f24
    a8c0:	movtls	r0, #2
    a8c4:	b	a3b4 <fputs@plt+0x107c>
    a8c8:	cmp	r0, #222	; 0xde
    a8cc:	beq	b188 <fputs@plt+0x1e50>
    a8d0:	bls	ae20 <fputs@plt+0x1ae8>
    a8d4:	cmp	r0, #224	; 0xe0
    a8d8:	beq	b1a0 <fputs@plt+0x1e68>
    a8dc:	movwhi	r0, #16484	; 0x4064
    a8e0:	movthi	r0, #2
    a8e4:	movwls	r0, #16464	; 0x4050
    a8e8:	movtls	r0, #2
    a8ec:	b	a3b4 <fputs@plt+0x107c>
    a8f0:	cmp	r0, #237	; 0xed
    a8f4:	beq	b4e8 <fputs@plt+0x21b0>
    a8f8:	bls	aec4 <fputs@plt+0x1b8c>
    a8fc:	cmp	r0, #239	; 0xef
    a900:	beq	b500 <fputs@plt+0x21c8>
    a904:	movwhi	r0, #16632	; 0x40f8
    a908:	movthi	r0, #2
    a90c:	movwls	r0, #16616	; 0x40e8
    a910:	movtls	r0, #2
    a914:	b	a3b4 <fputs@plt+0x107c>
    a918:	movw	r3, #8969	; 0x2309
    a91c:	cmp	r0, r3
    a920:	beq	b23c <fputs@plt+0x1f04>
    a924:	bls	afdc <fputs@plt+0x1ca4>
    a928:	movw	r3, #8971	; 0x230b
    a92c:	cmp	r0, r3
    a930:	beq	b290 <fputs@plt+0x1f58>
    a934:	movwcc	r0, #17936	; 0x4610
    a938:	movtcc	r0, #2
    a93c:	bcc	a3b4 <fputs@plt+0x107c>
    a940:	add	r3, r3, #30
    a944:	cmp	r0, r3
    a948:	movweq	r0, #17960	; 0x4628
    a94c:	movteq	r0, #2
    a950:	beq	a3b4 <fputs@plt+0x107c>
    a954:	b	a560 <fputs@plt+0x1228>
    a958:	movw	r3, #8596	; 0x2194
    a95c:	cmp	r0, r3
    a960:	beq	b428 <fputs@plt+0x20f0>
    a964:	bls	af0c <fputs@plt+0x1bd4>
    a968:	movw	r3, #8657	; 0x21d1
    a96c:	cmp	r0, r3
    a970:	beq	b440 <fputs@plt+0x2108>
    a974:	movwhi	r0, #17576	; 0x44a8
    a978:	movthi	r0, #2
    a97c:	bhi	a3b4 <fputs@plt+0x107c>
    a980:	movw	r3, #8656	; 0x21d0
    a984:	cmp	r0, r3
    a988:	movweq	r0, #17560	; 0x4498
    a98c:	movteq	r0, #2
    a990:	beq	a3b4 <fputs@plt+0x107c>
    a994:	b	a560 <fputs@plt+0x1228>
    a998:	cmp	r0, #177	; 0xb1
    a99c:	beq	b068 <fputs@plt+0x1d30>
    a9a0:	bls	af64 <fputs@plt+0x1c2c>
    a9a4:	cmp	r0, #179	; 0xb3
    a9a8:	beq	b080 <fputs@plt+0x1d48>
    a9ac:	movwhi	r0, #16036	; 0x3ea4
    a9b0:	movthi	r0, #2
    a9b4:	movwls	r0, #16020	; 0x3e94
    a9b8:	movtls	r0, #2
    a9bc:	b	a3b4 <fputs@plt+0x107c>
    a9c0:	cmp	r0, #207	; 0xcf
    a9c4:	beq	b41c <fputs@plt+0x20e4>
    a9c8:	bls	aee8 <fputs@plt+0x1bb0>
    a9cc:	cmp	r0, #209	; 0xd1
    a9d0:	beq	b3c8 <fputs@plt+0x2090>
    a9d4:	movwhi	r0, #16332	; 0x3fcc
    a9d8:	movthi	r0, #2
    a9dc:	movwls	r0, #16312	; 0x3fb8
    a9e0:	movtls	r0, #2
    a9e4:	b	a3b4 <fputs@plt+0x107c>
    a9e8:	movw	r3, #918	; 0x396
    a9ec:	cmp	r0, r3
    a9f0:	beq	b2a8 <fputs@plt+0x1f70>
    a9f4:	bls	afb4 <fputs@plt+0x1c7c>
    a9f8:	cmp	r0, #920	; 0x398
    a9fc:	beq	b2c0 <fputs@plt+0x1f88>
    aa00:	movwhi	r0, #16920	; 0x4218
    aa04:	movthi	r0, #2
    aa08:	movwls	r0, #16904	; 0x4208
    aa0c:	movtls	r0, #2
    aa10:	b	a3b4 <fputs@plt+0x107c>
    aa14:	movw	r3, #8776	; 0x2248
    aa18:	cmp	r0, r3
    aa1c:	beq	b05c <fputs@plt+0x1d24>
    aa20:	bls	af38 <fputs@plt+0x1c00>
    aa24:	movw	r3, #8801	; 0x2261
    aa28:	cmp	r0, r3
    aa2c:	beq	b3e0 <fputs@plt+0x20a8>
    aa30:	add	r3, r3, #3
    aa34:	cmp	r0, r3
    aa38:	movweq	r0, #17828	; 0x45a4
    aa3c:	movteq	r0, #2
    aa40:	beq	a3b4 <fputs@plt+0x107c>
    aa44:	movw	r3, #8800	; 0x2260
    aa48:	cmp	r0, r3
    aa4c:	movweq	r0, #17812	; 0x4594
    aa50:	movteq	r0, #2
    aa54:	beq	a3b4 <fputs@plt+0x107c>
    aa58:	b	a560 <fputs@plt+0x1228>
    aa5c:	movw	r3, #8721	; 0x2211
    aa60:	cmp	r0, r3
    aa64:	beq	b29c <fputs@plt+0x1f64>
    aa68:	bls	af88 <fputs@plt+0x1c50>
    aa6c:	movw	r3, #8727	; 0x2217
    aa70:	cmp	r0, r3
    aa74:	beq	b278 <fputs@plt+0x1f40>
    aa78:	add	r3, r3, #3
    aa7c:	cmp	r0, r3
    aa80:	movweq	r0, #17704	; 0x4528
    aa84:	movteq	r0, #2
    aa88:	beq	a3b4 <fputs@plt+0x107c>
    aa8c:	movw	r3, #8722	; 0x2212
    aa90:	cmp	r0, r3
    aa94:	movweq	r0, #17684	; 0x4514
    aa98:	movteq	r0, #2
    aa9c:	beq	a3b4 <fputs@plt+0x107c>
    aaa0:	b	a560 <fputs@plt+0x1228>
    aaa4:	cmp	r0, #169	; 0xa9
    aaa8:	beq	b248 <fputs@plt+0x1f10>
    aaac:	bls	b008 <fputs@plt+0x1cd0>
    aab0:	cmp	r0, #171	; 0xab
    aab4:	beq	b260 <fputs@plt+0x1f28>
    aab8:	movwcc	r0, #15960	; 0x3e58
    aabc:	movtcc	r0, #2
    aac0:	bcc	a3b4 <fputs@plt+0x107c>
    aac4:	cmp	r0, #172	; 0xac
    aac8:	movweq	r0, #15976	; 0x3e68
    aacc:	movteq	r0, #2
    aad0:	beq	a3b4 <fputs@plt+0x107c>
    aad4:	b	a560 <fputs@plt+0x1228>
    aad8:	movw	r3, #977	; 0x3d1
    aadc:	cmp	r0, r3
    aae0:	beq	b224 <fputs@plt+0x1eec>
    aae4:	bls	ad60 <fputs@plt+0x1a28>
    aae8:	movw	r3, #8211	; 0x2013
    aaec:	cmp	r0, r3
    aaf0:	beq	b218 <fputs@plt+0x1ee0>
    aaf4:	add	r3, r3, #1
    aaf8:	cmp	r0, r3
    aafc:	movweq	r0, #17308	; 0x439c
    ab00:	movteq	r0, #2
    ab04:	beq	a3b4 <fputs@plt+0x107c>
    ab08:	movw	r3, #982	; 0x3d6
    ab0c:	cmp	r0, r3
    ab10:	movweq	r0, #17292	; 0x438c
    ab14:	movteq	r0, #2
    ab18:	beq	a3b4 <fputs@plt+0x107c>
    ab1c:	b	a560 <fputs@plt+0x1228>
    ab20:	movw	r3, #8224	; 0x2020
    ab24:	cmp	r0, r3
    ab28:	beq	b158 <fputs@plt+0x1e20>
    ab2c:	movwhi	r0, #17376	; 0x43e0
    ab30:	movthi	r0, #2
    ab34:	bhi	a3b4 <fputs@plt+0x107c>
    ab38:	movw	r3, #8222	; 0x201e
    ab3c:	cmp	r0, r3
    ab40:	movweq	r0, #17356	; 0x43cc
    ab44:	movteq	r0, #2
    ab48:	beq	a3b4 <fputs@plt+0x107c>
    ab4c:	b	a560 <fputs@plt+0x1228>
    ab50:	cmp	r0, #928	; 0x3a0
    ab54:	beq	b140 <fputs@plt+0x1e08>
    ab58:	movwcc	r0, #16972	; 0x424c
    ab5c:	movtcc	r0, #2
    ab60:	bcc	a3b4 <fputs@plt+0x107c>
    ab64:	movw	r3, #929	; 0x3a1
    ab68:	cmp	r0, r3
    ab6c:	movweq	r0, #16992	; 0x4260
    ab70:	movteq	r0, #2
    ab74:	beq	a3b4 <fputs@plt+0x107c>
    ab78:	b	a560 <fputs@plt+0x1228>
    ab7c:	movw	r3, #8746	; 0x222a
    ab80:	cmp	r0, r3
    ab84:	beq	b170 <fputs@plt+0x1e38>
    ab88:	movwcc	r0, #17752	; 0x4558
    ab8c:	movtcc	r0, #2
    ab90:	bcc	a3b4 <fputs@plt+0x107c>
    ab94:	add	r3, r3, #1
    ab98:	cmp	r0, r3
    ab9c:	movweq	r0, #17768	; 0x4568
    aba0:	movteq	r0, #2
    aba4:	beq	a3b4 <fputs@plt+0x107c>
    aba8:	b	a560 <fputs@plt+0x1228>
    abac:	movw	r3, #8853	; 0x2295
    abb0:	cmp	r0, r3
    abb4:	beq	b308 <fputs@plt+0x1fd0>
    abb8:	add	r3, r3, #2
    abbc:	cmp	r0, r3
    abc0:	movweq	r0, #17892	; 0x45e4
    abc4:	movteq	r0, #2
    abc8:	beq	a3b4 <fputs@plt+0x107c>
    abcc:	movw	r3, #8839	; 0x2287
    abd0:	cmp	r0, r3
    abd4:	movweq	r0, #17876	; 0x45d4
    abd8:	movteq	r0, #2
    abdc:	beq	a3b4 <fputs@plt+0x107c>
    abe0:	b	a560 <fputs@plt+0x1228>
    abe4:	movw	r3, #913	; 0x391
    abe8:	cmp	r0, r3
    abec:	beq	b368 <fputs@plt+0x2030>
    abf0:	movwhi	r0, #16860	; 0x41dc
    abf4:	movthi	r0, #2
    abf8:	bhi	a3b4 <fputs@plt+0x107c>
    abfc:	movw	r3, #402	; 0x192
    ac00:	cmp	r0, r3
    ac04:	movweq	r0, #16844	; 0x41cc
    ac08:	movteq	r0, #2
    ac0c:	beq	a3b4 <fputs@plt+0x107c>
    ac10:	b	a560 <fputs@plt+0x1228>
    ac14:	movw	r3, #10216	; 0x27e8
    ac18:	cmp	r0, r3
    ac1c:	beq	b338 <fputs@plt+0x2000>
    ac20:	add	r3, r3, #1
    ac24:	cmp	r0, r3
    ac28:	movweq	r0, #17968	; 0x4630
    ac2c:	movteq	r0, #2
    ac30:	beq	a3b4 <fputs@plt+0x107c>
    ac34:	movw	r3, #9830	; 0x2666
    ac38:	cmp	r0, r3
    ac3c:	movweq	r0, #18016	; 0x4660
    ac40:	movteq	r0, #2
    ac44:	beq	a3b4 <fputs@plt+0x107c>
    ac48:	b	a560 <fputs@plt+0x1228>
    ac4c:	cmp	r0, #232	; 0xe8
    ac50:	beq	b398 <fputs@plt+0x2060>
    ac54:	movwhi	r0, #16564	; 0x40b4
    ac58:	movthi	r0, #2
    ac5c:	movwls	r0, #16540	; 0x409c
    ac60:	movtls	r0, #2
    ac64:	b	a3b4 <fputs@plt+0x107c>
    ac68:	cmp	r0, #187	; 0xbb
    ac6c:	beq	b320 <fputs@plt+0x1fe8>
    ac70:	movwhi	r0, #16104	; 0x3ee8
    ac74:	movthi	r0, #2
    ac78:	movwls	r0, #16088	; 0x3ed8
    ac7c:	movtls	r0, #2
    ac80:	b	a3b4 <fputs@plt+0x107c>
    ac84:	cmp	r0, #202	; 0xca
    ac88:	beq	b380 <fputs@plt+0x2048>
    ac8c:	movwhi	r0, #16264	; 0x3f88
    ac90:	movthi	r0, #2
    ac94:	movwls	r0, #16244	; 0x3f74
    ac98:	movtls	r0, #2
    ac9c:	b	a3b4 <fputs@plt+0x107c>
    aca0:	movw	r3, #8711	; 0x2207
    aca4:	cmp	r0, r3
    aca8:	beq	b350 <fputs@plt+0x2018>
    acac:	movwhi	r0, #17644	; 0x44ec
    acb0:	movthi	r0, #2
    acb4:	bhi	a3b4 <fputs@plt+0x107c>
    acb8:	movw	r3, #8709	; 0x2205
    acbc:	cmp	r0, r3
    acc0:	movweq	r0, #17628	; 0x44dc
    acc4:	movteq	r0, #2
    acc8:	beq	a3b4 <fputs@plt+0x107c>
    accc:	b	a560 <fputs@plt+0x1228>
    acd0:	cmp	r0, #247	; 0xf7
    acd4:	beq	b3b0 <fputs@plt+0x2078>
    acd8:	movwhi	r0, #16716	; 0x414c
    acdc:	movthi	r0, #2
    ace0:	movwls	r0, #16696	; 0x4138
    ace4:	movtls	r0, #2
    ace8:	b	a3b4 <fputs@plt+0x107c>
    acec:	cmp	r0, #217	; 0xd9
    acf0:	beq	b0f8 <fputs@plt+0x1dc0>
    acf4:	movwhi	r0, #16416	; 0x4020
    acf8:	movthi	r0, #2
    acfc:	movwls	r0, #16392	; 0x4008
    ad00:	movtls	r0, #2
    ad04:	b	a3b4 <fputs@plt+0x107c>
    ad08:	movw	r3, #8501	; 0x2135
    ad0c:	cmp	r0, r3
    ad10:	beq	b110 <fputs@plt+0x1dd8>
    ad14:	add	r3, r3, #91	; 0x5b
    ad18:	cmp	r0, r3
    ad1c:	movweq	r0, #17520	; 0x4470
    ad20:	movteq	r0, #2
    ad24:	beq	a3b4 <fputs@plt+0x107c>
    ad28:	movw	r3, #8482	; 0x2122
    ad2c:	cmp	r0, r3
    ad30:	movweq	r0, #17500	; 0x445c
    ad34:	movteq	r0, #2
    ad38:	beq	a3b4 <fputs@plt+0x107c>
    ad3c:	b	a560 <fputs@plt+0x1228>
    ad40:	movw	r3, #965	; 0x3c5
    ad44:	cmp	r0, r3
    ad48:	beq	b230 <fputs@plt+0x1ef8>
    ad4c:	movwhi	r0, #17248	; 0x4360
    ad50:	movthi	r0, #2
    ad54:	movwls	r0, #17228	; 0x434c
    ad58:	movtls	r0, #2
    ad5c:	b	a3b4 <fputs@plt+0x107c>
    ad60:	cmp	r0, #968	; 0x3c8
    ad64:	movweq	r0, #17264	; 0x4370
    ad68:	movteq	r0, #2
    ad6c:	beq	a3b4 <fputs@plt+0x107c>
    ad70:	movw	r3, #969	; 0x3c9
    ad74:	cmp	r0, r3
    ad78:	movweq	r0, #17272	; 0x4378
    ad7c:	movteq	r0, #2
    ad80:	beq	a3b4 <fputs@plt+0x107c>
    ad84:	b	a560 <fputs@plt+0x1228>
    ad88:	cmp	r0, #160	; 0xa0
    ad8c:	movweq	r0, #15872	; 0x3e00
    ad90:	movteq	r0, #2
    ad94:	beq	a3b4 <fputs@plt+0x107c>
    ad98:	cmp	r0, #161	; 0xa1
    ad9c:	movweq	r0, #15880	; 0x3e08
    ada0:	movteq	r0, #2
    ada4:	beq	a3b4 <fputs@plt+0x107c>
    ada8:	b	a560 <fputs@plt+0x1228>
    adac:	movw	r3, #953	; 0x3b9
    adb0:	cmp	r0, r3
    adb4:	movweq	r0, #17128	; 0x42e8
    adb8:	movteq	r0, #2
    adbc:	beq	a3b4 <fputs@plt+0x107c>
    adc0:	add	r3, r3, #1
    adc4:	cmp	r0, r3
    adc8:	movweq	r0, #17136	; 0x42f0
    adcc:	movteq	r0, #2
    add0:	beq	a3b4 <fputs@plt+0x107c>
    add4:	b	a560 <fputs@plt+0x1228>
    add8:	cmp	r0, #190	; 0xbe
    addc:	movweq	r0, #16128	; 0x3f00
    ade0:	movteq	r0, #2
    ade4:	beq	a3b4 <fputs@plt+0x107c>
    ade8:	cmp	r0, #191	; 0xbf
    adec:	movweq	r0, #16140	; 0x3f0c
    adf0:	movteq	r0, #2
    adf4:	beq	a3b4 <fputs@plt+0x107c>
    adf8:	b	a560 <fputs@plt+0x1228>
    adfc:	cmp	r0, #250	; 0xfa
    ae00:	movweq	r0, #16740	; 0x4164
    ae04:	movteq	r0, #2
    ae08:	beq	a3b4 <fputs@plt+0x107c>
    ae0c:	cmp	r0, #251	; 0xfb
    ae10:	movweq	r0, #16752	; 0x4170
    ae14:	movteq	r0, #2
    ae18:	beq	a3b4 <fputs@plt+0x107c>
    ae1c:	b	a560 <fputs@plt+0x1228>
    ae20:	cmp	r0, #220	; 0xdc
    ae24:	movweq	r0, #16436	; 0x4034
    ae28:	movteq	r0, #2
    ae2c:	beq	a3b4 <fputs@plt+0x107c>
    ae30:	cmp	r0, #221	; 0xdd
    ae34:	movweq	r0, #16444	; 0x403c
    ae38:	movteq	r0, #2
    ae3c:	beq	a3b4 <fputs@plt+0x107c>
    ae40:	b	a560 <fputs@plt+0x1228>
    ae44:	movw	r3, #946	; 0x3b2
    ae48:	cmp	r0, r3
    ae4c:	movweq	r0, #17068	; 0x42ac
    ae50:	movteq	r0, #2
    ae54:	beq	a3b4 <fputs@plt+0x107c>
    ae58:	add	r3, r3, #1
    ae5c:	cmp	r0, r3
    ae60:	movweq	r0, #17076	; 0x42b4
    ae64:	movteq	r0, #2
    ae68:	beq	a3b4 <fputs@plt+0x107c>
    ae6c:	b	a560 <fputs@plt+0x1228>
    ae70:	movw	r3, #8240	; 0x2030
    ae74:	cmp	r0, r3
    ae78:	movweq	r0, #17396	; 0x43f4
    ae7c:	movteq	r0, #2
    ae80:	beq	a3b4 <fputs@plt+0x107c>
    ae84:	add	r3, r3, #2
    ae88:	cmp	r0, r3
    ae8c:	movweq	r0, #17408	; 0x4400
    ae90:	movteq	r0, #2
    ae94:	beq	a3b4 <fputs@plt+0x107c>
    ae98:	b	a560 <fputs@plt+0x1228>
    ae9c:	cmp	r0, #932	; 0x3a4
    aea0:	movweq	r0, #17008	; 0x4270
    aea4:	movteq	r0, #2
    aea8:	beq	a3b4 <fputs@plt+0x107c>
    aeac:	movw	r3, #933	; 0x3a5
    aeb0:	cmp	r0, r3
    aeb4:	movweq	r0, #17016	; 0x4278
    aeb8:	movteq	r0, #2
    aebc:	beq	a3b4 <fputs@plt+0x107c>
    aec0:	b	a560 <fputs@plt+0x1228>
    aec4:	cmp	r0, #235	; 0xeb
    aec8:	movweq	r0, #16584	; 0x40c8
    aecc:	movteq	r0, #2
    aed0:	beq	a3b4 <fputs@plt+0x107c>
    aed4:	cmp	r0, #236	; 0xec
    aed8:	movweq	r0, #16592	; 0x40d0
    aedc:	movteq	r0, #2
    aee0:	beq	a3b4 <fputs@plt+0x107c>
    aee4:	b	a560 <fputs@plt+0x1228>
    aee8:	cmp	r0, #205	; 0xcd
    aeec:	movweq	r0, #16284	; 0x3f9c
    aef0:	movteq	r0, #2
    aef4:	beq	a3b4 <fputs@plt+0x107c>
    aef8:	cmp	r0, #206	; 0xce
    aefc:	movweq	r0, #16296	; 0x3fa8
    af00:	movteq	r0, #2
    af04:	beq	a3b4 <fputs@plt+0x107c>
    af08:	b	a560 <fputs@plt+0x1228>
    af0c:	movw	r3, #8594	; 0x2192
    af10:	cmp	r0, r3
    af14:	movweq	r0, #17536	; 0x4480
    af18:	movteq	r0, #2
    af1c:	beq	a3b4 <fputs@plt+0x107c>
    af20:	add	r3, r3, #1
    af24:	cmp	r0, r3
    af28:	movweq	r0, #17544	; 0x4488
    af2c:	movteq	r0, #2
    af30:	beq	a3b4 <fputs@plt+0x107c>
    af34:	b	a560 <fputs@plt+0x1228>
    af38:	movw	r3, #8764	; 0x223c
    af3c:	cmp	r0, r3
    af40:	movweq	r0, #17788	; 0x457c
    af44:	movteq	r0, #2
    af48:	beq	a3b4 <fputs@plt+0x107c>
    af4c:	add	r3, r3, #9
    af50:	cmp	r0, r3
    af54:	movweq	r0, #17796	; 0x4584
    af58:	movteq	r0, #2
    af5c:	beq	a3b4 <fputs@plt+0x107c>
    af60:	b	a560 <fputs@plt+0x1228>
    af64:	cmp	r0, #175	; 0xaf
    af68:	movweq	r0, #15992	; 0x3e78
    af6c:	movteq	r0, #2
    af70:	beq	a3b4 <fputs@plt+0x107c>
    af74:	cmp	r0, #176	; 0xb0
    af78:	movweq	r0, #16000	; 0x3e80
    af7c:	movteq	r0, #2
    af80:	beq	a3b4 <fputs@plt+0x107c>
    af84:	b	a560 <fputs@plt+0x1228>
    af88:	movw	r3, #8715	; 0x220b
    af8c:	cmp	r0, r3
    af90:	movweq	r0, #17660	; 0x44fc
    af94:	movteq	r0, #2
    af98:	beq	a3b4 <fputs@plt+0x107c>
    af9c:	add	r3, r3, #4
    afa0:	cmp	r0, r3
    afa4:	movweq	r0, #17668	; 0x4504
    afa8:	movteq	r0, #2
    afac:	beq	a3b4 <fputs@plt+0x107c>
    afb0:	b	a560 <fputs@plt+0x1228>
    afb4:	cmp	r0, #916	; 0x394
    afb8:	movweq	r0, #16876	; 0x41ec
    afbc:	movteq	r0, #2
    afc0:	beq	a3b4 <fputs@plt+0x107c>
    afc4:	movw	r3, #917	; 0x395
    afc8:	cmp	r0, r3
    afcc:	movweq	r0, #16884	; 0x41f4
    afd0:	movteq	r0, #2
    afd4:	beq	a3b4 <fputs@plt+0x107c>
    afd8:	b	a560 <fputs@plt+0x1228>
    afdc:	movw	r3, #8901	; 0x22c5
    afe0:	cmp	r0, r3
    afe4:	movweq	r0, #17912	; 0x45f8
    afe8:	movteq	r0, #2
    afec:	beq	a3b4 <fputs@plt+0x107c>
    aff0:	add	r3, r3, #67	; 0x43
    aff4:	cmp	r0, r3
    aff8:	movweq	r0, #17920	; 0x4600
    affc:	movteq	r0, #2
    b000:	beq	a3b4 <fputs@plt+0x107c>
    b004:	b	a560 <fputs@plt+0x1228>
    b008:	cmp	r0, #167	; 0xa7
    b00c:	movweq	r0, #15936	; 0x3e40
    b010:	movteq	r0, #2
    b014:	beq	a3b4 <fputs@plt+0x107c>
    b018:	cmp	r0, #168	; 0xa8
    b01c:	movweq	r0, #15944	; 0x3e48
    b020:	movteq	r0, #2
    b024:	beq	a3b4 <fputs@plt+0x107c>
    b028:	b	a560 <fputs@plt+0x1228>
    b02c:	movw	r0, #17200	; 0x4330
    b030:	movt	r0, #2
    b034:	b	a3b4 <fputs@plt+0x107c>
    b038:	movw	r0, #17044	; 0x4294
    b03c:	movt	r0, #2
    b040:	b	a3b4 <fputs@plt+0x107c>
    b044:	movw	r0, #16272	; 0x3f90
    b048:	movt	r0, #2
    b04c:	b	a3b4 <fputs@plt+0x107c>
    b050:	movw	r0, #15904	; 0x3e20
    b054:	movt	r0, #2
    b058:	b	a3b4 <fputs@plt+0x107c>
    b05c:	movw	r0, #17804	; 0x458c
    b060:	movt	r0, #2
    b064:	b	a3b4 <fputs@plt+0x107c>
    b068:	movw	r0, #16008	; 0x3e88
    b06c:	movt	r0, #2
    b070:	b	a3b4 <fputs@plt+0x107c>
    b074:	movw	r0, #16344	; 0x3fd8
    b078:	movt	r0, #2
    b07c:	b	a3b4 <fputs@plt+0x107c>
    b080:	movw	r0, #16028	; 0x3e9c
    b084:	movt	r0, #2
    b088:	b	a3b4 <fputs@plt+0x107c>
    b08c:	movw	r0, #15984	; 0x3e70
    b090:	movt	r0, #2
    b094:	b	a3b4 <fputs@plt+0x107c>
    b098:	movw	r0, #16116	; 0x3ef4
    b09c:	movt	r0, #2
    b0a0:	b	a3b4 <fputs@plt+0x107c>
    b0a4:	movw	r0, #17472	; 0x4440
    b0a8:	movt	r0, #2
    b0ac:	b	a3b4 <fputs@plt+0x107c>
    b0b0:	movw	r0, #16364	; 0x3fec
    b0b4:	movt	r0, #2
    b0b8:	b	a3b4 <fputs@plt+0x107c>
    b0bc:	movw	r0, #17456	; 0x4430
    b0c0:	movt	r0, #2
    b0c4:	b	a3b4 <fputs@plt+0x107c>
    b0c8:	movw	r0, #17104	; 0x42d0
    b0cc:	movt	r0, #2
    b0d0:	b	a3b4 <fputs@plt+0x107c>
    b0d4:	movw	r0, #17388	; 0x43ec
    b0d8:	movt	r0, #2
    b0dc:	b	a3b4 <fputs@plt+0x107c>
    b0e0:	movw	r0, #17600	; 0x44c0
    b0e4:	movt	r0, #2
    b0e8:	b	a3b4 <fputs@plt+0x107c>
    b0ec:	movw	r0, #17492	; 0x4454
    b0f0:	movt	r0, #2
    b0f4:	b	a3b4 <fputs@plt+0x107c>
    b0f8:	movw	r0, #16404	; 0x4014
    b0fc:	movt	r0, #2
    b100:	b	a3b4 <fputs@plt+0x107c>
    b104:	movw	r0, #17220	; 0x4344
    b108:	movt	r0, #2
    b10c:	b	a3b4 <fputs@plt+0x107c>
    b110:	movw	r0, #17508	; 0x4464
    b114:	movt	r0, #2
    b118:	b	a3b4 <fputs@plt+0x107c>
    b11c:	movw	r0, #17060	; 0x42a4
    b120:	movt	r0, #2
    b124:	b	a3b4 <fputs@plt+0x107c>
    b128:	movw	r0, #15888	; 0x3e10
    b12c:	movt	r0, #2
    b130:	b	a3b4 <fputs@plt+0x107c>
    b134:	movw	r0, #17744	; 0x4550
    b138:	movt	r0, #2
    b13c:	b	a3b4 <fputs@plt+0x107c>
    b140:	movw	r0, #16984	; 0x4258
    b144:	movt	r0, #2
    b148:	b	a3b4 <fputs@plt+0x107c>
    b14c:	movw	r0, #16964	; 0x4244
    b150:	movt	r0, #2
    b154:	b	a3b4 <fputs@plt+0x107c>
    b158:	movw	r0, #17364	; 0x43d4
    b15c:	movt	r0, #2
    b160:	b	a3b4 <fputs@plt+0x107c>
    b164:	movw	r0, #17868	; 0x45cc
    b168:	movt	r0, #2
    b16c:	b	a3b4 <fputs@plt+0x107c>
    b170:	movw	r0, #17760	; 0x4560
    b174:	movt	r0, #2
    b178:	b	a3b4 <fputs@plt+0x107c>
    b17c:	movw	r0, #16760	; 0x4178
    b180:	movt	r0, #2
    b184:	b	a3b4 <fputs@plt+0x107c>
    b188:	movw	r0, #16456	; 0x4048
    b18c:	movt	r0, #2
    b190:	b	a3b4 <fputs@plt+0x107c>
    b194:	movw	r0, #16640	; 0x4100
    b198:	movt	r0, #2
    b19c:	b	a3b4 <fputs@plt+0x107c>
    b1a0:	movw	r0, #16472	; 0x4058
    b1a4:	movt	r0, #2
    b1a8:	b	a3b4 <fputs@plt+0x107c>
    b1ac:	movw	r0, #16796	; 0x419c
    b1b0:	movt	r0, #2
    b1b4:	b	a3b4 <fputs@plt+0x107c>
    b1b8:	movw	r0, #17164	; 0x430c
    b1bc:	movt	r0, #2
    b1c0:	b	a3b4 <fputs@plt+0x107c>
    b1c4:	movw	r0, #16196	; 0x3f44
    b1c8:	movt	r0, #2
    b1cc:	b	a3b4 <fputs@plt+0x107c>
    b1d0:	movw	r0, #16780	; 0x418c
    b1d4:	movt	r0, #2
    b1d8:	b	a3b4 <fputs@plt+0x107c>
    b1dc:	movw	r0, #17144	; 0x42f8
    b1e0:	movt	r0, #2
    b1e4:	b	a3b4 <fputs@plt+0x107c>
    b1e8:	movw	r0, #16152	; 0x3f18
    b1ec:	movt	r0, #2
    b1f0:	b	a3b4 <fputs@plt+0x107c>
    b1f4:	movw	r0, #16496	; 0x4070
    b1f8:	movt	r0, #2
    b1fc:	b	a3b4 <fputs@plt+0x107c>
    b200:	movw	r0, #16176	; 0x3f30
    b204:	movt	r0, #2
    b208:	b	a3b4 <fputs@plt+0x107c>
    b20c:	movw	r0, #17348	; 0x43c4
    b210:	movt	r0, #2
    b214:	b	a3b4 <fputs@plt+0x107c>
    b218:	movw	r0, #17300	; 0x4394
    b21c:	movt	r0, #2
    b220:	b	a3b4 <fputs@plt+0x107c>
    b224:	movw	r0, #17280	; 0x4380
    b228:	movt	r0, #2
    b22c:	b	a3b4 <fputs@plt+0x107c>
    b230:	movw	r0, #17236	; 0x4354
    b234:	movt	r0, #2
    b238:	b	a3b4 <fputs@plt+0x107c>
    b23c:	movw	r0, #17928	; 0x4608
    b240:	movt	r0, #2
    b244:	b	a3b4 <fputs@plt+0x107c>
    b248:	movw	r0, #15952	; 0x3e50
    b24c:	movt	r0, #2
    b250:	b	a3b4 <fputs@plt+0x107c>
    b254:	movw	r0, #17316	; 0x43a4
    b258:	movt	r0, #2
    b25c:	b	a3b4 <fputs@plt+0x107c>
    b260:	movw	r0, #15968	; 0x3e60
    b264:	movt	r0, #2
    b268:	b	a3b4 <fputs@plt+0x107c>
    b26c:	movw	r0, #15924	; 0x3e34
    b270:	movt	r0, #2
    b274:	b	a3b4 <fputs@plt+0x107c>
    b278:	movw	r0, #17692	; 0x451c
    b27c:	movt	r0, #2
    b280:	b	a3b4 <fputs@plt+0x107c>
    b284:	movw	r0, #17584	; 0x44b0
    b288:	movt	r0, #2
    b28c:	b	a3b4 <fputs@plt+0x107c>
    b290:	movw	r0, #17948	; 0x461c
    b294:	movt	r0, #2
    b298:	b	a3b4 <fputs@plt+0x107c>
    b29c:	movw	r0, #17676	; 0x450c
    b2a0:	movt	r0, #2
    b2a4:	b	a3b4 <fputs@plt+0x107c>
    b2a8:	movw	r0, #16896	; 0x4200
    b2ac:	movt	r0, #2
    b2b0:	b	a3b4 <fputs@plt+0x107c>
    b2b4:	movw	r0, #17836	; 0x45ac
    b2b8:	movt	r0, #2
    b2bc:	b	a3b4 <fputs@plt+0x107c>
    b2c0:	movw	r0, #16912	; 0x4210
    b2c4:	movt	r0, #2
    b2c8:	b	a3b4 <fputs@plt+0x107c>
    b2cc:	movw	r0, #17652	; 0x44f4
    b2d0:	movt	r0, #2
    b2d4:	b	a3b4 <fputs@plt+0x107c>
    b2d8:	movw	r0, #17776	; 0x4570
    b2dc:	movt	r0, #2
    b2e0:	b	a3b4 <fputs@plt+0x107c>
    b2e4:	movw	r0, #16428	; 0x402c
    b2e8:	movt	r0, #2
    b2ec:	b	a3b4 <fputs@plt+0x107c>
    b2f0:	movw	r0, #17528	; 0x4478
    b2f4:	movt	r0, #2
    b2f8:	b	a3b4 <fputs@plt+0x107c>
    b2fc:	movw	r0, #16836	; 0x41c4
    b300:	movt	r0, #2
    b304:	b	a3b4 <fputs@plt+0x107c>
    b308:	movw	r0, #17884	; 0x45dc
    b30c:	movt	r0, #2
    b310:	b	a3b4 <fputs@plt+0x107c>
    b314:	movw	r0, #16232	; 0x3f68
    b318:	movt	r0, #2
    b31c:	b	a3b4 <fputs@plt+0x107c>
    b320:	movw	r0, #16096	; 0x3ee0
    b324:	movt	r0, #2
    b328:	b	a3b4 <fputs@plt+0x107c>
    b32c:	movw	r0, #16532	; 0x4094
    b330:	movt	r0, #2
    b334:	b	a3b4 <fputs@plt+0x107c>
    b338:	movw	r0, #17960	; 0x4628
    b33c:	movt	r0, #2
    b340:	b	a3b4 <fputs@plt+0x107c>
    b344:	movw	r0, #16684	; 0x412c
    b348:	movt	r0, #2
    b34c:	b	a3b4 <fputs@plt+0x107c>
    b350:	movw	r0, #17636	; 0x44e4
    b354:	movt	r0, #2
    b358:	b	a3b4 <fputs@plt+0x107c>
    b35c:	movw	r0, #18004	; 0x4654
    b360:	movt	r0, #2
    b364:	b	a3b4 <fputs@plt+0x107c>
    b368:	movw	r0, #16852	; 0x41d4
    b36c:	movt	r0, #2
    b370:	b	a3b4 <fputs@plt+0x107c>
    b374:	movw	r0, #17620	; 0x44d4
    b378:	movt	r0, #2
    b37c:	b	a3b4 <fputs@plt+0x107c>
    b380:	movw	r0, #16256	; 0x3f80
    b384:	movt	r0, #2
    b388:	b	a3b4 <fputs@plt+0x107c>
    b38c:	movw	r0, #16080	; 0x3ed0
    b390:	movt	r0, #2
    b394:	b	a3b4 <fputs@plt+0x107c>
    b398:	movw	r0, #16552	; 0x40a8
    b39c:	movt	r0, #2
    b3a0:	b	a3b4 <fputs@plt+0x107c>
    b3a4:	movw	r0, #16384	; 0x4000
    b3a8:	movt	r0, #2
    b3ac:	b	a3b4 <fputs@plt+0x107c>
    b3b0:	movw	r0, #16704	; 0x4140
    b3b4:	movt	r0, #2
    b3b8:	b	a3b4 <fputs@plt+0x107c>
    b3bc:	movw	r0, #16928	; 0x4220
    b3c0:	movt	r0, #2
    b3c4:	b	a3b4 <fputs@plt+0x107c>
    b3c8:	movw	r0, #16320	; 0x3fc0
    b3cc:	movt	r0, #2
    b3d0:	b	a3b4 <fputs@plt+0x107c>
    b3d4:	movw	r0, #17712	; 0x4530
    b3d8:	movt	r0, #2
    b3dc:	b	a3b4 <fputs@plt+0x107c>
    b3e0:	movw	r0, #17820	; 0x459c
    b3e4:	movt	r0, #2
    b3e8:	b	a3b4 <fputs@plt+0x107c>
    b3ec:	movw	r0, #16868	; 0x41e4
    b3f0:	movt	r0, #2
    b3f4:	b	a3b4 <fputs@plt+0x107c>
    b3f8:	movw	r0, #16664	; 0x4118
    b3fc:	movt	r0, #2
    b400:	b	a3b4 <fputs@plt+0x107c>
    b404:	movw	r0, #16516	; 0x4084
    b408:	movt	r0, #2
    b40c:	b	a3b4 <fputs@plt+0x107c>
    b410:	movw	r0, #17728	; 0x4540
    b414:	movt	r0, #2
    b418:	b	a3b4 <fputs@plt+0x107c>
    b41c:	movw	r0, #16304	; 0x3fb0
    b420:	movt	r0, #2
    b424:	b	a3b4 <fputs@plt+0x107c>
    b428:	movw	r0, #17552	; 0x4490
    b42c:	movt	r0, #2
    b430:	b	a3b4 <fputs@plt+0x107c>
    b434:	movw	r0, #16044	; 0x3eac
    b438:	movt	r0, #2
    b43c:	b	a3b4 <fputs@plt+0x107c>
    b440:	movw	r0, #17568	; 0x44a0
    b444:	movt	r0, #2
    b448:	b	a3b4 <fputs@plt+0x107c>
    b44c:	movw	r0, #17904	; 0x45f0
    b450:	movt	r0, #2
    b454:	b	a3b4 <fputs@plt+0x107c>
    b458:	movw	r0, #17852	; 0x45bc
    b45c:	movt	r0, #2
    b460:	b	a3b4 <fputs@plt+0x107c>
    b464:	movw	r0, #17332	; 0x43b4
    b468:	movt	r0, #2
    b46c:	b	a3b4 <fputs@plt+0x107c>
    b470:	movw	r0, #16060	; 0x3ebc
    b474:	movt	r0, #2
    b478:	b	a3b4 <fputs@plt+0x107c>
    b47c:	movw	r0, #17084	; 0x42bc
    b480:	movt	r0, #2
    b484:	b	a3b4 <fputs@plt+0x107c>
    b488:	movw	r0, #17416	; 0x4408
    b48c:	movt	r0, #2
    b490:	b	a3b4 <fputs@plt+0x107c>
    b494:	movw	r0, #17180	; 0x431c
    b498:	movt	r0, #2
    b49c:	b	a3b4 <fputs@plt+0x107c>
    b4a0:	movw	r0, #17436	; 0x441c
    b4a4:	movt	r0, #2
    b4a8:	b	a3b4 <fputs@plt+0x107c>
    b4ac:	movw	r0, #16576	; 0x40c0
    b4b0:	movt	r0, #2
    b4b4:	b	a3b4 <fputs@plt+0x107c>
    b4b8:	movw	r0, #16728	; 0x4158
    b4bc:	movt	r0, #2
    b4c0:	b	a3b4 <fputs@plt+0x107c>
    b4c4:	movw	r0, #16212	; 0x3f54
    b4c8:	movt	r0, #2
    b4cc:	b	a3b4 <fputs@plt+0x107c>
    b4d0:	movw	r0, #16948	; 0x4234
    b4d4:	movt	r0, #2
    b4d8:	b	a3b4 <fputs@plt+0x107c>
    b4dc:	movw	r0, #17028	; 0x4284
    b4e0:	movt	r0, #2
    b4e4:	b	a3b4 <fputs@plt+0x107c>
    b4e8:	movw	r0, #16604	; 0x40dc
    b4ec:	movt	r0, #2
    b4f0:	b	a3b4 <fputs@plt+0x107c>
    b4f4:	movw	r0, #17968	; 0x4630
    b4f8:	movt	r0, #2
    b4fc:	b	a3b4 <fputs@plt+0x107c>
    b500:	movw	r0, #16624	; 0x40f0
    b504:	movt	r0, #2
    b508:	b	a3b4 <fputs@plt+0x107c>
    b50c:	movw	r0, #17120	; 0x42e0
    b510:	movt	r0, #2
    b514:	b	a3b4 <fputs@plt+0x107c>
    b518:	movw	r0, #17256	; 0x4368
    b51c:	movt	r0, #2
    b520:	b	a3b4 <fputs@plt+0x107c>
    b524:	movw	r0, #16812	; 0x41ac
    b528:	movt	r0, #2
    b52c:	b	a3b4 <fputs@plt+0x107c>
    b530:	movw	r0, #17984	; 0x4640
    b534:	movt	r0, #2
    b538:	b	a3b4 <fputs@plt+0x107c>
    b53c:	movw	r3, #8464	; 0x2110
    b540:	movt	r3, #3
    b544:	ldr	r2, [r3]
    b548:	cmp	r2, #0
    b54c:	bxeq	lr
    b550:	ldr	r3, [r3, #4]
    b554:	cmp	r3, #0
    b558:	movw	r3, #12388	; 0x3064
    b55c:	movt	r3, #3
    b560:	beq	b57c <fputs@plt+0x2244>
    b564:	movw	r0, #18072	; 0x4698
    b568:	mov	r1, #1
    b56c:	ldr	r3, [r3]
    b570:	movt	r0, #2
    b574:	mov	r2, #5
    b578:	b	91f4 <fwrite@plt>
    b57c:	movw	r0, #18064	; 0x4690
    b580:	mov	r1, #1
    b584:	ldr	r3, [r3]
    b588:	movt	r0, #2
    b58c:	mov	r2, #6
    b590:	b	91f4 <fwrite@plt>
    b594:	ldr	ip, [r1, #16]
    b598:	ldr	r2, [r0, #24]
    b59c:	push	{r4}		; (str r4, [sp, #-4]!)
    b5a0:	cmp	r2, ip
    b5a4:	ldr	r3, [r1, #24]
    b5a8:	ldr	r4, [r0, #16]
    b5ac:	movlt	ip, #0
    b5b0:	movge	ip, #1
    b5b4:	cmp	r4, r3
    b5b8:	movgt	ip, #0
    b5bc:	cmp	ip, #0
    b5c0:	bne	b5d8 <fputs@plt+0x22a0>
    b5c4:	cmp	r2, r3
    b5c8:	pop	{r4}		; (ldr r4, [sp], #4)
    b5cc:	movge	r0, #0
    b5d0:	movlt	r0, #1
    b5d4:	bx	lr
    b5d8:	ldr	r0, [r0, #20]
    b5dc:	ldr	r3, [r1, #20]
    b5e0:	pop	{r4}		; (ldr r4, [sp], #4)
    b5e4:	cmp	r0, r3
    b5e8:	movge	r0, #0
    b5ec:	movlt	r0, #1
    b5f0:	bx	lr
    b5f4:	push	{r4, r5, lr}
    b5f8:	sub	sp, sp, #20
    b5fc:	movw	lr, #12392	; 0x3068
    b600:	movt	lr, #3
    b604:	ldr	ip, [sp, #32]
    b608:	movw	r4, #18088	; 0x46a8
    b60c:	movt	r4, #2
    b610:	ldr	r5, [lr]
    b614:	cmp	ip, #0
    b618:	movw	lr, #18080	; 0x46a0
    b61c:	movt	lr, #2
    b620:	str	r2, [sp, #4]
    b624:	moveq	ip, r4
    b628:	cmp	r3, #0
    b62c:	str	r1, [sp, #8]
    b630:	movw	r2, #18096	; 0x46b0
    b634:	str	r0, [sp, #12]
    b638:	moveq	r3, lr
    b63c:	mov	r0, r5
    b640:	str	ip, [sp]
    b644:	movt	r2, #2
    b648:	mov	r1, #1
    b64c:	bl	9248 <__fprintf_chk@plt>
    b650:	mov	r0, #0
    b654:	add	sp, sp, #20
    b658:	pop	{r4, r5, pc}
    b65c:	push	{r4, r5, r6, r7, r8, lr}
    b660:	movw	r5, #12328	; 0x3028
    b664:	movt	r5, #3
    b668:	sub	sp, sp, #88	; 0x58
    b66c:	mov	r4, r0
    b670:	mov	r0, #12
    b674:	ldr	r3, [r5]
    b678:	str	r3, [sp, #84]	; 0x54
    b67c:	bl	21de0 <_Znwj@@Base>
    b680:	movw	r1, #19852	; 0x4d8c
    b684:	movt	r1, #2
    b688:	mov	r6, r0
    b68c:	bl	229a4 <_ZdlPv@@Base+0xb74>
    b690:	cmp	r4, #0
    b694:	beq	b6c8 <fputs@plt+0x2390>
    b698:	ldrb	r3, [r4]
    b69c:	cmp	r3, #32
    b6a0:	bne	b6c8 <fputs@plt+0x2390>
    b6a4:	add	r2, r4, #1
    b6a8:	b	b6bc <fputs@plt+0x2384>
    b6ac:	ldrb	r3, [r2]
    b6b0:	add	r2, r2, #1
    b6b4:	cmp	r3, #32
    b6b8:	bne	b6c8 <fputs@plt+0x2390>
    b6bc:	cmp	r2, #0
    b6c0:	mov	r4, r2
    b6c4:	bne	b6ac <fputs@plt+0x2374>
    b6c8:	movw	r1, #23244	; 0x5acc
    b6cc:	mov	r0, r4
    b6d0:	movt	r1, #2
    b6d4:	bl	9104 <fopen@plt>
    b6d8:	cmp	r0, #0
    b6dc:	beq	b7fc <fputs@plt+0x24c4>
    b6e0:	bl	90a4 <fclose@plt>
    b6e4:	movw	r1, #18192	; 0x4710
    b6e8:	add	r0, sp, #12
    b6ec:	movt	r1, #2
    b6f0:	bl	229a4 <_ZdlPv@@Base+0xb74>
    b6f4:	cmp	r4, #0
    b6f8:	beq	b840 <fputs@plt+0x2508>
    b6fc:	mov	r0, r4
    b700:	add	r7, sp, #24
    b704:	bl	9170 <strlen@plt>
    b708:	ldr	r1, [sp, #12]
    b70c:	ldr	r2, [sp, #16]
    b710:	mov	r3, r4
    b714:	str	r0, [sp]
    b718:	mov	r0, r7
    b71c:	bl	22d70 <_ZdlPv@@Base+0xf40>
    b720:	mov	r3, #2
    b724:	ldr	r1, [sp, #24]
    b728:	str	r3, [sp]
    b72c:	add	r0, sp, #36	; 0x24
    b730:	movw	r3, #18204	; 0x471c
    b734:	ldr	r2, [sp, #28]
    b738:	movt	r3, #2
    b73c:	bl	22d70 <_ZdlPv@@Base+0xf40>
    b740:	mov	r3, #11
    b744:	ldr	r1, [sp, #36]	; 0x24
    b748:	str	r3, [sp]
    b74c:	add	r0, sp, #48	; 0x30
    b750:	movw	r3, #18208	; 0x4720
    b754:	ldr	r2, [sp, #40]	; 0x28
    b758:	movt	r3, #2
    b75c:	bl	22d70 <_ZdlPv@@Base+0xf40>
    b760:	cmp	r4, #0
    b764:	beq	b82c <fputs@plt+0x24f4>
    b768:	mov	r0, r4
    b76c:	add	r8, sp, #60	; 0x3c
    b770:	bl	9170 <strlen@plt>
    b774:	ldr	r1, [sp, #48]	; 0x30
    b778:	ldr	r2, [sp, #52]	; 0x34
    b77c:	mov	r3, r4
    b780:	str	r0, [sp]
    b784:	mov	r0, r8
    b788:	bl	22d70 <_ZdlPv@@Base+0xf40>
    b78c:	mov	r3, #2
    b790:	ldr	r1, [sp, #60]	; 0x3c
    b794:	str	r3, [sp]
    b798:	add	r0, sp, #72	; 0x48
    b79c:	movw	r3, #18220	; 0x472c
    b7a0:	ldr	r2, [sp, #64]	; 0x40
    b7a4:	movt	r3, #2
    b7a8:	bl	22d70 <_ZdlPv@@Base+0xf40>
    b7ac:	mov	r0, r6
    b7b0:	add	r1, sp, #72	; 0x48
    b7b4:	bl	22c88 <_ZdlPv@@Base+0xe58>
    b7b8:	add	r0, sp, #72	; 0x48
    b7bc:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b7c0:	mov	r0, r8
    b7c4:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b7c8:	add	r0, sp, #48	; 0x30
    b7cc:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b7d0:	add	r0, sp, #36	; 0x24
    b7d4:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b7d8:	mov	r0, r7
    b7dc:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b7e0:	add	r0, sp, #12
    b7e4:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b7e8:	movw	r3, #8464	; 0x2110
    b7ec:	movt	r3, #3
    b7f0:	ldr	r3, [r3, #4]
    b7f4:	cmp	r3, #0
    b7f8:	beq	b818 <fputs@plt+0x24e0>
    b7fc:	ldr	r2, [sp, #84]	; 0x54
    b800:	mov	r0, r6
    b804:	ldr	r3, [r5]
    b808:	cmp	r2, r3
    b80c:	bne	b854 <fputs@plt+0x251c>
    b810:	add	sp, sp, #88	; 0x58
    b814:	pop	{r4, r5, r6, r7, r8, pc}
    b818:	movw	r1, #18224	; 0x4730
    b81c:	mov	r0, r6
    b820:	movt	r1, #2
    b824:	bl	22c10 <_ZdlPv@@Base+0xde0>
    b828:	b	b7fc <fputs@plt+0x24c4>
    b82c:	add	r8, sp, #60	; 0x3c
    b830:	add	r1, sp, #48	; 0x30
    b834:	mov	r0, r8
    b838:	bl	22a38 <_ZdlPv@@Base+0xc08>
    b83c:	b	b78c <fputs@plt+0x2454>
    b840:	add	r7, sp, #24
    b844:	add	r1, sp, #12
    b848:	mov	r0, r7
    b84c:	bl	22a38 <_ZdlPv@@Base+0xc08>
    b850:	b	b720 <fputs@plt+0x23e8>
    b854:	bl	923c <__stack_chk_fail@plt>
    b858:	mov	r0, r6
    b85c:	bl	21e30 <_ZdlPv@@Base>
    b860:	bl	9110 <__cxa_end_cleanup@plt>
    b864:	add	r0, sp, #72	; 0x48
    b868:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b86c:	mov	r0, r8
    b870:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b874:	add	r0, sp, #48	; 0x30
    b878:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b87c:	add	r0, sp, #36	; 0x24
    b880:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b884:	mov	r0, r7
    b888:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b88c:	add	r0, sp, #12
    b890:	bl	22a90 <_ZdlPv@@Base+0xc60>
    b894:	bl	9110 <__cxa_end_cleanup@plt>
    b898:	b	b88c <fputs@plt+0x2554>
    b89c:	b	b87c <fputs@plt+0x2544>
    b8a0:	b	b884 <fputs@plt+0x254c>
    b8a4:	b	b874 <fputs@plt+0x253c>
    b8a8:	b	b86c <fputs@plt+0x2534>
    b8ac:	bx	lr
    b8b0:	push	{r4, lr}
    b8b4:	mov	r4, r0
    b8b8:	str	r1, [r0]
    b8bc:	mov	r3, #0
    b8c0:	add	r0, r0, #16
    b8c4:	str	r3, [r4, #4]
    b8c8:	str	r3, [r4, #8]
    b8cc:	movw	r1, #19852	; 0x4d8c
    b8d0:	str	r3, [r4, #12]
    b8d4:	movt	r1, #2
    b8d8:	bl	229a4 <_ZdlPv@@Base+0xb74>
    b8dc:	mov	r0, r4
    b8e0:	pop	{r4, pc}
    b8e4:	mov	r2, #0
    b8e8:	str	r2, [r0]
    b8ec:	str	r2, [r0, #4]
    b8f0:	str	r2, [r0, #8]
    b8f4:	bx	lr
    b8f8:	ldr	r0, [r0, #8]
    b8fc:	cmp	r0, #0
    b900:	ldrne	r0, [r0]
    b904:	bx	lr
    b908:	ldr	r3, [r0]
    b90c:	str	r3, [r0, #8]
    b910:	bx	lr
    b914:	ldr	r3, [r0, #8]
    b918:	cmp	r3, #0
    b91c:	ldrne	r3, [r3, #4]
    b920:	strne	r3, [r0, #8]
    b924:	bx	lr
    b928:	push	{r3, r4, r5, r6, r7, lr}
    b92c:	mov	r5, r0
    b930:	ldr	r4, [r0]
    b934:	mov	r6, r1
    b938:	mov	r0, #28
    b93c:	cmp	r4, #0
    b940:	beq	b988 <fputs@plt+0x2650>
    b944:	bl	21de0 <_Znwj@@Base>
    b948:	mov	r3, #0
    b94c:	movw	r1, #19852	; 0x4d8c
    b950:	movt	r1, #2
    b954:	mov	r4, r0
    b958:	str	r6, [r0]
    b95c:	add	r0, r0, #16
    b960:	str	r3, [r4, #4]
    b964:	str	r3, [r4, #8]
    b968:	str	r3, [r4, #12]
    b96c:	bl	229a4 <_ZdlPv@@Base+0xb74>
    b970:	ldr	r2, [r5, #4]
    b974:	mov	r3, r4
    b978:	str	r4, [r2, #4]
    b97c:	str	r4, [r5, #4]
    b980:	str	r3, [r5, #8]
    b984:	pop	{r3, r4, r5, r6, r7, pc}
    b988:	bl	21de0 <_Znwj@@Base>
    b98c:	movw	r1, #19852	; 0x4d8c
    b990:	movt	r1, #2
    b994:	mov	r7, r0
    b998:	str	r6, [r0]
    b99c:	add	r0, r0, #16
    b9a0:	str	r4, [r7, #4]
    b9a4:	str	r4, [r7, #8]
    b9a8:	str	r4, [r7, #12]
    b9ac:	bl	229a4 <_ZdlPv@@Base+0xb74>
    b9b0:	mov	r3, r7
    b9b4:	str	r7, [r5]
    b9b8:	str	r7, [r5, #4]
    b9bc:	str	r3, [r5, #8]
    b9c0:	pop	{r3, r4, r5, r6, r7, pc}
    b9c4:	mov	r0, r7
    b9c8:	bl	21e30 <_ZdlPv@@Base>
    b9cc:	bl	9110 <__cxa_end_cleanup@plt>
    b9d0:	mov	r0, r4
    b9d4:	bl	21e30 <_ZdlPv@@Base>
    b9d8:	bl	9110 <__cxa_end_cleanup@plt>
    b9dc:	push	{r4, lr}
    b9e0:	mov	r4, r0
    b9e4:	ldr	r0, [r0, #8]
    b9e8:	cmp	r0, #0
    b9ec:	popeq	{r4, pc}
    b9f0:	add	r0, r0, #16
    b9f4:	bl	22ab0 <_ZdlPv@@Base+0xc80>
    b9f8:	ldr	r3, [r4, #8]
    b9fc:	mov	r2, #1
    ba00:	str	r2, [r3, #8]
    ba04:	pop	{r4, pc}
    ba08:	ldr	r3, [r0, #8]
    ba0c:	cmp	r3, #0
    ba10:	movne	r2, #1
    ba14:	strne	r2, [r3, #12]
    ba18:	bx	lr
    ba1c:	ldr	r0, [r0, #8]
    ba20:	cmp	r0, #0
    ba24:	ldrne	r0, [r0, #12]
    ba28:	bx	lr
    ba2c:	ldr	r0, [r0, #8]
    ba30:	cmp	r0, #0
    ba34:	ldrne	r0, [r0, #8]
    ba38:	bx	lr
    ba3c:	ldr	r1, [r1, #8]
    ba40:	push	{r4, lr}
    ba44:	cmp	r1, #0
    ba48:	mov	r4, r0
    ba4c:	beq	ba60 <fputs@plt+0x2728>
    ba50:	add	r1, r1, #16
    ba54:	bl	22a38 <_ZdlPv@@Base+0xc08>
    ba58:	mov	r0, r4
    ba5c:	pop	{r4, pc}
    ba60:	movw	r1, #19852	; 0x4d8c
    ba64:	movt	r1, #2
    ba68:	bl	229a4 <_ZdlPv@@Base+0xb74>
    ba6c:	mov	r0, r4
    ba70:	pop	{r4, pc}
    ba74:	ldr	r3, [r1, #8]
    ba78:	push	{r4, lr}
    ba7c:	cmp	r3, #0
    ba80:	mov	r4, r0
    ba84:	beq	baa4 <fputs@plt+0x276c>
    ba88:	ldr	r1, [r3, #4]
    ba8c:	cmp	r1, #0
    ba90:	beq	baa4 <fputs@plt+0x276c>
    ba94:	add	r1, r1, #16
    ba98:	bl	22a38 <_ZdlPv@@Base+0xc08>
    ba9c:	mov	r0, r4
    baa0:	pop	{r4, pc}
    baa4:	mov	r0, r4
    baa8:	movw	r1, #19852	; 0x4d8c
    baac:	movt	r1, #2
    bab0:	bl	229a4 <_ZdlPv@@Base+0xb74>
    bab4:	mov	r0, r4
    bab8:	pop	{r4, pc}
    babc:	movw	r2, #26908	; 0x691c
    bac0:	movt	r2, #3
    bac4:	mov	r1, #0
    bac8:	str	r1, [r0, #20]
    bacc:	ldr	r2, [r2]
    bad0:	str	r1, [r0]
    bad4:	str	r2, [r0, #44]	; 0x2c
    bad8:	bx	lr
    badc:	push	{r4, r5, r6, r7}
    bae0:	add	ip, r0, #20
    bae4:	ldr	r4, [sp, #24]
    bae8:	mov	r5, r0
    baec:	str	r1, [r0]
    baf0:	str	r2, [r0, #4]
    baf4:	str	r3, [r0, #12]
    baf8:	ldm	r4!, {r0, r1, r2, r3}
    bafc:	ldr	r7, [sp, #20]
    bb00:	ldr	r6, [sp, #16]
    bb04:	str	r7, [r5, #8]
    bb08:	str	r6, [r5, #16]
    bb0c:	stmia	ip!, {r0, r1, r2, r3}
    bb10:	ldm	r4, {r0, r1, r2}
    bb14:	stm	ip, {r0, r1, r2}
    bb18:	mov	r0, r5
    bb1c:	pop	{r4, r5, r6, r7}
    bb20:	bx	lr
    bb24:	push	{r3, lr}
    bb28:	ldr	r2, [r0]
    bb2c:	ldr	r3, [r1]
    bb30:	cmp	r2, r3
    bb34:	beq	bb40 <fputs@plt+0x2808>
    bb38:	mov	r0, #0
    bb3c:	pop	{r3, pc}
    bb40:	ldr	r2, [r0, #4]
    bb44:	ldr	r3, [r1, #4]
    bb48:	cmp	r2, r3
    bb4c:	bne	bb38 <fputs@plt+0x2800>
    bb50:	ldr	r2, [r0, #12]
    bb54:	ldr	r3, [r1, #12]
    bb58:	cmp	r2, r3
    bb5c:	bne	bb38 <fputs@plt+0x2800>
    bb60:	ldr	r2, [r0, #16]
    bb64:	ldr	r3, [r1, #16]
    bb68:	cmp	r2, r3
    bb6c:	bne	bb38 <fputs@plt+0x2800>
    bb70:	add	r1, r1, #20
    bb74:	add	r0, r0, #20
    bb78:	bl	1b5b8 <fputs@plt+0x12280>
    bb7c:	adds	r0, r0, #0
    bb80:	movne	r0, #1
    bb84:	pop	{r3, pc}
    bb88:	push	{r3, lr}
    bb8c:	bl	bb24 <fputs@plt+0x27ec>
    bb90:	rsbs	r0, r0, #1
    bb94:	movcc	r0, #0
    bb98:	pop	{r3, pc}
    bb9c:	mov	r2, #0
    bba0:	str	r2, [r0]
    bba4:	str	r2, [r0, #4]
    bba8:	str	r2, [r0, #8]
    bbac:	bx	lr
    bbb0:	push	{r4, lr}
    bbb4:	mov	r4, r0
    bbb8:	mov	r3, #0
    bbbc:	cmp	r1, #256	; 0x100
    bbc0:	movge	r0, r1
    bbc4:	movlt	r0, #256	; 0x100
    bbc8:	str	r3, [r4, #4]
    bbcc:	str	r3, [r4, #8]
    bbd0:	bl	9200 <_Znaj@plt>
    bbd4:	cmp	r0, #0
    bbd8:	str	r0, [r4]
    bbdc:	beq	bbe8 <fputs@plt+0x28b0>
    bbe0:	mov	r0, r4
    bbe4:	pop	{r4, pc}
    bbe8:	movw	r1, #23584	; 0x5c20
    bbec:	movt	r1, #3
    bbf0:	movw	r0, #18232	; 0x4738
    bbf4:	movt	r0, #2
    bbf8:	mov	r2, r1
    bbfc:	mov	r3, r1
    bc00:	bl	1c848 <fputs@plt+0x13510>
    bc04:	mov	r0, r4
    bc08:	pop	{r4, pc}
    bc0c:	push	{r4, lr}
    bc10:	mov	r4, r0
    bc14:	ldr	r0, [r0]
    bc18:	cmp	r0, #0
    bc1c:	beq	bc24 <fputs@plt+0x28ec>
    bc20:	bl	9278 <_ZdaPv@plt>
    bc24:	mov	r0, r4
    bc28:	pop	{r4, pc}
    bc2c:	mov	r2, #0
    bc30:	str	r2, [r0]
    bc34:	str	r2, [r0, #4]
    bc38:	bx	lr
    bc3c:	push	{r3, r4, r5, lr}
    bc40:	mov	r5, r0
    bc44:	ldr	r4, [r0]
    bc48:	cmp	r4, #0
    bc4c:	beq	bc7c <fputs@plt+0x2944>
    bc50:	ldr	r0, [r4]
    bc54:	ldr	r3, [r4, #8]
    bc58:	cmp	r0, #0
    bc5c:	str	r3, [r5]
    bc60:	beq	bc68 <fputs@plt+0x2930>
    bc64:	bl	9278 <_ZdaPv@plt>
    bc68:	mov	r0, r4
    bc6c:	bl	21e30 <_ZdlPv@@Base>
    bc70:	ldr	r4, [r5]
    bc74:	cmp	r4, #0
    bc78:	bne	bc50 <fputs@plt+0x2918>
    bc7c:	mov	r0, r5
    bc80:	pop	{r3, r4, r5, pc}
    bc84:	cmp	r2, #0
    bc88:	cmpne	r1, #0
    bc8c:	push	{r4, r5, r6, r7, r8, lr}
    bc90:	mov	r6, r1
    bc94:	mov	r4, r2
    bc98:	mov	r5, r0
    bc9c:	beq	bd44 <fputs@plt+0x2a0c>
    bca0:	ldr	r3, [r0, #4]
    bca4:	cmp	r3, #0
    bca8:	beq	bd4c <fputs@plt+0x2a14>
    bcac:	ldr	ip, [r3, #4]
    bcb0:	add	r2, ip, #1
    bcb4:	add	r2, r2, r4
    bcb8:	mov	r7, ip
    bcbc:	cmp	r2, #256	; 0x100
    bcc0:	bhi	bd14 <fputs@plt+0x29dc>
    bcc4:	add	r2, r6, r4
    bcc8:	mov	r1, r6
    bccc:	ldrb	r4, [r1], #1
    bcd0:	ldr	r3, [r3]
    bcd4:	cmp	r1, r2
    bcd8:	strb	r4, [r3, ip]
    bcdc:	ldr	r3, [r5, #4]
    bce0:	ldr	ip, [r3, #4]
    bce4:	add	ip, ip, #1
    bce8:	str	ip, [r3, #4]
    bcec:	bne	bccc <fputs@plt+0x2994>
    bcf0:	ldr	r3, [r3]
    bcf4:	mov	r2, #0
    bcf8:	strb	r2, [r3, ip]
    bcfc:	ldr	r3, [r5, #4]
    bd00:	ldm	r3, {r0, r2}
    bd04:	add	r2, r2, #1
    bd08:	add	r0, r0, r7
    bd0c:	str	r2, [r3, #4]
    bd10:	pop	{r4, r5, r6, r7, r8, pc}
    bd14:	mov	r0, #12
    bd18:	bl	21de0 <_Znwj@@Base>
    bd1c:	add	r1, r4, #1
    bd20:	mov	r8, r0
    bd24:	bl	bbb0 <fputs@plt+0x2878>
    bd28:	ldr	ip, [r8, #4]
    bd2c:	mov	r3, r8
    bd30:	ldr	r2, [r5, #4]
    bd34:	mov	r7, ip
    bd38:	str	r8, [r2, #8]
    bd3c:	str	r8, [r5, #4]
    bd40:	b	bcc4 <fputs@plt+0x298c>
    bd44:	mov	r0, #0
    bd48:	pop	{r4, r5, r6, r7, r8, pc}
    bd4c:	mov	r0, #12
    bd50:	bl	21de0 <_Znwj@@Base>
    bd54:	add	r1, r4, #1
    bd58:	mov	r7, r0
    bd5c:	bl	bbb0 <fputs@plt+0x2878>
    bd60:	ldr	ip, [r7, #4]
    bd64:	mov	r3, r7
    bd68:	str	r7, [r5, #4]
    bd6c:	str	r7, [r5]
    bd70:	mov	r7, ip
    bd74:	b	bcc4 <fputs@plt+0x298c>
    bd78:	mov	r0, r7
    bd7c:	bl	21e30 <_ZdlPv@@Base>
    bd80:	bl	9110 <__cxa_end_cleanup@plt>
    bd84:	mov	r0, r8
    bd88:	bl	21e30 <_ZdlPv@@Base>
    bd8c:	bl	9110 <__cxa_end_cleanup@plt>
    bd90:	ldm	r1, {r1, r2}
    bd94:	b	bc84 <fputs@plt+0x294c>
    bd98:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
    bd9c:	mov	r6, r1
    bda0:	mov	r4, r0
    bda4:	mov	fp, r2
    bda8:	mov	sl, r3
    bdac:	mov	ip, r4
    bdb0:	ldm	r6!, {r0, r1, r2, r3}
    bdb4:	mov	r5, #0
    bdb8:	ldr	r9, [sp, #32]
    bdbc:	ldr	r8, [sp, #36]	; 0x24
    bdc0:	ldrb	r7, [sp, #48]	; 0x30
    bdc4:	stmia	ip!, {r0, r1, r2, r3}
    bdc8:	ldm	r6!, {r0, r1, r2, r3}
    bdcc:	stmia	ip!, {r0, r1, r2, r3}
    bdd0:	ldm	r6, {r0, r1, r2, r3}
    bdd4:	ldrb	r6, [sp, #52]	; 0x34
    bdd8:	stm	ip, {r0, r1, r2, r3}
    bddc:	mov	r0, r4
    bde0:	ldrb	r1, [sp, #56]	; 0x38
    bde4:	ldrb	r2, [sp, #60]	; 0x3c
    bde8:	ldr	r3, [sp, #64]	; 0x40
    bdec:	str	fp, [r4, #48]	; 0x30
    bdf0:	str	sl, [r4, #52]	; 0x34
    bdf4:	ldr	ip, [sp, #40]	; 0x28
    bdf8:	str	r9, [r4, #56]	; 0x38
    bdfc:	str	r8, [r4, #60]	; 0x3c
    be00:	str	ip, [r4, #64]	; 0x40
    be04:	ldr	ip, [sp, #44]	; 0x2c
    be08:	str	r7, [r4, #72]	; 0x48
    be0c:	str	r6, [r4, #76]	; 0x4c
    be10:	str	ip, [r4, #68]	; 0x44
    be14:	str	r1, [r4, #80]	; 0x50
    be18:	str	r2, [r4, #84]	; 0x54
    be1c:	str	r3, [r4, #88]	; 0x58
    be20:	str	r5, [r4, #92]	; 0x5c
    be24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
    be28:	bx	lr
    be2c:	movw	r1, #26908	; 0x691c
    be30:	movt	r1, #3
    be34:	mov	r2, #0
    be38:	str	r2, [r0, #20]
    be3c:	ldr	ip, [r1]
    be40:	mvn	r1, #0
    be44:	str	r2, [r0]
    be48:	str	r2, [r0, #48]	; 0x30
    be4c:	str	ip, [r0, #44]	; 0x2c
    be50:	str	r2, [r0, #52]	; 0x34
    be54:	str	r2, [r0, #72]	; 0x48
    be58:	str	r2, [r0, #80]	; 0x50
    be5c:	str	r2, [r0, #84]	; 0x54
    be60:	str	r2, [r0, #88]	; 0x58
    be64:	str	r2, [r0, #92]	; 0x5c
    be68:	str	r1, [r0, #56]	; 0x38
    be6c:	str	r1, [r0, #60]	; 0x3c
    be70:	str	r1, [r0, #64]	; 0x40
    be74:	str	r1, [r0, #68]	; 0x44
    be78:	bx	lr
    be7c:	push	{r3, r4, r5, lr}
    be80:	mov	r4, r0
    be84:	ldr	r5, [r0, #92]	; 0x5c
    be88:	cmp	r5, #0
    be8c:	beq	bea0 <fputs@plt+0x2b68>
    be90:	mov	r0, r5
    be94:	bl	15810 <fputs@plt+0xc4d8>
    be98:	mov	r0, r5
    be9c:	bl	21e30 <_ZdlPv@@Base>
    bea0:	add	r0, r4, #20
    bea4:	bl	1b4e0 <fputs@plt+0x121a8>
    bea8:	mov	r0, r4
    beac:	pop	{r3, r4, r5, pc}
    beb0:	add	r0, r4, #20
    beb4:	bl	1b4e0 <fputs@plt+0x121a8>
    beb8:	bl	9110 <__cxa_end_cleanup@plt>
    bebc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bec0:	sub	sp, sp, #12
    bec4:	mov	r8, r3
    bec8:	mov	sl, r0
    becc:	ldr	r3, [sp, #60]	; 0x3c
    bed0:	mov	r0, #96	; 0x60
    bed4:	mov	fp, r1
    bed8:	mov	r9, r2
    bedc:	ldr	r7, [sp, #48]	; 0x30
    bee0:	ldr	r6, [sp, #52]	; 0x34
    bee4:	ldr	r5, [sp, #56]	; 0x38
    bee8:	str	r3, [sp, #4]
    beec:	bl	21de0 <_Znwj@@Base>
    bef0:	mov	lr, fp
    bef4:	mov	fp, #0
    bef8:	mov	r4, r0
    befc:	mov	ip, r0
    bf00:	ldm	lr!, {r0, r1, r2, r3}
    bf04:	stmia	ip!, {r0, r1, r2, r3}
    bf08:	ldm	lr!, {r0, r1, r2, r3}
    bf0c:	stmia	ip!, {r0, r1, r2, r3}
    bf10:	ldm	lr, {r0, r1, r2, r3}
    bf14:	stm	ip, {r0, r1, r2, r3}
    bf18:	mov	r1, r4
    bf1c:	ldr	r3, [sp, #4]
    bf20:	mov	r2, #96	; 0x60
    bf24:	mov	r0, sl
    bf28:	str	r9, [r4, #48]	; 0x30
    bf2c:	str	r8, [r4, #52]	; 0x34
    bf30:	str	r3, [r4, #68]	; 0x44
    bf34:	str	r7, [r4, #56]	; 0x38
    bf38:	str	r6, [r4, #60]	; 0x3c
    bf3c:	str	r5, [r4, #64]	; 0x40
    bf40:	str	fp, [r4, #72]	; 0x48
    bf44:	str	fp, [r4, #76]	; 0x4c
    bf48:	str	fp, [r4, #80]	; 0x50
    bf4c:	str	fp, [r4, #84]	; 0x54
    bf50:	str	fp, [r4, #88]	; 0x58
    bf54:	str	fp, [r4, #92]	; 0x5c
    bf58:	bl	9194 <memcpy@plt>
    bf5c:	mov	r0, r4
    bf60:	bl	be7c <fputs@plt+0x2b44>
    bf64:	mov	r0, r4
    bf68:	add	sp, sp, #12
    bf6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bf70:	b	21e30 <_ZdlPv@@Base>
    bf74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bf78:	sub	sp, sp, #12
    bf7c:	mov	r8, r3
    bf80:	mov	sl, r0
    bf84:	ldr	r3, [sp, #60]	; 0x3c
    bf88:	mov	r0, #96	; 0x60
    bf8c:	mov	fp, r1
    bf90:	mov	r9, r2
    bf94:	ldr	r7, [sp, #48]	; 0x30
    bf98:	ldr	r6, [sp, #52]	; 0x34
    bf9c:	ldr	r5, [sp, #56]	; 0x38
    bfa0:	str	r3, [sp, #4]
    bfa4:	bl	21de0 <_Znwj@@Base>
    bfa8:	mov	lr, fp
    bfac:	mov	fp, #0
    bfb0:	mov	r4, r0
    bfb4:	mov	ip, r0
    bfb8:	ldm	lr!, {r0, r1, r2, r3}
    bfbc:	stmia	ip!, {r0, r1, r2, r3}
    bfc0:	ldm	lr!, {r0, r1, r2, r3}
    bfc4:	stmia	ip!, {r0, r1, r2, r3}
    bfc8:	ldm	lr, {r0, r1, r2, r3}
    bfcc:	stm	ip, {r0, r1, r2, r3}
    bfd0:	mov	r1, r4
    bfd4:	ldr	r3, [sp, #4]
    bfd8:	mov	r2, #96	; 0x60
    bfdc:	mov	r0, sl
    bfe0:	str	r9, [r4, #48]	; 0x30
    bfe4:	str	r8, [r4, #52]	; 0x34
    bfe8:	str	r3, [r4, #68]	; 0x44
    bfec:	mov	r3, #1
    bff0:	str	r7, [r4, #56]	; 0x38
    bff4:	str	r3, [r4, #80]	; 0x50
    bff8:	str	r6, [r4, #60]	; 0x3c
    bffc:	str	r5, [r4, #64]	; 0x40
    c000:	str	fp, [r4, #72]	; 0x48
    c004:	str	fp, [r4, #76]	; 0x4c
    c008:	str	fp, [r4, #84]	; 0x54
    c00c:	str	fp, [r4, #88]	; 0x58
    c010:	str	fp, [r4, #92]	; 0x5c
    c014:	bl	9194 <memcpy@plt>
    c018:	mov	r0, r4
    c01c:	bl	be7c <fputs@plt+0x2b44>
    c020:	mov	r0, r4
    c024:	add	sp, sp, #12
    c028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c02c:	b	21e30 <_ZdlPv@@Base>
    c030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c034:	sub	sp, sp, #12
    c038:	mov	r8, r3
    c03c:	mov	sl, r0
    c040:	ldr	r3, [sp, #52]	; 0x34
    c044:	mov	r0, #96	; 0x60
    c048:	mov	r5, r1
    c04c:	mov	r9, r2
    c050:	ldr	r7, [sp, #48]	; 0x30
    c054:	movw	r6, #19852	; 0x4d8c
    c058:	str	r3, [sp]
    c05c:	movt	r6, #2
    c060:	ldr	r3, [sp, #56]	; 0x38
    c064:	mov	fp, #1
    c068:	str	r3, [sp, #4]
    c06c:	bl	21de0 <_Znwj@@Base>
    c070:	mov	lr, r5
    c074:	mov	r5, #0
    c078:	mov	r4, r0
    c07c:	mov	ip, r0
    c080:	ldm	lr!, {r0, r1, r2, r3}
    c084:	stmia	ip!, {r0, r1, r2, r3}
    c088:	ldm	lr!, {r0, r1, r2, r3}
    c08c:	stmia	ip!, {r0, r1, r2, r3}
    c090:	ldm	lr, {r0, r1, r2, r3}
    c094:	stm	ip, {r0, r1, r2, r3}
    c098:	mov	r1, r4
    c09c:	ldr	r3, [sp]
    c0a0:	mov	r2, #96	; 0x60
    c0a4:	str	r9, [r4, #56]	; 0x38
    c0a8:	mov	r0, sl
    c0ac:	str	r8, [r4, #60]	; 0x3c
    c0b0:	str	r3, [r4, #68]	; 0x44
    c0b4:	str	r7, [r4, #64]	; 0x40
    c0b8:	str	r6, [r4, #48]	; 0x30
    c0bc:	str	r5, [r4, #52]	; 0x34
    c0c0:	str	r5, [r4, #72]	; 0x48
    c0c4:	str	r5, [r4, #76]	; 0x4c
    c0c8:	str	r5, [r4, #80]	; 0x50
    c0cc:	ldr	r3, [sp, #4]
    c0d0:	str	fp, [r4, #84]	; 0x54
    c0d4:	str	r5, [r4, #92]	; 0x5c
    c0d8:	str	r3, [r4, #88]	; 0x58
    c0dc:	bl	9194 <memcpy@plt>
    c0e0:	mov	r0, r4
    c0e4:	bl	be7c <fputs@plt+0x2b44>
    c0e8:	mov	r0, r4
    c0ec:	add	sp, sp, #12
    c0f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c0f4:	b	21e30 <_ZdlPv@@Base>
    c0f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c0fc:	sub	sp, sp, #12
    c100:	mov	r8, r3
    c104:	mov	sl, r0
    c108:	ldr	r3, [sp, #56]	; 0x38
    c10c:	mov	r0, #96	; 0x60
    c110:	mov	r5, r1
    c114:	mov	r9, r2
    c118:	ldr	r7, [sp, #48]	; 0x30
    c11c:	mov	fp, #1
    c120:	str	r3, [sp]
    c124:	ldr	r3, [sp, #60]	; 0x3c
    c128:	ldr	r6, [sp, #52]	; 0x34
    c12c:	str	r3, [sp, #4]
    c130:	bl	21de0 <_Znwj@@Base>
    c134:	mov	lr, r5
    c138:	mov	r5, #0
    c13c:	mov	r4, r0
    c140:	mov	ip, r0
    c144:	ldm	lr!, {r0, r1, r2, r3}
    c148:	stmia	ip!, {r0, r1, r2, r3}
    c14c:	ldm	lr!, {r0, r1, r2, r3}
    c150:	stmia	ip!, {r0, r1, r2, r3}
    c154:	ldm	lr, {r0, r1, r2, r3}
    c158:	stm	ip, {r0, r1, r2, r3}
    c15c:	mov	r1, r4
    c160:	ldr	r3, [sp]
    c164:	mov	r2, #96	; 0x60
    c168:	mov	r0, sl
    c16c:	str	r9, [r4, #48]	; 0x30
    c170:	str	r8, [r4, #52]	; 0x34
    c174:	str	r3, [r4, #64]	; 0x40
    c178:	ldr	r3, [sp, #4]
    c17c:	str	r7, [r4, #56]	; 0x38
    c180:	str	r6, [r4, #60]	; 0x3c
    c184:	str	r3, [r4, #68]	; 0x44
    c188:	str	fp, [r4, #72]	; 0x48
    c18c:	str	fp, [r4, #76]	; 0x4c
    c190:	str	r5, [r4, #80]	; 0x50
    c194:	str	r5, [r4, #84]	; 0x54
    c198:	str	r5, [r4, #88]	; 0x58
    c19c:	str	r5, [r4, #92]	; 0x5c
    c1a0:	bl	9194 <memcpy@plt>
    c1a4:	mov	r0, r4
    c1a8:	bl	be7c <fputs@plt+0x2b44>
    c1ac:	mov	r0, r4
    c1b0:	add	sp, sp, #12
    c1b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c1b8:	b	21e30 <_ZdlPv@@Base>
    c1bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c1c0:	sub	sp, sp, #12
    c1c4:	mov	r8, r3
    c1c8:	mov	sl, r0
    c1cc:	ldr	r3, [sp, #60]	; 0x3c
    c1d0:	mov	r0, #96	; 0x60
    c1d4:	mov	fp, r1
    c1d8:	mov	r9, r2
    c1dc:	ldr	r7, [sp, #48]	; 0x30
    c1e0:	ldr	r6, [sp, #52]	; 0x34
    c1e4:	ldr	r5, [sp, #56]	; 0x38
    c1e8:	str	r3, [sp, #4]
    c1ec:	bl	21de0 <_Znwj@@Base>
    c1f0:	mov	lr, fp
    c1f4:	mov	fp, #0
    c1f8:	mov	r4, r0
    c1fc:	mov	ip, r0
    c200:	ldm	lr!, {r0, r1, r2, r3}
    c204:	stmia	ip!, {r0, r1, r2, r3}
    c208:	ldm	lr!, {r0, r1, r2, r3}
    c20c:	stmia	ip!, {r0, r1, r2, r3}
    c210:	ldm	lr, {r0, r1, r2, r3}
    c214:	stm	ip, {r0, r1, r2, r3}
    c218:	mov	r1, r4
    c21c:	ldr	r3, [sp, #4]
    c220:	mov	r2, #96	; 0x60
    c224:	mov	r0, sl
    c228:	str	r9, [r4, #48]	; 0x30
    c22c:	str	r8, [r4, #52]	; 0x34
    c230:	str	r3, [r4, #68]	; 0x44
    c234:	mov	r3, #1
    c238:	str	r7, [r4, #56]	; 0x38
    c23c:	str	r3, [r4, #72]	; 0x48
    c240:	str	r6, [r4, #60]	; 0x3c
    c244:	str	r5, [r4, #64]	; 0x40
    c248:	str	fp, [r4, #76]	; 0x4c
    c24c:	str	fp, [r4, #80]	; 0x50
    c250:	str	fp, [r4, #84]	; 0x54
    c254:	str	fp, [r4, #88]	; 0x58
    c258:	str	fp, [r4, #92]	; 0x5c
    c25c:	bl	9194 <memcpy@plt>
    c260:	mov	r0, r4
    c264:	bl	be7c <fputs@plt+0x2b44>
    c268:	mov	r0, r4
    c26c:	add	sp, sp, #12
    c270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c274:	b	21e30 <_ZdlPv@@Base>
    c278:	ldr	r0, [r0, #84]	; 0x54
    c27c:	bx	lr
    c280:	ldr	r0, [r0, #72]	; 0x48
    c284:	bx	lr
    c288:	push	{r3, lr}
    c28c:	mov	r3, r0
    c290:	ldr	r0, [r0, #72]	; 0x48
    c294:	cmp	r0, #0
    c298:	popeq	{r3, pc}
    c29c:	ldr	r0, [r3, #48]	; 0x30
    c2a0:	movw	r1, #18252	; 0x474c
    c2a4:	movt	r1, #2
    c2a8:	bl	9314 <strcmp@plt>
    c2ac:	rsbs	r0, r0, #1
    c2b0:	movcc	r0, #0
    c2b4:	pop	{r3, pc}
    c2b8:	push	{r3, lr}
    c2bc:	mov	r3, r0
    c2c0:	ldr	r0, [r0, #72]	; 0x48
    c2c4:	cmp	r0, #0
    c2c8:	popeq	{r3, pc}
    c2cc:	ldr	r0, [r3, #48]	; 0x30
    c2d0:	movw	r1, #18264	; 0x4758
    c2d4:	movt	r1, #2
    c2d8:	bl	9314 <strcmp@plt>
    c2dc:	rsbs	r0, r0, #1
    c2e0:	movcc	r0, #0
    c2e4:	pop	{r3, pc}
    c2e8:	push	{r3, lr}
    c2ec:	mov	r3, r0
    c2f0:	ldr	r0, [r0, #72]	; 0x48
    c2f4:	cmp	r0, #0
    c2f8:	popeq	{r3, pc}
    c2fc:	ldr	r0, [r3, #48]	; 0x30
    c300:	movw	r1, #18280	; 0x4768
    c304:	movt	r1, #2
    c308:	bl	9314 <strcmp@plt>
    c30c:	rsbs	r0, r0, #1
    c310:	movcc	r0, #0
    c314:	pop	{r3, pc}
    c318:	push	{r3, lr}
    c31c:	mov	r3, r0
    c320:	ldr	r0, [r0, #72]	; 0x48
    c324:	cmp	r0, #0
    c328:	popeq	{r3, pc}
    c32c:	ldr	r0, [r3, #48]	; 0x30
    c330:	movw	r1, #18292	; 0x4774
    c334:	movt	r1, #2
    c338:	bl	9314 <strcmp@plt>
    c33c:	rsbs	r0, r0, #1
    c340:	movcc	r0, #0
    c344:	pop	{r3, pc}
    c348:	push	{r3, lr}
    c34c:	mov	r3, r0
    c350:	ldr	r0, [r0, #72]	; 0x48
    c354:	cmp	r0, #0
    c358:	popeq	{r3, pc}
    c35c:	ldr	r0, [r3, #48]	; 0x30
    c360:	movw	r1, #18308	; 0x4784
    c364:	movt	r1, #2
    c368:	bl	9314 <strcmp@plt>
    c36c:	rsbs	r0, r0, #1
    c370:	movcc	r0, #0
    c374:	pop	{r3, pc}
    c378:	push	{r3, lr}
    c37c:	mov	r3, r0
    c380:	ldr	r0, [r0, #72]	; 0x48
    c384:	cmp	r0, #0
    c388:	popeq	{r3, pc}
    c38c:	ldr	r0, [r3, #48]	; 0x30
    c390:	mov	r2, #10
    c394:	movw	r1, #18324	; 0x4794
    c398:	movt	r1, #2
    c39c:	bl	92cc <strncmp@plt>
    c3a0:	rsbs	r0, r0, #1
    c3a4:	movcc	r0, #0
    c3a8:	pop	{r3, pc}
    c3ac:	push	{r3, lr}
    c3b0:	mov	r3, r0
    c3b4:	ldr	r0, [r0, #72]	; 0x48
    c3b8:	cmp	r0, #0
    c3bc:	popeq	{r3, pc}
    c3c0:	ldr	r0, [r3, #48]	; 0x30
    c3c4:	mov	r2, #11
    c3c8:	movw	r1, #18336	; 0x47a0
    c3cc:	movt	r1, #2
    c3d0:	bl	92cc <strncmp@plt>
    c3d4:	rsbs	r0, r0, #1
    c3d8:	movcc	r0, #0
    c3dc:	pop	{r3, pc}
    c3e0:	push	{r3, lr}
    c3e4:	mov	r3, r0
    c3e8:	ldr	r0, [r0, #72]	; 0x48
    c3ec:	cmp	r0, #0
    c3f0:	popeq	{r3, pc}
    c3f4:	ldr	r0, [r3, #48]	; 0x30
    c3f8:	mov	r2, #11
    c3fc:	movw	r1, #18348	; 0x47ac
    c400:	movt	r1, #2
    c404:	bl	92cc <strncmp@plt>
    c408:	rsbs	r0, r0, #1
    c40c:	movcc	r0, #0
    c410:	pop	{r3, pc}
    c414:	push	{r3, lr}
    c418:	mov	r3, r0
    c41c:	ldr	r0, [r0, #72]	; 0x48
    c420:	cmp	r0, #0
    c424:	popeq	{r3, pc}
    c428:	ldr	r0, [r3, #48]	; 0x30
    c42c:	mov	r2, #11
    c430:	movw	r1, #18360	; 0x47b8
    c434:	movt	r1, #2
    c438:	bl	92cc <strncmp@plt>
    c43c:	rsbs	r0, r0, #1
    c440:	movcc	r0, #0
    c444:	pop	{r3, pc}
    c448:	push	{r3, lr}
    c44c:	mov	r3, r0
    c450:	ldr	r0, [r0, #72]	; 0x48
    c454:	cmp	r0, #0
    c458:	popeq	{r3, pc}
    c45c:	ldr	r0, [r3, #48]	; 0x30
    c460:	mov	r2, #11
    c464:	movw	r1, #18372	; 0x47c4
    c468:	movt	r1, #2
    c46c:	bl	92cc <strncmp@plt>
    c470:	rsbs	r0, r0, #1
    c474:	movcc	r0, #0
    c478:	pop	{r3, pc}
    c47c:	push	{r3, lr}
    c480:	mov	r3, r0
    c484:	ldr	r0, [r0, #72]	; 0x48
    c488:	cmp	r0, #0
    c48c:	popeq	{r3, pc}
    c490:	ldr	r0, [r3, #48]	; 0x30
    c494:	mov	r2, #11
    c498:	movw	r1, #18384	; 0x47d0
    c49c:	movt	r1, #2
    c4a0:	bl	92cc <strncmp@plt>
    c4a4:	rsbs	r0, r0, #1
    c4a8:	movcc	r0, #0
    c4ac:	pop	{r3, pc}
    c4b0:	push	{r3, lr}
    c4b4:	mov	r3, r0
    c4b8:	ldr	r0, [r0, #72]	; 0x48
    c4bc:	cmp	r0, #0
    c4c0:	popeq	{r3, pc}
    c4c4:	ldr	r0, [r3, #48]	; 0x30
    c4c8:	movw	r1, #18396	; 0x47dc
    c4cc:	movt	r1, #2
    c4d0:	bl	9314 <strcmp@plt>
    c4d4:	rsbs	r0, r0, #1
    c4d8:	movcc	r0, #0
    c4dc:	pop	{r3, pc}
    c4e0:	push	{r3, lr}
    c4e4:	mov	r3, r0
    c4e8:	ldr	r0, [r0, #72]	; 0x48
    c4ec:	cmp	r0, #0
    c4f0:	popeq	{r3, pc}
    c4f4:	ldr	r0, [r3, #48]	; 0x30
    c4f8:	movw	r1, #18412	; 0x47ec
    c4fc:	movt	r1, #2
    c500:	bl	9314 <strcmp@plt>
    c504:	rsbs	r0, r0, #1
    c508:	movcc	r0, #0
    c50c:	pop	{r3, pc}
    c510:	push	{r3, lr}
    c514:	mov	r3, r0
    c518:	ldr	r0, [r0, #72]	; 0x48
    c51c:	cmp	r0, #0
    c520:	popeq	{r3, pc}
    c524:	ldr	r0, [r3, #48]	; 0x30
    c528:	mov	r2, #11
    c52c:	movw	r1, #18428	; 0x47fc
    c530:	movt	r1, #2
    c534:	bl	92cc <strncmp@plt>
    c538:	rsbs	r0, r0, #1
    c53c:	movcc	r0, #0
    c540:	pop	{r3, pc}
    c544:	push	{r3, lr}
    c548:	mov	r3, r0
    c54c:	ldr	r0, [r0, #72]	; 0x48
    c550:	cmp	r0, #0
    c554:	popeq	{r3, pc}
    c558:	ldr	r0, [r3, #48]	; 0x30
    c55c:	mov	r2, #11
    c560:	movw	r1, #18440	; 0x4808
    c564:	movt	r1, #2
    c568:	bl	92cc <strncmp@plt>
    c56c:	rsbs	r0, r0, #1
    c570:	movcc	r0, #0
    c574:	pop	{r3, pc}
    c578:	push	{r3, lr}
    c57c:	mov	r3, r0
    c580:	ldr	r0, [r0, #72]	; 0x48
    c584:	cmp	r0, #0
    c588:	popeq	{r3, pc}
    c58c:	ldr	r0, [r3, #48]	; 0x30
    c590:	mov	r2, #11
    c594:	movw	r1, #18452	; 0x4814
    c598:	movt	r1, #2
    c59c:	bl	92cc <strncmp@plt>
    c5a0:	rsbs	r0, r0, #1
    c5a4:	movcc	r0, #0
    c5a8:	pop	{r3, pc}
    c5ac:	ldr	r0, [r0, #76]	; 0x4c
    c5b0:	bx	lr
    c5b4:	mov	r3, r0
    c5b8:	ldr	r0, [r0, #72]	; 0x48
    c5bc:	push	{r4, lr}
    c5c0:	cmp	r0, #0
    c5c4:	popeq	{r4, pc}
    c5c8:	ldr	r4, [r3, #48]	; 0x30
    c5cc:	movw	r0, #18464	; 0x4820
    c5d0:	movt	r0, #2
    c5d4:	mov	r1, r4
    c5d8:	bl	9314 <strcmp@plt>
    c5dc:	cmp	r0, #0
    c5e0:	beq	c604 <fputs@plt+0x32cc>
    c5e4:	mov	r1, r4
    c5e8:	mov	r2, #10
    c5ec:	movw	r0, #18476	; 0x482c
    c5f0:	movt	r0, #2
    c5f4:	bl	92cc <strncmp@plt>
    c5f8:	rsbs	r0, r0, #1
    c5fc:	movcc	r0, #0
    c600:	pop	{r4, pc}
    c604:	mov	r0, #1
    c608:	pop	{r4, pc}
    c60c:	push	{r3, r4, r5, lr}
    c610:	mov	r2, #7
    c614:	ldr	r5, [r0, #48]	; 0x30
    c618:	movw	r0, #18488	; 0x4838
    c61c:	movt	r0, #2
    c620:	mov	r1, r5
    c624:	bl	92cc <strncmp@plt>
    c628:	cmp	r0, #0
    c62c:	bne	c6ac <fputs@plt+0x3374>
    c630:	ldrb	r4, [r5]
    c634:	cmp	r4, #0
    c638:	beq	c6ac <fputs@plt+0x3374>
    c63c:	bl	9224 <__ctype_b_loc@plt>
    c640:	mov	r1, r5
    c644:	ldr	r2, [r0]
    c648:	b	c658 <fputs@plt+0x3320>
    c64c:	ldrb	r4, [r1, #1]!
    c650:	cmp	r4, #0
    c654:	beq	c6ac <fputs@plt+0x3374>
    c658:	lsl	r4, r4, #1
    c65c:	ldrh	r3, [r2, r4]
    c660:	tst	r3, #8192	; 0x2000
    c664:	beq	c64c <fputs@plt+0x3314>
    c668:	ldrb	r3, [r1]
    c66c:	cmp	r3, #0
    c670:	beq	c6ac <fputs@plt+0x3374>
    c674:	mov	r0, r1
    c678:	b	c688 <fputs@plt+0x3350>
    c67c:	ldrb	r3, [r0, #1]!
    c680:	cmp	r3, #0
    c684:	beq	c6ac <fputs@plt+0x3374>
    c688:	lsl	r3, r3, #1
    c68c:	ldrh	r1, [r2, r3]
    c690:	and	r1, r1, #8192	; 0x2000
    c694:	uxth	r1, r1
    c698:	cmp	r1, #0
    c69c:	bne	c67c <fputs@plt+0x3344>
    c6a0:	mov	r2, #10
    c6a4:	pop	{r3, r4, r5, lr}
    c6a8:	b	91a0 <strtol@plt>
    c6ac:	mvn	r0, #0
    c6b0:	pop	{r3, r4, r5, pc}
    c6b4:	push	{r4, lr}
    c6b8:	mov	r4, r0
    c6bc:	ldr	r0, [r0, #72]	; 0x48
    c6c0:	cmp	r0, #0
    c6c4:	popeq	{r4, pc}
    c6c8:	movw	r1, #18496	; 0x4840
    c6cc:	ldr	r0, [r4, #48]	; 0x30
    c6d0:	movt	r1, #2
    c6d4:	mov	r2, #10
    c6d8:	bl	92cc <strncmp@plt>
    c6dc:	cmp	r0, #0
    c6e0:	beq	c6ec <fputs@plt+0x33b4>
    c6e4:	mov	r0, #0
    c6e8:	pop	{r4, pc}
    c6ec:	mov	r0, r4
    c6f0:	bl	c60c <fputs@plt+0x32d4>
    c6f4:	rsbs	r0, r0, #1
    c6f8:	movcc	r0, #0
    c6fc:	pop	{r4, pc}
    c700:	push	{r4, lr}
    c704:	mov	r4, r0
    c708:	ldr	r0, [r0, #72]	; 0x48
    c70c:	cmp	r0, #0
    c710:	popeq	{r4, pc}
    c714:	movw	r1, #18496	; 0x4840
    c718:	ldr	r0, [r4, #48]	; 0x30
    c71c:	movt	r1, #2
    c720:	mov	r2, #10
    c724:	bl	92cc <strncmp@plt>
    c728:	cmp	r0, #0
    c72c:	beq	c738 <fputs@plt+0x3400>
    c730:	mov	r0, #0
    c734:	pop	{r4, pc}
    c738:	mov	r0, r4
    c73c:	bl	c60c <fputs@plt+0x32d4>
    c740:	subs	r3, r0, #1
    c744:	rsbs	r0, r3, #0
    c748:	adcs	r0, r0, r3
    c74c:	pop	{r4, pc}
    c750:	push	{r4, r5, r6, lr}
    c754:	mov	r2, #7
    c758:	ldr	r5, [r0, #48]	; 0x30
    c75c:	mov	r6, r1
    c760:	movw	r0, #18488	; 0x4838
    c764:	movt	r0, #2
    c768:	mov	r1, r5
    c76c:	bl	92cc <strncmp@plt>
    c770:	cmp	r0, #0
    c774:	bne	c870 <fputs@plt+0x3538>
    c778:	ldrb	r4, [r5]
    c77c:	cmp	r4, #0
    c780:	beq	c878 <fputs@plt+0x3540>
    c784:	bl	9224 <__ctype_b_loc@plt>
    c788:	mov	r3, r5
    c78c:	ldr	r0, [r0]
    c790:	b	c7a4 <fputs@plt+0x346c>
    c794:	ldrb	r4, [r3, #1]
    c798:	mov	r3, r2
    c79c:	cmp	r4, #0
    c7a0:	beq	c878 <fputs@plt+0x3540>
    c7a4:	lsl	r4, r4, #1
    c7a8:	add	r2, r3, #1
    c7ac:	ldrh	r1, [r0, r4]
    c7b0:	mov	r5, r2
    c7b4:	tst	r1, #8192	; 0x2000
    c7b8:	beq	c794 <fputs@plt+0x345c>
    c7bc:	ldrb	r2, [r3]
    c7c0:	cmp	r2, #0
    c7c4:	bne	c7dc <fputs@plt+0x34a4>
    c7c8:	b	c888 <fputs@plt+0x3550>
    c7cc:	ldrb	r2, [r3, #1]
    c7d0:	mov	r3, ip
    c7d4:	cmp	r2, #0
    c7d8:	beq	c880 <fputs@plt+0x3548>
    c7dc:	lsl	r1, r2, #1
    c7e0:	mov	r5, r3
    c7e4:	add	ip, r3, #1
    c7e8:	ldrh	r1, [r0, r1]
    c7ec:	tst	r1, #8192	; 0x2000
    c7f0:	bne	c7cc <fputs@plt+0x3494>
    c7f4:	strb	r2, [r6]
    c7f8:	ldrb	r4, [r5]
    c7fc:	cmp	r4, #0
    c800:	beq	c870 <fputs@plt+0x3538>
    c804:	bl	9224 <__ctype_b_loc@plt>
    c808:	ldr	r2, [r0]
    c80c:	b	c81c <fputs@plt+0x34e4>
    c810:	ldrb	r4, [r5, #1]!
    c814:	cmp	r4, #0
    c818:	beq	c870 <fputs@plt+0x3538>
    c81c:	lsl	r4, r4, #1
    c820:	ldrh	r3, [r2, r4]
    c824:	tst	r3, #8192	; 0x2000
    c828:	beq	c810 <fputs@plt+0x34d8>
    c82c:	ldrb	r3, [r5]
    c830:	cmp	r3, #0
    c834:	beq	c870 <fputs@plt+0x3538>
    c838:	mov	r0, r5
    c83c:	b	c84c <fputs@plt+0x3514>
    c840:	ldrb	r3, [r0, #1]!
    c844:	cmp	r3, #0
    c848:	beq	c870 <fputs@plt+0x3538>
    c84c:	lsl	r3, r3, #1
    c850:	ldrh	r1, [r2, r3]
    c854:	and	r1, r1, #8192	; 0x2000
    c858:	uxth	r1, r1
    c85c:	cmp	r1, #0
    c860:	bne	c840 <fputs@plt+0x3508>
    c864:	mov	r2, #10
    c868:	pop	{r4, r5, r6, lr}
    c86c:	b	91a0 <strtol@plt>
    c870:	mvn	r0, #0
    c874:	pop	{r4, r5, r6, pc}
    c878:	mov	r2, #0
    c87c:	b	c7f4 <fputs@plt+0x34bc>
    c880:	mov	r5, ip
    c884:	b	c7f4 <fputs@plt+0x34bc>
    c888:	mov	r5, r3
    c88c:	b	c7f4 <fputs@plt+0x34bc>
    c890:	push	{r4, r5, r6, lr}
    c894:	mov	r5, r0
    c898:	ldr	r4, [r0, #92]	; 0x5c
    c89c:	mov	r6, r1
    c8a0:	cmp	r4, #0
    c8a4:	beq	c8b8 <fputs@plt+0x3580>
    c8a8:	mov	r0, r4
    c8ac:	bl	15810 <fputs@plt+0xc4d8>
    c8b0:	mov	r0, r4
    c8b4:	bl	21e30 <_ZdlPv@@Base>
    c8b8:	str	r6, [r5, #92]	; 0x5c
    c8bc:	pop	{r4, r5, r6, pc}
    c8c0:	ldr	r0, [r0, #92]	; 0x5c
    c8c4:	bx	lr
    c8c8:	mov	r1, #0
    c8cc:	mvn	r2, #0
    c8d0:	str	r1, [r0]
    c8d4:	str	r1, [r0, #4]
    c8d8:	str	r1, [r0, #8]
    c8dc:	str	r1, [r0, #12]
    c8e0:	str	r2, [r0, #16]
    c8e4:	str	r2, [r0, #20]
    c8e8:	str	r2, [r0, #24]
    c8ec:	str	r2, [r0, #28]
    c8f0:	bx	lr
    c8f4:	push	{r4, r5, r6, r7}
    c8f8:	mov	r4, #0
    c8fc:	ldr	r7, [sp, #16]
    c900:	ldr	r6, [sp, #20]
    c904:	ldr	r5, [sp, #24]
    c908:	str	r7, [r0, #20]
    c90c:	str	r6, [r0, #24]
    c910:	str	r5, [r0, #28]
    c914:	str	r4, [r0]
    c918:	str	r4, [r0, #4]
    c91c:	str	r1, [r0, #8]
    c920:	str	r2, [r0, #12]
    c924:	str	r3, [r0, #16]
    c928:	pop	{r4, r5, r6, r7}
    c92c:	bx	lr
    c930:	push	{r3, r4, r5, lr}
    c934:	mov	r5, r0
    c938:	ldr	r4, [r0, #8]
    c93c:	cmp	r4, #0
    c940:	beq	c954 <fputs@plt+0x361c>
    c944:	mov	r0, r4
    c948:	bl	be7c <fputs@plt+0x2b44>
    c94c:	mov	r0, r4
    c950:	bl	21e30 <_ZdlPv@@Base>
    c954:	mov	r0, r5
    c958:	pop	{r3, r4, r5, pc}
    c95c:	mov	r2, #0
    c960:	str	r2, [r0]
    c964:	str	r2, [r0, #4]
    c968:	str	r2, [r0, #8]
    c96c:	bx	lr
    c970:	push	{r3, r4, r5, lr}
    c974:	mov	r5, r0
    c978:	ldr	r4, [r0]
    c97c:	cmp	r4, #0
    c980:	bne	c98c <fputs@plt+0x3654>
    c984:	mov	r0, r5
    c988:	pop	{r3, r4, r5, pc}
    c98c:	ldr	r3, [r4]
    c990:	mov	r0, r4
    c994:	str	r3, [r5]
    c998:	bl	c930 <fputs@plt+0x35f8>
    c99c:	mov	r0, r4
    c9a0:	bl	21e30 <_ZdlPv@@Base>
    c9a4:	ldr	r4, [r5]
    c9a8:	cmp	r4, #0
    c9ac:	beq	c984 <fputs@plt+0x364c>
    c9b0:	ldr	r3, [r5, #4]
    c9b4:	cmp	r4, r3
    c9b8:	bne	c98c <fputs@plt+0x3654>
    c9bc:	mov	r0, r5
    c9c0:	pop	{r3, r4, r5, pc}
    c9c4:	ldr	r0, [r1, #12]
    c9c8:	ldr	r3, [r2, #12]
    c9cc:	cmp	r0, r3
    c9d0:	blt	c9ec <fputs@plt+0x36b4>
    c9d4:	bgt	c9e4 <fputs@plt+0x36ac>
    c9d8:	mov	r0, r1
    c9dc:	mov	r1, r2
    c9e0:	b	b594 <fputs@plt+0x225c>
    c9e4:	mov	r0, #0
    c9e8:	bx	lr
    c9ec:	mov	r0, #1
    c9f0:	bx	lr
    c9f4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c9f8:	mov	r8, r0
    c9fc:	mov	r0, #32
    ca00:	mov	r6, r2
    ca04:	mov	r4, r3
    ca08:	mov	fp, r1
    ca0c:	ldr	sl, [sp, #40]	; 0x28
    ca10:	ldr	r9, [sp, #44]	; 0x2c
    ca14:	bl	21de0 <_Znwj@@Base>
    ca18:	ldr	r7, [r8]
    ca1c:	mov	r2, #0
    ca20:	ldr	r3, [sp, #48]	; 0x30
    ca24:	cmp	r7, r2
    ca28:	mov	r5, r0
    ca2c:	str	fp, [r0, #8]
    ca30:	str	r6, [r0, #12]
    ca34:	str	r4, [r0, #16]
    ca38:	str	sl, [r0, #20]
    ca3c:	str	r9, [r0, #24]
    ca40:	str	r3, [r0, #28]
    ca44:	str	r2, [r0]
    ca48:	str	r2, [r0, #4]
    ca4c:	beq	cb00 <fputs@plt+0x37c8>
    ca50:	ldr	r9, [r8, #4]
    ca54:	cmp	r7, r9
    ca58:	beq	caf8 <fputs@plt+0x37c0>
    ca5c:	mov	r4, r9
    ca60:	ldr	r3, [r4, #12]
    ca64:	cmp	r6, r3
    ca68:	blt	caa4 <fputs@plt+0x376c>
    ca6c:	mov	r0, r5
    ca70:	mov	r1, r4
    ca74:	ble	ca98 <fputs@plt+0x3760>
    ca78:	ldr	r3, [r4]
    ca7c:	cmp	r4, r9
    ca80:	stm	r5, {r3, r4}
    ca84:	ldr	r3, [r4]
    ca88:	str	r5, [r3, #4]
    ca8c:	str	r5, [r4]
    ca90:	streq	r5, [r8, #4]
    ca94:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ca98:	bl	b594 <fputs@plt+0x225c>
    ca9c:	cmp	r0, #0
    caa0:	beq	ca78 <fputs@plt+0x3740>
    caa4:	ldr	r4, [r4, #4]
    caa8:	cmp	r7, r4
    caac:	bne	ca60 <fputs@plt+0x3728>
    cab0:	ldr	r3, [r4, #12]
    cab4:	cmp	r6, r3
    cab8:	bge	cadc <fputs@plt+0x37a4>
    cabc:	ldr	r3, [r4, #4]
    cac0:	cmp	r7, r4
    cac4:	str	r4, [r5]
    cac8:	str	r5, [r3]
    cacc:	str	r3, [r5, #4]
    cad0:	str	r5, [r4, #4]
    cad4:	streq	r5, [r8]
    cad8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cadc:	bgt	ca78 <fputs@plt+0x3740>
    cae0:	mov	r0, r5
    cae4:	mov	r1, r4
    cae8:	bl	b594 <fputs@plt+0x225c>
    caec:	cmp	r0, #0
    caf0:	bne	cabc <fputs@plt+0x3784>
    caf4:	b	ca78 <fputs@plt+0x3740>
    caf8:	mov	r4, r7
    cafc:	b	cab0 <fputs@plt+0x3778>
    cb00:	str	r0, [r8]
    cb04:	str	r0, [r8, #4]
    cb08:	str	r0, [r8, #8]
    cb0c:	str	r0, [r5, #4]
    cb10:	str	r0, [r5]
    cb14:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cb18:	push	{r3, r4, r5, lr}
    cb1c:	mov	r4, r0
    cb20:	ldmib	r0, {r1, r3}
    cb24:	ldr	r5, [r0]
    cb28:	cmp	r5, r1
    cb2c:	ldr	r2, [r3]
    cb30:	beq	cb5c <fputs@plt+0x3824>
    cb34:	cmp	r3, r5
    cb38:	beq	cb8c <fputs@plt+0x3854>
    cb3c:	cmp	r3, r1
    cb40:	ldr	r1, [r3, #4]
    cb44:	streq	r1, [r0, #4]
    cb48:	str	r2, [r1]
    cb4c:	ldr	r3, [r3]
    cb50:	str	r1, [r3, #4]
    cb54:	str	r2, [r4, #8]
    cb58:	pop	{r3, r4, r5, pc}
    cb5c:	cmp	r5, #0
    cb60:	mov	r3, #0
    cb64:	str	r3, [r0]
    cb68:	beq	cb7c <fputs@plt+0x3844>
    cb6c:	mov	r0, r5
    cb70:	bl	c930 <fputs@plt+0x35f8>
    cb74:	mov	r0, r5
    cb78:	bl	21e30 <_ZdlPv@@Base>
    cb7c:	mov	r3, #0
    cb80:	str	r3, [r4, #4]
    cb84:	str	r3, [r4, #8]
    cb88:	pop	{r3, r4, r5, pc}
    cb8c:	str	r2, [r0]
    cb90:	ldr	r1, [r3, #4]
    cb94:	b	cb48 <fputs@plt+0x3810>
    cb98:	ldr	r3, [r0]
    cb9c:	str	r3, [r0, #8]
    cba0:	bx	lr
    cba4:	ldr	r3, [r0, #4]
    cba8:	str	r3, [r0, #8]
    cbac:	bx	lr
    cbb0:	ldr	r0, [r0]
    cbb4:	rsbs	r0, r0, #1
    cbb8:	movcc	r0, #0
    cbbc:	bx	lr
    cbc0:	ldmib	r0, {r0, r2}
    cbc4:	subs	r3, r2, r0
    cbc8:	rsbs	r0, r3, #0
    cbcc:	adcs	r0, r0, r3
    cbd0:	bx	lr
    cbd4:	ldr	r2, [r0, #8]
    cbd8:	ldr	r0, [r0]
    cbdc:	subs	r3, r2, r0
    cbe0:	rsbs	r0, r3, #0
    cbe4:	adcs	r0, r0, r3
    cbe8:	bx	lr
    cbec:	ldr	r3, [r0, #8]
    cbf0:	ldr	r3, [r3, #4]
    cbf4:	str	r3, [r0, #8]
    cbf8:	bx	lr
    cbfc:	ldr	r3, [r0, #8]
    cc00:	ldr	r3, [r3]
    cc04:	str	r3, [r0, #8]
    cc08:	bx	lr
    cc0c:	ldr	r3, [r0, #8]
    cc10:	ldr	r0, [r3, #8]
    cc14:	bx	lr
    cc18:	ldr	r3, [r0, #8]
    cc1c:	ldr	r2, [r0]
    cc20:	ldr	r3, [r3]
    cc24:	cmp	r3, r2
    cc28:	str	r3, [r0, #8]
    cc2c:	ldrne	r0, [r3, #8]
    cc30:	moveq	r0, #0
    cc34:	bx	lr
    cc38:	ldmib	r0, {r2, r3}
    cc3c:	ldr	r3, [r3, #4]
    cc40:	cmp	r3, r2
    cc44:	str	r3, [r0, #8]
    cc48:	ldrne	r0, [r3, #8]
    cc4c:	moveq	r0, #0
    cc50:	bx	lr
    cc54:	ldr	r3, [r0]
    cc58:	push	{r4, r5, r6, r7, r8, lr}
    cc5c:	cmp	r3, #0
    cc60:	mov	r4, r0
    cc64:	mov	r5, r1
    cc68:	beq	cce4 <fputs@plt+0x39ac>
    cc6c:	ldr	r2, [r0, #8]
    cc70:	cmp	r2, #0
    cc74:	streq	r3, [r0, #8]
    cc78:	mov	r0, #32
    cc7c:	bl	21de0 <_Znwj@@Base>
    cc80:	ldr	r2, [r4, #8]
    cc84:	ldr	r1, [r4, #4]
    cc88:	cmp	r2, r1
    cc8c:	ldr	r1, [r2, #28]
    cc90:	ldr	r8, [r2, #12]
    cc94:	ldr	r7, [r2, #16]
    cc98:	ldr	r6, [r2, #20]
    cc9c:	ldr	ip, [r2, #24]
    cca0:	mov	r3, r0
    cca4:	mov	r0, #0
    cca8:	str	r1, [r3, #28]
    ccac:	str	r0, [r3]
    ccb0:	ldr	r1, [r2]
    ccb4:	str	r0, [r3, #4]
    ccb8:	str	r5, [r3, #8]
    ccbc:	str	r8, [r3, #12]
    ccc0:	str	r7, [r3, #16]
    ccc4:	str	r6, [r3, #20]
    ccc8:	str	ip, [r3, #24]
    cccc:	streq	r3, [r4, #4]
    ccd0:	str	r3, [r1, #4]
    ccd4:	str	r1, [r3]
    ccd8:	str	r3, [r2]
    ccdc:	str	r2, [r3, #4]
    cce0:	pop	{r4, r5, r6, r7, r8, pc}
    cce4:	movw	r1, #23584	; 0x5c20
    cce8:	movt	r1, #3
    ccec:	movw	r0, #18508	; 0x484c
    ccf0:	movt	r0, #2
    ccf4:	mov	r2, r1
    ccf8:	mov	r3, r1
    ccfc:	pop	{r4, r5, r6, r7, r8, lr}
    cd00:	b	1c848 <fputs@plt+0x13510>
    cd04:	push	{r4, r5, r6, r7, lr}
    cd08:	mov	r6, r0
    cd0c:	sub	sp, sp, #20
    cd10:	mov	r0, #96	; 0x60
    cd14:	mov	r7, r1
    cd18:	bl	21de0 <_Znwj@@Base>
    cd1c:	movw	r1, #26908	; 0x691c
    cd20:	movt	r1, #3
    cd24:	ldr	ip, [r6, #8]
    cd28:	mov	r3, #0
    cd2c:	ldr	r1, [r1]
    cd30:	mvn	r2, #0
    cd34:	ldr	r5, [ip, #8]
    cd38:	mov	r4, r0
    cd3c:	add	r0, r6, #12
    cd40:	str	r3, [r4]
    cd44:	str	r3, [r4, #20]
    cd48:	str	r1, [r4, #44]	; 0x2c
    cd4c:	str	r3, [r4, #48]	; 0x30
    cd50:	str	r3, [r4, #52]	; 0x34
    cd54:	str	r3, [r4, #72]	; 0x48
    cd58:	str	r3, [r4, #80]	; 0x50
    cd5c:	str	r3, [r4, #84]	; 0x54
    cd60:	str	r3, [r4, #88]	; 0x58
    cd64:	str	r3, [r4, #92]	; 0x5c
    cd68:	str	r2, [r4, #56]	; 0x38
    cd6c:	str	r2, [r4, #60]	; 0x3c
    cd70:	str	r2, [r4, #64]	; 0x40
    cd74:	str	r2, [r4, #68]	; 0x44
    cd78:	ldm	r7, {r1, r2}
    cd7c:	bl	bc84 <fputs@plt+0x294c>
    cd80:	ldr	ip, [r5, #56]	; 0x38
    cd84:	ldr	r3, [r7, #4]
    cd88:	mov	r1, r5
    cd8c:	str	ip, [sp]
    cd90:	ldr	ip, [r5, #60]	; 0x3c
    cd94:	str	ip, [sp, #4]
    cd98:	ldr	ip, [r5, #64]	; 0x40
    cd9c:	str	ip, [sp, #8]
    cda0:	ldr	ip, [r5, #68]	; 0x44
    cda4:	str	ip, [sp, #12]
    cda8:	mov	r2, r0
    cdac:	mov	r0, r4
    cdb0:	bl	c1bc <fputs@plt+0x2e84>
    cdb4:	mov	r0, r6
    cdb8:	mov	r1, r4
    cdbc:	add	sp, sp, #20
    cdc0:	pop	{r4, r5, r6, r7, lr}
    cdc4:	b	cc54 <fputs@plt+0x391c>
    cdc8:	ldm	r0, {r3, ip}
    cdcc:	cmp	r3, ip
    cdd0:	str	r3, [r0, #8]
    cdd4:	bxeq	lr
    cdd8:	ldr	r2, [r3, #8]
    cddc:	cmp	r2, r1
    cde0:	bne	cdf4 <fputs@plt+0x3abc>
    cde4:	bx	lr
    cde8:	ldr	r2, [r3, #8]
    cdec:	cmp	r2, r1
    cdf0:	beq	ce00 <fputs@plt+0x3ac8>
    cdf4:	ldr	r3, [r3]
    cdf8:	cmp	r3, ip
    cdfc:	bne	cde8 <fputs@plt+0x3ab0>
    ce00:	str	r3, [r0, #8]
    ce04:	bx	lr
    ce08:	mov	r2, #0
    ce0c:	str	r2, [r0]
    ce10:	str	r2, [r0, #4]
    ce14:	str	r2, [r0, #8]
    ce18:	str	r2, [r0, #12]
    ce1c:	str	r2, [r0, #16]
    ce20:	bx	lr
    ce24:	ldr	r3, [r1, #4]
    ce28:	cmp	r3, #0
    ce2c:	bxle	lr
    ce30:	b	cd04 <fputs@plt+0x39cc>
    ce34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ce38:	mov	r5, r2
    ce3c:	ldr	r2, [r2, #4]
    ce40:	sub	sp, sp, #28
    ce44:	mov	r9, r0
    ce48:	mov	fp, r3
    ce4c:	cmp	r2, #0
    ce50:	ldr	r6, [sp, #64]	; 0x40
    ce54:	ldr	sl, [sp, #68]	; 0x44
    ce58:	ldr	r8, [sp, #72]	; 0x48
    ce5c:	ldr	r7, [sp, #76]	; 0x4c
    ce60:	ble	cf1c <fputs@plt+0x3be4>
    ce64:	mov	r0, #96	; 0x60
    ce68:	str	r1, [sp, #20]
    ce6c:	bl	21de0 <_Znwj@@Base>
    ce70:	movw	r1, #26908	; 0x691c
    ce74:	movt	r1, #3
    ce78:	mov	r3, #0
    ce7c:	mvn	r2, #0
    ce80:	ldr	r1, [r1]
    ce84:	mov	r4, r0
    ce88:	add	r0, r9, #12
    ce8c:	str	r3, [r4]
    ce90:	str	r3, [r4, #20]
    ce94:	str	r1, [r4, #44]	; 0x2c
    ce98:	str	r3, [r4, #48]	; 0x30
    ce9c:	str	r3, [r4, #52]	; 0x34
    cea0:	str	r3, [r4, #72]	; 0x48
    cea4:	str	r3, [r4, #80]	; 0x50
    cea8:	str	r3, [r4, #84]	; 0x54
    ceac:	str	r3, [r4, #88]	; 0x58
    ceb0:	str	r3, [r4, #92]	; 0x5c
    ceb4:	str	r2, [r4, #56]	; 0x38
    ceb8:	str	r2, [r4, #60]	; 0x3c
    cebc:	str	r2, [r4, #64]	; 0x40
    cec0:	str	r2, [r4, #68]	; 0x44
    cec4:	ldm	r5, {r1, r2}
    cec8:	bl	bc84 <fputs@plt+0x294c>
    cecc:	ldr	ip, [sp, #20]
    ced0:	ldr	r3, [r5, #4]
    ced4:	str	r6, [sp]
    ced8:	mov	r1, ip
    cedc:	str	sl, [sp, #4]
    cee0:	str	r8, [sp, #8]
    cee4:	str	r7, [sp, #12]
    cee8:	mov	r2, r0
    ceec:	mov	r0, r4
    cef0:	bl	bebc <fputs@plt+0x2b84>
    cef4:	mov	r1, r4
    cef8:	str	sl, [sp, #64]	; 0x40
    cefc:	mov	r0, r9
    cf00:	str	r8, [sp, #68]	; 0x44
    cf04:	mov	r2, fp
    cf08:	str	r7, [sp, #72]	; 0x48
    cf0c:	mov	r3, r6
    cf10:	add	sp, sp, #28
    cf14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf18:	b	c9f4 <fputs@plt+0x36bc>
    cf1c:	add	sp, sp, #28
    cf20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cf24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf28:	movw	r5, #12328	; 0x3028
    cf2c:	movt	r5, #3
    cf30:	mov	r6, r2
    cf34:	ldr	r2, [r2, #4]
    cf38:	mov	fp, r1
    cf3c:	ldr	r1, [r5]
    cf40:	sub	sp, sp, #44	; 0x2c
    cf44:	cmp	r2, #0
    cf48:	mov	r8, r0
    cf4c:	mov	sl, r3
    cf50:	str	r1, [sp, #36]	; 0x24
    cf54:	ble	d060 <fputs@plt+0x3d28>
    cf58:	ldr	r1, [r6]
    cf5c:	mov	r3, #1
    cf60:	add	r0, sp, #24
    cf64:	str	r3, [sp]
    cf68:	add	r3, sp, #23
    cf6c:	mov	r7, #0
    cf70:	strb	r7, [sp, #23]
    cf74:	bl	22d70 <_ZdlPv@@Base+0xf40>
    cf78:	ldr	r0, [sp, #24]
    cf7c:	mov	r2, #18
    cf80:	movw	r1, #18556	; 0x487c
    cf84:	movt	r1, #2
    cf88:	bl	92cc <strncmp@plt>
    cf8c:	mov	r9, r0
    cf90:	add	r0, sp, #24
    cf94:	bl	22a90 <_ZdlPv@@Base+0xc60>
    cf98:	cmp	r9, r7
    cf9c:	mov	r0, #96	; 0x60
    cfa0:	beq	d078 <fputs@plt+0x3d40>
    cfa4:	bl	21de0 <_Znwj@@Base>
    cfa8:	movw	r2, #26908	; 0x691c
    cfac:	movt	r2, #3
    cfb0:	mvn	r3, #0
    cfb4:	ldr	r2, [r2]
    cfb8:	mov	r4, r0
    cfbc:	str	r7, [r0]
    cfc0:	str	r2, [r4, #44]	; 0x2c
    cfc4:	add	r0, r8, #12
    cfc8:	ldm	r6, {r1, r2}
    cfcc:	str	r3, [r4, #56]	; 0x38
    cfd0:	str	r3, [r4, #60]	; 0x3c
    cfd4:	str	r3, [r4, #64]	; 0x40
    cfd8:	str	r3, [r4, #68]	; 0x44
    cfdc:	str	r7, [r4, #20]
    cfe0:	str	r7, [r4, #48]	; 0x30
    cfe4:	str	r7, [r4, #52]	; 0x34
    cfe8:	str	r7, [r4, #72]	; 0x48
    cfec:	str	r7, [r4, #80]	; 0x50
    cff0:	str	r7, [r4, #84]	; 0x54
    cff4:	str	r7, [r4, #88]	; 0x58
    cff8:	str	r7, [r4, #92]	; 0x5c
    cffc:	bl	bc84 <fputs@plt+0x294c>
    d000:	ldr	ip, [sp, #80]	; 0x50
    d004:	ldr	r3, [r6, #4]
    d008:	mov	r1, fp
    d00c:	str	ip, [sp]
    d010:	ldr	ip, [sp, #84]	; 0x54
    d014:	str	ip, [sp, #4]
    d018:	ldr	ip, [sp, #88]	; 0x58
    d01c:	str	ip, [sp, #8]
    d020:	ldr	ip, [sp, #92]	; 0x5c
    d024:	str	ip, [sp, #12]
    d028:	mov	r2, r0
    d02c:	mov	r0, r4
    d030:	bl	c1bc <fputs@plt+0x2e84>
    d034:	ldr	ip, [sp, #84]	; 0x54
    d038:	mov	r0, r8
    d03c:	mov	r1, r4
    d040:	mov	r2, sl
    d044:	ldr	r3, [sp, #80]	; 0x50
    d048:	str	ip, [sp]
    d04c:	ldr	ip, [sp, #88]	; 0x58
    d050:	str	ip, [sp, #4]
    d054:	ldr	ip, [sp, #92]	; 0x5c
    d058:	str	ip, [sp, #8]
    d05c:	bl	c9f4 <fputs@plt+0x36bc>
    d060:	ldr	r2, [sp, #36]	; 0x24
    d064:	ldr	r3, [r5]
    d068:	cmp	r2, r3
    d06c:	bne	d10c <fputs@plt+0x3dd4>
    d070:	add	sp, sp, #44	; 0x2c
    d074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d078:	bl	21de0 <_Znwj@@Base>
    d07c:	movw	r1, #26908	; 0x691c
    d080:	movt	r1, #3
    d084:	mvn	r2, #0
    d088:	ldr	r1, [r1]
    d08c:	mov	r4, r0
    d090:	str	r9, [r0]
    d094:	str	r1, [r4, #44]	; 0x2c
    d098:	add	r0, r8, #12
    d09c:	str	r2, [r4, #56]	; 0x38
    d0a0:	str	r2, [r4, #60]	; 0x3c
    d0a4:	str	r2, [r4, #64]	; 0x40
    d0a8:	str	r2, [r4, #68]	; 0x44
    d0ac:	str	r9, [r4, #20]
    d0b0:	ldm	r6, {r1, r2}
    d0b4:	str	r9, [r4, #48]	; 0x30
    d0b8:	str	r9, [r4, #52]	; 0x34
    d0bc:	str	r9, [r4, #72]	; 0x48
    d0c0:	str	r9, [r4, #80]	; 0x50
    d0c4:	str	r9, [r4, #84]	; 0x54
    d0c8:	str	r9, [r4, #88]	; 0x58
    d0cc:	str	r9, [r4, #92]	; 0x5c
    d0d0:	bl	bc84 <fputs@plt+0x294c>
    d0d4:	ldr	ip, [sp, #80]	; 0x50
    d0d8:	ldr	r3, [r6, #4]
    d0dc:	mov	r1, fp
    d0e0:	str	ip, [sp]
    d0e4:	ldr	ip, [sp, #84]	; 0x54
    d0e8:	str	ip, [sp, #4]
    d0ec:	ldr	ip, [sp, #88]	; 0x58
    d0f0:	str	ip, [sp, #8]
    d0f4:	ldr	ip, [sp, #92]	; 0x5c
    d0f8:	str	ip, [sp, #12]
    d0fc:	mov	r2, r0
    d100:	mov	r0, r4
    d104:	bl	c0f8 <fputs@plt+0x2dc0>
    d108:	b	d034 <fputs@plt+0x3cfc>
    d10c:	bl	923c <__stack_chk_fail@plt>
    d110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d114:	sub	sp, sp, #28
    d118:	mov	r8, r0
    d11c:	mov	r7, r2
    d120:	ldr	r5, [sp, #64]	; 0x40
    d124:	mov	r6, r3
    d128:	ldr	ip, [sp, #72]	; 0x48
    d12c:	ldr	fp, [sp, #68]	; 0x44
    d130:	cmp	r5, ip
    d134:	ldr	r9, [sp, #76]	; 0x4c
    d138:	beq	d144 <fputs@plt+0x3e0c>
    d13c:	add	sp, sp, #28
    d140:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d144:	mov	r0, #96	; 0x60
    d148:	cmp	r3, fp
    d14c:	movlt	sl, r3
    d150:	movge	sl, fp
    d154:	str	r1, [sp, #20]
    d158:	bl	21de0 <_Znwj@@Base>
    d15c:	movw	r3, #26908	; 0x691c
    d160:	movt	r3, #3
    d164:	ldr	r1, [sp, #20]
    d168:	mov	ip, #0
    d16c:	ldr	r2, [r3]
    d170:	mvn	lr, #0
    d174:	cmp	r6, fp
    d178:	movlt	r6, fp
    d17c:	mov	r3, sl
    d180:	str	ip, [r0]
    d184:	mov	r4, r0
    d188:	str	ip, [r0, #20]
    d18c:	str	r2, [r0, #44]	; 0x2c
    d190:	mov	r2, r5
    d194:	str	ip, [r0, #48]	; 0x30
    d198:	str	ip, [r0, #52]	; 0x34
    d19c:	str	ip, [r0, #72]	; 0x48
    d1a0:	str	ip, [r0, #80]	; 0x50
    d1a4:	str	ip, [r0, #84]	; 0x54
    d1a8:	str	ip, [r0, #88]	; 0x58
    d1ac:	str	ip, [r0, #92]	; 0x5c
    d1b0:	str	lr, [r0, #56]	; 0x38
    d1b4:	str	lr, [r0, #60]	; 0x3c
    d1b8:	str	lr, [r0, #64]	; 0x40
    d1bc:	str	lr, [r0, #68]	; 0x44
    d1c0:	stm	sp, {r5, r6, r9}
    d1c4:	bl	c030 <fputs@plt+0x2cf8>
    d1c8:	mov	r1, r4
    d1cc:	str	sl, [sp, #64]	; 0x40
    d1d0:	mov	r0, r8
    d1d4:	str	r6, [sp, #72]	; 0x48
    d1d8:	mov	r2, r7
    d1dc:	str	r5, [sp, #68]	; 0x44
    d1e0:	mov	r3, r5
    d1e4:	add	sp, sp, #28
    d1e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d1ec:	b	c9f4 <fputs@plt+0x36bc>
    d1f0:	bx	lr
    d1f4:	push	{r3, r4, r5, lr}
    d1f8:	mov	r5, r0
    d1fc:	mov	r0, #80	; 0x50
    d200:	bl	21de0 <_Znwj@@Base>
    d204:	mov	r1, r5
    d208:	mov	r4, r0
    d20c:	bl	1d110 <fputs@plt+0x13dd8>
    d210:	ldr	r3, [pc, #68]	; d25c <fputs@plt+0x3f24>
    d214:	mov	r1, #0
    d218:	mov	r2, r1
    d21c:	mov	r0, r4
    d220:	str	r3, [r4]
    d224:	bl	1e44c <fputs@plt+0x15114>
    d228:	subs	r5, r0, #0
    d22c:	bne	d248 <fputs@plt+0x3f10>
    d230:	ldr	r3, [r4]
    d234:	mov	r0, r4
    d238:	ldr	r3, [r3, #4]
    d23c:	blx	r3
    d240:	mov	r0, r5
    d244:	pop	{r3, r4, r5, pc}
    d248:	mov	r0, r4
    d24c:	pop	{r3, r4, r5, pc}
    d250:	mov	r0, r4
    d254:	bl	21e30 <_ZdlPv@@Base>
    d258:	bl	9110 <__cxa_end_cleanup@plt>
    d25c:	andeq	r3, r2, r0, lsr #25
    d260:	mov	r0, r1
    d264:	b	d1f4 <fputs@plt+0x3ebc>
    d268:	push	{r4, lr}
    d26c:	mov	r4, r0
    d270:	bl	1d110 <fputs@plt+0x13dd8>
    d274:	ldr	r3, [pc, #8]	; d284 <fputs@plt+0x3f4c>
    d278:	mov	r0, r4
    d27c:	str	r3, [r4]
    d280:	pop	{r4, pc}
    d284:	andeq	r3, r2, r0, lsr #25
    d288:	push	{r4, lr}
    d28c:	mov	r4, r0
    d290:	mov	r3, #0
    d294:	add	r0, r0, #12
    d298:	str	r3, [r4]
    d29c:	str	r3, [r4, #4]
    d2a0:	str	r3, [r4, #8]
    d2a4:	bl	2292c <_ZdlPv@@Base+0xafc>
    d2a8:	mov	r0, r4
    d2ac:	pop	{r4, pc}
    d2b0:	push	{r4, lr}
    d2b4:	mov	r4, r0
    d2b8:	add	r0, r0, #12
    d2bc:	bl	22a90 <_ZdlPv@@Base+0xc60>
    d2c0:	mov	r0, r4
    d2c4:	pop	{r4, pc}
    d2c8:	push	{r4, lr}
    d2cc:	mov	r4, r0
    d2d0:	mov	r3, #0
    d2d4:	mov	r2, #2
    d2d8:	str	r3, [r0]
    d2dc:	add	r0, r0, #48	; 0x30
    d2e0:	str	r2, [r0, #-8]
    d2e4:	str	r3, [r4, #4]
    d2e8:	str	r3, [r4, #8]
    d2ec:	str	r3, [r4, #12]
    d2f0:	str	r3, [r4, #16]
    d2f4:	str	r3, [r4, #20]
    d2f8:	str	r3, [r4, #24]
    d2fc:	str	r3, [r4, #28]
    d300:	str	r3, [r4, #32]
    d304:	str	r3, [r4, #36]	; 0x24
    d308:	str	r3, [r4, #44]	; 0x2c
    d30c:	bl	2292c <_ZdlPv@@Base+0xafc>
    d310:	mov	r0, r4
    d314:	pop	{r4, pc}
    d318:	add	r0, r4, #28
    d31c:	bl	c970 <fputs@plt+0x3638>
    d320:	add	r0, r4, #16
    d324:	bl	c970 <fputs@plt+0x3638>
    d328:	add	r0, r4, #8
    d32c:	bl	bc3c <fputs@plt+0x2904>
    d330:	bl	9110 <__cxa_end_cleanup@plt>
    d334:	push	{r4, lr}
    d338:	mov	r4, r0
    d33c:	add	r0, r0, #48	; 0x30
    d340:	bl	22a90 <_ZdlPv@@Base+0xc60>
    d344:	add	r0, r4, #28
    d348:	bl	c970 <fputs@plt+0x3638>
    d34c:	add	r0, r4, #16
    d350:	bl	c970 <fputs@plt+0x3638>
    d354:	add	r0, r4, #8
    d358:	bl	bc3c <fputs@plt+0x2904>
    d35c:	mov	r0, r4
    d360:	pop	{r4, pc}
    d364:	add	r0, r4, #28
    d368:	bl	c970 <fputs@plt+0x3638>
    d36c:	add	r0, r4, #16
    d370:	bl	c970 <fputs@plt+0x3638>
    d374:	add	r0, r4, #8
    d378:	bl	bc3c <fputs@plt+0x2904>
    d37c:	bl	9110 <__cxa_end_cleanup@plt>
    d380:	b	d374 <fputs@plt+0x403c>
    d384:	b	d36c <fputs@plt+0x4034>
    d388:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    d38c:	movw	r9, #8464	; 0x2110
    d390:	movt	r9, #3
    d394:	movw	sl, #12328	; 0x3028
    d398:	movt	sl, #3
    d39c:	mov	r5, r0
    d3a0:	ldr	r3, [r9, #8]
    d3a4:	sub	sp, sp, #32
    d3a8:	ldr	r0, [sl]
    d3ac:	mov	r4, r1
    d3b0:	orrs	r3, r2, r3
    d3b4:	str	r0, [sp, #28]
    d3b8:	beq	d5b0 <fputs@plt+0x4278>
    d3bc:	ldr	ip, [r5, #16]
    d3c0:	cmp	ip, #0
    d3c4:	beq	d5b0 <fputs@plt+0x4278>
    d3c8:	ldr	r2, [r9, #4]
    d3cc:	ldr	r3, [r5, #28]
    d3d0:	cmp	r2, #0
    d3d4:	str	ip, [r5, #24]
    d3d8:	str	r3, [r5, #36]	; 0x24
    d3dc:	beq	d5c8 <fputs@plt+0x4290>
    d3e0:	movw	r6, #12400	; 0x3070
    d3e4:	mov	r7, #1
    d3e8:	movt	r6, #3
    d3ec:	b	d500 <fputs@plt+0x41c8>
    d3f0:	movw	r1, #18592	; 0x48a0
    d3f4:	add	r0, sp, #4
    d3f8:	movt	r1, #2
    d3fc:	bl	229a4 <_ZdlPv@@Base+0xb74>
    d400:	add	r0, sp, #16
    d404:	mov	r1, r7
    d408:	bl	2320c <_ZdlPv@@Base+0x13dc>
    d40c:	add	r0, sp, #4
    d410:	add	r1, sp, #16
    d414:	bl	22c88 <_ZdlPv@@Base+0xe58>
    d418:	add	r0, sp, #16
    d41c:	bl	22a90 <_ZdlPv@@Base+0xc60>
    d420:	ldr	r3, [sp, #8]
    d424:	ldr	r2, [sp, #12]
    d428:	cmp	r3, r2
    d42c:	bge	d570 <fputs@plt+0x4238>
    d430:	ldr	r2, [sp, #4]
    d434:	add	r1, r3, #1
    d438:	mov	r0, #0
    d43c:	str	r1, [sp, #8]
    d440:	mov	r1, r4
    d444:	strb	r0, [r2, r3]
    d448:	ldr	r0, [sp, #4]
    d44c:	bl	9338 <fputs@plt>
    d450:	add	r0, sp, #4
    d454:	bl	22a90 <_ZdlPv@@Base+0xc60>
    d458:	mov	r1, #1
    d45c:	mov	r2, #2
    d460:	mov	r3, r4
    d464:	movw	r0, #18220	; 0x472c
    d468:	movt	r0, #2
    d46c:	add	r7, r7, r1
    d470:	bl	91f4 <fwrite@plt>
    d474:	mov	r1, r4
    d478:	ldr	r0, [r8, #48]	; 0x30
    d47c:	bl	9338 <fputs@plt>
    d480:	mov	r2, #4
    d484:	mov	r1, #1
    d488:	mov	r3, r4
    d48c:	movw	r0, #18600	; 0x48a8
    d490:	movt	r0, #2
    d494:	bl	91f4 <fwrite@plt>
    d498:	ldr	r3, [r9, #4]
    d49c:	cmp	r3, #0
    d4a0:	mov	r3, r4
    d4a4:	movweq	r0, #18608	; 0x48b0
    d4a8:	moveq	r2, #6
    d4ac:	movwne	r0, #18616	; 0x48b8
    d4b0:	movne	r2, #5
    d4b4:	moveq	r1, #1
    d4b8:	movne	r1, #1
    d4bc:	movteq	r0, #2
    d4c0:	movtne	r0, #2
    d4c4:	bl	91f4 <fwrite@plt>
    d4c8:	ldr	r2, [r5, #24]
    d4cc:	ldr	r3, [r6, #32]
    d4d0:	ldr	ip, [r2]
    d4d4:	cmp	r3, #0
    d4d8:	str	ip, [r5, #24]
    d4dc:	beq	d4f4 <fputs@plt+0x41bc>
    d4e0:	ldr	r3, [r5, #28]
    d4e4:	cmp	r3, #0
    d4e8:	ldrne	r3, [r5, #36]	; 0x24
    d4ec:	ldrne	r3, [r3]
    d4f0:	strne	r3, [r5, #36]	; 0x24
    d4f4:	ldr	r3, [r5, #16]
    d4f8:	cmp	ip, r3
    d4fc:	beq	d580 <fputs@plt+0x4248>
    d500:	mov	r3, r4
    d504:	movw	r0, #18580	; 0x4894
    d508:	mov	r1, #1
    d50c:	movt	r0, #2
    d510:	mov	r2, #9
    d514:	ldr	r8, [ip, #8]
    d518:	bl	91f4 <fwrite@plt>
    d51c:	ldr	r3, [r6, #32]
    d520:	cmp	r3, #0
    d524:	beq	d548 <fputs@plt+0x4210>
    d528:	ldr	r3, [r5, #28]
    d52c:	cmp	r3, #0
    d530:	beq	d548 <fputs@plt+0x4210>
    d534:	ldr	r3, [r5, #36]	; 0x24
    d538:	mov	r1, r4
    d53c:	ldr	r3, [r3, #8]
    d540:	ldr	r0, [r3, #48]	; 0x30
    d544:	bl	9338 <fputs@plt>
    d548:	mov	r0, #35	; 0x23
    d54c:	mov	r1, r4
    d550:	bl	9254 <fputc@plt>
    d554:	ldr	r3, [r6, #36]	; 0x24
    d558:	cmp	r3, #0
    d55c:	bne	d3f0 <fputs@plt+0x40b8>
    d560:	ldr	r0, [r8, #48]	; 0x30
    d564:	mov	r1, r4
    d568:	bl	9338 <fputs@plt>
    d56c:	b	d458 <fputs@plt+0x4120>
    d570:	add	r0, sp, #4
    d574:	bl	22bdc <_ZdlPv@@Base+0xdac>
    d578:	ldr	r3, [sp, #8]
    d57c:	b	d430 <fputs@plt+0x40f8>
    d580:	mov	r0, #10
    d584:	mov	r1, r4
    d588:	bl	9254 <fputc@plt>
    d58c:	ldr	r3, [r9, #4]
    d590:	cmp	r3, #0
    d594:	bne	d5b0 <fputs@plt+0x4278>
    d598:	movw	r0, #18624	; 0x48c0
    d59c:	mov	r3, r4
    d5a0:	mov	r1, #1
    d5a4:	movt	r0, #2
    d5a8:	mov	r2, #5
    d5ac:	bl	91f4 <fwrite@plt>
    d5b0:	ldr	r2, [sp, #28]
    d5b4:	ldr	r3, [sl]
    d5b8:	cmp	r2, r3
    d5bc:	bne	d600 <fputs@plt+0x42c8>
    d5c0:	add	sp, sp, #32
    d5c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d5c8:	movw	r0, #18576	; 0x4890
    d5cc:	mov	r1, #1
    d5d0:	movt	r0, #2
    d5d4:	mov	r2, #3
    d5d8:	mov	r3, r4
    d5dc:	bl	91f4 <fwrite@plt>
    d5e0:	ldr	ip, [r5, #24]
    d5e4:	b	d3e0 <fputs@plt+0x40a8>
    d5e8:	add	r0, sp, #16
    d5ec:	bl	22a90 <_ZdlPv@@Base+0xc60>
    d5f0:	add	r0, sp, #4
    d5f4:	bl	22a90 <_ZdlPv@@Base+0xc60>
    d5f8:	bl	9110 <__cxa_end_cleanup@plt>
    d5fc:	b	d5f0 <fputs@plt+0x42b8>
    d600:	bl	923c <__stack_chk_fail@plt>
    d604:	mov	r2, #0
    d608:	str	r2, [r0]
    d60c:	str	r2, [r0, #4]
    d610:	str	r2, [r0, #8]
    d614:	str	r2, [r0, #12]
    d618:	str	r2, [r0, #16]
    d61c:	str	r2, [r0, #20]
    d620:	str	r2, [r0, #24]
    d624:	str	r2, [r0, #28]
    d628:	str	r2, [r0, #32]
    d62c:	str	r2, [r0, #36]	; 0x24
    d630:	str	r2, [r0, #40]	; 0x28
    d634:	str	r2, [r0, #44]	; 0x2c
    d638:	str	r2, [r0, #48]	; 0x30
    d63c:	str	r2, [r0, #52]	; 0x34
    d640:	str	r2, [r0, #56]	; 0x38
    d644:	str	r2, [r0, #60]	; 0x3c
    d648:	str	r2, [r0, #64]	; 0x40
    d64c:	str	r2, [r0, #68]	; 0x44
    d650:	bx	lr
    d654:	push	{r3, r4, r5, lr}
    d658:	mov	r5, r0
    d65c:	ldr	r4, [r0, #64]	; 0x40
    d660:	cmp	r4, #0
    d664:	beq	d6e0 <fputs@plt+0x43a8>
    d668:	ldr	r0, [r4, #4]
    d66c:	ldr	r3, [r4]
    d670:	cmp	r0, #0
    d674:	str	r3, [r5, #64]	; 0x40
    d678:	beq	d680 <fputs@plt+0x4348>
    d67c:	bl	9278 <_ZdaPv@plt>
    d680:	ldr	r0, [r4, #8]
    d684:	cmp	r0, #0
    d688:	beq	d690 <fputs@plt+0x4358>
    d68c:	bl	9278 <_ZdaPv@plt>
    d690:	mov	r0, r4
    d694:	bl	21e30 <_ZdlPv@@Base>
    d698:	ldr	r4, [r5, #64]	; 0x40
    d69c:	cmp	r4, #0
    d6a0:	bne	d668 <fputs@plt+0x4330>
    d6a4:	ldr	r4, [r5, #68]	; 0x44
    d6a8:	cmp	r4, #0
    d6ac:	beq	d6ec <fputs@plt+0x43b4>
    d6b0:	ldr	r0, [r4, #4]
    d6b4:	ldr	r3, [r4]
    d6b8:	cmp	r0, #0
    d6bc:	str	r3, [r5, #68]	; 0x44
    d6c0:	beq	d6c8 <fputs@plt+0x4390>
    d6c4:	bl	9278 <_ZdaPv@plt>
    d6c8:	ldr	r0, [r4, #8]
    d6cc:	cmp	r0, #0
    d6d0:	beq	d6d8 <fputs@plt+0x43a0>
    d6d4:	bl	9278 <_ZdaPv@plt>
    d6d8:	mov	r0, r4
    d6dc:	bl	21e30 <_ZdlPv@@Base>
    d6e0:	ldr	r4, [r5, #68]	; 0x44
    d6e4:	cmp	r4, #0
    d6e8:	bne	d6b0 <fputs@plt+0x4378>
    d6ec:	mov	r0, r5
    d6f0:	pop	{r3, r4, r5, pc}
    d6f4:	mov	r3, #0
    d6f8:	str	r3, [r0]
    d6fc:	str	r3, [r0, #4]
    d700:	str	r3, [r0, #8]
    d704:	str	r3, [r0, #12]
    d708:	bx	lr
    d70c:	push	{r4, r5, r6, r7, r8, lr}
    d710:	mov	r4, r2
    d714:	ldrb	r2, [r2]
    d718:	sub	sp, sp, #16
    d71c:	mov	r7, r1
    d720:	mov	r8, r3
    d724:	cmp	r2, #61	; 0x3d
    d728:	ldr	r5, [r1, #4]
    d72c:	ldr	r6, [sp, #40]	; 0x28
    d730:	bne	d74c <fputs@plt+0x4414>
    d734:	add	ip, r4, #1
    d738:	mov	r4, ip
    d73c:	add	ip, ip, #1
    d740:	ldrb	r2, [r4]
    d744:	cmp	r2, #61	; 0x3d
    d748:	beq	d738 <fputs@plt+0x4400>
    d74c:	ldrb	r3, [r5]
    d750:	cmp	r3, #61	; 0x3d
    d754:	bne	d770 <fputs@plt+0x4438>
    d758:	add	ip, r5, #1
    d75c:	mov	r5, ip
    d760:	add	ip, ip, #1
    d764:	ldrb	r2, [r5]
    d768:	cmp	r2, #61	; 0x3d
    d76c:	beq	d75c <fputs@plt+0x4424>
    d770:	mov	r0, r4
    d774:	mov	r1, r5
    d778:	bl	9314 <strcmp@plt>
    d77c:	cmp	r0, #0
    d780:	beq	d7d4 <fputs@plt+0x449c>
    d784:	cmp	r6, #0
    d788:	movw	r1, #18088	; 0x46a8
    d78c:	movt	r1, #2
    d790:	ldr	ip, [r7, #8]
    d794:	movw	r3, #12392	; 0x3068
    d798:	movt	r3, #3
    d79c:	moveq	r6, r1
    d7a0:	cmp	r8, #0
    d7a4:	ldr	r0, [r3]
    d7a8:	movw	r2, #18632	; 0x48c8
    d7ac:	movw	r3, #18080	; 0x46a0
    d7b0:	str	ip, [sp, #4]
    d7b4:	movt	r3, #2
    d7b8:	str	r5, [sp, #8]
    d7bc:	str	r4, [sp, #12]
    d7c0:	movne	r3, r8
    d7c4:	str	r6, [sp]
    d7c8:	mov	r1, #1
    d7cc:	movt	r2, #2
    d7d0:	bl	9248 <__fprintf_chk@plt>
    d7d4:	add	sp, sp, #16
    d7d8:	pop	{r4, r5, r6, r7, r8, pc}
    d7dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d7e0:	sub	sp, sp, #20
    d7e4:	ldr	r4, [r1]
    d7e8:	mov	sl, r1
    d7ec:	mov	fp, r0
    d7f0:	mov	r9, r2
    d7f4:	cmp	r4, #0
    d7f8:	mov	r5, r3
    d7fc:	ldr	r6, [sp, #56]	; 0x38
    d800:	ldr	r8, [sp, #60]	; 0x3c
    d804:	ldr	r7, [sp, #64]	; 0x40
    d808:	bne	d81c <fputs@plt+0x44e4>
    d80c:	b	d884 <fputs@plt+0x454c>
    d810:	ldr	r4, [r4]
    d814:	cmp	r4, #0
    d818:	beq	d884 <fputs@plt+0x454c>
    d81c:	ldr	r0, [r4, #8]
    d820:	mov	r1, r5
    d824:	bl	9314 <strcmp@plt>
    d828:	cmp	r0, #0
    d82c:	bne	d810 <fputs@plt+0x44d8>
    d830:	cmp	r6, #0
    d834:	beq	d8b0 <fputs@plt+0x4578>
    d838:	ldrb	r3, [r6]
    d83c:	cmp	r3, #61	; 0x3d
    d840:	bne	d910 <fputs@plt+0x45d8>
    d844:	cmp	r9, #0
    d848:	str	r5, [r4, #8]
    d84c:	str	r6, [r4, #4]
    d850:	beq	d85c <fputs@plt+0x4524>
    d854:	mov	r0, r9
    d858:	bl	9278 <_ZdaPv@plt>
    d85c:	cmp	r8, #0
    d860:	beq	d86c <fputs@plt+0x4534>
    d864:	mov	r0, r8
    d868:	bl	9278 <_ZdaPv@plt>
    d86c:	cmp	r7, #0
    d870:	beq	d930 <fputs@plt+0x45f8>
    d874:	mov	r0, r7
    d878:	add	sp, sp, #20
    d87c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d880:	b	9278 <_ZdaPv@plt>
    d884:	mov	r0, #12
    d888:	bl	21de0 <_Znwj@@Base>
    d88c:	ldr	r3, [sl]
    d890:	cmp	r6, #0
    d894:	str	r3, [r0]
    d898:	mov	r4, r0
    d89c:	str	r0, [sl]
    d8a0:	beq	d8b0 <fputs@plt+0x4578>
    d8a4:	ldrb	r3, [r6]
    d8a8:	cmp	r3, #61	; 0x3d
    d8ac:	beq	d844 <fputs@plt+0x450c>
    d8b0:	cmp	r8, #0
    d8b4:	movw	r3, #18080	; 0x46a0
    d8b8:	movt	r3, #2
    d8bc:	movw	ip, #18088	; 0x46a8
    d8c0:	movt	ip, #2
    d8c4:	movw	r2, #12392	; 0x3068
    d8c8:	moveq	r8, r3
    d8cc:	cmp	r7, #0
    d8d0:	movt	r2, #3
    d8d4:	movw	r1, #18704	; 0x4910
    d8d8:	moveq	r7, ip
    d8dc:	movt	r1, #2
    d8e0:	cmp	r6, #0
    d8e4:	ldr	r0, [r2]
    d8e8:	mov	r3, r8
    d8ec:	str	r5, [sp, #4]
    d8f0:	moveq	r6, r1
    d8f4:	str	r7, [sp]
    d8f8:	str	r6, [sp, #8]
    d8fc:	movw	r2, #18720	; 0x4920
    d900:	mov	r1, #1
    d904:	movt	r2, #2
    d908:	bl	9248 <__fprintf_chk@plt>
    d90c:	b	d844 <fputs@plt+0x450c>
    d910:	str	r7, [sp, #56]	; 0x38
    d914:	mov	r0, fp
    d918:	mov	r1, r4
    d91c:	mov	r2, r6
    d920:	mov	r3, r8
    d924:	add	sp, sp, #20
    d928:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d92c:	b	d70c <fputs@plt+0x43d4>
    d930:	add	sp, sp, #20
    d934:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d938:	push	{r4, lr}
    d93c:	sub	sp, sp, #16
    d940:	mov	r4, r2
    d944:	mov	r2, r1
    d948:	ldr	ip, [sp, #24]
    d94c:	add	r1, r0, #64	; 0x40
    d950:	ldr	lr, [sp, #28]
    d954:	str	r3, [sp]
    d958:	mov	r3, r4
    d95c:	stmib	sp, {ip, lr}
    d960:	bl	d7dc <fputs@plt+0x44a4>
    d964:	add	sp, sp, #16
    d968:	pop	{r4, pc}
    d96c:	push	{r4, lr}
    d970:	sub	sp, sp, #16
    d974:	mov	r4, r2
    d978:	mov	r2, r1
    d97c:	ldr	ip, [sp, #24]
    d980:	add	r1, r0, #68	; 0x44
    d984:	ldr	lr, [sp, #28]
    d988:	str	r3, [sp]
    d98c:	mov	r3, r4
    d990:	stmib	sp, {ip, lr}
    d994:	bl	d7dc <fputs@plt+0x44a4>
    d998:	add	sp, sp, #16
    d99c:	pop	{r4, pc}
    d9a0:	push	{r4, r5, r6, lr}
    d9a4:	mov	r4, r1
    d9a8:	mov	r5, r0
    d9ac:	movw	r1, #18484	; 0x4834
    d9b0:	mov	r0, r4
    d9b4:	movt	r1, #2
    d9b8:	bl	9314 <strcmp@plt>
    d9bc:	cmp	r0, #0
    d9c0:	streq	r0, [r5, #12]
    d9c4:	popeq	{r4, r5, r6, pc}
    d9c8:	movw	r1, #18472	; 0x4828
    d9cc:	mov	r0, r4
    d9d0:	movt	r1, #2
    d9d4:	bl	9314 <strcmp@plt>
    d9d8:	cmp	r0, #0
    d9dc:	streq	r0, [r5]
    d9e0:	popeq	{r4, r5, r6, pc}
    d9e4:	movw	r1, #18504	; 0x4848
    d9e8:	mov	r0, r4
    d9ec:	movt	r1, #2
    d9f0:	bl	9314 <strcmp@plt>
    d9f4:	cmp	r0, #0
    d9f8:	beq	da54 <fputs@plt+0x471c>
    d9fc:	movw	r1, #18812	; 0x497c
    da00:	mov	r0, r4
    da04:	movt	r1, #2
    da08:	bl	9314 <strcmp@plt>
    da0c:	cmp	r0, #0
    da10:	beq	da54 <fputs@plt+0x471c>
    da14:	movw	r1, #18332	; 0x479c
    da18:	mov	r0, r4
    da1c:	movt	r1, #2
    da20:	bl	9314 <strcmp@plt>
    da24:	cmp	r0, #0
    da28:	streq	r0, [r5, #4]
    da2c:	popeq	{r4, r5, r6, pc}
    da30:	movw	r1, #12392	; 0x3068
    da34:	movt	r1, #3
    da38:	mov	r3, r4
    da3c:	movw	r2, #18816	; 0x4980
    da40:	ldr	r0, [r1]
    da44:	movt	r2, #2
    da48:	mov	r1, #1
    da4c:	pop	{r4, r5, r6, lr}
    da50:	b	9248 <__fprintf_chk@plt>
    da54:	mov	r3, #0
    da58:	str	r3, [r5, #8]
    da5c:	pop	{r4, r5, r6, pc}
    da60:	cmp	r0, #0
    da64:	push	{r4, lr}
    da68:	mov	r4, r1
    da6c:	beq	da74 <fputs@plt+0x473c>
    da70:	bl	9278 <_ZdaPv@plt>
    da74:	ldrb	r3, [r4]
    da78:	cmp	r3, #0
    da7c:	bne	da88 <fputs@plt+0x4750>
    da80:	mov	r0, r4
    da84:	pop	{r4, pc}
    da88:	mov	r0, r4
    da8c:	mov	r1, #0
    da90:	mov	r2, #10
    da94:	bl	91a0 <strtol@plt>
    da98:	cmp	r0, #1
    da9c:	bls	dad8 <fputs@plt+0x47a0>
    daa0:	movw	r1, #12392	; 0x3068
    daa4:	movt	r1, #3
    daa8:	mov	r3, r0
    daac:	movw	r2, #18868	; 0x49b4
    dab0:	ldr	r0, [r1]
    dab4:	movt	r2, #2
    dab8:	mov	r1, #1
    dabc:	bl	9248 <__fprintf_chk@plt>
    dac0:	mov	r3, #49	; 0x31
    dac4:	strb	r3, [r4]
    dac8:	mov	r3, #0
    dacc:	strb	r3, [r4, #1]
    dad0:	mov	r0, r4
    dad4:	pop	{r4, pc}
    dad8:	cmp	r0, #0
    dadc:	movne	r3, #48	; 0x30
    dae0:	strbne	r3, [r4]
    dae4:	beq	dac0 <fputs@plt+0x4788>
    dae8:	mov	r3, #0
    daec:	strb	r3, [r4, #1]
    daf0:	b	dad0 <fputs@plt+0x4798>
    daf4:	cmp	r0, #0
    daf8:	push	{r4, lr}
    dafc:	mov	r4, r1
    db00:	beq	db08 <fputs@plt+0x47d0>
    db04:	bl	9278 <_ZdaPv@plt>
    db08:	mov	r0, r4
    db0c:	pop	{r4, pc}
    db10:	push	{r4, r5, r6, r7, r8, lr}
    db14:	movw	lr, #18088	; 0x46a8
    db18:	ldr	r5, [sp, #24]
    db1c:	movt	lr, #2
    db20:	movw	ip, #18080	; 0x46a0
    db24:	movt	ip, #2
    db28:	cmp	r5, #0
    db2c:	mov	r6, r1
    db30:	mov	r4, r0
    db34:	mov	r0, r1
    db38:	moveq	r5, lr
    db3c:	cmp	r3, #0
    db40:	movw	r1, #18484	; 0x4834
    db44:	movt	r1, #2
    db48:	movne	r7, r3
    db4c:	moveq	r7, ip
    db50:	mov	r8, r2
    db54:	bl	9314 <strcmp@plt>
    db58:	cmp	r0, #0
    db5c:	beq	dc38 <fputs@plt+0x4900>
    db60:	movw	r1, #18472	; 0x4828
    db64:	mov	r0, r6
    db68:	movt	r1, #2
    db6c:	bl	9314 <strcmp@plt>
    db70:	cmp	r0, #0
    db74:	beq	dcb0 <fputs@plt+0x4978>
    db78:	movw	r1, #18504	; 0x4848
    db7c:	mov	r0, r6
    db80:	movt	r1, #2
    db84:	bl	9314 <strcmp@plt>
    db88:	cmp	r0, #0
    db8c:	beq	dd28 <fputs@plt+0x49f0>
    db90:	movw	r1, #18812	; 0x497c
    db94:	mov	r0, r6
    db98:	movt	r1, #2
    db9c:	bl	9314 <strcmp@plt>
    dba0:	cmp	r0, #0
    dba4:	beq	dda0 <fputs@plt+0x4a68>
    dba8:	mov	r0, r6
    dbac:	movw	r1, #18332	; 0x479c
    dbb0:	movt	r1, #2
    dbb4:	bl	9314 <strcmp@plt>
    dbb8:	cmp	r0, #0
    dbbc:	popne	{r4, r5, r6, r7, r8, pc}
    dbc0:	mov	r0, r8
    dbc4:	mov	r3, #1
    dbc8:	str	r3, [r4, #4]
    dbcc:	ldr	r6, [r4, #20]
    dbd0:	bl	23254 <_ZdlPv@@Base+0x1424>
    dbd4:	cmp	r6, #0
    dbd8:	mov	r8, r0
    dbdc:	beq	dbe8 <fputs@plt+0x48b0>
    dbe0:	mov	r0, r6
    dbe4:	bl	9278 <_ZdaPv@plt>
    dbe8:	mov	r0, r7
    dbec:	str	r8, [r4, #20]
    dbf0:	ldr	r6, [r4, #36]	; 0x24
    dbf4:	bl	23254 <_ZdlPv@@Base+0x1424>
    dbf8:	cmp	r6, #0
    dbfc:	mov	r7, r0
    dc00:	beq	dc0c <fputs@plt+0x48d4>
    dc04:	mov	r0, r6
    dc08:	bl	9278 <_ZdaPv@plt>
    dc0c:	mov	r0, r5
    dc10:	str	r7, [r4, #36]	; 0x24
    dc14:	ldr	r6, [r4, #52]	; 0x34
    dc18:	bl	23254 <_ZdlPv@@Base+0x1424>
    dc1c:	cmp	r6, #0
    dc20:	mov	r5, r0
    dc24:	beq	dc30 <fputs@plt+0x48f8>
    dc28:	mov	r0, r6
    dc2c:	bl	9278 <_ZdaPv@plt>
    dc30:	str	r5, [r4, #52]	; 0x34
    dc34:	pop	{r4, r5, r6, r7, r8, pc}
    dc38:	mov	r0, r8
    dc3c:	mov	r3, #1
    dc40:	str	r3, [r4, #12]
    dc44:	ldr	r6, [r4, #28]
    dc48:	bl	23254 <_ZdlPv@@Base+0x1424>
    dc4c:	cmp	r6, #0
    dc50:	mov	r8, r0
    dc54:	beq	dc60 <fputs@plt+0x4928>
    dc58:	mov	r0, r6
    dc5c:	bl	9278 <_ZdaPv@plt>
    dc60:	mov	r0, r7
    dc64:	str	r8, [r4, #28]
    dc68:	ldr	r6, [r4, #44]	; 0x2c
    dc6c:	bl	23254 <_ZdlPv@@Base+0x1424>
    dc70:	cmp	r6, #0
    dc74:	mov	r7, r0
    dc78:	beq	dc84 <fputs@plt+0x494c>
    dc7c:	mov	r0, r6
    dc80:	bl	9278 <_ZdaPv@plt>
    dc84:	mov	r0, r5
    dc88:	str	r7, [r4, #44]	; 0x2c
    dc8c:	ldr	r6, [r4, #60]	; 0x3c
    dc90:	bl	23254 <_ZdlPv@@Base+0x1424>
    dc94:	cmp	r6, #0
    dc98:	mov	r5, r0
    dc9c:	beq	dca8 <fputs@plt+0x4970>
    dca0:	mov	r0, r6
    dca4:	bl	9278 <_ZdaPv@plt>
    dca8:	str	r5, [r4, #60]	; 0x3c
    dcac:	pop	{r4, r5, r6, r7, r8, pc}
    dcb0:	mov	r0, r8
    dcb4:	mov	r3, #1
    dcb8:	str	r3, [r4]
    dcbc:	ldr	r6, [r4, #16]
    dcc0:	bl	23254 <_ZdlPv@@Base+0x1424>
    dcc4:	cmp	r6, #0
    dcc8:	mov	r8, r0
    dccc:	beq	dcd8 <fputs@plt+0x49a0>
    dcd0:	mov	r0, r6
    dcd4:	bl	9278 <_ZdaPv@plt>
    dcd8:	mov	r0, r7
    dcdc:	str	r8, [r4, #16]
    dce0:	ldr	r6, [r4, #32]
    dce4:	bl	23254 <_ZdlPv@@Base+0x1424>
    dce8:	cmp	r6, #0
    dcec:	mov	r7, r0
    dcf0:	beq	dcfc <fputs@plt+0x49c4>
    dcf4:	mov	r0, r6
    dcf8:	bl	9278 <_ZdaPv@plt>
    dcfc:	mov	r0, r5
    dd00:	str	r7, [r4, #32]
    dd04:	ldr	r6, [r4, #48]	; 0x30
    dd08:	bl	23254 <_ZdlPv@@Base+0x1424>
    dd0c:	cmp	r6, #0
    dd10:	mov	r5, r0
    dd14:	beq	dd20 <fputs@plt+0x49e8>
    dd18:	mov	r0, r6
    dd1c:	bl	9278 <_ZdaPv@plt>
    dd20:	str	r5, [r4, #48]	; 0x30
    dd24:	pop	{r4, r5, r6, r7, r8, pc}
    dd28:	mov	r0, r8
    dd2c:	mov	r3, #1
    dd30:	str	r3, [r4, #8]
    dd34:	ldr	r6, [r4, #24]
    dd38:	bl	23254 <_ZdlPv@@Base+0x1424>
    dd3c:	cmp	r6, #0
    dd40:	mov	r8, r0
    dd44:	beq	dd50 <fputs@plt+0x4a18>
    dd48:	mov	r0, r6
    dd4c:	bl	9278 <_ZdaPv@plt>
    dd50:	mov	r0, r7
    dd54:	str	r8, [r4, #24]
    dd58:	ldr	r6, [r4, #40]	; 0x28
    dd5c:	bl	23254 <_ZdlPv@@Base+0x1424>
    dd60:	cmp	r6, #0
    dd64:	mov	r7, r0
    dd68:	beq	dd74 <fputs@plt+0x4a3c>
    dd6c:	mov	r0, r6
    dd70:	bl	9278 <_ZdaPv@plt>
    dd74:	mov	r0, r5
    dd78:	str	r7, [r4, #40]	; 0x28
    dd7c:	ldr	r6, [r4, #56]	; 0x38
    dd80:	bl	23254 <_ZdlPv@@Base+0x1424>
    dd84:	cmp	r6, #0
    dd88:	mov	r5, r0
    dd8c:	beq	dd98 <fputs@plt+0x4a60>
    dd90:	mov	r0, r6
    dd94:	bl	9278 <_ZdaPv@plt>
    dd98:	str	r5, [r4, #56]	; 0x38
    dd9c:	pop	{r4, r5, r6, r7, r8, pc}
    dda0:	mov	r3, #1
    dda4:	mov	r0, r8
    dda8:	str	r3, [r4, #8]
    ddac:	ldr	r6, [r4, #24]
    ddb0:	bl	23254 <_ZdlPv@@Base+0x1424>
    ddb4:	mov	r1, r0
    ddb8:	mov	r0, r6
    ddbc:	bl	da60 <fputs@plt+0x4728>
    ddc0:	ldr	r6, [r4, #40]	; 0x28
    ddc4:	str	r0, [r4, #24]
    ddc8:	mov	r0, r7
    ddcc:	bl	23254 <_ZdlPv@@Base+0x1424>
    ddd0:	cmp	r6, #0
    ddd4:	mov	r7, r0
    ddd8:	bne	dd6c <fputs@plt+0x4a34>
    dddc:	b	dd74 <fputs@plt+0x4a3c>
    dde0:	push	{r4, r5, lr}
    dde4:	sub	sp, sp, #12
    dde8:	ldrb	ip, [r1]
    ddec:	mov	r4, r1
    ddf0:	mov	r5, r0
    ddf4:	ldr	r1, [sp, #24]
    ddf8:	cmp	ip, #123	; 0x7b
    ddfc:	beq	de24 <fputs@plt+0x4aec>
    de00:	cmp	ip, #125	; 0x7d
    de04:	beq	de10 <fputs@plt+0x4ad8>
    de08:	add	sp, sp, #12
    de0c:	pop	{r4, r5, pc}
    de10:	mov	r0, r5
    de14:	add	r1, r4, #1
    de18:	add	sp, sp, #12
    de1c:	pop	{r4, r5, lr}
    de20:	b	d9a0 <fputs@plt+0x4668>
    de24:	str	r1, [sp]
    de28:	add	r1, r4, #1
    de2c:	bl	db10 <fputs@plt+0x47d8>
    de30:	ldrb	ip, [r4]
    de34:	b	de00 <fputs@plt+0x4ac8>
    de38:	cmp	r1, #0
    de3c:	push	{r4}		; (str r4, [sp, #-4]!)
    de40:	ldr	r1, [sp, #12]
    de44:	ldmib	sp, {r4, ip}
    de48:	ldr	r0, [sp, #16]
    de4c:	bne	de6c <fputs@plt+0x4b34>
    de50:	str	r1, [sp, #4]
    de54:	mov	r0, r2
    de58:	mov	r1, r3
    de5c:	mov	r2, r4
    de60:	mov	r3, ip
    de64:	pop	{r4}		; (ldr r4, [sp], #4)
    de68:	b	b5f4 <fputs@plt+0x22bc>
    de6c:	pop	{r4}		; (ldr r4, [sp], #4)
    de70:	bx	lr
    de74:	push	{r4, r5, r6, r7, lr}
    de78:	mov	r0, r1
    de7c:	sub	sp, sp, #12
    de80:	mov	r4, r1
    de84:	mov	r6, r2
    de88:	movw	r1, #18912	; 0x49e0
    de8c:	mov	r2, #2
    de90:	movt	r1, #2
    de94:	mov	r7, r3
    de98:	bl	92cc <strncmp@plt>
    de9c:	ldr	r5, [sp, #40]	; 0x28
    dea0:	subs	r1, r0, #0
    dea4:	beq	df64 <fputs@plt+0x4c2c>
    dea8:	movw	r1, #18916	; 0x49e4
    deac:	mov	r0, r4
    deb0:	movt	r1, #2
    deb4:	mov	r2, #2
    deb8:	bl	92cc <strncmp@plt>
    debc:	subs	r1, r0, #0
    dec0:	beq	df88 <fputs@plt+0x4c50>
    dec4:	movw	r1, #18920	; 0x49e8
    dec8:	mov	r0, r4
    decc:	movt	r1, #2
    ded0:	mov	r2, #2
    ded4:	bl	92cc <strncmp@plt>
    ded8:	subs	r1, r0, #0
    dedc:	addeq	r0, r4, #2
    dee0:	beq	df24 <fputs@plt+0x4bec>
    dee4:	movw	r1, #18924	; 0x49ec
    dee8:	mov	r0, r4
    deec:	movt	r1, #2
    def0:	mov	r2, #2
    def4:	bl	92cc <strncmp@plt>
    def8:	subs	r1, r0, #0
    defc:	beq	dfac <fputs@plt+0x4c74>
    df00:	ldrb	r3, [r4]
    df04:	cmp	r3, #60	; 0x3c
    df08:	beq	dff0 <fputs@plt+0x4cb8>
    df0c:	cmp	r3, #62	; 0x3e
    df10:	beq	dfd0 <fputs@plt+0x4c98>
    df14:	cmp	r3, #61	; 0x3d
    df18:	mov	r1, #0
    df1c:	addeq	r0, r4, #1
    df20:	movne	r0, r4
    df24:	mov	r2, #10
    df28:	bl	91a0 <strtol@plt>
    df2c:	ldr	r3, [r5]
    df30:	cmp	r6, r0
    df34:	beq	df58 <fputs@plt+0x4c20>
    df38:	ldr	r3, [sp, #36]	; 0x24
    df3c:	mov	r0, r6
    df40:	str	r3, [sp]
    df44:	ldr	r3, [sp, #32]
    df48:	mov	r1, r4
    df4c:	mov	r2, r7
    df50:	bl	b5f4 <fputs@plt+0x22bc>
    df54:	mov	r3, r0
    df58:	str	r3, [r5]
    df5c:	add	sp, sp, #12
    df60:	pop	{r4, r5, r6, r7, pc}
    df64:	add	r0, r4, #2
    df68:	mov	r2, #10
    df6c:	bl	91a0 <strtol@plt>
    df70:	ldr	r3, [r5]
    df74:	cmp	r6, r0
    df78:	bgt	df38 <fputs@plt+0x4c00>
    df7c:	str	r3, [r5]
    df80:	add	sp, sp, #12
    df84:	pop	{r4, r5, r6, r7, pc}
    df88:	add	r0, r4, #2
    df8c:	mov	r2, #10
    df90:	bl	91a0 <strtol@plt>
    df94:	ldr	r3, [r5]
    df98:	cmp	r6, r0
    df9c:	blt	df38 <fputs@plt+0x4c00>
    dfa0:	str	r3, [r5]
    dfa4:	add	sp, sp, #12
    dfa8:	pop	{r4, r5, r6, r7, pc}
    dfac:	add	r0, r4, #2
    dfb0:	mov	r2, #10
    dfb4:	bl	91a0 <strtol@plt>
    dfb8:	ldr	r3, [r5]
    dfbc:	cmp	r6, r0
    dfc0:	bne	df58 <fputs@plt+0x4c20>
    dfc4:	ldr	r3, [sp, #36]	; 0x24
    dfc8:	str	r3, [sp]
    dfcc:	b	df44 <fputs@plt+0x4c0c>
    dfd0:	add	r0, r4, #2
    dfd4:	mov	r1, #0
    dfd8:	mov	r2, #10
    dfdc:	bl	91a0 <strtol@plt>
    dfe0:	ldr	r3, [r5]
    dfe4:	cmp	r6, r0
    dfe8:	bgt	df58 <fputs@plt+0x4c20>
    dfec:	b	df38 <fputs@plt+0x4c00>
    dff0:	add	r0, r4, #2
    dff4:	mov	r1, #0
    dff8:	mov	r2, #10
    dffc:	bl	91a0 <strtol@plt>
    e000:	ldr	r3, [r5]
    e004:	cmp	r6, r0
    e008:	blt	df58 <fputs@plt+0x4c20>
    e00c:	b	df38 <fputs@plt+0x4c00>
    e010:	push	{r4, lr}
    e014:	sub	sp, sp, #16
    e018:	ldr	lr, [r0, #44]	; 0x2c
    e01c:	mov	r2, r1
    e020:	ldr	ip, [r0, #60]	; 0x3c
    e024:	add	r4, r0, #12
    e028:	ldr	r1, [r0, #28]
    e02c:	movw	r3, #18484	; 0x4834
    e030:	str	r4, [sp, #8]
    e034:	movt	r3, #2
    e038:	str	lr, [sp]
    e03c:	str	ip, [sp, #4]
    e040:	bl	de74 <fputs@plt+0x4b3c>
    e044:	add	sp, sp, #16
    e048:	pop	{r4, pc}
    e04c:	push	{r4, lr}
    e050:	sub	sp, sp, #16
    e054:	ldr	lr, [r0, #40]	; 0x28
    e058:	mov	r2, r1
    e05c:	ldr	ip, [r0, #56]	; 0x38
    e060:	add	r4, r0, #8
    e064:	ldr	r1, [r0, #24]
    e068:	movw	r3, #18504	; 0x4848
    e06c:	str	r4, [sp, #8]
    e070:	movt	r3, #2
    e074:	str	lr, [sp]
    e078:	str	ip, [sp, #4]
    e07c:	bl	de74 <fputs@plt+0x4b3c>
    e080:	add	sp, sp, #16
    e084:	pop	{r4, pc}
    e088:	push	{r4, lr}
    e08c:	sub	sp, sp, #16
    e090:	ldr	r4, [r0, #32]
    e094:	mov	r2, r1
    e098:	ldr	lr, [r0, #48]	; 0x30
    e09c:	movw	r3, #18472	; 0x4828
    e0a0:	ldr	r1, [r0, #16]
    e0a4:	movt	r3, #2
    e0a8:	str	r0, [sp, #8]
    e0ac:	stm	sp, {r4, lr}
    e0b0:	bl	de74 <fputs@plt+0x4b3c>
    e0b4:	add	sp, sp, #16
    e0b8:	pop	{r4, pc}
    e0bc:	ldr	r3, [r0, #12]
    e0c0:	cmp	r3, #0
    e0c4:	bxeq	lr
    e0c8:	b	e010 <fputs@plt+0x4cd8>
    e0cc:	ldr	r3, [r0, #8]
    e0d0:	cmp	r3, #0
    e0d4:	bxeq	lr
    e0d8:	b	e04c <fputs@plt+0x4d14>
    e0dc:	ldr	r3, [r0]
    e0e0:	cmp	r3, #0
    e0e4:	bxeq	lr
    e0e8:	b	e088 <fputs@plt+0x4d50>
    e0ec:	ldr	ip, [r0, #4]
    e0f0:	push	{r4, r5, lr}
    e0f4:	cmp	ip, #0
    e0f8:	sub	sp, sp, #20
    e0fc:	beq	e130 <fputs@plt+0x4df8>
    e100:	ldr	r5, [r0, #20]
    e104:	mov	r2, r1
    e108:	ldr	lr, [r0, #36]	; 0x24
    e10c:	add	r4, r0, #4
    e110:	ldr	ip, [r0, #52]	; 0x34
    e114:	movw	r3, #18332	; 0x479c
    e118:	mov	r1, r5
    e11c:	str	r4, [sp, #8]
    e120:	str	lr, [sp]
    e124:	movt	r3, #2
    e128:	str	ip, [sp, #4]
    e12c:	bl	de74 <fputs@plt+0x4b3c>
    e130:	add	sp, sp, #20
    e134:	pop	{r4, r5, pc}
    e138:	push	{r4, lr}
    e13c:	ldr	r0, [r1]
    e140:	bl	1dde0 <fputs@plt+0x14aa8>
    e144:	cmp	r0, #0
    e148:	popne	{r4, pc}
    e14c:	movw	r1, #23584	; 0x5c20
    e150:	movt	r1, #3
    e154:	movw	r0, #18928	; 0x49f0
    e158:	movt	r0, #2
    e15c:	mov	r2, r1
    e160:	mov	r3, r1
    e164:	pop	{r4, lr}
    e168:	b	1c848 <fputs@plt+0x13510>
    e16c:	push	{r4, lr}
    e170:	mov	r0, r1
    e174:	bl	1dde0 <fputs@plt+0x14aa8>
    e178:	movw	r1, #18964	; 0x4a14
    e17c:	movt	r1, #2
    e180:	mov	r4, r0
    e184:	bl	9314 <strcmp@plt>
    e188:	cmp	r0, #0
    e18c:	beq	e1ac <fputs@plt+0x4e74>
    e190:	mov	r0, r4
    e194:	movw	r1, #18968	; 0x4a18
    e198:	movt	r1, #2
    e19c:	bl	9314 <strcmp@plt>
    e1a0:	rsbs	r0, r0, #1
    e1a4:	movcc	r0, #0
    e1a8:	pop	{r4, pc}
    e1ac:	mov	r0, #1
    e1b0:	pop	{r4, pc}
    e1b4:	push	{r3, r4, r5, lr}
    e1b8:	mov	r0, r1
    e1bc:	mov	r4, r1
    e1c0:	bl	1dde0 <fputs@plt+0x14aa8>
    e1c4:	movw	r1, #18964	; 0x4a14
    e1c8:	movt	r1, #2
    e1cc:	mov	r5, r0
    e1d0:	bl	9314 <strcmp@plt>
    e1d4:	cmp	r0, #0
    e1d8:	beq	e214 <fputs@plt+0x4edc>
    e1dc:	movw	r1, #18972	; 0x4a1c
    e1e0:	mov	r0, r5
    e1e4:	movt	r1, #2
    e1e8:	bl	9314 <strcmp@plt>
    e1ec:	subs	r1, r0, #0
    e1f0:	beq	e21c <fputs@plt+0x4ee4>
    e1f4:	mov	r0, r5
    e1f8:	movw	r1, #18968	; 0x4a18
    e1fc:	movt	r1, #2
    e200:	bl	9314 <strcmp@plt>
    e204:	cmp	r0, #0
    e208:	moveq	r0, r4
    e20c:	movne	r0, #0
    e210:	pop	{r3, r4, r5, pc}
    e214:	mov	r0, r4
    e218:	pop	{r3, r4, r5, pc}
    e21c:	movw	r0, #18968	; 0x4a18
    e220:	mov	r2, r1
    e224:	movt	r0, #2
    e228:	pop	{r3, r4, r5, lr}
    e22c:	b	1f09c <fputs@plt+0x15d64>
    e230:	push	{r4, r5, r6, r7, r8, lr}
    e234:	add	r7, r0, #132	; 0x84
    e238:	movw	r3, #23684	; 0x5c84
    e23c:	movt	r3, #3
    e240:	mov	r4, r0
    e244:	sub	sp, sp, #16
    e248:	mov	r1, r7
    e24c:	ldr	r8, [r3]
    e250:	bl	e138 <fputs@plt+0x4e00>
    e254:	ldr	r3, [r4, #184]	; 0xb8
    e258:	cmp	r3, #0
    e25c:	bne	e2e0 <fputs@plt+0x4fa8>
    e260:	ldr	lr, [r4, #136]	; 0x88
    e264:	movw	r6, #36409	; 0x8e39
    e268:	movt	r6, #14563	; 0x38e3
    e26c:	ldr	ip, [r4, #116]	; 0x74
    e270:	ldr	r2, [r4, #112]	; 0x70
    e274:	mov	r1, r7
    e278:	mul	lr, lr, r8
    e27c:	ldr	r7, [r4, #120]	; 0x78
    e280:	add	r5, r4, #100	; 0x64
    e284:	ldr	r0, [r4, #368]	; 0x170
    e288:	ldr	r3, [r4, #432]	; 0x1b0
    e28c:	stmib	sp, {r2, ip}
    e290:	mov	r2, r5
    e294:	str	r7, [sp, #12]
    e298:	smull	r8, r6, r6, lr
    e29c:	asr	lr, lr, #31
    e2a0:	sub	lr, lr, r6, asr #4
    e2a4:	add	ip, ip, lr
    e2a8:	str	ip, [sp]
    e2ac:	bl	ce34 <fputs@plt+0x3afc>
    e2b0:	ldr	r2, [r4, #120]	; 0x78
    e2b4:	ldr	r1, [r4, #116]	; 0x74
    e2b8:	mov	r3, #0
    e2bc:	mov	r0, r5
    e2c0:	str	r3, [r4, #180]	; 0xb4
    e2c4:	str	r2, [r4, #236]	; 0xec
    e2c8:	str	r2, [r4, #124]	; 0x7c
    e2cc:	str	r1, [r4, #240]	; 0xf0
    e2d0:	str	r3, [r4, #184]	; 0xb8
    e2d4:	add	sp, sp, #16
    e2d8:	pop	{r4, r5, r6, r7, r8, lr}
    e2dc:	b	23014 <_ZdlPv@@Base+0x11e4>
    e2e0:	mov	r0, r4
    e2e4:	ldr	r1, [r4, #132]	; 0x84
    e2e8:	bl	e16c <fputs@plt+0x4e34>
    e2ec:	cmp	r0, #0
    e2f0:	bne	e260 <fputs@plt+0x4f28>
    e2f4:	mov	r0, r4
    e2f8:	ldr	r1, [r4, #132]	; 0x84
    e2fc:	bl	e1b4 <fputs@plt+0x4e7c>
    e300:	cmp	r0, #0
    e304:	strne	r0, [r4, #132]	; 0x84
    e308:	b	e260 <fputs@plt+0x4f28>
    e30c:	ldr	r3, [r0, #104]	; 0x68
    e310:	push	{r4, lr}
    e314:	cmp	r3, #0
    e318:	mov	r4, r0
    e31c:	ble	e324 <fputs@plt+0x4fec>
    e320:	bl	e230 <fputs@plt+0x4ef8>
    e324:	ldr	r3, [r4, #432]	; 0x1b0
    e328:	add	r3, r3, #1
    e32c:	str	r3, [r4, #432]	; 0x1b0
    e330:	pop	{r4, pc}
    e334:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e338:	movw	r4, #12328	; 0x3028
    e33c:	movt	r4, #3
    e340:	cmp	r3, #112	; 0x70
    e344:	sub	sp, sp, #116	; 0x74
    e348:	mov	r7, r1
    e34c:	ldr	r3, [r4]
    e350:	mov	r5, r2
    e354:	mov	r6, r0
    e358:	str	r3, [sp, #108]	; 0x6c
    e35c:	beq	e378 <fputs@plt+0x5040>
    e360:	ldr	r2, [sp, #108]	; 0x6c
    e364:	ldr	r3, [r4]
    e368:	cmp	r2, r3
    e36c:	bne	e4bc <fputs@plt+0x5184>
    e370:	add	sp, sp, #116	; 0x74
    e374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e378:	cmp	r1, #0
    e37c:	beq	e360 <fputs@plt+0x5028>
    e380:	ldr	r3, [r0, #104]	; 0x68
    e384:	cmp	r3, #0
    e388:	ble	e390 <fputs@plt+0x5058>
    e38c:	bl	e230 <fputs@plt+0x4ef8>
    e390:	ldr	r1, [r5]
    e394:	cmp	r1, #0
    e398:	blt	e42c <fputs@plt+0x50f4>
    e39c:	mov	r0, r6
    e3a0:	bl	1b44c <fputs@plt+0x12114>
    e3a4:	ldr	r8, [r5, #24]
    e3a8:	add	ip, sp, #32
    e3ac:	ldr	sl, [r5, #4]
    e3b0:	ldr	fp, [r5, #16]
    e3b4:	mov	r9, ip
    e3b8:	mov	lr, r0
    e3bc:	ldm	r8!, {r0, r1, r2, r3}
    e3c0:	str	lr, [sp, #60]	; 0x3c
    e3c4:	add	lr, sp, #80	; 0x50
    e3c8:	str	sl, [sp, #64]	; 0x40
    e3cc:	ldr	sl, [r5, #20]
    e3d0:	stmia	ip!, {r0, r1, r2, r3}
    e3d4:	ldm	r8, {r0, r1, r2}
    e3d8:	ldr	r8, [r5]
    e3dc:	str	fp, [sp, #72]	; 0x48
    e3e0:	str	sl, [sp, #76]	; 0x4c
    e3e4:	stm	ip, {r0, r1, r2}
    e3e8:	ldm	r9!, {r0, r1, r2, r3}
    e3ec:	str	r8, [sp, #68]	; 0x44
    e3f0:	stmia	lr!, {r0, r1, r2, r3}
    e3f4:	ldm	ip, {r0, r1, r2}
    e3f8:	stm	lr, {r0, r1, r2}
    e3fc:	add	r0, sp, #32
    e400:	bl	1b4e0 <fputs@plt+0x121a8>
    e404:	add	lr, sp, #60	; 0x3c
    e408:	add	ip, r6, #132	; 0x84
    e40c:	ldm	lr!, {r0, r1, r2, r3}
    e410:	stmia	ip!, {r0, r1, r2, r3}
    e414:	ldm	lr!, {r0, r1, r2, r3}
    e418:	stmia	ip!, {r0, r1, r2, r3}
    e41c:	ldm	lr, {r0, r1, r2, r3}
    e420:	stm	ip, {r0, r1, r2, r3}
    e424:	add	r0, sp, #80	; 0x50
    e428:	bl	1b4e0 <fputs@plt+0x121a8>
    e42c:	movw	r1, #18488	; 0x4838
    e430:	mov	r0, r7
    e434:	movt	r1, #2
    e438:	mov	r2, #7
    e43c:	bl	92cc <strncmp@plt>
    e440:	cmp	r0, #0
    e444:	bne	e360 <fputs@plt+0x5028>
    e448:	movw	r3, #23684	; 0x5c84
    e44c:	movt	r3, #3
    e450:	mov	r1, r7
    e454:	add	r0, sp, #20
    e458:	ldr	r8, [r3]
    e45c:	movw	r7, #36409	; 0x8e39
    e460:	ldr	r9, [r6, #368]	; 0x170
    e464:	bl	229a4 <_ZdlPv@@Base+0xb74>
    e468:	ldr	lr, [r5, #4]
    e46c:	movt	r7, #14563	; 0x38e3
    e470:	ldr	ip, [r5, #12]
    e474:	add	r2, sp, #20
    e478:	ldr	r5, [r5, #8]
    e47c:	mov	r0, r9
    e480:	mul	lr, lr, r8
    e484:	ldr	r3, [r6, #432]	; 0x1b0
    e488:	str	r5, [sp, #4]
    e48c:	add	r1, r6, #132	; 0x84
    e490:	str	r5, [sp, #12]
    e494:	str	ip, [sp, #8]
    e498:	smull	r5, r7, r7, lr
    e49c:	asr	lr, lr, #31
    e4a0:	sub	lr, lr, r7, asr #4
    e4a4:	add	ip, ip, lr
    e4a8:	str	ip, [sp]
    e4ac:	bl	cf24 <fputs@plt+0x3bec>
    e4b0:	add	r0, sp, #20
    e4b4:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e4b8:	b	e360 <fputs@plt+0x5028>
    e4bc:	bl	923c <__stack_chk_fail@plt>
    e4c0:	add	r0, sp, #20
    e4c4:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e4c8:	bl	9110 <__cxa_end_cleanup@plt>
    e4cc:	add	r0, sp, #80	; 0x50
    e4d0:	bl	1b4e0 <fputs@plt+0x121a8>
    e4d4:	bl	9110 <__cxa_end_cleanup@plt>
    e4d8:	movw	r3, #8464	; 0x2110
    e4dc:	movt	r3, #3
    e4e0:	add	r0, r0, #48	; 0x30
    e4e4:	ldr	r3, [r3, #4]
    e4e8:	cmp	r3, #0
    e4ec:	beq	e4fc <fputs@plt+0x51c4>
    e4f0:	movw	r1, #18984	; 0x4a28
    e4f4:	movt	r1, #2
    e4f8:	b	18444 <fputs@plt+0xf10c>
    e4fc:	movw	r1, #18976	; 0x4a20
    e500:	movt	r1, #2
    e504:	b	18444 <fputs@plt+0xf10c>
    e508:	push	{r4, lr}
    e50c:	mov	r2, #10
    e510:	mov	r4, r0
    e514:	mov	r0, r1
    e518:	mov	r1, #0
    e51c:	bl	91a0 <strtol@plt>
    e520:	mov	r3, #1
    e524:	str	r3, [r4, #464]	; 0x1d0
    e528:	str	r0, [r4, #468]	; 0x1d4
    e52c:	pop	{r4, pc}
    e530:	mov	r3, #0
    e534:	str	r3, [r0, #392]	; 0x188
    e538:	bx	lr
    e53c:	mov	r3, #2
    e540:	str	r3, [r0, #392]	; 0x188
    e544:	bx	lr
    e548:	mov	r3, #1
    e54c:	str	r3, [r0, #392]	; 0x188
    e550:	bx	lr
    e554:	movw	r3, #8464	; 0x2110
    e558:	movt	r3, #3
    e55c:	push	{r4, r5, r6, lr}
    e560:	movw	r4, #12328	; 0x3028
    e564:	movt	r4, #3
    e568:	ldr	r3, [r3, #4]
    e56c:	sub	sp, sp, #32
    e570:	mov	r5, r0
    e574:	ldr	r2, [r4]
    e578:	cmp	r3, #1
    e57c:	str	r2, [sp, #28]
    e580:	beq	e59c <fputs@plt+0x5264>
    e584:	ldr	r2, [sp, #28]
    e588:	ldr	r3, [r4]
    e58c:	cmp	r2, r3
    e590:	bne	e66c <fputs@plt+0x5334>
    e594:	add	sp, sp, #32
    e598:	pop	{r4, r5, r6, pc}
    e59c:	cmp	r1, #0
    e5a0:	beq	e584 <fputs@plt+0x524c>
    e5a4:	add	r6, r0, #48	; 0x30
    e5a8:	movw	r1, #18992	; 0x4a30
    e5ac:	movt	r1, #2
    e5b0:	mov	r0, r6
    e5b4:	bl	18444 <fputs@plt+0xf10c>
    e5b8:	movw	r3, #12400	; 0x3070
    e5bc:	movt	r3, #3
    e5c0:	ldr	r3, [r3, #36]	; 0x24
    e5c4:	cmp	r3, #0
    e5c8:	beq	e638 <fputs@plt+0x5300>
    e5cc:	movw	r1, #18592	; 0x48a0
    e5d0:	add	r0, sp, #4
    e5d4:	movt	r1, #2
    e5d8:	bl	229a4 <_ZdlPv@@Base+0xb74>
    e5dc:	ldr	r1, [r5, #300]	; 0x12c
    e5e0:	add	r0, sp, #16
    e5e4:	bl	2320c <_ZdlPv@@Base+0x13dc>
    e5e8:	add	r0, sp, #4
    e5ec:	add	r1, sp, #16
    e5f0:	bl	22c88 <_ZdlPv@@Base+0xe58>
    e5f4:	add	r0, sp, #16
    e5f8:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e5fc:	ldr	r3, [sp, #8]
    e600:	ldr	r2, [sp, #12]
    e604:	cmp	r3, r2
    e608:	bge	e65c <fputs@plt+0x5324>
    e60c:	ldr	r2, [sp, #4]
    e610:	add	r0, r3, #1
    e614:	mov	r1, #0
    e618:	str	r0, [sp, #8]
    e61c:	mov	r0, r6
    e620:	strb	r1, [r2, r3]
    e624:	ldr	r1, [sp, #4]
    e628:	bl	18444 <fputs@plt+0xf10c>
    e62c:	add	r0, sp, #4
    e630:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e634:	b	e644 <fputs@plt+0x530c>
    e638:	add	r1, r5, #344	; 0x158
    e63c:	mov	r0, r6
    e640:	bl	18470 <fputs@plt+0xf138>
    e644:	mov	r0, r6
    e648:	movw	r1, #19004	; 0x4a3c
    e64c:	movt	r1, #2
    e650:	bl	18444 <fputs@plt+0xf10c>
    e654:	bl	18378 <fputs@plt+0xf040>
    e658:	b	e584 <fputs@plt+0x524c>
    e65c:	add	r0, sp, #4
    e660:	bl	22bdc <_ZdlPv@@Base+0xdac>
    e664:	ldr	r3, [sp, #8]
    e668:	b	e60c <fputs@plt+0x52d4>
    e66c:	bl	923c <__stack_chk_fail@plt>
    e670:	add	r0, sp, #16
    e674:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e678:	add	r0, sp, #4
    e67c:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e680:	bl	9110 <__cxa_end_cleanup@plt>
    e684:	b	e678 <fputs@plt+0x5340>
    e688:	movw	r3, #8464	; 0x2110
    e68c:	movt	r3, #3
    e690:	push	{r4, r5, r6, lr}
    e694:	movw	r4, #12328	; 0x3028
    e698:	movt	r4, #3
    e69c:	ldr	r3, [r3, #4]
    e6a0:	sub	sp, sp, #32
    e6a4:	mov	r5, r0
    e6a8:	ldr	r2, [r4]
    e6ac:	cmp	r3, #0
    e6b0:	str	r2, [sp, #28]
    e6b4:	bne	e760 <fputs@plt+0x5428>
    e6b8:	cmp	r1, #0
    e6bc:	beq	e760 <fputs@plt+0x5428>
    e6c0:	add	r6, r0, #48	; 0x30
    e6c4:	movw	r1, #19012	; 0x4a44
    e6c8:	movt	r1, #2
    e6cc:	mov	r0, r6
    e6d0:	bl	18444 <fputs@plt+0xf10c>
    e6d4:	movw	r3, #12400	; 0x3070
    e6d8:	movt	r3, #3
    e6dc:	ldr	r3, [r3, #36]	; 0x24
    e6e0:	cmp	r3, #0
    e6e4:	beq	e778 <fputs@plt+0x5440>
    e6e8:	movw	r1, #18592	; 0x48a0
    e6ec:	add	r0, sp, #4
    e6f0:	movt	r1, #2
    e6f4:	bl	229a4 <_ZdlPv@@Base+0xb74>
    e6f8:	ldr	r1, [r5, #300]	; 0x12c
    e6fc:	add	r0, sp, #16
    e700:	bl	2320c <_ZdlPv@@Base+0x13dc>
    e704:	add	r0, sp, #4
    e708:	add	r1, sp, #16
    e70c:	bl	22c88 <_ZdlPv@@Base+0xe58>
    e710:	add	r0, sp, #16
    e714:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e718:	ldr	r3, [sp, #8]
    e71c:	ldr	r2, [sp, #12]
    e720:	cmp	r3, r2
    e724:	bge	e788 <fputs@plt+0x5450>
    e728:	ldr	r2, [sp, #4]
    e72c:	add	r0, r3, #1
    e730:	mov	r1, #0
    e734:	str	r0, [sp, #8]
    e738:	mov	r0, r6
    e73c:	strb	r1, [r2, r3]
    e740:	ldr	r1, [sp, #4]
    e744:	bl	18444 <fputs@plt+0xf10c>
    e748:	add	r0, sp, #4
    e74c:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e750:	movw	r1, #19016	; 0x4a48
    e754:	mov	r0, r6
    e758:	movt	r1, #2
    e75c:	bl	18444 <fputs@plt+0xf10c>
    e760:	ldr	r2, [sp, #28]
    e764:	ldr	r3, [r4]
    e768:	cmp	r2, r3
    e76c:	bne	e798 <fputs@plt+0x5460>
    e770:	add	sp, sp, #32
    e774:	pop	{r4, r5, r6, pc}
    e778:	add	r1, r5, #344	; 0x158
    e77c:	mov	r0, r6
    e780:	bl	18470 <fputs@plt+0xf138>
    e784:	b	e750 <fputs@plt+0x5418>
    e788:	add	r0, sp, #4
    e78c:	bl	22bdc <_ZdlPv@@Base+0xdac>
    e790:	ldr	r3, [sp, #8]
    e794:	b	e728 <fputs@plt+0x53f0>
    e798:	bl	923c <__stack_chk_fail@plt>
    e79c:	add	r0, sp, #4
    e7a0:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e7a4:	bl	9110 <__cxa_end_cleanup@plt>
    e7a8:	add	r0, sp, #16
    e7ac:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e7b0:	b	e79c <fputs@plt+0x5464>
    e7b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e7b8:	movw	r6, #12328	; 0x3028
    e7bc:	movt	r6, #3
    e7c0:	ldr	r2, [r0, #348]	; 0x15c
    e7c4:	sub	sp, sp, #108	; 0x6c
    e7c8:	mov	r4, r0
    e7cc:	ldr	r3, [r6]
    e7d0:	cmp	r2, #0
    e7d4:	str	r3, [sp, #100]	; 0x64
    e7d8:	bne	e7f4 <fputs@plt+0x54bc>
    e7dc:	ldr	r2, [sp, #100]	; 0x64
    e7e0:	ldr	r3, [r6]
    e7e4:	cmp	r2, r3
    e7e8:	bne	ec14 <fputs@plt+0x58dc>
    e7ec:	add	sp, sp, #108	; 0x6c
    e7f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e7f4:	ldr	r0, [r0, #372]	; 0x174
    e7f8:	bl	176b0 <fputs@plt+0xe378>
    e7fc:	cmp	r0, #0
    e800:	movne	r3, #1
    e804:	strne	r3, [sp, #20]
    e808:	beq	eb20 <fputs@plt+0x57e8>
    e80c:	ldr	r3, [r4, #336]	; 0x150
    e810:	movw	r9, #26908	; 0x691c
    e814:	ldr	r0, [r4, #372]	; 0x174
    e818:	cmp	r3, #7
    e81c:	movgt	r3, #7
    e820:	strgt	r3, [r4, #336]	; 0x150
    e824:	bl	17574 <fputs@plt+0xe23c>
    e828:	ldr	r2, [r4, #364]	; 0x16c
    e82c:	ldr	r3, [r4, #336]	; 0x150
    e830:	mov	r1, #1
    e834:	add	r2, r2, r1
    e838:	str	r1, [r4, #360]	; 0x168
    e83c:	cmp	r2, r3
    e840:	bge	ea38 <fputs@plt+0x5700>
    e844:	add	r8, sp, #52	; 0x34
    e848:	movt	r9, #3
    e84c:	mov	r5, #0
    e850:	add	r7, r4, #48	; 0x30
    e854:	mov	r0, r7
    e858:	bl	18378 <fputs@plt+0xf040>
    e85c:	bl	18378 <fputs@plt+0xf040>
    e860:	movw	r3, #12400	; 0x3070
    e864:	movt	r3, #3
    e868:	ldr	r3, [r3, #40]	; 0x28
    e86c:	cmp	r3, #0
    e870:	beq	eb34 <fputs@plt+0x57fc>
    e874:	ldr	r0, [r4, #372]	; 0x174
    e878:	bl	17688 <fputs@plt+0xe350>
    e87c:	cmp	r0, #0
    e880:	beq	ec08 <fputs@plt+0x58d0>
    e884:	ldr	r3, [r4, #336]	; 0x150
    e888:	cmp	r3, #3
    e88c:	bgt	ebbc <fputs@plt+0x5884>
    e890:	movw	r1, #19020	; 0x4a4c
    e894:	mov	r0, r7
    e898:	movt	r1, #2
    e89c:	bl	18444 <fputs@plt+0xf10c>
    e8a0:	add	r1, r4, #344	; 0x158
    e8a4:	mov	r0, r7
    e8a8:	bl	18470 <fputs@plt+0xf138>
    e8ac:	movw	r1, #19040	; 0x4a60
    e8b0:	mov	r0, r7
    e8b4:	movt	r1, #2
    e8b8:	bl	18444 <fputs@plt+0xf10c>
    e8bc:	bl	18378 <fputs@plt+0xf040>
    e8c0:	mov	r0, r4
    e8c4:	mov	r1, r5
    e8c8:	bl	e554 <fputs@plt+0x521c>
    e8cc:	movw	r1, #19048	; 0x4a68
    e8d0:	mov	r0, r7
    e8d4:	movt	r1, #2
    e8d8:	bl	18444 <fputs@plt+0xf10c>
    e8dc:	bl	18378 <fputs@plt+0xf040>
    e8e0:	ldr	r2, [r9]
    e8e4:	mov	r0, #96	; 0x60
    e8e8:	mov	r3, #0
    e8ec:	str	r3, [sp, #52]	; 0x34
    e8f0:	str	r3, [sp, #72]	; 0x48
    e8f4:	str	r2, [sp, #96]	; 0x60
    e8f8:	bl	21de0 <_Znwj@@Base>
    e8fc:	ldr	r1, [r4, #44]	; 0x2c
    e900:	mov	r5, r0
    e904:	ldr	r0, [r9]
    e908:	mov	r3, #0
    e90c:	cmp	r1, r3
    e910:	mvn	r2, #0
    e914:	add	r9, sp, #28
    e918:	str	r3, [r5]
    e91c:	str	r3, [r5, #20]
    e920:	add	sl, r4, #304	; 0x130
    e924:	str	r0, [r5, #44]	; 0x2c
    e928:	str	r3, [r5, #48]	; 0x30
    e92c:	str	r3, [r5, #52]	; 0x34
    e930:	str	r3, [r5, #72]	; 0x48
    e934:	str	r3, [r5, #80]	; 0x50
    e938:	str	r3, [r5, #84]	; 0x54
    e93c:	str	r3, [r5, #88]	; 0x58
    e940:	str	r3, [r5, #92]	; 0x5c
    e944:	str	r2, [r5, #56]	; 0x38
    e948:	str	r2, [r5, #60]	; 0x3c
    e94c:	str	r2, [r5, #64]	; 0x40
    e950:	str	r2, [r5, #68]	; 0x44
    e954:	beq	ebdc <fputs@plt+0x58a4>
    e958:	add	r1, r1, #16
    e95c:	mov	r0, r9
    e960:	bl	22a38 <_ZdlPv@@Base+0xc08>
    e964:	mov	r0, sl
    e968:	ldr	r1, [sp, #28]
    e96c:	ldr	r2, [sp, #32]
    e970:	bl	bc84 <fputs@plt+0x294c>
    e974:	ldr	r1, [r4, #44]	; 0x2c
    e978:	mov	fp, r0
    e97c:	cmp	r1, #0
    e980:	beq	ebf0 <fputs@plt+0x58b8>
    e984:	add	sl, sp, #40	; 0x28
    e988:	add	r1, r1, #16
    e98c:	mov	r0, sl
    e990:	bl	22a38 <_ZdlPv@@Base+0xc08>
    e994:	ldr	lr, [r4, #300]	; 0x12c
    e998:	mov	r2, fp
    e99c:	ldr	ip, [r4, #336]	; 0x150
    e9a0:	mov	r0, r5
    e9a4:	ldr	r3, [sp, #44]	; 0x2c
    e9a8:	mov	r1, r8
    e9ac:	str	lr, [sp]
    e9b0:	stmib	sp, {ip, lr}
    e9b4:	str	ip, [sp, #12]
    e9b8:	bl	bebc <fputs@plt+0x2b84>
    e9bc:	mov	r0, sl
    e9c0:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e9c4:	mov	r0, r9
    e9c8:	bl	22a90 <_ZdlPv@@Base+0xc60>
    e9cc:	ldr	ip, [r4, #300]	; 0x12c
    e9d0:	mov	r1, r5
    e9d4:	add	r0, r4, #324	; 0x144
    e9d8:	mov	r2, ip
    e9dc:	str	ip, [sp]
    e9e0:	str	ip, [sp, #4]
    e9e4:	mov	r3, ip
    e9e8:	str	ip, [sp, #8]
    e9ec:	bl	c9f4 <fputs@plt+0x36bc>
    e9f0:	ldr	r3, [r4, #388]	; 0x184
    e9f4:	mov	r1, r7
    e9f8:	ldr	r2, [r4, #408]	; 0x198
    e9fc:	ldr	ip, [r4, #404]	; 0x194
    ea00:	cmp	r3, #0
    ea04:	ldr	lr, [sp, #20]
    ea08:	ldr	r0, [r4, #372]	; 0x174
    ea0c:	ldrgt	r3, [r4, #420]	; 0x1a4
    ea10:	ldrle	r3, [r4, #412]	; 0x19c
    ea14:	str	r2, [sp]
    ea18:	movw	r2, #19852	; 0x4d8c
    ea1c:	str	lr, [sp, #8]
    ea20:	movt	r2, #2
    ea24:	str	ip, [sp, #4]
    ea28:	bl	179a0 <fputs@plt+0xe668>
    ea2c:	add	r0, sp, #72	; 0x48
    ea30:	bl	1b4e0 <fputs@plt+0x121a8>
    ea34:	b	e7dc <fputs@plt+0x54a4>
    ea38:	movt	r9, #3
    ea3c:	ldr	r1, [r4, #300]	; 0x12c
    ea40:	mov	r0, #96	; 0x60
    ea44:	mov	r3, #0
    ea48:	ldr	r2, [r9]
    ea4c:	add	r1, r1, #1
    ea50:	str	r1, [r4, #300]	; 0x12c
    ea54:	add	r8, sp, #52	; 0x34
    ea58:	str	r3, [sp, #52]	; 0x34
    ea5c:	str	r2, [sp, #96]	; 0x60
    ea60:	str	r3, [sp, #72]	; 0x48
    ea64:	bl	21de0 <_Znwj@@Base>
    ea68:	ldr	r1, [r9]
    ea6c:	mov	r5, r0
    ea70:	mov	r3, #0
    ea74:	mvn	r2, #0
    ea78:	add	r0, r4, #304	; 0x130
    ea7c:	str	r2, [r5, #56]	; 0x38
    ea80:	str	r1, [r5, #44]	; 0x2c
    ea84:	add	r8, sp, #52	; 0x34
    ea88:	str	r2, [r5, #60]	; 0x3c
    ea8c:	str	r2, [r5, #64]	; 0x40
    ea90:	str	r2, [r5, #68]	; 0x44
    ea94:	str	r3, [r5]
    ea98:	str	r3, [r5, #20]
    ea9c:	str	r3, [r5, #48]	; 0x30
    eaa0:	str	r3, [r5, #52]	; 0x34
    eaa4:	str	r3, [r5, #72]	; 0x48
    eaa8:	str	r3, [r5, #80]	; 0x50
    eaac:	str	r3, [r5, #84]	; 0x54
    eab0:	str	r3, [r5, #88]	; 0x58
    eab4:	str	r3, [r5, #92]	; 0x5c
    eab8:	ldr	r1, [r4, #344]	; 0x158
    eabc:	ldr	r2, [r4, #348]	; 0x15c
    eac0:	bl	bc84 <fputs@plt+0x294c>
    eac4:	ldr	lr, [r4, #300]	; 0x12c
    eac8:	add	r8, sp, #52	; 0x34
    eacc:	ldr	ip, [r4, #336]	; 0x150
    ead0:	mov	r2, r0
    ead4:	ldr	r3, [r4, #348]	; 0x15c
    ead8:	mov	r0, r5
    eadc:	mov	r1, r8
    eae0:	str	lr, [sp]
    eae4:	stmib	sp, {ip, lr}
    eae8:	str	ip, [sp, #12]
    eaec:	bl	bebc <fputs@plt+0x2b84>
    eaf0:	ldr	ip, [r4, #300]	; 0x12c
    eaf4:	add	r0, r4, #312	; 0x138
    eaf8:	mov	r1, r5
    eafc:	mov	r2, ip
    eb00:	str	ip, [sp]
    eb04:	str	ip, [sp, #4]
    eb08:	mov	r3, ip
    eb0c:	str	ip, [sp, #8]
    eb10:	bl	c9f4 <fputs@plt+0x36bc>
    eb14:	add	r0, sp, #72	; 0x48
    eb18:	bl	1b4e0 <fputs@plt+0x121a8>
    eb1c:	b	e850 <fputs@plt+0x5518>
    eb20:	ldr	r3, [r4, #472]	; 0x1d8
    eb24:	adds	r3, r3, #0
    eb28:	movne	r3, #1
    eb2c:	str	r3, [sp, #20]
    eb30:	b	e80c <fputs@plt+0x54d4>
    eb34:	mov	r0, r7
    eb38:	movw	r1, #19060	; 0x4a74
    eb3c:	movt	r1, #2
    eb40:	bl	18444 <fputs@plt+0xf10c>
    eb44:	ldr	r1, [r4, #336]	; 0x150
    eb48:	mov	r0, r7
    eb4c:	bl	18494 <fputs@plt+0xf15c>
    eb50:	mov	r0, r4
    eb54:	mov	r1, r5
    eb58:	bl	e688 <fputs@plt+0x5350>
    eb5c:	mov	r0, r7
    eb60:	movw	r1, #21228	; 0x52ec
    eb64:	movt	r1, #2
    eb68:	bl	18444 <fputs@plt+0xf10c>
    eb6c:	add	r1, r4, #344	; 0x158
    eb70:	mov	r0, r7
    eb74:	bl	18470 <fputs@plt+0xf138>
    eb78:	bl	18378 <fputs@plt+0xf040>
    eb7c:	mov	r0, r4
    eb80:	mov	r1, r5
    eb84:	bl	e554 <fputs@plt+0x521c>
    eb88:	mov	r0, r7
    eb8c:	movw	r1, #19064	; 0x4a78
    eb90:	movt	r1, #2
    eb94:	bl	18444 <fputs@plt+0xf10c>
    eb98:	ldr	r1, [r4, #336]	; 0x150
    eb9c:	mov	r0, r7
    eba0:	bl	18494 <fputs@plt+0xf15c>
    eba4:	mov	r0, r7
    eba8:	movw	r1, #21228	; 0x52ec
    ebac:	movt	r1, #2
    ebb0:	bl	18444 <fputs@plt+0xf10c>
    ebb4:	bl	18378 <fputs@plt+0xf040>
    ebb8:	b	e8e0 <fputs@plt+0x55a8>
    ebbc:	mov	r0, r7
    ebc0:	movw	r1, #19056	; 0x4a70
    ebc4:	movt	r1, #2
    ebc8:	bl	18444 <fputs@plt+0xf10c>
    ebcc:	mov	r0, r7
    ebd0:	add	r1, r4, #344	; 0x158
    ebd4:	bl	18470 <fputs@plt+0xf138>
    ebd8:	b	e8bc <fputs@plt+0x5584>
    ebdc:	movw	r1, #19852	; 0x4d8c
    ebe0:	mov	r0, r9
    ebe4:	movt	r1, #2
    ebe8:	bl	229a4 <_ZdlPv@@Base+0xb74>
    ebec:	b	e964 <fputs@plt+0x562c>
    ebf0:	add	sl, sp, #40	; 0x28
    ebf4:	movw	r1, #19852	; 0x4d8c
    ebf8:	movt	r1, #2
    ebfc:	mov	r0, sl
    ec00:	bl	229a4 <_ZdlPv@@Base+0xb74>
    ec04:	b	e994 <fputs@plt+0x565c>
    ec08:	ldr	r0, [r4, #372]	; 0x174
    ec0c:	bl	17ca0 <fputs@plt+0xe968>
    ec10:	b	e884 <fputs@plt+0x554c>
    ec14:	bl	923c <__stack_chk_fail@plt>
    ec18:	add	r0, r8, #20
    ec1c:	bl	1b4e0 <fputs@plt+0x121a8>
    ec20:	bl	9110 <__cxa_end_cleanup@plt>
    ec24:	mov	r0, sl
    ec28:	bl	22a90 <_ZdlPv@@Base+0xc60>
    ec2c:	mov	r0, r9
    ec30:	bl	22a90 <_ZdlPv@@Base+0xc60>
    ec34:	add	r0, r8, #20
    ec38:	bl	1b4e0 <fputs@plt+0x121a8>
    ec3c:	bl	9110 <__cxa_end_cleanup@plt>
    ec40:	b	ec2c <fputs@plt+0x58f4>
    ec44:	b	ec34 <fputs@plt+0x58fc>
    ec48:	push	{r3, r4, r5, lr}
    ec4c:	mov	r4, r0
    ec50:	ldr	r3, [r0, #400]	; 0x190
    ec54:	mov	r5, r1
    ec58:	cmn	r3, #1
    ec5c:	beq	ec80 <fputs@plt+0x5948>
    ec60:	mov	r0, r5
    ec64:	mov	r1, #0
    ec68:	mov	r2, #10
    ec6c:	bl	91a0 <strtol@plt>
    ec70:	mov	r3, #1
    ec74:	str	r3, [r4, #456]	; 0x1c8
    ec78:	str	r0, [r4, #460]	; 0x1cc
    ec7c:	pop	{r3, r4, r5, pc}
    ec80:	mov	r0, r1
    ec84:	mov	r2, #10
    ec88:	mov	r1, #0
    ec8c:	bl	91a0 <strtol@plt>
    ec90:	str	r0, [r4, #400]	; 0x190
    ec94:	b	ec60 <fputs@plt+0x5928>
    ec98:	push	{r4, lr}
    ec9c:	mov	r2, #10
    eca0:	mov	r4, r0
    eca4:	mov	r0, r1
    eca8:	mov	r1, #0
    ecac:	bl	91a0 <strtol@plt>
    ecb0:	mov	r3, #1
    ecb4:	str	r3, [r4, #448]	; 0x1c0
    ecb8:	str	r0, [r4, #452]	; 0x1c4
    ecbc:	pop	{r4, pc}
    ecc0:	ldr	r3, [r0, #388]	; 0x184
    ecc4:	cmp	r3, #0
    ecc8:	ldrgt	r0, [r0, #420]	; 0x1a4
    eccc:	ldrle	r0, [r0, #412]	; 0x19c
    ecd0:	bx	lr
    ecd4:	push	{r4, lr}
    ecd8:	mov	r2, #10
    ecdc:	mov	r4, r0
    ece0:	mov	r0, r1
    ece4:	mov	r1, #0
    ece8:	bl	91a0 <strtol@plt>
    ecec:	mov	r3, #1
    ecf0:	str	r3, [r4, #440]	; 0x1b8
    ecf4:	str	r0, [r4, #444]	; 0x1bc
    ecf8:	pop	{r4, pc}
    ecfc:	ldr	r3, [r0, #396]	; 0x18c
    ed00:	push	{r4, lr}
    ed04:	cmp	r3, #0
    ed08:	mov	r4, r0
    ed0c:	popeq	{r4, pc}
    ed10:	mov	r0, r1
    ed14:	mov	r3, #2
    ed18:	mov	r1, #0
    ed1c:	str	r3, [r4, #388]	; 0x184
    ed20:	mov	r2, #10
    ed24:	bl	91a0 <strtol@plt>
    ed28:	str	r0, [r4, #420]	; 0x1a4
    ed2c:	pop	{r4, pc}
    ed30:	ldr	r3, [r0, #380]	; 0x17c
    ed34:	push	{r4, lr}
    ed38:	cmp	r3, #0
    ed3c:	mov	r4, r0
    ed40:	popeq	{r4, pc}
    ed44:	ldr	r0, [r0, #372]	; 0x174
    ed48:	bl	17574 <fputs@plt+0xe23c>
    ed4c:	ldr	r0, [r4, #380]	; 0x17c
    ed50:	bl	1640c <fputs@plt+0xd0d4>
    ed54:	mov	r3, #0
    ed58:	str	r3, [r4, #380]	; 0x17c
    ed5c:	pop	{r4, pc}
    ed60:	push	{r4, r5, r6, r7, r8, lr}
    ed64:	mov	r4, r0
    ed68:	ldr	r0, [r0, #416]	; 0x1a0
    ed6c:	sub	sp, sp, #16
    ed70:	mov	r5, r1
    ed74:	mov	r6, r2
    ed78:	cmn	r0, #1
    ed7c:	mov	r7, r3
    ed80:	beq	edf8 <fputs@plt+0x5ac0>
    ed84:	ldr	r2, [r4, #408]	; 0x198
    ed88:	add	r3, r1, r6
    ed8c:	add	r0, r0, r2
    ed90:	cmp	r0, r3
    ed94:	beq	edf8 <fputs@plt+0x5ac0>
    ed98:	ldr	r0, [r4, #372]	; 0x174
    ed9c:	bl	176b0 <fputs@plt+0xe378>
    eda0:	cmp	r0, #0
    eda4:	movne	r8, #1
    eda8:	bne	edb8 <fputs@plt+0x5a80>
    edac:	ldr	r8, [r4, #472]	; 0x1d8
    edb0:	adds	r8, r8, #0
    edb4:	movne	r8, #1
    edb8:	ldr	r0, [r4, #372]	; 0x174
    edbc:	bl	17574 <fputs@plt+0xe23c>
    edc0:	ldr	r2, [r4, #400]	; 0x190
    edc4:	str	r5, [r4, #416]	; 0x1a0
    edc8:	mov	r3, r5
    edcc:	str	r6, [r4, #408]	; 0x198
    edd0:	cmp	r7, r2
    edd4:	ldr	r0, [r4, #372]	; 0x174
    edd8:	add	r1, r4, #48	; 0x30
    eddc:	strle	r7, [r4, #404]	; 0x194
    ede0:	str	r2, [sp, #4]
    ede4:	movw	r2, #19852	; 0x4d8c
    ede8:	str	r6, [sp]
    edec:	movt	r2, #2
    edf0:	str	r8, [sp, #8]
    edf4:	bl	179a0 <fputs@plt+0xe668>
    edf8:	add	sp, sp, #16
    edfc:	pop	{r4, r5, r6, r7, r8, pc}
    ee00:	ldr	r1, [r0, #444]	; 0x1bc
    ee04:	cmp	r1, #0
    ee08:	str	r1, [r0, #412]	; 0x19c
    ee0c:	bxle	lr
    ee10:	ldr	r3, [r0, #388]	; 0x184
    ee14:	mov	r2, #0
    ee18:	str	r2, [r0, #416]	; 0x1a0
    ee1c:	cmp	r3, r2
    ee20:	ldr	r2, [r0, #408]	; 0x198
    ee24:	ldr	r3, [r0, #404]	; 0x194
    ee28:	ldrgt	r1, [r0, #420]	; 0x1a4
    ee2c:	b	ed60 <fputs@plt+0x5a28>
    ee30:	push	{r3, r4, r5, lr}
    ee34:	mov	r4, r0
    ee38:	ldr	ip, [r4, #92]	; 0x5c
    ee3c:	mvn	r3, #0
    ee40:	mov	r2, #32
    ee44:	mov	r0, #0
    ee48:	str	r1, [r4, #268]	; 0x10c
    ee4c:	add	ip, ip, #1
    ee50:	str	r0, [r4, #188]	; 0xbc
    ee54:	mov	r0, #44	; 0x2c
    ee58:	strb	r2, [r4, #260]	; 0x104
    ee5c:	str	r3, [r4, #192]	; 0xc0
    ee60:	str	r3, [r4, #248]	; 0xf8
    ee64:	str	r3, [r4, #256]	; 0x100
    ee68:	str	r3, [r4, #236]	; 0xec
    ee6c:	str	r3, [r4, #240]	; 0xf0
    ee70:	str	r3, [r4, #244]	; 0xf4
    ee74:	str	ip, [r4, #92]	; 0x5c
    ee78:	bl	21de0 <_Znwj@@Base>
    ee7c:	movw	r3, #8464	; 0x2110
    ee80:	movt	r3, #3
    ee84:	add	r1, r4, #48	; 0x30
    ee88:	ldr	r2, [r3, #4]
    ee8c:	mov	r5, r0
    ee90:	bl	1674c <fputs@plt+0xd414>
    ee94:	ldr	r3, [r4, #388]	; 0x184
    ee98:	mov	r0, r4
    ee9c:	ldr	r2, [r4, #408]	; 0x198
    eea0:	cmp	r3, #0
    eea4:	str	r5, [r4, #372]	; 0x174
    eea8:	ldr	r3, [r4, #404]	; 0x194
    eeac:	ldrgt	r1, [r4, #420]	; 0x1a4
    eeb0:	ldrle	r1, [r4, #412]	; 0x19c
    eeb4:	bl	ed60 <fputs@plt+0x5a28>
    eeb8:	ldr	r0, [r4, #372]	; 0x174
    eebc:	movw	r1, #19852	; 0x4d8c
    eec0:	mov	r2, #0
    eec4:	movt	r1, #2
    eec8:	pop	{r3, r4, r5, lr}
    eecc:	b	17994 <fputs@plt+0xe65c>
    eed0:	mov	r0, r5
    eed4:	bl	21e30 <_ZdlPv@@Base>
    eed8:	bl	9110 <__cxa_end_cleanup@plt>
    eedc:	push	{r4, lr}
    eee0:	mov	r2, #10
    eee4:	mov	r4, r0
    eee8:	mov	r0, r1
    eeec:	mov	r1, #0
    eef0:	bl	91a0 <strtol@plt>
    eef4:	str	r0, [r4, #428]	; 0x1ac
    eef8:	pop	{r4, pc}
    eefc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    ef00:	mov	r8, r0
    ef04:	ldr	sl, [r0, #368]	; 0x170
    ef08:	mov	r9, r1
    ef0c:	ldr	r7, [sl]
    ef10:	cmp	r7, #0
    ef14:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    ef18:	ldr	r4, [sl, #8]
    ef1c:	ldr	r6, [r4, #8]
    ef20:	ldr	r3, [r6, #72]	; 0x48
    ef24:	cmp	r3, #0
    ef28:	beq	ef8c <fputs@plt+0x5c54>
    ef2c:	cmp	r7, r4
    ef30:	movne	r5, r6
    ef34:	bne	ef44 <fputs@plt+0x5c0c>
    ef38:	b	ef8c <fputs@plt+0x5c54>
    ef3c:	cmp	r7, r4
    ef40:	beq	ef70 <fputs@plt+0x5c38>
    ef44:	mov	r0, r5
    ef48:	bl	c2e8 <fputs@plt+0x2fb0>
    ef4c:	cmp	r0, #0
    ef50:	bne	efa4 <fputs@plt+0x5c6c>
    ef54:	ldr	r4, [r4]
    ef58:	ldr	r5, [r4, #8]
    ef5c:	mov	r3, r4
    ef60:	str	r4, [sl, #8]
    ef64:	ldr	r2, [r5, #72]	; 0x48
    ef68:	cmp	r2, #0
    ef6c:	bne	ef3c <fputs@plt+0x5c04>
    ef70:	cmp	r6, r5
    ef74:	beq	ef8c <fputs@plt+0x5c54>
    ef78:	ldr	r3, [r3, #4]
    ef7c:	ldr	r2, [r3, #8]
    ef80:	cmp	r6, r2
    ef84:	bne	ef78 <fputs@plt+0x5c40>
    ef88:	str	r3, [sl, #8]
    ef8c:	mov	r0, r9
    ef90:	mov	r1, #0
    ef94:	mov	r2, #10
    ef98:	bl	91a0 <strtol@plt>
    ef9c:	str	r0, [r8, #424]	; 0x1a8
    efa0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    efa4:	cmp	r6, r5
    efa8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    efac:	ldr	r4, [r4, #4]
    efb0:	ldr	r3, [r4, #8]
    efb4:	cmp	r6, r3
    efb8:	bne	efac <fputs@plt+0x5c74>
    efbc:	str	r4, [sl, #8]
    efc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    efc4:	push	{r3, r4, r5, lr}
    efc8:	mov	r2, #10
    efcc:	mov	r4, r0
    efd0:	mov	r0, r1
    efd4:	mov	r1, #0
    efd8:	bl	91a0 <strtol@plt>
    efdc:	ldr	r3, [r4, #388]	; 0x184
    efe0:	ldr	r2, [r4, #408]	; 0x198
    efe4:	mov	r1, #1
    efe8:	cmp	r3, #0
    efec:	str	r1, [r4, #360]	; 0x168
    eff0:	ldrgt	r3, [r4, #420]	; 0x1a4
    eff4:	ldrle	r3, [r4, #412]	; 0x19c
    eff8:	add	r3, r2, r3
    effc:	str	r3, [r4, #236]	; 0xec
    f000:	mov	r5, r0
    f004:	ldr	r0, [r4, #396]	; 0x18c
    f008:	cmp	r0, r5
    f00c:	popeq	{r3, r4, r5, pc}
    f010:	cmp	r5, #0
    f014:	bne	f020 <fputs@plt+0x5ce8>
    f018:	str	r5, [r4, #396]	; 0x18c
    f01c:	pop	{r3, r4, r5, pc}
    f020:	movw	r1, #19852	; 0x4d8c
    f024:	ldr	r0, [r4, #372]	; 0x174
    f028:	movt	r1, #2
    f02c:	ldr	r2, [r4, #472]	; 0x1d8
    f030:	bl	17994 <fputs@plt+0xe65c>
    f034:	str	r5, [r4, #396]	; 0x18c
    f038:	pop	{r3, r4, r5, pc}
    f03c:	ldr	r3, [r0, #396]	; 0x18c
    f040:	push	{r4, lr}
    f044:	cmp	r3, #0
    f048:	mov	r4, r0
    f04c:	beq	f070 <fputs@plt+0x5d38>
    f050:	ldr	r3, [r4, #388]	; 0x184
    f054:	cmp	r3, #0
    f058:	ldr	r3, [r4, #408]	; 0x198
    f05c:	ldrgt	r2, [r4, #420]	; 0x1a4
    f060:	ldrle	r2, [r4, #412]	; 0x19c
    f064:	add	r3, r3, r2
    f068:	str	r3, [r4, #236]	; 0xec
    f06c:	pop	{r4, pc}
    f070:	ldr	r0, [r0, #372]	; 0x174
    f074:	bl	17698 <fputs@plt+0xe360>
    f078:	cmp	r0, #0
    f07c:	beq	f050 <fputs@plt+0x5d18>
    f080:	ldr	r0, [r4, #372]	; 0x174
    f084:	bl	17d78 <fputs@plt+0xea40>
    f088:	ldr	r0, [r4, #372]	; 0x174
    f08c:	bl	175e4 <fputs@plt+0xe2ac>
    f090:	b	f050 <fputs@plt+0x5d18>
    f094:	push	{r3, r4, r5, lr}
    f098:	subs	r4, r1, #0
    f09c:	mov	r5, r0
    f0a0:	pople	{r3, r4, r5, pc}
    f0a4:	mov	r0, r5
    f0a8:	bl	f03c <fputs@plt+0x5d04>
    f0ac:	subs	r4, r4, #1
    f0b0:	bne	f0a4 <fputs@plt+0x5d6c>
    f0b4:	pop	{r3, r4, r5, pc}
    f0b8:	push	{r3, r4, r5, lr}
    f0bc:	mov	r4, r0
    f0c0:	ldr	r3, [r0, #464]	; 0x1d0
    f0c4:	cmp	r3, #0
    f0c8:	popeq	{r3, r4, r5, pc}
    f0cc:	ldr	r3, [r0, #468]	; 0x1d4
    f0d0:	mov	r2, #0
    f0d4:	str	r2, [r0, #464]	; 0x1d0
    f0d8:	cmp	r3, r2
    f0dc:	ble	f180 <fputs@plt+0x5e48>
    f0e0:	ldr	r3, [r0, #384]	; 0x180
    f0e4:	ldr	r0, [r0, #372]	; 0x174
    f0e8:	cmp	r3, r2
    f0ec:	bne	f144 <fputs@plt+0x5e0c>
    f0f0:	bl	176b0 <fputs@plt+0xe378>
    f0f4:	cmp	r0, #0
    f0f8:	movne	r5, #1
    f0fc:	beq	f1d0 <fputs@plt+0x5e98>
    f100:	ldr	r0, [r4, #372]	; 0x174
    f104:	bl	17574 <fputs@plt+0xe23c>
    f108:	movw	r3, #8464	; 0x2110
    f10c:	movt	r3, #3
    f110:	mov	r2, #1
    f114:	str	r2, [r4, #360]	; 0x168
    f118:	ldr	r3, [r3, #4]
    f11c:	cmp	r3, r2
    f120:	mov	r2, r5
    f124:	beq	f248 <fputs@plt+0x5f10>
    f128:	movw	r1, #19084	; 0x4a8c
    f12c:	ldr	r0, [r4, #372]	; 0x174
    f130:	movt	r1, #2
    f134:	bl	17994 <fputs@plt+0xe65c>
    f138:	ldr	r3, [r4, #468]	; 0x1d4
    f13c:	str	r3, [r4, #384]	; 0x180
    f140:	pop	{r3, r4, r5, pc}
    f144:	bl	17f2c <fputs@plt+0xebf4>
    f148:	mov	r1, r0
    f14c:	movw	r0, #19068	; 0x4a7c
    f150:	movt	r0, #2
    f154:	bl	9314 <strcmp@plt>
    f158:	cmp	r0, #0
    f15c:	bne	f1e0 <fputs@plt+0x5ea8>
    f160:	ldr	r0, [r4, #372]	; 0x174
    f164:	bl	17688 <fputs@plt+0xe350>
    f168:	cmp	r0, #0
    f16c:	beq	f1c4 <fputs@plt+0x5e8c>
    f170:	ldr	r0, [r4, #372]	; 0x174
    f174:	bl	175e4 <fputs@plt+0xe2ac>
    f178:	ldr	r3, [r4, #468]	; 0x1d4
    f17c:	b	f13c <fputs@plt+0x5e04>
    f180:	ldr	r2, [r0, #384]	; 0x180
    f184:	cmp	r2, #0
    f188:	ble	f13c <fputs@plt+0x5e04>
    f18c:	ldr	r3, [r0, #472]	; 0x1d8
    f190:	cmp	r3, #0
    f194:	movne	r0, #1
    f198:	beq	f260 <fputs@plt+0x5f28>
    f19c:	str	r0, [r4, #472]	; 0x1d8
    f1a0:	ldr	r0, [r4, #372]	; 0x174
    f1a4:	bl	17574 <fputs@plt+0xe23c>
    f1a8:	mov	r3, #1
    f1ac:	movw	r1, #19852	; 0x4d8c
    f1b0:	str	r3, [r4, #360]	; 0x168
    f1b4:	movt	r1, #2
    f1b8:	ldr	r0, [r4, #372]	; 0x174
    f1bc:	ldr	r2, [r4, #472]	; 0x1d8
    f1c0:	bl	17994 <fputs@plt+0xe65c>
    f1c4:	ldr	r3, [r4, #468]	; 0x1d4
    f1c8:	str	r3, [r4, #384]	; 0x180
    f1cc:	pop	{r3, r4, r5, pc}
    f1d0:	ldr	r5, [r4, #472]	; 0x1d8
    f1d4:	adds	r5, r5, #0
    f1d8:	movne	r5, #1
    f1dc:	b	f100 <fputs@plt+0x5dc8>
    f1e0:	ldr	r0, [r4, #372]	; 0x174
    f1e4:	bl	17f2c <fputs@plt+0xebf4>
    f1e8:	mov	r1, r0
    f1ec:	movw	r0, #19084	; 0x4a8c
    f1f0:	movt	r0, #2
    f1f4:	bl	9314 <strcmp@plt>
    f1f8:	cmp	r0, #0
    f1fc:	beq	f160 <fputs@plt+0x5e28>
    f200:	ldr	r0, [r4, #372]	; 0x174
    f204:	bl	176b0 <fputs@plt+0xe378>
    f208:	cmp	r0, #0
    f20c:	movne	r5, #1
    f210:	bne	f220 <fputs@plt+0x5ee8>
    f214:	ldr	r5, [r4, #472]	; 0x1d8
    f218:	adds	r5, r5, #0
    f21c:	movne	r5, #1
    f220:	ldr	r0, [r4, #372]	; 0x174
    f224:	bl	17574 <fputs@plt+0xe23c>
    f228:	movw	r3, #8464	; 0x2110
    f22c:	movt	r3, #3
    f230:	mov	r1, #1
    f234:	mov	r2, r5
    f238:	str	r1, [r4, #360]	; 0x168
    f23c:	ldr	r3, [r3, #4]
    f240:	cmp	r3, r1
    f244:	bne	f128 <fputs@plt+0x5df0>
    f248:	movw	r1, #19068	; 0x4a7c
    f24c:	ldr	r0, [r4, #372]	; 0x174
    f250:	movt	r1, #2
    f254:	bl	17994 <fputs@plt+0xe65c>
    f258:	ldr	r3, [r4, #468]	; 0x1d4
    f25c:	b	f13c <fputs@plt+0x5e04>
    f260:	ldr	r0, [r4, #372]	; 0x174
    f264:	bl	176b0 <fputs@plt+0xe378>
    f268:	adds	r0, r0, #0
    f26c:	movne	r0, #1
    f270:	b	f19c <fputs@plt+0x5e64>
    f274:	ldr	r3, [r0, #384]	; 0x180
    f278:	push	{r4, lr}
    f27c:	cmp	r3, #0
    f280:	mov	r4, r0
    f284:	pople	{r4, pc}
    f288:	cmp	r3, #1
    f28c:	beq	f2b8 <fputs@plt+0x5f80>
    f290:	ldr	r0, [r0, #372]	; 0x174
    f294:	bl	17688 <fputs@plt+0xe350>
    f298:	cmp	r0, #0
    f29c:	bne	f2d4 <fputs@plt+0x5f9c>
    f2a0:	ldr	r3, [r4, #384]	; 0x180
    f2a4:	sub	r3, r3, #1
    f2a8:	str	r3, [r4, #384]	; 0x180
    f2ac:	cmp	r3, #0
    f2b0:	popne	{r4, pc}
    f2b4:	b	f2c0 <fputs@plt+0x5f88>
    f2b8:	mov	r3, #0
    f2bc:	str	r3, [r0, #384]	; 0x180
    f2c0:	ldr	r0, [r4, #372]	; 0x174
    f2c4:	bl	17574 <fputs@plt+0xe23c>
    f2c8:	mov	r3, #1
    f2cc:	str	r3, [r4, #360]	; 0x168
    f2d0:	pop	{r4, pc}
    f2d4:	ldr	r0, [r4, #372]	; 0x174
    f2d8:	bl	175e4 <fputs@plt+0xe2ac>
    f2dc:	b	f2a0 <fputs@plt+0x5f68>
    f2e0:	ldr	r0, [r0, #372]	; 0x174
    f2e4:	b	17574 <fputs@plt+0xe23c>
    f2e8:	push	{r3, r4, r5, lr}
    f2ec:	add	r5, r0, #48	; 0x30
    f2f0:	mov	r4, r0
    f2f4:	mov	r0, r5
    f2f8:	bl	1863c <fputs@plt+0xf304>
    f2fc:	mov	lr, #0
    f300:	movw	ip, #8464	; 0x2110
    f304:	movt	ip, #3
    f308:	mov	r2, lr
    f30c:	mov	r1, lr
    f310:	mov	r0, lr
    f314:	mov	r3, #1
    f318:	str	lr, [ip, #8]
    f31c:	bl	239c0 <_ZdlPv@@Base+0x1b90>
    f320:	mov	r1, r0
    f324:	add	r0, r4, #36	; 0x24
    f328:	bl	b928 <fputs@plt+0x25f0>
    f32c:	ldr	r3, [r4, #44]	; 0x2c
    f330:	mov	r0, r5
    f334:	cmp	r3, #0
    f338:	movne	r2, #1
    f33c:	ldrne	r1, [r3]
    f340:	moveq	r1, r3
    f344:	strne	r2, [r3, #12]
    f348:	pop	{r3, r4, r5, lr}
    f34c:	b	181d0 <fputs@plt+0xee98>
    f350:	movw	r3, #12400	; 0x3070
    f354:	movt	r3, #3
    f358:	push	{r4, r5, r6, lr}
    f35c:	movw	r4, #12328	; 0x3028
    f360:	movt	r4, #3
    f364:	ldr	r3, [r3, #32]
    f368:	sub	sp, sp, #80	; 0x50
    f36c:	mov	r5, r0
    f370:	ldr	r2, [r4]
    f374:	cmp	r3, #0
    f378:	str	r2, [sp, #76]	; 0x4c
    f37c:	bne	f398 <fputs@plt+0x6060>
    f380:	ldr	r2, [sp, #76]	; 0x4c
    f384:	ldr	r3, [r4]
    f388:	cmp	r2, r3
    f38c:	bne	f528 <fputs@plt+0x61f0>
    f390:	add	sp, sp, #80	; 0x50
    f394:	pop	{r4, r5, r6, pc}
    f398:	add	r6, r0, #48	; 0x30
    f39c:	ldr	r0, [r0, #372]	; 0x174
    f3a0:	bl	17574 <fputs@plt+0xe23c>
    f3a4:	mov	r0, r6
    f3a8:	bl	1863c <fputs@plt+0xf304>
    f3ac:	ldr	r1, [r5, #44]	; 0x2c
    f3b0:	mov	r0, r6
    f3b4:	cmp	r1, #0
    f3b8:	ldrne	r1, [r1]
    f3bc:	bl	181d0 <fputs@plt+0xee98>
    f3c0:	mov	r0, #0
    f3c4:	mov	r2, r0
    f3c8:	mov	r3, #1
    f3cc:	mov	r1, r0
    f3d0:	bl	239c0 <_ZdlPv@@Base+0x1b90>
    f3d4:	mov	r1, r0
    f3d8:	add	r0, r5, #36	; 0x24
    f3dc:	bl	b928 <fputs@plt+0x25f0>
    f3e0:	ldr	r1, [pc, #396]	; f574 <fputs@plt+0x623c>
    f3e4:	add	r0, sp, #4
    f3e8:	bl	22a38 <_ZdlPv@@Base+0xc08>
    f3ec:	movw	r1, #21996	; 0x55ec
    f3f0:	add	r0, sp, #16
    f3f4:	movt	r1, #2
    f3f8:	bl	229a4 <_ZdlPv@@Base+0xb74>
    f3fc:	add	r0, sp, #4
    f400:	add	r1, sp, #16
    f404:	bl	22c88 <_ZdlPv@@Base+0xe58>
    f408:	add	r0, sp, #16
    f40c:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f410:	ldr	r1, [r5, #296]	; 0x128
    f414:	add	r0, sp, #28
    f418:	bl	2320c <_ZdlPv@@Base+0x13dc>
    f41c:	add	r0, sp, #4
    f420:	add	r1, sp, #28
    f424:	bl	22c88 <_ZdlPv@@Base+0xe58>
    f428:	add	r0, sp, #28
    f42c:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f430:	movw	r3, #8464	; 0x2110
    f434:	movt	r3, #3
    f438:	ldr	r3, [r3, #4]
    f43c:	cmp	r3, #0
    f440:	beq	f4e4 <fputs@plt+0x61ac>
    f444:	movw	r1, #19108	; 0x4aa4
    f448:	add	r0, sp, #52	; 0x34
    f44c:	movt	r1, #2
    f450:	bl	229a4 <_ZdlPv@@Base+0xb74>
    f454:	add	r0, sp, #4
    f458:	add	r1, sp, #52	; 0x34
    f45c:	bl	22c88 <_ZdlPv@@Base+0xe58>
    f460:	add	r0, sp, #52	; 0x34
    f464:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f468:	ldr	r3, [sp, #8]
    f46c:	ldr	r2, [sp, #12]
    f470:	cmp	r3, r2
    f474:	bge	f518 <fputs@plt+0x61e0>
    f478:	ldr	r2, [sp, #4]
    f47c:	add	r0, r3, #1
    f480:	mov	r1, #0
    f484:	str	r0, [sp, #8]
    f488:	add	r0, sp, #64	; 0x40
    f48c:	strb	r1, [r2, r3]
    f490:	add	r1, sp, #4
    f494:	bl	22a38 <_ZdlPv@@Base+0xc08>
    f498:	ldr	r0, [r5, #44]	; 0x2c
    f49c:	cmp	r0, #0
    f4a0:	beq	f4bc <fputs@plt+0x6184>
    f4a4:	add	r0, r0, #16
    f4a8:	add	r1, sp, #64	; 0x40
    f4ac:	bl	22ab0 <_ZdlPv@@Base+0xc80>
    f4b0:	ldr	r3, [r5, #44]	; 0x2c
    f4b4:	mov	r2, #1
    f4b8:	str	r2, [r3, #8]
    f4bc:	add	r0, sp, #64	; 0x40
    f4c0:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f4c4:	ldr	r1, [r5, #44]	; 0x2c
    f4c8:	mov	r0, r6
    f4cc:	cmp	r1, #0
    f4d0:	ldrne	r1, [r1]
    f4d4:	bl	181d0 <fputs@plt+0xee98>
    f4d8:	add	r0, sp, #4
    f4dc:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f4e0:	b	f380 <fputs@plt+0x6048>
    f4e4:	movw	r1, #19100	; 0x4a9c
    f4e8:	add	r0, sp, #40	; 0x28
    f4ec:	movt	r1, #2
    f4f0:	bl	229a4 <_ZdlPv@@Base+0xb74>
    f4f4:	add	r0, sp, #4
    f4f8:	add	r1, sp, #40	; 0x28
    f4fc:	bl	22c88 <_ZdlPv@@Base+0xe58>
    f500:	add	r0, sp, #40	; 0x28
    f504:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f508:	ldr	r3, [sp, #8]
    f50c:	ldr	r2, [sp, #12]
    f510:	cmp	r3, r2
    f514:	blt	f478 <fputs@plt+0x6140>
    f518:	add	r0, sp, #4
    f51c:	bl	22bdc <_ZdlPv@@Base+0xdac>
    f520:	ldr	r3, [sp, #8]
    f524:	b	f478 <fputs@plt+0x6140>
    f528:	bl	923c <__stack_chk_fail@plt>
    f52c:	add	r0, sp, #40	; 0x28
    f530:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f534:	add	r0, sp, #4
    f538:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f53c:	bl	9110 <__cxa_end_cleanup@plt>
    f540:	add	r0, sp, #64	; 0x40
    f544:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f548:	b	f534 <fputs@plt+0x61fc>
    f54c:	add	r0, sp, #52	; 0x34
    f550:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f554:	b	f534 <fputs@plt+0x61fc>
    f558:	add	r0, sp, #16
    f55c:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f560:	b	f534 <fputs@plt+0x61fc>
    f564:	add	r0, sp, #28
    f568:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f56c:	b	f534 <fputs@plt+0x61fc>
    f570:	b	f534 <fputs@plt+0x61fc>
    f574:	muleq	r3, ip, r0
    f578:	push	{r4, r5, r6, lr}
    f57c:	subs	r6, r1, #0
    f580:	mov	r5, r0
    f584:	bne	f614 <fputs@plt+0x62dc>
    f588:	ldr	r3, [r0, #348]	; 0x15c
    f58c:	cmp	r3, #0
    f590:	movle	r6, #1
    f594:	ble	f618 <fputs@plt+0x62e0>
    f598:	ldr	r2, [r0, #344]	; 0x158
    f59c:	mov	r4, r6
    f5a0:	ldrb	r1, [r2, r4]
    f5a4:	cmp	r1, #46	; 0x2e
    f5a8:	beq	f5d8 <fputs@plt+0x62a0>
    f5ac:	cmp	r4, r3
    f5b0:	blt	f5cc <fputs@plt+0x6294>
    f5b4:	movw	r1, #19116	; 0x4aac
    f5b8:	mov	r0, #99	; 0x63
    f5bc:	movt	r1, #2
    f5c0:	bl	1b474 <fputs@plt+0x1213c>
    f5c4:	ldr	r2, [r5, #344]	; 0x158
    f5c8:	ldrb	r1, [r2, r4]
    f5cc:	sub	r3, r1, #48	; 0x30
    f5d0:	cmp	r3, #9
    f5d4:	bhi	f614 <fputs@plt+0x62dc>
    f5d8:	ldr	r3, [r5, #348]	; 0x15c
    f5dc:	cmp	r4, r3
    f5e0:	blt	f5fc <fputs@plt+0x62c4>
    f5e4:	movw	r1, #19116	; 0x4aac
    f5e8:	mov	r0, #99	; 0x63
    f5ec:	movt	r1, #2
    f5f0:	bl	1b474 <fputs@plt+0x1213c>
    f5f4:	ldr	r3, [r5, #348]	; 0x15c
    f5f8:	ldr	r2, [r5, #344]	; 0x158
    f5fc:	ldrb	r0, [r2, r4]
    f600:	add	r4, r4, #1
    f604:	cmp	r0, #46	; 0x2e
    f608:	addeq	r6, r6, #1
    f60c:	cmp	r4, r3
    f610:	blt	f5a0 <fputs@plt+0x6268>
    f614:	add	r6, r6, #1
    f618:	cmp	r6, #1
    f61c:	str	r6, [r5, #336]	; 0x150
    f620:	pople	{r4, r5, r6, pc}
    f624:	movw	r3, #8464	; 0x2110
    f628:	movt	r3, #3
    f62c:	ldr	r3, [r3, #12]
    f630:	cmp	r3, r6
    f634:	poplt	{r4, r5, r6, pc}
    f638:	ldr	r3, [r5, #296]	; 0x128
    f63c:	mov	r0, r5
    f640:	add	r3, r3, #1
    f644:	str	r3, [r5, #296]	; 0x128
    f648:	pop	{r4, r5, r6, lr}
    f64c:	b	f350 <fputs@plt+0x6018>
    f650:	movw	r3, #12400	; 0x3070
    f654:	movt	r3, #3
    f658:	ldr	r2, [r3, #32]
    f65c:	cmp	r2, #0
    f660:	bxne	lr
    f664:	cmp	r1, #0
    f668:	mov	r2, #1
    f66c:	str	r2, [r3, #32]
    f670:	beq	f6a4 <fputs@plt+0x636c>
    f674:	ldrb	r3, [r1]
    f678:	cmp	r3, #32
    f67c:	bne	f6a4 <fputs@plt+0x636c>
    f680:	add	r3, r1, r2
    f684:	b	f694 <fputs@plt+0x635c>
    f688:	ldrb	r2, [r1]
    f68c:	cmp	r2, #32
    f690:	bne	f6a4 <fputs@plt+0x636c>
    f694:	cmp	r3, #0
    f698:	mov	r1, r3
    f69c:	add	r3, r3, #1
    f6a0:	bne	f688 <fputs@plt+0x6350>
    f6a4:	ldr	r0, [pc]	; f6ac <fputs@plt+0x6374>
    f6a8:	b	22af0 <_ZdlPv@@Base+0xcc0>
    f6ac:	muleq	r3, ip, r0
    f6b0:	push	{r4, r5, lr}
    f6b4:	movw	r5, #12328	; 0x3028
    f6b8:	movt	r5, #3
    f6bc:	sub	sp, sp, #20
    f6c0:	ldr	r3, [r5]
    f6c4:	mov	r0, sp
    f6c8:	str	r3, [sp, #12]
    f6cc:	bl	229a4 <_ZdlPv@@Base+0xb74>
    f6d0:	mov	r1, sp
    f6d4:	ldr	r0, [pc, #104]	; f744 <fputs@plt+0x640c>
    f6d8:	bl	22c88 <_ZdlPv@@Base+0xe58>
    f6dc:	movw	r4, #12400	; 0x3070
    f6e0:	movt	r4, #3
    f6e4:	mov	r0, sp
    f6e8:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f6ec:	ldr	r3, [r4, #60]	; 0x3c
    f6f0:	ldr	r2, [r4, #64]	; 0x40
    f6f4:	cmp	r3, r2
    f6f8:	blt	f708 <fputs@plt+0x63d0>
    f6fc:	add	r0, r4, #56	; 0x38
    f700:	bl	22bdc <_ZdlPv@@Base+0xdac>
    f704:	ldr	r3, [r4, #60]	; 0x3c
    f708:	ldr	r1, [r4, #56]	; 0x38
    f70c:	add	r2, r3, #1
    f710:	mov	r0, #10
    f714:	str	r2, [r4, #60]	; 0x3c
    f718:	ldr	r2, [sp, #12]
    f71c:	strb	r0, [r1, r3]
    f720:	ldr	r3, [r5]
    f724:	cmp	r2, r3
    f728:	bne	f734 <fputs@plt+0x63fc>
    f72c:	add	sp, sp, #20
    f730:	pop	{r4, r5, pc}
    f734:	bl	923c <__stack_chk_fail@plt>
    f738:	mov	r0, sp
    f73c:	bl	22a90 <_ZdlPv@@Base+0xc60>
    f740:	bl	9110 <__cxa_end_cleanup@plt>
    f744:	andeq	r3, r3, r8, lsr #1
    f748:	push	{r3, r4, r5, lr}
    f74c:	mov	r4, r0
    f750:	ldr	r0, [r0, #372]	; 0x174
    f754:	bl	175e4 <fputs@plt+0xe2ac>
    f758:	ldr	r1, [r4, #388]	; 0x184
    f75c:	cmp	r1, #0
    f760:	ble	f814 <fputs@plt+0x64dc>
    f764:	sub	r1, r1, #1
    f768:	ldr	r3, [r4, #440]	; 0x1b8
    f76c:	adds	r5, r1, #0
    f770:	str	r1, [r4, #388]	; 0x184
    f774:	movne	r5, #1
    f778:	cmp	r3, #0
    f77c:	beq	f820 <fputs@plt+0x64e8>
    f780:	cmp	r5, #0
    f784:	movne	r5, #1
    f788:	bne	f798 <fputs@plt+0x6460>
    f78c:	ldr	r3, [r4, #444]	; 0x1bc
    f790:	mov	r5, #0
    f794:	str	r3, [r4, #412]	; 0x19c
    f798:	ldr	r3, [r4, #448]	; 0x1c0
    f79c:	cmp	r3, #0
    f7a0:	bne	f850 <fputs@plt+0x6518>
    f7a4:	ldr	r3, [r4, #456]	; 0x1c8
    f7a8:	ldr	r2, [r4, #408]	; 0x198
    f7ac:	str	r2, [r4, #452]	; 0x1c4
    f7b0:	cmp	r3, #0
    f7b4:	mov	r0, r4
    f7b8:	ldreq	r3, [r4, #404]	; 0x194
    f7bc:	ldrne	r3, [r4, #460]	; 0x1cc
    f7c0:	streq	r3, [r4, #460]	; 0x1cc
    f7c4:	cmp	r1, #0
    f7c8:	ldrgt	r1, [r4, #420]	; 0x1a4
    f7cc:	ldrle	r1, [r4, #412]	; 0x19c
    f7d0:	bl	ed60 <fputs@plt+0x5a28>
    f7d4:	mov	r3, #0
    f7d8:	str	r5, [r4, #440]	; 0x1b8
    f7dc:	str	r3, [r4, #456]	; 0x1c8
    f7e0:	mov	r0, r4
    f7e4:	str	r3, [r4, #448]	; 0x1c0
    f7e8:	bl	f0b8 <fputs@plt+0x5d80>
    f7ec:	ldr	r3, [r4, #388]	; 0x184
    f7f0:	mov	r2, #1
    f7f4:	str	r2, [r4, #360]	; 0x168
    f7f8:	cmp	r3, #0
    f7fc:	ldr	r3, [r4, #408]	; 0x198
    f800:	ldrgt	r1, [r4, #420]	; 0x1a4
    f804:	ldrle	r1, [r4, #412]	; 0x19c
    f808:	add	r3, r3, r1
    f80c:	str	r3, [r4, #236]	; 0xec
    f810:	pop	{r3, r4, r5, pc}
    f814:	ldr	r5, [r4, #440]	; 0x1b8
    f818:	cmp	r5, #0
    f81c:	bne	f78c <fputs@plt+0x6454>
    f820:	ldr	r3, [r4, #448]	; 0x1c0
    f824:	cmp	r3, #0
    f828:	ldrne	r2, [r4, #452]	; 0x1c4
    f82c:	ldrne	r3, [r4, #456]	; 0x1c8
    f830:	ldrne	r1, [r4, #388]	; 0x184
    f834:	bne	f7b0 <fputs@plt+0x6478>
    f838:	ldr	r3, [r4, #456]	; 0x1c8
    f83c:	orrs	r2, r5, r3
    f840:	moveq	r5, r2
    f844:	beq	f7d4 <fputs@plt+0x649c>
    f848:	ldr	r1, [r4, #388]	; 0x184
    f84c:	b	f7a8 <fputs@plt+0x6470>
    f850:	ldr	r2, [r4, #452]	; 0x1c4
    f854:	ldr	r3, [r4, #456]	; 0x1c8
    f858:	b	f7b0 <fputs@plt+0x6478>
    f85c:	push	{r4, r5, r6, lr}
    f860:	mov	r6, r1
    f864:	mov	r5, r0
    f868:	mov	r1, #0
    f86c:	mov	r2, #10
    f870:	mov	r0, r6
    f874:	bl	91a0 <strtol@plt>
    f878:	mov	r1, #0
    f87c:	mov	r2, #10
    f880:	mov	r4, r0
    f884:	mov	r0, r6
    f888:	bl	91a0 <strtol@plt>
    f88c:	ldr	r3, [r5, #500]	; 0x1f4
    f890:	cmp	r3, #0
    f894:	str	r0, [r5, #472]	; 0x1d8
    f898:	bne	f8c0 <fputs@plt+0x6588>
    f89c:	cmp	r4, #0
    f8a0:	ble	f8b4 <fputs@plt+0x657c>
    f8a4:	ldr	r0, [r5, #372]	; 0x174
    f8a8:	bl	17ca0 <fputs@plt+0xe968>
    f8ac:	subs	r4, r4, #1
    f8b0:	bne	f8a4 <fputs@plt+0x656c>
    f8b4:	mov	r3, #1
    f8b8:	str	r3, [r5, #360]	; 0x168
    f8bc:	pop	{r4, r5, r6, pc}
    f8c0:	mov	r1, r0
    f8c4:	add	r0, r5, #488	; 0x1e8
    f8c8:	bl	e010 <fputs@plt+0x4cd8>
    f8cc:	b	f89c <fputs@plt+0x6564>
    f8d0:	push	{r4, r5, r6, lr}
    f8d4:	mov	r4, r0
    f8d8:	ldr	r5, [r1, #92]	; 0x5c
    f8dc:	cmp	r5, #0
    f8e0:	beq	f948 <fputs@plt+0x6610>
    f8e4:	mov	r6, #0
    f8e8:	ldr	r0, [r0, #372]	; 0x174
    f8ec:	str	r6, [r4, #480]	; 0x1e0
    f8f0:	bl	17518 <fputs@plt+0xe1e0>
    f8f4:	ldr	r0, [r4, #372]	; 0x174
    f8f8:	bl	17574 <fputs@plt+0xe23c>
    f8fc:	ldr	r0, [r4, #372]	; 0x174
    f900:	bl	175d8 <fputs@plt+0xe2a0>
    f904:	mov	r0, r5
    f908:	ldr	r1, [r4, #400]	; 0x190
    f90c:	bl	15bbc <fputs@plt+0xc884>
    f910:	mov	r0, r5
    f914:	ldr	r1, [r4, #408]	; 0x198
    f918:	bl	15c74 <fputs@plt+0xc93c>
    f91c:	mov	r0, r5
    f920:	mov	r1, r6
    f924:	bl	15fbc <fputs@plt+0xcc84>
    f928:	ldr	r0, [r4, #372]	; 0x174
    f92c:	bl	176b0 <fputs@plt+0xe378>
    f930:	cmp	r0, r6
    f934:	movne	r3, #1
    f938:	beq	f950 <fputs@plt+0x6618>
    f93c:	str	r3, [r4, #484]	; 0x1e4
    f940:	mov	r3, #0
    f944:	str	r3, [r4, #472]	; 0x1d8
    f948:	str	r5, [r4, #380]	; 0x17c
    f94c:	pop	{r4, r5, r6, pc}
    f950:	ldr	r3, [r4, #472]	; 0x1d8
    f954:	subs	r3, r3, r6
    f958:	movne	r3, #1
    f95c:	b	f93c <fputs@plt+0x6604>
    f960:	ldr	r3, [r0, #380]	; 0x17c
    f964:	push	{r4, lr}
    f968:	cmp	r3, #0
    f96c:	mov	r4, r0
    f970:	beq	f98c <fputs@plt+0x6654>
    f974:	ldr	r0, [r0, #372]	; 0x174
    f978:	bl	17574 <fputs@plt+0xe23c>
    f97c:	ldr	r0, [r4, #372]	; 0x174
    f980:	bl	175d8 <fputs@plt+0xe2a0>
    f984:	ldr	r0, [r4, #380]	; 0x17c
    f988:	bl	1640c <fputs@plt+0xd0d4>
    f98c:	mov	r3, #0
    f990:	mov	r0, r4
    f994:	str	r3, [r4, #380]	; 0x17c
    f998:	pop	{r4, lr}
    f99c:	b	ee00 <fputs@plt+0x5ac8>
    f9a0:	push	{r4, r5, r6, lr}
    f9a4:	mov	r5, r0
    f9a8:	ldr	r4, [r0, #380]	; 0x17c
    f9ac:	mov	r6, r1
    f9b0:	cmp	r4, #0
    f9b4:	popeq	{r4, r5, r6, pc}
    f9b8:	bl	9224 <__ctype_b_loc@plt>
    f9bc:	mov	r3, r6
    f9c0:	ldr	lr, [r0]
    f9c4:	ldrb	r2, [r3], #1
    f9c8:	lsl	r2, r2, #1
    f9cc:	ldrh	r1, [lr, r2]
    f9d0:	and	r1, r1, #8192	; 0x2000
    f9d4:	uxth	r1, r1
    f9d8:	cmp	r1, #0
    f9dc:	bne	f9c4 <fputs@plt+0x668c>
    f9e0:	mov	r0, r3
    f9e4:	mov	r2, #10
    f9e8:	bl	91a0 <strtol@plt>
    f9ec:	ldr	r2, [r5, #388]	; 0x184
    f9f0:	ldr	r3, [r5, #408]	; 0x198
    f9f4:	cmp	r2, #0
    f9f8:	ldrgt	r1, [r5, #420]	; 0x1a4
    f9fc:	ldrle	r1, [r5, #412]	; 0x19c
    fa00:	add	r3, r0, r3
    fa04:	mov	r0, r4
    fa08:	add	r1, r3, r1
    fa0c:	bl	15d08 <fputs@plt+0xc9d0>
    fa10:	subs	r4, r0, #0
    fa14:	pople	{r4, r5, r6, pc}
    fa18:	ldr	r0, [r5, #372]	; 0x174
    fa1c:	bl	17574 <fputs@plt+0xe23c>
    fa20:	ldr	r0, [r5, #380]	; 0x17c
    fa24:	mov	r1, r4
    fa28:	pop	{r4, r5, r6, lr}
    fa2c:	b	160b8 <fputs@plt+0xcd80>
    fa30:	push	{r3, r4, r5, lr}
    fa34:	mov	r4, r0
    fa38:	ldr	r0, [r0, #380]	; 0x17c
    fa3c:	cmp	r0, #0
    fa40:	popeq	{r3, r4, r5, pc}
    fa44:	ldr	r3, [r4, #388]	; 0x184
    fa48:	ldr	r1, [r4, #408]	; 0x198
    fa4c:	cmp	r3, #0
    fa50:	ldrgt	r3, [r4, #420]	; 0x1a4
    fa54:	ldrle	r3, [r4, #412]	; 0x19c
    fa58:	add	r1, r1, r3
    fa5c:	bl	15d08 <fputs@plt+0xc9d0>
    fa60:	subs	r5, r0, #0
    fa64:	pople	{r3, r4, r5, pc}
    fa68:	ldr	r0, [r4, #372]	; 0x174
    fa6c:	bl	17574 <fputs@plt+0xe23c>
    fa70:	ldr	r0, [r4, #380]	; 0x17c
    fa74:	mov	r1, r5
    fa78:	pop	{r3, r4, r5, lr}
    fa7c:	b	160b8 <fputs@plt+0xcd80>
    fa80:	push	{r3, r4, r5, lr}
    fa84:	mov	r4, r0
    fa88:	ldr	r3, [r0, #380]	; 0x17c
    fa8c:	mov	r5, r1
    fa90:	cmp	r3, #0
    fa94:	popeq	{r3, r4, r5, pc}
    fa98:	mov	r0, r1
    fa9c:	mov	r2, #10
    faa0:	mov	r1, #0
    faa4:	bl	91a0 <strtol@plt>
    faa8:	ldr	r3, [r4, #480]	; 0x1e0
    faac:	mov	r2, #10
    fab0:	mov	r1, #0
    fab4:	cmp	r3, r0
    fab8:	mov	r0, r5
    fabc:	ldrgt	r3, [r4, #472]	; 0x1d8
    fac0:	strgt	r3, [r4, #484]	; 0x1e4
    fac4:	bl	91a0 <strtol@plt>
    fac8:	str	r0, [r4, #480]	; 0x1e0
    facc:	ldr	r0, [r4, #372]	; 0x174
    fad0:	bl	17574 <fputs@plt+0xe23c>
    fad4:	ldr	r0, [r4, #380]	; 0x17c
    fad8:	ldr	r1, [r4, #480]	; 0x1e0
    fadc:	bl	160b8 <fputs@plt+0xcd80>
    fae0:	movw	r1, #19852	; 0x4d8c
    fae4:	ldr	r0, [r4, #372]	; 0x174
    fae8:	movt	r1, #2
    faec:	ldr	r2, [r4, #484]	; 0x1e4
    faf0:	pop	{r3, r4, r5, lr}
    faf4:	b	17994 <fputs@plt+0xe65c>
    faf8:	ldr	r3, [r0, #408]	; 0x198
    fafc:	ldr	r0, [r0, #404]	; 0x194
    fb00:	rsb	r1, r3, r1
    fb04:	add	r3, r3, r0
    fb08:	cmp	r1, #0
    fb0c:	rsblt	r1, r1, #0
    fb10:	rsb	r2, r2, r3
    fb14:	eor	r3, r2, r2, asr #31
    fb18:	sub	r3, r3, r2, asr #31
    fb1c:	rsb	r1, r3, r1
    fb20:	add	r0, r1, #2
    fb24:	cmp	r0, #4
    fb28:	movhi	r0, #0
    fb2c:	movls	r0, #1
    fb30:	bx	lr
    fb34:	push	{r3, r4, r5, r6, r7, lr}
    fb38:	subs	r5, r1, #0
    fb3c:	mov	r4, r0
    fb40:	mov	r6, r2
    fb44:	beq	fb9c <fputs@plt+0x6864>
    fb48:	mov	r0, r5
    fb4c:	bl	c700 <fputs@plt+0x33c8>
    fb50:	subs	r7, r0, #0
    fb54:	beq	fb78 <fputs@plt+0x6840>
    fb58:	ldr	r0, [r4, #496]	; 0x1f0
    fb5c:	cmp	r0, #0
    fb60:	popeq	{r3, r4, r5, r6, r7, pc}
    fb64:	add	r0, r4, #488	; 0x1e8
    fb68:	mov	r1, #1
    fb6c:	bl	e04c <fputs@plt+0x4d14>
    fb70:	mov	r0, #0
    fb74:	pop	{r3, r4, r5, r6, r7, pc}
    fb78:	mov	r0, r5
    fb7c:	bl	c6b4 <fputs@plt+0x337c>
    fb80:	cmp	r0, #0
    fb84:	beq	fb9c <fputs@plt+0x6864>
    fb88:	ldr	r3, [r4, #496]	; 0x1f0
    fb8c:	cmp	r3, #0
    fb90:	bne	fbc8 <fputs@plt+0x6890>
    fb94:	mov	r0, #1
    fb98:	pop	{r3, r4, r5, r6, r7, pc}
    fb9c:	ldr	r3, [r4, #496]	; 0x1f0
    fba0:	cmp	r3, #0
    fba4:	bne	fbb0 <fputs@plt+0x6878>
    fba8:	mov	r0, r6
    fbac:	pop	{r3, r4, r5, r6, r7, pc}
    fbb0:	rsbs	r1, r6, #1
    fbb4:	add	r0, r4, #488	; 0x1e8
    fbb8:	movcc	r1, #0
    fbbc:	bl	e04c <fputs@plt+0x4d14>
    fbc0:	mov	r0, r6
    fbc4:	pop	{r3, r4, r5, r6, r7, pc}
    fbc8:	add	r0, r4, #488	; 0x1e8
    fbcc:	mov	r1, r7
    fbd0:	bl	e04c <fputs@plt+0x4d14>
    fbd4:	mov	r0, #1
    fbd8:	pop	{r3, r4, r5, r6, r7, pc}
    fbdc:	push	{r4, r5, r6, lr}
    fbe0:	mov	r5, r0
    fbe4:	mov	r0, r1
    fbe8:	mov	r4, r1
    fbec:	mov	r6, r2
    fbf0:	bl	c3ac <fputs@plt+0x3074>
    fbf4:	cmp	r0, #0
    fbf8:	mov	r0, r4
    fbfc:	bne	fc58 <fputs@plt+0x6920>
    fc00:	bl	c3e0 <fputs@plt+0x30a8>
    fc04:	cmp	r0, #0
    fc08:	mov	r0, r4
    fc0c:	bne	fc78 <fputs@plt+0x6940>
    fc10:	bl	c414 <fputs@plt+0x30dc>
    fc14:	cmp	r0, #0
    fc18:	mov	r0, r4
    fc1c:	bne	fc64 <fputs@plt+0x692c>
    fc20:	bl	c5b4 <fputs@plt+0x327c>
    fc24:	cmp	r0, #0
    fc28:	bne	fc44 <fputs@plt+0x690c>
    fc2c:	cmp	r6, #0
    fc30:	popeq	{r4, r5, r6, pc}
    fc34:	mov	r0, r4
    fc38:	bl	c288 <fputs@plt+0x2f50>
    fc3c:	cmp	r0, #0
    fc40:	popeq	{r4, r5, r6, pc}
    fc44:	ldr	r3, [r5, #388]	; 0x184
    fc48:	cmp	r3, #0
    fc4c:	subgt	r3, r3, #1
    fc50:	strgt	r3, [r5, #388]	; 0x184
    fc54:	pop	{r4, r5, r6, pc}
    fc58:	bl	c60c <fputs@plt+0x32d4>
    fc5c:	str	r0, [r5, #412]	; 0x19c
    fc60:	pop	{r4, r5, r6, pc}
    fc64:	bl	c60c <fputs@plt+0x32d4>
    fc68:	mov	r3, #2
    fc6c:	str	r3, [r5, #388]	; 0x184
    fc70:	str	r0, [r5, #420]	; 0x1a4
    fc74:	pop	{r4, r5, r6, pc}
    fc78:	bl	c60c <fputs@plt+0x32d4>
    fc7c:	str	r0, [r5, #408]	; 0x198
    fc80:	pop	{r4, r5, r6, pc}
    fc84:	push	{r4, r5, r6, lr}
    fc88:	subs	r4, r1, #0
    fc8c:	mov	r5, r0
    fc90:	mov	r6, r2
    fc94:	beq	fce8 <fputs@plt+0x69b0>
    fc98:	mov	r0, r4
    fc9c:	bl	c5b4 <fputs@plt+0x327c>
    fca0:	cmp	r0, #0
    fca4:	beq	fcd0 <fputs@plt+0x6998>
    fca8:	ldr	r3, [r5, #368]	; 0x170
    fcac:	ldr	r2, [r3]
    fcb0:	cmp	r2, #0
    fcb4:	beq	fce8 <fputs@plt+0x69b0>
    fcb8:	ldr	r2, [r3, #8]
    fcbc:	ldr	r0, [r4, #60]	; 0x3c
    fcc0:	ldr	r2, [r2]
    fcc4:	ldr	r2, [r2, #4]
    fcc8:	str	r2, [r3, #8]
    fccc:	pop	{r4, r5, r6, pc}
    fcd0:	cmp	r6, #0
    fcd4:	beq	fce8 <fputs@plt+0x69b0>
    fcd8:	mov	r0, r4
    fcdc:	bl	c288 <fputs@plt+0x2f50>
    fce0:	cmp	r0, #0
    fce4:	bne	fca8 <fputs@plt+0x6970>
    fce8:	mvn	r0, #0
    fcec:	pop	{r4, r5, r6, pc}
    fcf0:	push	{r4, r5, r6, r7, lr}
    fcf4:	movw	r5, #12328	; 0x3028
    fcf8:	ldr	r6, [r0, #368]	; 0x170
    fcfc:	movt	r5, #3
    fd00:	mov	r7, r0
    fd04:	sub	sp, sp, #20
    fd08:	ldr	r0, [r5]
    fd0c:	ldm	r6, {r3, ip}
    fd10:	ldr	r2, [r6, #8]
    fd14:	cmp	r3, ip
    fd18:	str	r0, [sp, #12]
    fd1c:	ldr	r4, [r2, #8]
    fd20:	str	r3, [r6, #8]
    fd24:	bne	fd38 <fputs@plt+0x6a00>
    fd28:	b	fd44 <fputs@plt+0x6a0c>
    fd2c:	ldr	r3, [r3]
    fd30:	cmp	r3, ip
    fd34:	beq	fd44 <fputs@plt+0x6a0c>
    fd38:	ldr	r2, [r3, #8]
    fd3c:	cmp	r1, r2
    fd40:	bne	fd2c <fputs@plt+0x69f4>
    fd44:	ldr	r3, [r3, #4]
    fd48:	movw	r1, #18396	; 0x47dc
    fd4c:	mov	r0, sp
    fd50:	movt	r1, #2
    fd54:	str	r3, [r6, #8]
    fd58:	bl	229a4 <_ZdlPv@@Base+0xb74>
    fd5c:	ldr	r3, [sp, #4]
    fd60:	cmp	r3, #0
    fd64:	ble	fd74 <fputs@plt+0x6a3c>
    fd68:	mov	r0, r6
    fd6c:	mov	r1, sp
    fd70:	bl	cd04 <fputs@plt+0x39cc>
    fd74:	mov	r0, sp
    fd78:	bl	22a90 <_ZdlPv@@Base+0xc60>
    fd7c:	ldr	ip, [r7, #368]	; 0x170
    fd80:	ldr	r2, [ip, #8]
    fd84:	ldr	r3, [ip]
    fd88:	ldr	r1, [ip, #4]
    fd8c:	ldr	r2, [r2]
    fd90:	cmp	r3, r1
    fd94:	ldr	r0, [r2, #8]
    fd98:	str	r3, [ip, #8]
    fd9c:	beq	fdcc <fputs@plt+0x6a94>
    fda0:	ldr	r2, [r3, #8]
    fda4:	cmp	r4, r2
    fda8:	bne	fdbc <fputs@plt+0x6a84>
    fdac:	b	fdcc <fputs@plt+0x6a94>
    fdb0:	ldr	r2, [r3, #8]
    fdb4:	cmp	r4, r2
    fdb8:	beq	fdc8 <fputs@plt+0x6a90>
    fdbc:	ldr	r3, [r3]
    fdc0:	cmp	r3, r1
    fdc4:	bne	fdb0 <fputs@plt+0x6a78>
    fdc8:	str	r3, [ip, #8]
    fdcc:	ldr	r2, [sp, #12]
    fdd0:	ldr	r3, [r5]
    fdd4:	cmp	r2, r3
    fdd8:	bne	fde4 <fputs@plt+0x6aac>
    fddc:	add	sp, sp, #20
    fde0:	pop	{r4, r5, r6, r7, pc}
    fde4:	bl	923c <__stack_chk_fail@plt>
    fde8:	mov	r0, sp
    fdec:	bl	22a90 <_ZdlPv@@Base+0xc60>
    fdf0:	bl	9110 <__cxa_end_cleanup@plt>
    fdf4:	push	{r4, r5, r6, r7, lr}
    fdf8:	movw	r5, #12328	; 0x3028
    fdfc:	ldr	r6, [r0, #368]	; 0x170
    fe00:	movt	r5, #3
    fe04:	sub	sp, sp, #20
    fe08:	mov	r7, r0
    fe0c:	ldr	r2, [r5]
    fe10:	ldr	r3, [r6, #8]
    fe14:	str	r2, [sp, #12]
    fe18:	ldr	r4, [r3, #8]
    fe1c:	ldr	r2, [r4, #72]	; 0x48
    fe20:	cmp	r2, #0
    fe24:	beq	fe40 <fputs@plt+0x6b08>
    fe28:	ldr	r3, [r3, #4]
    fe2c:	ldr	r2, [r3, #8]
    fe30:	ldr	r2, [r2, #72]	; 0x48
    fe34:	cmp	r2, #0
    fe38:	bne	fe28 <fputs@plt+0x6af0>
    fe3c:	str	r3, [r6, #8]
    fe40:	movw	r1, #18412	; 0x47ec
    fe44:	mov	r0, sp
    fe48:	movt	r1, #2
    fe4c:	bl	229a4 <_ZdlPv@@Base+0xb74>
    fe50:	ldr	r3, [sp, #4]
    fe54:	cmp	r3, #0
    fe58:	ble	fe68 <fputs@plt+0x6b30>
    fe5c:	mov	r0, r6
    fe60:	mov	r1, sp
    fe64:	bl	cd04 <fputs@plt+0x39cc>
    fe68:	mov	r0, sp
    fe6c:	bl	22a90 <_ZdlPv@@Base+0xc60>
    fe70:	ldr	r1, [r7, #368]	; 0x170
    fe74:	ldr	r3, [r1, #8]
    fe78:	ldr	r2, [r3, #8]
    fe7c:	cmp	r4, r2
    fe80:	beq	fe98 <fputs@plt+0x6b60>
    fe84:	ldr	r3, [r3]
    fe88:	ldr	r2, [r3, #8]
    fe8c:	cmp	r4, r2
    fe90:	bne	fe84 <fputs@plt+0x6b4c>
    fe94:	str	r3, [r1, #8]
    fe98:	ldr	r2, [sp, #12]
    fe9c:	ldr	r3, [r5]
    fea0:	cmp	r2, r3
    fea4:	bne	febc <fputs@plt+0x6b84>
    fea8:	add	sp, sp, #20
    feac:	pop	{r4, r5, r6, r7, pc}
    feb0:	mov	r0, sp
    feb4:	bl	22a90 <_ZdlPv@@Base+0xc60>
    feb8:	bl	9110 <__cxa_end_cleanup@plt>
    febc:	bl	923c <__stack_chk_fail@plt>
    fec0:	push	{r4, r5, r6, r7, lr}
    fec4:	movw	r5, #12328	; 0x3028
    fec8:	ldr	r6, [r0, #368]	; 0x170
    fecc:	movt	r5, #3
    fed0:	mov	r7, r0
    fed4:	sub	sp, sp, #20
    fed8:	ldr	r0, [r5]
    fedc:	ldm	r6, {r3, ip}
    fee0:	ldr	r2, [r6, #8]
    fee4:	cmp	r3, ip
    fee8:	str	r0, [sp, #12]
    feec:	ldr	r4, [r2, #8]
    fef0:	str	r3, [r6, #8]
    fef4:	bne	ff08 <fputs@plt+0x6bd0>
    fef8:	b	ff14 <fputs@plt+0x6bdc>
    fefc:	ldr	r3, [r3]
    ff00:	cmp	r3, ip
    ff04:	beq	ff14 <fputs@plt+0x6bdc>
    ff08:	ldr	r2, [r3, #8]
    ff0c:	cmp	r1, r2
    ff10:	bne	fefc <fputs@plt+0x6bc4>
    ff14:	ldr	r3, [r3, #4]
    ff18:	movw	r1, #18452	; 0x4814
    ff1c:	mov	r0, sp
    ff20:	movt	r1, #2
    ff24:	str	r3, [r6, #8]
    ff28:	bl	229a4 <_ZdlPv@@Base+0xb74>
    ff2c:	ldr	r3, [sp, #4]
    ff30:	cmp	r3, #0
    ff34:	ble	ff44 <fputs@plt+0x6c0c>
    ff38:	mov	r0, r6
    ff3c:	mov	r1, sp
    ff40:	bl	cd04 <fputs@plt+0x39cc>
    ff44:	mov	r0, sp
    ff48:	bl	22a90 <_ZdlPv@@Base+0xc60>
    ff4c:	ldr	r0, [r7, #368]	; 0x170
    ff50:	ldr	r3, [r0]
    ff54:	ldr	r1, [r0, #4]
    ff58:	cmp	r3, r1
    ff5c:	str	r3, [r0, #8]
    ff60:	beq	ff90 <fputs@plt+0x6c58>
    ff64:	ldr	r2, [r3, #8]
    ff68:	cmp	r4, r2
    ff6c:	bne	ff80 <fputs@plt+0x6c48>
    ff70:	b	ff90 <fputs@plt+0x6c58>
    ff74:	ldr	r2, [r3, #8]
    ff78:	cmp	r4, r2
    ff7c:	beq	ff8c <fputs@plt+0x6c54>
    ff80:	ldr	r3, [r3]
    ff84:	cmp	r3, r1
    ff88:	bne	ff74 <fputs@plt+0x6c3c>
    ff8c:	str	r3, [r0, #8]
    ff90:	ldr	r2, [sp, #12]
    ff94:	ldr	r3, [r5]
    ff98:	cmp	r2, r3
    ff9c:	bne	ffb4 <fputs@plt+0x6c7c>
    ffa0:	add	sp, sp, #20
    ffa4:	pop	{r4, r5, r6, r7, pc}
    ffa8:	mov	r0, sp
    ffac:	bl	22a90 <_ZdlPv@@Base+0xc60>
    ffb0:	bl	9110 <__cxa_end_cleanup@plt>
    ffb4:	bl	923c <__stack_chk_fail@plt>
    ffb8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    ffbc:	mov	r9, r0
    ffc0:	ldr	r6, [r0, #368]	; 0x170
    ffc4:	ldmib	r6, {r3, r4}
    ffc8:	cmp	r4, r3
    ffcc:	ldr	r8, [r4, #8]
    ffd0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
    ffd4:	mov	r5, r8
    ffd8:	mov	r0, r5
    ffdc:	bl	c544 <fputs@plt+0x320c>
    ffe0:	cmp	r0, #0
    ffe4:	bne	10038 <fputs@plt+0x6d00>
    ffe8:	ldr	r3, [r4]
    ffec:	mov	r4, r3
    fff0:	str	r3, [r6, #8]
    fff4:	ldr	r7, [r4, #8]
    fff8:	ldr	r3, [r6]
    fffc:	mov	r0, r5
   10000:	mov	r5, r7
   10004:	cmp	r3, r4
   10008:	beq	10018 <fputs@plt+0x6ce0>
   1000c:	bl	c288 <fputs@plt+0x2f50>
   10010:	cmp	r0, #0
   10014:	beq	ffd8 <fputs@plt+0x6ca0>
   10018:	cmp	r8, r7
   1001c:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   10020:	ldr	r4, [r4, #4]
   10024:	ldr	r3, [r4, #8]
   10028:	cmp	r8, r3
   1002c:	bne	10020 <fputs@plt+0x6ce8>
   10030:	str	r4, [r6, #8]
   10034:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   10038:	mov	r0, r6
   1003c:	bl	cb18 <fputs@plt+0x37e0>
   10040:	ldr	r6, [r9, #368]	; 0x170
   10044:	cmp	r8, r5
   10048:	ldr	r4, [r6, #8]
   1004c:	bne	fff4 <fputs@plt+0x6cbc>
   10050:	ldr	r8, [r4, #8]
   10054:	mov	r7, r8
   10058:	b	fff8 <fputs@plt+0x6cc0>
   1005c:	cmp	r1, #0
   10060:	beq	10078 <fputs@plt+0x6d40>
   10064:	cmp	r1, #2
   10068:	ldreq	r0, [sp]
   1006c:	ldreq	r3, [r0, #60]	; 0x3c
   10070:	streq	r3, [r2]
   10074:	bx	lr
   10078:	ldr	r0, [sp]
   1007c:	ldr	r1, [r0, #60]	; 0x3c
   10080:	str	r1, [r2]
   10084:	ldr	r2, [r0, #68]	; 0x44
   10088:	str	r2, [r3]
   1008c:	bx	lr
   10090:	ldr	r3, [r0, #368]	; 0x170
   10094:	ldr	r2, [r3, #8]
   10098:	ldr	r2, [r2, #4]
   1009c:	str	r2, [r3, #8]
   100a0:	b	fdf4 <fputs@plt+0x6abc>
   100a4:	push	{r3, r4, r5, lr}
   100a8:	mov	r4, r0
   100ac:	ldr	r0, [r0, #372]	; 0x174
   100b0:	mov	r5, r1
   100b4:	bl	171ac <fputs@plt+0xde74>
   100b8:	cmp	r0, #0
   100bc:	beq	100f8 <fputs@plt+0x6dc0>
   100c0:	ldr	r3, [r4, #236]	; 0xec
   100c4:	ldr	r2, [r5, #60]	; 0x3c
   100c8:	cmp	r3, r2
   100cc:	popge	{r3, r4, r5, pc}
   100d0:	ldr	r2, [r4, #88]	; 0x58
   100d4:	ldr	r0, [r4, #372]	; 0x174
   100d8:	add	r3, r3, r2
   100dc:	str	r3, [r4, #236]	; 0xec
   100e0:	bl	17dcc <fputs@plt+0xea94>
   100e4:	ldr	r3, [r4, #236]	; 0xec
   100e8:	ldr	r2, [r5, #60]	; 0x3c
   100ec:	cmp	r3, r2
   100f0:	blt	100d0 <fputs@plt+0x6d98>
   100f4:	pop	{r3, r4, r5, pc}
   100f8:	ldr	r2, [r4, #240]	; 0xf0
   100fc:	ldr	r3, [r5, #56]	; 0x38
   10100:	cmp	r2, r3
   10104:	beq	10114 <fputs@plt+0x6ddc>
   10108:	ldr	r0, [r4, #372]	; 0x174
   1010c:	pop	{r3, r4, r5, lr}
   10110:	b	17dcc <fputs@plt+0xea94>
   10114:	ldr	r3, [r5, #60]	; 0x3c
   10118:	ldr	r2, [r4, #236]	; 0xec
   1011c:	cmp	r2, r3
   10120:	popge	{r3, r4, r5, pc}
   10124:	ldr	r0, [r4, #372]	; 0x174
   10128:	pop	{r3, r4, r5, lr}
   1012c:	b	17dcc <fputs@plt+0xea94>
   10130:	ldr	r2, [r0, #368]	; 0x170
   10134:	push	{r4, r5, r6, r7, r8, lr}
   10138:	mov	r6, r1
   1013c:	ldr	r3, [r2, #8]
   10140:	mov	r8, r0
   10144:	ldr	r1, [r2]
   10148:	cmp	r3, r1
   1014c:	ldr	r5, [r3, #8]
   10150:	beq	10204 <fputs@plt+0x6ecc>
   10154:	ldr	r3, [r3, #4]
   10158:	ldr	r4, [r3, #8]
   1015c:	str	r3, [r2, #8]
   10160:	mov	r0, r4
   10164:	ldr	r7, [r4, #72]	; 0x48
   10168:	bl	c700 <fputs@plt+0x33c8>
   1016c:	cmp	r0, #0
   10170:	movne	r6, #0
   10174:	beq	101f0 <fputs@plt+0x6eb8>
   10178:	mov	r0, r4
   1017c:	bl	c47c <fputs@plt+0x3144>
   10180:	cmp	r0, #0
   10184:	mov	r0, r4
   10188:	bne	101c0 <fputs@plt+0x6e88>
   1018c:	bl	c5b4 <fputs@plt+0x327c>
   10190:	cmp	r0, #0
   10194:	bne	101c0 <fputs@plt+0x6e88>
   10198:	cmp	r6, #0
   1019c:	mov	r0, r4
   101a0:	beq	101b0 <fputs@plt+0x6e78>
   101a4:	bl	c288 <fputs@plt+0x2f50>
   101a8:	cmp	r0, #0
   101ac:	bne	101c0 <fputs@plt+0x6e88>
   101b0:	cmp	r7, #0
   101b4:	ldrne	r2, [r8, #368]	; 0x170
   101b8:	ldrne	r3, [r2, #8]
   101bc:	bne	10154 <fputs@plt+0x6e1c>
   101c0:	ldr	r1, [r8, #368]	; 0x170
   101c4:	ldr	r3, [r1, #8]
   101c8:	ldr	r2, [r3, #8]
   101cc:	cmp	r5, r2
   101d0:	beq	101e8 <fputs@plt+0x6eb0>
   101d4:	ldr	r3, [r3]
   101d8:	ldr	r2, [r3, #8]
   101dc:	cmp	r5, r2
   101e0:	bne	101d4 <fputs@plt+0x6e9c>
   101e4:	str	r3, [r1, #8]
   101e8:	mov	r0, r7
   101ec:	pop	{r4, r5, r6, r7, r8, pc}
   101f0:	mov	r0, r4
   101f4:	bl	c6b4 <fputs@plt+0x337c>
   101f8:	cmp	r0, #0
   101fc:	movne	r6, #1
   10200:	b	10178 <fputs@plt+0x6e40>
   10204:	mov	r7, #1
   10208:	mov	r0, r7
   1020c:	pop	{r4, r5, r6, r7, r8, pc}
   10210:	subs	r0, r1, #0
   10214:	push	{r3, lr}
   10218:	popeq	{r3, pc}
   1021c:	bl	1dde0 <fputs@plt+0x14aa8>
   10220:	cmp	r0, #0
   10224:	popeq	{r3, pc}
   10228:	ldrb	r0, [r0]
   1022c:	subs	r3, r0, #67	; 0x43
   10230:	rsbs	r0, r3, #0
   10234:	adcs	r0, r0, r3
   10238:	pop	{r3, pc}
   1023c:	ldr	r3, [r0, #368]	; 0x170
   10240:	push	{r4, r5, r6, lr}
   10244:	mov	r5, r0
   10248:	ldmib	r3, {r1, r2}
   1024c:	cmp	r2, r1
   10250:	ldr	r6, [r2, #8]
   10254:	beq	10314 <fputs@plt+0x6fdc>
   10258:	ldr	r2, [r2]
   1025c:	str	r2, [r3, #8]
   10260:	ldr	r2, [r3, #8]
   10264:	ldr	r4, [r2, #8]
   10268:	ldr	r1, [r4, #72]	; 0x48
   1026c:	cmp	r1, #0
   10270:	beq	102dc <fputs@plt+0x6fa4>
   10274:	ldr	r2, [r2]
   10278:	mov	r0, r4
   1027c:	ldr	r1, [r3]
   10280:	cmp	r2, r1
   10284:	str	r2, [r3, #8]
   10288:	beq	102b0 <fputs@plt+0x6f78>
   1028c:	bl	c700 <fputs@plt+0x33c8>
   10290:	cmp	r0, #0
   10294:	mov	r0, r4
   10298:	bne	102ac <fputs@plt+0x6f74>
   1029c:	bl	c288 <fputs@plt+0x2f50>
   102a0:	cmp	r0, #0
   102a4:	ldreq	r3, [r5, #368]	; 0x170
   102a8:	beq	10260 <fputs@plt+0x6f28>
   102ac:	ldr	r3, [r5, #368]	; 0x170
   102b0:	ldr	r2, [r3, #8]
   102b4:	mov	r0, #1
   102b8:	ldr	r1, [r2, #8]
   102bc:	cmp	r6, r1
   102c0:	beq	10310 <fputs@plt+0x6fd8>
   102c4:	ldr	r2, [r2, #4]
   102c8:	ldr	r1, [r2, #8]
   102cc:	cmp	r6, r1
   102d0:	bne	102c4 <fputs@plt+0x6f8c>
   102d4:	str	r2, [r3, #8]
   102d8:	pop	{r4, r5, r6, pc}
   102dc:	mov	r0, r5
   102e0:	ldr	r1, [r4]
   102e4:	bl	10210 <fputs@plt+0x6ed8>
   102e8:	ldr	r3, [r5, #368]	; 0x170
   102ec:	ldr	r2, [r3, #8]
   102f0:	cmp	r0, #0
   102f4:	bne	10274 <fputs@plt+0x6f3c>
   102f8:	ldr	r2, [r2]
   102fc:	str	r2, [r3, #8]
   10300:	ldr	r2, [r3, #8]
   10304:	ldr	r1, [r2, #8]
   10308:	cmp	r6, r1
   1030c:	bne	102c4 <fputs@plt+0x6f8c>
   10310:	pop	{r4, r5, r6, pc}
   10314:	mov	r0, #1
   10318:	pop	{r4, r5, r6, pc}
   1031c:	push	{r3, r4, r5, lr}
   10320:	mov	r4, r1
   10324:	mov	r5, r0
   10328:	movw	r1, #18964	; 0x4a14
   1032c:	mov	r0, r4
   10330:	movt	r1, #2
   10334:	bl	9314 <strcmp@plt>
   10338:	cmp	r0, #0
   1033c:	beq	10400 <fputs@plt+0x70c8>
   10340:	movw	r1, #18972	; 0x4a1c
   10344:	mov	r0, r4
   10348:	movt	r1, #2
   1034c:	bl	9314 <strcmp@plt>
   10350:	cmp	r0, #0
   10354:	beq	103f4 <fputs@plt+0x70bc>
   10358:	movw	r1, #18968	; 0x4a18
   1035c:	mov	r0, r4
   10360:	movt	r1, #2
   10364:	bl	9314 <strcmp@plt>
   10368:	cmp	r0, #0
   1036c:	beq	103ec <fputs@plt+0x70b4>
   10370:	movw	r1, #19180	; 0x4aec
   10374:	mov	r0, r4
   10378:	movt	r1, #2
   1037c:	bl	9314 <strcmp@plt>
   10380:	cmp	r0, #0
   10384:	beq	103e0 <fputs@plt+0x70a8>
   10388:	movw	r1, #19184	; 0x4af0
   1038c:	mov	r0, r4
   10390:	movt	r1, #2
   10394:	bl	9314 <strcmp@plt>
   10398:	cmp	r0, #0
   1039c:	beq	103d8 <fputs@plt+0x70a0>
   103a0:	movw	r1, #19188	; 0x4af4
   103a4:	mov	r0, r4
   103a8:	movt	r1, #2
   103ac:	bl	9314 <strcmp@plt>
   103b0:	cmp	r0, #0
   103b4:	beq	1040c <fputs@plt+0x70d4>
   103b8:	mov	r0, r4
   103bc:	movw	r1, #19192	; 0x4af8
   103c0:	movt	r1, #2
   103c4:	bl	9314 <strcmp@plt>
   103c8:	cmp	r0, #0
   103cc:	popne	{r3, r4, r5, pc}
   103d0:	ldr	r0, [r5, #372]	; 0x174
   103d4:	bl	174f0 <fputs@plt+0xe1b8>
   103d8:	ldr	r0, [r5, #372]	; 0x174
   103dc:	bl	174f8 <fputs@plt+0xe1c0>
   103e0:	ldr	r0, [r5, #372]	; 0x174
   103e4:	pop	{r3, r4, r5, lr}
   103e8:	b	17510 <fputs@plt+0xe1d8>
   103ec:	ldr	r0, [r5, #372]	; 0x174
   103f0:	bl	174f0 <fputs@plt+0xe1b8>
   103f4:	ldr	r0, [r5, #372]	; 0x174
   103f8:	pop	{r3, r4, r5, lr}
   103fc:	b	174f8 <fputs@plt+0xe1c0>
   10400:	ldr	r0, [r5, #372]	; 0x174
   10404:	pop	{r3, r4, r5, lr}
   10408:	b	174f0 <fputs@plt+0xe1b8>
   1040c:	ldr	r0, [r5, #372]	; 0x174
   10410:	bl	174f0 <fputs@plt+0xe1b8>
   10414:	ldr	r0, [r5, #372]	; 0x174
   10418:	pop	{r3, r4, r5, lr}
   1041c:	b	17510 <fputs@plt+0xe1d8>
   10420:	push	{r3, r4, r5, lr}
   10424:	mov	r4, r1
   10428:	mov	r5, r0
   1042c:	movw	r1, #19196	; 0x4afc
   10430:	mov	r0, r4
   10434:	movt	r1, #2
   10438:	bl	9314 <strcmp@plt>
   1043c:	cmp	r0, #0
   10440:	beq	104f0 <fputs@plt+0x71b8>
   10444:	movw	r1, #18964	; 0x4a14
   10448:	mov	r0, r4
   1044c:	movt	r1, #2
   10450:	bl	9314 <strcmp@plt>
   10454:	cmp	r0, #0
   10458:	beq	10570 <fputs@plt+0x7238>
   1045c:	movw	r1, #18972	; 0x4a1c
   10460:	mov	r0, r4
   10464:	movt	r1, #2
   10468:	bl	9314 <strcmp@plt>
   1046c:	cmp	r0, #0
   10470:	beq	104e4 <fputs@plt+0x71ac>
   10474:	movw	r1, #18968	; 0x4a18
   10478:	mov	r0, r4
   1047c:	movt	r1, #2
   10480:	bl	9314 <strcmp@plt>
   10484:	cmp	r0, #0
   10488:	beq	104dc <fputs@plt+0x71a4>
   1048c:	movw	r1, #19180	; 0x4aec
   10490:	mov	r0, r4
   10494:	movt	r1, #2
   10498:	bl	9314 <strcmp@plt>
   1049c:	cmp	r0, #0
   104a0:	beq	1050c <fputs@plt+0x71d4>
   104a4:	movw	r1, #19184	; 0x4af0
   104a8:	mov	r0, r4
   104ac:	movt	r1, #2
   104b0:	bl	9314 <strcmp@plt>
   104b4:	cmp	r0, #0
   104b8:	bne	10524 <fputs@plt+0x71ec>
   104bc:	ldr	r3, [r5, #396]	; 0x18c
   104c0:	cmp	r3, #0
   104c4:	beq	105d4 <fputs@plt+0x729c>
   104c8:	ldr	r0, [r5, #372]	; 0x174
   104cc:	bl	1713c <fputs@plt+0xde04>
   104d0:	ldr	r0, [r5, #372]	; 0x174
   104d4:	pop	{r3, r4, r5, lr}
   104d8:	b	170ac <fputs@plt+0xdd74>
   104dc:	ldr	r0, [r5, #372]	; 0x174
   104e0:	bl	170f4 <fputs@plt+0xddbc>
   104e4:	ldr	r0, [r5, #372]	; 0x174
   104e8:	pop	{r3, r4, r5, lr}
   104ec:	b	170ac <fputs@plt+0xdd74>
   104f0:	ldr	r0, [r5, #372]	; 0x174
   104f4:	bl	174f0 <fputs@plt+0xe1b8>
   104f8:	ldr	r0, [r5, #372]	; 0x174
   104fc:	bl	174f8 <fputs@plt+0xe1c0>
   10500:	ldr	r0, [r5, #372]	; 0x174
   10504:	pop	{r3, r4, r5, lr}
   10508:	b	17510 <fputs@plt+0xe1d8>
   1050c:	ldr	r3, [r5, #396]	; 0x18c
   10510:	cmp	r3, #0
   10514:	beq	1057c <fputs@plt+0x7244>
   10518:	ldr	r0, [r5, #372]	; 0x174
   1051c:	pop	{r3, r4, r5, lr}
   10520:	b	1713c <fputs@plt+0xde04>
   10524:	movw	r1, #19188	; 0x4af4
   10528:	mov	r0, r4
   1052c:	movt	r1, #2
   10530:	bl	9314 <strcmp@plt>
   10534:	cmp	r0, #0
   10538:	beq	105b4 <fputs@plt+0x727c>
   1053c:	mov	r0, r4
   10540:	movw	r1, #19192	; 0x4af8
   10544:	movt	r1, #2
   10548:	bl	9314 <strcmp@plt>
   1054c:	cmp	r0, #0
   10550:	popne	{r3, r4, r5, pc}
   10554:	ldr	r3, [r5, #396]	; 0x18c
   10558:	cmp	r3, #0
   1055c:	beq	10644 <fputs@plt+0x730c>
   10560:	ldr	r0, [r5, #372]	; 0x174
   10564:	bl	1713c <fputs@plt+0xde04>
   10568:	ldr	r0, [r5, #372]	; 0x174
   1056c:	bl	170ac <fputs@plt+0xdd74>
   10570:	ldr	r0, [r5, #372]	; 0x174
   10574:	pop	{r3, r4, r5, lr}
   10578:	b	170f4 <fputs@plt+0xddbc>
   1057c:	mov	r0, r5
   10580:	bl	1023c <fputs@plt+0x6f04>
   10584:	cmp	r0, #0
   10588:	beq	10518 <fputs@plt+0x71e0>
   1058c:	ldr	r1, [r5, #396]	; 0x18c
   10590:	mov	r0, r5
   10594:	rsbs	r1, r1, #1
   10598:	movcc	r1, #0
   1059c:	bl	10130 <fputs@plt+0x6df8>
   105a0:	cmp	r0, #0
   105a4:	beq	10518 <fputs@plt+0x71e0>
   105a8:	ldr	r0, [r5, #372]	; 0x174
   105ac:	bl	173a8 <fputs@plt+0xe070>
   105b0:	b	10518 <fputs@plt+0x71e0>
   105b4:	ldr	r3, [r5, #396]	; 0x18c
   105b8:	cmp	r3, #0
   105bc:	beq	1060c <fputs@plt+0x72d4>
   105c0:	ldr	r0, [r5, #372]	; 0x174
   105c4:	bl	1713c <fputs@plt+0xde04>
   105c8:	ldr	r0, [r5, #372]	; 0x174
   105cc:	pop	{r3, r4, r5, lr}
   105d0:	b	170f4 <fputs@plt+0xddbc>
   105d4:	mov	r0, r5
   105d8:	bl	1023c <fputs@plt+0x6f04>
   105dc:	cmp	r0, #0
   105e0:	beq	104c8 <fputs@plt+0x7190>
   105e4:	ldr	r1, [r5, #396]	; 0x18c
   105e8:	mov	r0, r5
   105ec:	rsbs	r1, r1, #1
   105f0:	movcc	r1, #0
   105f4:	bl	10130 <fputs@plt+0x6df8>
   105f8:	cmp	r0, #0
   105fc:	beq	104c8 <fputs@plt+0x7190>
   10600:	ldr	r0, [r5, #372]	; 0x174
   10604:	bl	173a8 <fputs@plt+0xe070>
   10608:	b	104c8 <fputs@plt+0x7190>
   1060c:	mov	r0, r5
   10610:	bl	1023c <fputs@plt+0x6f04>
   10614:	cmp	r0, #0
   10618:	beq	105c0 <fputs@plt+0x7288>
   1061c:	ldr	r1, [r5, #396]	; 0x18c
   10620:	mov	r0, r5
   10624:	rsbs	r1, r1, #1
   10628:	movcc	r1, #0
   1062c:	bl	10130 <fputs@plt+0x6df8>
   10630:	cmp	r0, #0
   10634:	beq	105c0 <fputs@plt+0x7288>
   10638:	ldr	r0, [r5, #372]	; 0x174
   1063c:	bl	173a8 <fputs@plt+0xe070>
   10640:	b	105c0 <fputs@plt+0x7288>
   10644:	mov	r0, r5
   10648:	bl	1023c <fputs@plt+0x6f04>
   1064c:	cmp	r0, #0
   10650:	beq	10560 <fputs@plt+0x7228>
   10654:	ldr	r1, [r5, #396]	; 0x18c
   10658:	mov	r0, r5
   1065c:	rsbs	r1, r1, #1
   10660:	movcc	r1, #0
   10664:	bl	10130 <fputs@plt+0x6df8>
   10668:	cmp	r0, #0
   1066c:	beq	10560 <fputs@plt+0x7228>
   10670:	ldr	r0, [r5, #372]	; 0x174
   10674:	bl	173a8 <fputs@plt+0xe070>
   10678:	b	10560 <fputs@plt+0x7228>
   1067c:	cmp	r1, r2
   10680:	push	{r4, r5, r6, lr}
   10684:	mov	r4, r1
   10688:	mov	r5, r2
   1068c:	mov	r6, r0
   10690:	blt	106b0 <fputs@plt+0x7378>
   10694:	pople	{r4, r5, r6, pc}
   10698:	sub	r4, r4, #2
   1069c:	ldr	r0, [r6, #372]	; 0x174
   106a0:	bl	17f98 <fputs@plt+0xec60>
   106a4:	cmp	r5, r4
   106a8:	blt	10698 <fputs@plt+0x7360>
   106ac:	pop	{r4, r5, r6, pc}
   106b0:	add	r4, r4, #2
   106b4:	ldr	r0, [r6, #372]	; 0x174
   106b8:	bl	17fdc <fputs@plt+0xeca4>
   106bc:	cmp	r5, r4
   106c0:	bgt	106b0 <fputs@plt+0x7378>
   106c4:	pop	{r4, r5, r6, pc}
   106c8:	ldr	r2, [r0, #192]	; 0xc0
   106cc:	movw	r3, #23684	; 0x5c84
   106d0:	movt	r3, #3
   106d4:	cmp	r2, #0
   106d8:	push	{r4, r5}
   106dc:	ldr	ip, [r3]
   106e0:	beq	1072c <fputs@plt+0x73f4>
   106e4:	ldr	r3, [r0, #240]	; 0xf0
   106e8:	ldr	r0, [r1, #56]	; 0x38
   106ec:	cmp	r3, r0
   106f0:	bge	10738 <fputs@plt+0x7400>
   106f4:	mul	ip, ip, r2
   106f8:	movw	r0, #36409	; 0x8e39
   106fc:	movt	r0, #14563	; 0x38e3
   10700:	ldr	r4, [r1, #64]	; 0x40
   10704:	smull	r5, r0, r0, ip
   10708:	asr	ip, ip, #31
   1070c:	rsb	ip, ip, r0, asr #4
   10710:	rsb	r3, ip, r3
   10714:	cmp	r3, r4
   10718:	ble	10738 <fputs@plt+0x7400>
   1071c:	ldr	r3, [r1, #4]
   10720:	cmp	r2, r3
   10724:	movle	r2, #0
   10728:	movgt	r2, #1
   1072c:	mov	r0, r2
   10730:	pop	{r4, r5}
   10734:	bx	lr
   10738:	mov	r2, #0
   1073c:	mov	r0, r2
   10740:	pop	{r4, r5}
   10744:	bx	lr
   10748:	ldr	r2, [r0, #192]	; 0xc0
   1074c:	movw	r3, #23684	; 0x5c84
   10750:	movt	r3, #3
   10754:	cmp	r2, #0
   10758:	push	{r4, r5}
   1075c:	ldr	ip, [r3]
   10760:	beq	107ac <fputs@plt+0x7474>
   10764:	ldr	r3, [r0, #240]	; 0xf0
   10768:	ldr	r0, [r1, #56]	; 0x38
   1076c:	cmp	r3, r0
   10770:	ble	107b8 <fputs@plt+0x7480>
   10774:	mul	ip, ip, r2
   10778:	movw	r0, #36409	; 0x8e39
   1077c:	movt	r0, #14563	; 0x38e3
   10780:	ldr	r4, [r1, #64]	; 0x40
   10784:	smull	r5, r0, r0, ip
   10788:	asr	ip, ip, #31
   1078c:	rsb	ip, ip, r0, asr #4
   10790:	rsb	r3, ip, r3
   10794:	cmp	r3, r4
   10798:	bge	107b8 <fputs@plt+0x7480>
   1079c:	ldr	r3, [r1, #4]
   107a0:	cmp	r2, r3
   107a4:	movle	r2, #0
   107a8:	movgt	r2, #1
   107ac:	mov	r0, r2
   107b0:	pop	{r4, r5}
   107b4:	bx	lr
   107b8:	mov	r2, #0
   107bc:	mov	r0, r2
   107c0:	pop	{r4, r5}
   107c4:	bx	lr
   107c8:	ldr	r2, [r0, #192]	; 0xc0
   107cc:	movw	r3, #23684	; 0x5c84
   107d0:	movt	r3, #3
   107d4:	cmp	r2, #0
   107d8:	push	{r4, r5}
   107dc:	ldr	ip, [r3]
   107e0:	beq	1082c <fputs@plt+0x74f4>
   107e4:	ldr	r3, [r0, #240]	; 0xf0
   107e8:	ldr	r0, [r1, #56]	; 0x38
   107ec:	cmp	r0, r3
   107f0:	bge	10838 <fputs@plt+0x7500>
   107f4:	mul	ip, ip, r2
   107f8:	movw	r0, #36409	; 0x8e39
   107fc:	movt	r0, #14563	; 0x38e3
   10800:	ldr	r4, [r1, #64]	; 0x40
   10804:	smull	r5, r0, r0, ip
   10808:	asr	ip, ip, #31
   1080c:	rsb	ip, ip, r0, asr #4
   10810:	rsb	r3, ip, r3
   10814:	cmp	r3, r4
   10818:	ble	10838 <fputs@plt+0x7500>
   1081c:	ldr	r3, [r1, #4]
   10820:	cmp	r2, r3
   10824:	movge	r2, #0
   10828:	movlt	r2, #1
   1082c:	mov	r0, r2
   10830:	pop	{r4, r5}
   10834:	bx	lr
   10838:	mov	r2, #0
   1083c:	mov	r0, r2
   10840:	pop	{r4, r5}
   10844:	bx	lr
   10848:	ldr	r2, [r0, #192]	; 0xc0
   1084c:	movw	r3, #23684	; 0x5c84
   10850:	movt	r3, #3
   10854:	cmp	r2, #0
   10858:	push	{r4, r5}
   1085c:	ldr	ip, [r3]
   10860:	beq	108ac <fputs@plt+0x7574>
   10864:	ldr	r3, [r0, #240]	; 0xf0
   10868:	ldr	r0, [r1, #56]	; 0x38
   1086c:	cmp	r0, r3
   10870:	ble	108b8 <fputs@plt+0x7580>
   10874:	mul	ip, ip, r2
   10878:	movw	r0, #36409	; 0x8e39
   1087c:	movt	r0, #14563	; 0x38e3
   10880:	ldr	r4, [r1, #64]	; 0x40
   10884:	smull	r5, r0, r0, ip
   10888:	asr	ip, ip, #31
   1088c:	rsb	ip, ip, r0, asr #4
   10890:	rsb	r3, ip, r3
   10894:	cmp	r3, r4
   10898:	bge	108b8 <fputs@plt+0x7580>
   1089c:	ldr	r3, [r1, #4]
   108a0:	cmp	r2, r3
   108a4:	movge	r2, #0
   108a8:	movlt	r2, #1
   108ac:	mov	r0, r2
   108b0:	pop	{r4, r5}
   108b4:	bx	lr
   108b8:	mov	r2, #0
   108bc:	mov	r0, r2
   108c0:	pop	{r4, r5}
   108c4:	bx	lr
   108c8:	ldr	r3, [r0, #360]	; 0x168
   108cc:	push	{r4, r5}
   108d0:	cmp	r3, #0
   108d4:	bne	1094c <fputs@plt+0x7614>
   108d8:	ldr	r2, [r0, #192]	; 0xc0
   108dc:	movw	r3, #23684	; 0x5c84
   108e0:	movt	r3, #3
   108e4:	cmp	r2, #0
   108e8:	ldr	r3, [r3]
   108ec:	beq	1094c <fputs@plt+0x7614>
   108f0:	mul	r3, r2, r3
   108f4:	ldr	r5, [r1, #56]	; 0x38
   108f8:	movw	ip, #36409	; 0x8e39
   108fc:	ldr	r4, [r0, #240]	; 0xf0
   10900:	movt	ip, #14563	; 0x38e3
   10904:	cmp	r4, r5
   10908:	smull	r5, ip, ip, r3
   1090c:	asr	r3, r3, #31
   10910:	rsb	r3, r3, ip, asr #4
   10914:	blt	10954 <fputs@plt+0x761c>
   10918:	ble	1094c <fputs@plt+0x7614>
   1091c:	ldr	r5, [r1, #64]	; 0x40
   10920:	rsb	r3, r3, r4
   10924:	cmp	r3, r5
   10928:	bge	10944 <fputs@plt+0x760c>
   1092c:	ldr	ip, [r1, #4]
   10930:	cmp	r2, ip
   10934:	ble	10944 <fputs@plt+0x760c>
   10938:	ldr	r0, [r0, #372]	; 0x174
   1093c:	pop	{r4, r5}
   10940:	b	18020 <fputs@plt+0xece8>
   10944:	cmp	r3, r5
   10948:	bgt	1099c <fputs@plt+0x7664>
   1094c:	pop	{r4, r5}
   10950:	bx	lr
   10954:	ldr	r5, [r1, #64]	; 0x40
   10958:	rsb	r3, r3, r4
   1095c:	cmp	r3, r5
   10960:	ble	1097c <fputs@plt+0x7644>
   10964:	ldr	ip, [r1, #4]
   10968:	cmp	r2, ip
   1096c:	ble	1097c <fputs@plt+0x7644>
   10970:	ldr	r0, [r0, #372]	; 0x174
   10974:	pop	{r4, r5}
   10978:	b	18034 <fputs@plt+0xecfc>
   1097c:	cmp	r3, r5
   10980:	bge	1094c <fputs@plt+0x7614>
   10984:	ldr	r3, [r1, #4]
   10988:	cmp	r2, r3
   1098c:	bge	1094c <fputs@plt+0x7614>
   10990:	ldr	r0, [r0, #372]	; 0x174
   10994:	pop	{r4, r5}
   10998:	b	17500 <fputs@plt+0xe1c8>
   1099c:	ldr	r3, [r1, #4]
   109a0:	cmp	r2, r3
   109a4:	bge	1094c <fputs@plt+0x7614>
   109a8:	ldr	r0, [r0, #372]	; 0x174
   109ac:	pop	{r4, r5}
   109b0:	b	17508 <fputs@plt+0xe1d0>
   109b4:	ldr	r3, [r0, #192]	; 0xc0
   109b8:	push	{r4, r5, r6, lr}
   109bc:	cmn	r3, #1
   109c0:	mov	r4, r0
   109c4:	mov	r5, r1
   109c8:	ldreq	r3, [r0, #424]	; 0x1a8
   109cc:	streq	r3, [r0, #192]	; 0xc0
   109d0:	ldr	r3, [r1]
   109d4:	ldr	r0, [r0, #188]	; 0xbc
   109d8:	cmp	r3, r0
   109dc:	beq	10a1c <fputs@plt+0x76e4>
   109e0:	cmp	r0, #0
   109e4:	beq	109fc <fputs@plt+0x76c4>
   109e8:	bl	1dde0 <fputs@plt+0x14aa8>
   109ec:	mov	r1, r0
   109f0:	mov	r0, r4
   109f4:	bl	1031c <fputs@plt+0x6fe4>
   109f8:	ldr	r3, [r5]
   109fc:	cmp	r3, #0
   10a00:	str	r3, [r4, #188]	; 0xbc
   10a04:	beq	10a1c <fputs@plt+0x76e4>
   10a08:	mov	r0, r3
   10a0c:	bl	1dde0 <fputs@plt+0x14aa8>
   10a10:	mov	r1, r0
   10a14:	mov	r0, r4
   10a18:	bl	10420 <fputs@plt+0x70e8>
   10a1c:	ldr	r2, [r4, #192]	; 0xc0
   10a20:	ldr	r3, [r5, #4]
   10a24:	cmp	r2, r3
   10a28:	beq	10a64 <fputs@plt+0x772c>
   10a2c:	mov	r1, r5
   10a30:	mov	r0, r4
   10a34:	bl	108c8 <fputs@plt+0x7590>
   10a38:	ldr	r1, [r4, #192]	; 0xc0
   10a3c:	cmp	r1, #0
   10a40:	ble	10a58 <fputs@plt+0x7720>
   10a44:	ldr	r2, [r5, #4]
   10a48:	cmp	r2, #0
   10a4c:	ble	10a64 <fputs@plt+0x772c>
   10a50:	mov	r0, r4
   10a54:	bl	1067c <fputs@plt+0x7344>
   10a58:	ldr	r3, [r5, #4]
   10a5c:	cmp	r3, #0
   10a60:	strgt	r3, [r4, #192]	; 0xc0
   10a64:	add	r5, r5, #20
   10a68:	add	r6, r4, #208	; 0xd0
   10a6c:	mov	r1, r5
   10a70:	mov	r0, r6
   10a74:	bl	1b690 <fputs@plt+0x12358>
   10a78:	cmp	r0, #0
   10a7c:	popeq	{r4, r5, r6, pc}
   10a80:	ldr	r0, [r4, #372]	; 0x174
   10a84:	bl	173a0 <fputs@plt+0xe068>
   10a88:	ldm	r5!, {r0, r1, r2, r3}
   10a8c:	mov	ip, r6
   10a90:	stmia	ip!, {r0, r1, r2, r3}
   10a94:	ldm	r5, {r0, r1, r2}
   10a98:	stm	ip, {r0, r1, r2}
   10a9c:	mov	r1, r6
   10aa0:	ldr	r0, [r4, #372]	; 0x174
   10aa4:	pop	{r4, r5, r6, lr}
   10aa8:	b	1737c <fputs@plt+0xe044>
   10aac:	push	{r4, r5, r6, lr}
   10ab0:	mov	r4, r0
   10ab4:	sub	sp, sp, #16
   10ab8:	mov	r5, r1
   10abc:	bl	109b4 <fputs@plt+0x767c>
   10ac0:	ldr	r3, [r4, #392]	; 0x188
   10ac4:	cmp	r3, #3
   10ac8:	beq	10cac <fputs@plt+0x7974>
   10acc:	ldr	r0, [r4, #372]	; 0x174
   10ad0:	bl	176b0 <fputs@plt+0xe378>
   10ad4:	cmp	r0, #0
   10ad8:	movne	r6, #1
   10adc:	beq	10b68 <fputs@plt+0x7830>
   10ae0:	ldr	r0, [r4, #372]	; 0x174
   10ae4:	bl	17574 <fputs@plt+0xe23c>
   10ae8:	mov	r0, r4
   10aec:	bl	ed30 <fputs@plt+0x59f8>
   10af0:	ldr	r3, [r4, #392]	; 0x188
   10af4:	cmp	r3, #1
   10af8:	beq	10bc8 <fputs@plt+0x7890>
   10afc:	cmp	r3, #2
   10b00:	beq	10b78 <fputs@plt+0x7840>
   10b04:	cmp	r3, #0
   10b08:	beq	10c18 <fputs@plt+0x78e0>
   10b0c:	movw	r1, #23584	; 0x5c20
   10b10:	movt	r1, #3
   10b14:	movw	r0, #19264	; 0x4b40
   10b18:	movt	r0, #2
   10b1c:	mov	r2, r1
   10b20:	mov	r3, r1
   10b24:	bl	1c848 <fputs@plt+0x13510>
   10b28:	ldr	r2, [r5, #52]	; 0x34
   10b2c:	ldr	r0, [r4, #372]	; 0x174
   10b30:	ldr	r1, [r5, #48]	; 0x30
   10b34:	bl	17b00 <fputs@plt+0xe7c8>
   10b38:	ldr	r0, [r4, #372]	; 0x174
   10b3c:	bl	17574 <fputs@plt+0xe23c>
   10b40:	mov	r2, #3
   10b44:	mov	r3, #1
   10b48:	str	r2, [r4, #392]	; 0x188
   10b4c:	str	r3, [r4, #360]	; 0x168
   10b50:	mov	r0, r4
   10b54:	mov	r3, #0
   10b58:	str	r3, [r4, #472]	; 0x1d8
   10b5c:	add	sp, sp, #16
   10b60:	pop	{r4, r5, r6, lr}
   10b64:	b	ee00 <fputs@plt+0x5ac8>
   10b68:	ldr	r6, [r4, #472]	; 0x1d8
   10b6c:	adds	r6, r6, #0
   10b70:	movne	r6, #1
   10b74:	b	10ae0 <fputs@plt+0x77a8>
   10b78:	movw	r3, #8464	; 0x2110
   10b7c:	movt	r3, #3
   10b80:	add	r1, r4, #48	; 0x30
   10b84:	ldr	r0, [r4, #372]	; 0x174
   10b88:	ldr	r3, [r3, #4]
   10b8c:	cmp	r3, #1
   10b90:	ldr	r3, [r4, #388]	; 0x184
   10b94:	beq	10c7c <fputs@plt+0x7944>
   10b98:	ldr	r2, [r4, #408]	; 0x198
   10b9c:	cmp	r3, #0
   10ba0:	ldr	ip, [r4, #404]	; 0x194
   10ba4:	ldrgt	r3, [r4, #420]	; 0x1a4
   10ba8:	ldrle	r3, [r4, #412]	; 0x19c
   10bac:	str	r2, [sp]
   10bb0:	movw	r2, #19248	; 0x4b30
   10bb4:	str	r6, [sp, #8]
   10bb8:	movt	r2, #2
   10bbc:	str	ip, [sp, #4]
   10bc0:	bl	179a0 <fputs@plt+0xe668>
   10bc4:	b	10b28 <fputs@plt+0x77f0>
   10bc8:	movw	r3, #8464	; 0x2110
   10bcc:	movt	r3, #3
   10bd0:	add	r1, r4, #48	; 0x30
   10bd4:	ldr	r0, [r4, #372]	; 0x174
   10bd8:	ldr	r3, [r3, #4]
   10bdc:	cmp	r3, #1
   10be0:	ldr	r3, [r4, #388]	; 0x184
   10be4:	beq	10c4c <fputs@plt+0x7914>
   10be8:	ldr	r2, [r4, #408]	; 0x198
   10bec:	cmp	r3, #0
   10bf0:	ldr	ip, [r4, #404]	; 0x194
   10bf4:	ldrgt	r3, [r4, #420]	; 0x1a4
   10bf8:	ldrle	r3, [r4, #412]	; 0x19c
   10bfc:	str	r2, [sp]
   10c00:	movw	r2, #19216	; 0x4b10
   10c04:	str	r6, [sp, #8]
   10c08:	movt	r2, #2
   10c0c:	str	ip, [sp, #4]
   10c10:	bl	179a0 <fputs@plt+0xe668>
   10c14:	b	10b28 <fputs@plt+0x77f0>
   10c18:	movw	r3, #8464	; 0x2110
   10c1c:	movt	r3, #3
   10c20:	mov	r2, r6
   10c24:	ldr	r3, [r3, #4]
   10c28:	cmp	r3, #1
   10c2c:	movweq	r1, #19068	; 0x4a7c
   10c30:	movwne	r1, #19084	; 0x4a8c
   10c34:	ldreq	r0, [r4, #372]	; 0x174
   10c38:	movteq	r1, #2
   10c3c:	ldrne	r0, [r4, #372]	; 0x174
   10c40:	movtne	r1, #2
   10c44:	bl	17994 <fputs@plt+0xe65c>
   10c48:	b	10b28 <fputs@plt+0x77f0>
   10c4c:	ldr	r2, [r4, #408]	; 0x198
   10c50:	cmp	r3, #0
   10c54:	ldr	ip, [r4, #404]	; 0x194
   10c58:	ldrgt	r3, [r4, #420]	; 0x1a4
   10c5c:	ldrle	r3, [r4, #412]	; 0x19c
   10c60:	str	r2, [sp]
   10c64:	movw	r2, #19200	; 0x4b00
   10c68:	str	r6, [sp, #8]
   10c6c:	movt	r2, #2
   10c70:	str	ip, [sp, #4]
   10c74:	bl	179a0 <fputs@plt+0xe668>
   10c78:	b	10b28 <fputs@plt+0x77f0>
   10c7c:	ldr	r2, [r4, #408]	; 0x198
   10c80:	cmp	r3, #0
   10c84:	ldr	ip, [r4, #404]	; 0x194
   10c88:	ldrgt	r3, [r4, #420]	; 0x1a4
   10c8c:	ldrle	r3, [r4, #412]	; 0x19c
   10c90:	str	r2, [sp]
   10c94:	movw	r2, #19232	; 0x4b20
   10c98:	str	r6, [sp, #8]
   10c9c:	movt	r2, #2
   10ca0:	str	ip, [sp, #4]
   10ca4:	bl	179a0 <fputs@plt+0xe668>
   10ca8:	b	10b28 <fputs@plt+0x77f0>
   10cac:	mov	r0, r4
   10cb0:	mov	r1, r5
   10cb4:	bl	100a4 <fputs@plt+0x6d6c>
   10cb8:	ldr	r0, [r4, #372]	; 0x174
   10cbc:	ldr	r1, [r5, #48]	; 0x30
   10cc0:	ldr	r2, [r5, #52]	; 0x34
   10cc4:	add	sp, sp, #16
   10cc8:	pop	{r4, r5, r6, lr}
   10ccc:	b	17b00 <fputs@plt+0xe7c8>
   10cd0:	push	{r4, r5, r6, r7, lr}
   10cd4:	movw	r4, #12328	; 0x3028
   10cd8:	movt	r4, #3
   10cdc:	sub	sp, sp, #116	; 0x74
   10ce0:	mov	r6, r0
   10ce4:	mov	r0, r2
   10ce8:	ldr	r3, [r4]
   10cec:	mov	r7, r1
   10cf0:	str	r3, [sp, #108]	; 0x6c
   10cf4:	bl	b65c <fputs@plt+0x2324>
   10cf8:	mov	r1, r0
   10cfc:	mov	r0, sp
   10d00:	bl	22a38 <_ZdlPv@@Base+0xc08>
   10d04:	ldr	r5, [sp, #4]
   10d08:	cmp	r5, #0
   10d0c:	moveq	r3, #3
   10d10:	streq	r3, [r6, #392]	; 0x188
   10d14:	bne	10d38 <fputs@plt+0x7a00>
   10d18:	mov	r0, sp
   10d1c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   10d20:	ldr	r2, [sp, #108]	; 0x6c
   10d24:	ldr	r3, [r4]
   10d28:	cmp	r2, r3
   10d2c:	bne	10d6c <fputs@plt+0x7a34>
   10d30:	add	sp, sp, #116	; 0x74
   10d34:	pop	{r4, r5, r6, r7, pc}
   10d38:	mov	r1, r7
   10d3c:	mov	r2, #96	; 0x60
   10d40:	add	r0, sp, #12
   10d44:	bl	9194 <memcpy@plt>
   10d48:	ldr	r3, [sp]
   10d4c:	mov	r0, r6
   10d50:	add	r1, sp, #12
   10d54:	str	r5, [sp, #64]	; 0x40
   10d58:	str	r3, [sp, #60]	; 0x3c
   10d5c:	bl	10aac <fputs@plt+0x7774>
   10d60:	add	r0, sp, #12
   10d64:	bl	be7c <fputs@plt+0x2b44>
   10d68:	b	10d18 <fputs@plt+0x79e0>
   10d6c:	bl	923c <__stack_chk_fail@plt>
   10d70:	add	r0, sp, #12
   10d74:	bl	be7c <fputs@plt+0x2b44>
   10d78:	mov	r0, sp
   10d7c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   10d80:	bl	9110 <__cxa_end_cleanup@plt>
   10d84:	b	10d78 <fputs@plt+0x7a40>
   10d88:	push	{r3, r4, r5, lr}
   10d8c:	mov	r4, r0
   10d90:	mov	r5, r1
   10d94:	bl	109b4 <fputs@plt+0x767c>
   10d98:	ldr	r0, [r4, #372]	; 0x174
   10d9c:	bl	17574 <fputs@plt+0xe23c>
   10da0:	ldr	r0, [r4, #372]	; 0x174
   10da4:	bl	175d8 <fputs@plt+0xe2a0>
   10da8:	ldr	r1, [r5, #48]	; 0x30
   10dac:	add	r0, r4, #48	; 0x30
   10db0:	add	r1, r1, #9
   10db4:	bl	18444 <fputs@plt+0xf10c>
   10db8:	ldr	r0, [r5, #56]	; 0x38
   10dbc:	ldr	r1, [r5, #68]	; 0x44
   10dc0:	mov	r3, #0
   10dc4:	ldr	r2, [r5, #64]	; 0x40
   10dc8:	str	r0, [r4, #240]	; 0xf0
   10dcc:	str	r1, [r4, #236]	; 0xec
   10dd0:	str	r2, [r4, #244]	; 0xf4
   10dd4:	str	r3, [r4, #360]	; 0x168
   10dd8:	pop	{r3, r4, r5, pc}
   10ddc:	push	{r3, r4, r5, lr}
   10de0:	mov	r4, r0
   10de4:	mov	r5, r1
   10de8:	bl	109b4 <fputs@plt+0x767c>
   10dec:	ldr	r0, [r4, #372]	; 0x174
   10df0:	bl	17688 <fputs@plt+0xe350>
   10df4:	cmp	r0, #0
   10df8:	bne	10e0c <fputs@plt+0x7ad4>
   10dfc:	mov	r0, r4
   10e00:	mov	r1, r5
   10e04:	pop	{r3, r4, r5, lr}
   10e08:	b	10d88 <fputs@plt+0x7a50>
   10e0c:	ldr	r1, [r5, #48]	; 0x30
   10e10:	add	r0, r4, #48	; 0x30
   10e14:	pop	{r3, r4, r5, lr}
   10e18:	add	r1, r1, #9
   10e1c:	b	18444 <fputs@plt+0xf10c>
   10e20:	push	{r3, r4, r5, r6, r7, lr}
   10e24:	mov	r2, #9
   10e28:	ldr	r4, [r1, #48]	; 0x30
   10e2c:	mov	r5, r1
   10e30:	mov	r6, r0
   10e34:	movw	r1, #19284	; 0x4b54
   10e38:	movt	r1, #2
   10e3c:	mov	r0, r4
   10e40:	bl	92cc <strncmp@plt>
   10e44:	cmp	r0, #0
   10e48:	beq	10f18 <fputs@plt+0x7be0>
   10e4c:	movw	r1, #19296	; 0x4b60
   10e50:	mov	r0, r4
   10e54:	movt	r1, #2
   10e58:	mov	r2, #9
   10e5c:	bl	92cc <strncmp@plt>
   10e60:	cmp	r0, #0
   10e64:	beq	10f08 <fputs@plt+0x7bd0>
   10e68:	movw	r1, #19308	; 0x4b6c
   10e6c:	mov	r0, r4
   10e70:	movt	r1, #2
   10e74:	mov	r2, #9
   10e78:	bl	92cc <strncmp@plt>
   10e7c:	cmp	r0, #0
   10e80:	beq	10f28 <fputs@plt+0x7bf0>
   10e84:	mov	r0, r5
   10e88:	bl	c288 <fputs@plt+0x2f50>
   10e8c:	cmp	r0, #0
   10e90:	bne	11200 <fputs@plt+0x7ec8>
   10e94:	mov	r0, r5
   10e98:	bl	c2b8 <fputs@plt+0x2f80>
   10e9c:	cmp	r0, #0
   10ea0:	bne	1120c <fputs@plt+0x7ed4>
   10ea4:	add	r7, r4, #7
   10ea8:	movw	r1, #19320	; 0x4b78
   10eac:	mov	r2, #3
   10eb0:	movt	r1, #2
   10eb4:	mov	r0, r7
   10eb8:	bl	92cc <strncmp@plt>
   10ebc:	cmp	r0, #0
   10ec0:	beq	11218 <fputs@plt+0x7ee0>
   10ec4:	movw	r1, #19324	; 0x4b7c
   10ec8:	mov	r0, r7
   10ecc:	movt	r1, #2
   10ed0:	mov	r2, #3
   10ed4:	bl	92cc <strncmp@plt>
   10ed8:	cmp	r0, #0
   10edc:	bne	10f4c <fputs@plt+0x7c14>
   10ee0:	ldr	r3, [r6, #488]	; 0x1e8
   10ee4:	mov	r1, #1
   10ee8:	str	r1, [r6, #476]	; 0x1dc
   10eec:	cmp	r3, #0
   10ef0:	beq	10efc <fputs@plt+0x7bc4>
   10ef4:	add	r0, r6, #488	; 0x1e8
   10ef8:	bl	e088 <fputs@plt+0x4d50>
   10efc:	mov	r0, r6
   10f00:	pop	{r3, r4, r5, r6, r7, lr}
   10f04:	b	f748 <fputs@plt+0x6410>
   10f08:	ldr	r0, [r6, #372]	; 0x174
   10f0c:	bl	17688 <fputs@plt+0xe350>
   10f10:	cmp	r0, #0
   10f14:	bne	10f38 <fputs@plt+0x7c00>
   10f18:	mov	r0, r6
   10f1c:	mov	r1, r5
   10f20:	pop	{r3, r4, r5, r6, r7, lr}
   10f24:	b	10d88 <fputs@plt+0x7a50>
   10f28:	mov	r0, r6
   10f2c:	mov	r1, r5
   10f30:	pop	{r3, r4, r5, r6, r7, lr}
   10f34:	b	10ddc <fputs@plt+0x7aa4>
   10f38:	ldr	r1, [r5, #48]	; 0x30
   10f3c:	add	r0, r6, #48	; 0x30
   10f40:	pop	{r3, r4, r5, r6, r7, lr}
   10f44:	add	r1, r1, #9
   10f48:	b	18444 <fputs@plt+0xf10c>
   10f4c:	movw	r1, #19328	; 0x4b80
   10f50:	mov	r0, r7
   10f54:	movt	r1, #2
   10f58:	bl	9314 <strcmp@plt>
   10f5c:	cmp	r0, #0
   10f60:	streq	r0, [r6, #392]	; 0x188
   10f64:	popeq	{r3, r4, r5, r6, r7, pc}
   10f68:	movw	r1, #19344	; 0x4b90
   10f6c:	mov	r0, r7
   10f70:	movt	r1, #2
   10f74:	bl	9314 <strcmp@plt>
   10f78:	cmp	r0, #0
   10f7c:	moveq	r3, #2
   10f80:	streq	r3, [r6, #392]	; 0x188
   10f84:	popeq	{r3, r4, r5, r6, r7, pc}
   10f88:	movw	r1, #19360	; 0x4ba0
   10f8c:	mov	r0, r7
   10f90:	movt	r1, #2
   10f94:	bl	9314 <strcmp@plt>
   10f98:	cmp	r0, #0
   10f9c:	moveq	r3, #1
   10fa0:	streq	r3, [r6, #392]	; 0x188
   10fa4:	popeq	{r3, r4, r5, r6, r7, pc}
   10fa8:	movw	r1, #19372	; 0x4bac
   10fac:	mov	r0, r7
   10fb0:	movt	r1, #2
   10fb4:	mov	r2, #11
   10fb8:	bl	92cc <strncmp@plt>
   10fbc:	cmp	r0, #0
   10fc0:	beq	11228 <fputs@plt+0x7ef0>
   10fc4:	movw	r1, #19384	; 0x4bb8
   10fc8:	mov	r0, r7
   10fcc:	movt	r1, #2
   10fd0:	mov	r2, #3
   10fd4:	bl	92cc <strncmp@plt>
   10fd8:	subs	r1, r0, #0
   10fdc:	beq	1124c <fputs@plt+0x7f14>
   10fe0:	mov	r0, r5
   10fe4:	bl	c2e8 <fputs@plt+0x2fb0>
   10fe8:	cmp	r0, #0
   10fec:	bne	1126c <fputs@plt+0x7f34>
   10ff0:	movw	r1, #19388	; 0x4bbc
   10ff4:	mov	r0, r7
   10ff8:	movt	r1, #2
   10ffc:	mov	r2, #8
   11000:	bl	92cc <strncmp@plt>
   11004:	cmp	r0, #0
   11008:	beq	11284 <fputs@plt+0x7f4c>
   1100c:	movw	r1, #19400	; 0x4bc8
   11010:	mov	r0, r7
   11014:	movt	r1, #2
   11018:	mov	r2, #3
   1101c:	bl	92cc <strncmp@plt>
   11020:	cmp	r0, #0
   11024:	beq	1129c <fputs@plt+0x7f64>
   11028:	movw	r1, #19404	; 0x4bcc
   1102c:	mov	r0, r7
   11030:	movt	r1, #2
   11034:	mov	r2, #3
   11038:	bl	92cc <strncmp@plt>
   1103c:	cmp	r0, #0
   11040:	beq	1123c <fputs@plt+0x7f04>
   11044:	movw	r1, #19408	; 0x4bd0
   11048:	mov	r0, r7
   1104c:	movt	r1, #2
   11050:	mov	r2, #3
   11054:	bl	92cc <strncmp@plt>
   11058:	cmp	r0, #0
   1105c:	beq	1123c <fputs@plt+0x7f04>
   11060:	movw	r1, #19412	; 0x4bd4
   11064:	mov	r0, r7
   11068:	movt	r1, #2
   1106c:	mov	r2, #3
   11070:	bl	92cc <strncmp@plt>
   11074:	cmp	r0, #0
   11078:	beq	112ac <fputs@plt+0x7f74>
   1107c:	movw	r1, #19416	; 0x4bd8
   11080:	mov	r0, r7
   11084:	movt	r1, #2
   11088:	mov	r2, #3
   1108c:	bl	92cc <strncmp@plt>
   11090:	subs	r1, r0, #0
   11094:	beq	112bc <fputs@plt+0x7f84>
   11098:	movw	r1, #19420	; 0x4bdc
   1109c:	mov	r0, r7
   110a0:	movt	r1, #2
   110a4:	mov	r2, #3
   110a8:	bl	92cc <strncmp@plt>
   110ac:	cmp	r0, #0
   110b0:	beq	112d8 <fputs@plt+0x7fa0>
   110b4:	movw	r1, #19424	; 0x4be0
   110b8:	mov	r0, r7
   110bc:	movt	r1, #2
   110c0:	mov	r2, #3
   110c4:	bl	92cc <strncmp@plt>
   110c8:	cmp	r0, #0
   110cc:	beq	112f8 <fputs@plt+0x7fc0>
   110d0:	movw	r1, #19428	; 0x4be4
   110d4:	mov	r0, r7
   110d8:	movt	r1, #2
   110dc:	mov	r2, #3
   110e0:	bl	92cc <strncmp@plt>
   110e4:	subs	r1, r0, #0
   110e8:	beq	11308 <fputs@plt+0x7fd0>
   110ec:	movw	r1, #19432	; 0x4be8
   110f0:	mov	r0, r7
   110f4:	movt	r1, #2
   110f8:	mov	r2, #3
   110fc:	bl	92cc <strncmp@plt>
   11100:	cmp	r0, #0
   11104:	beq	11328 <fputs@plt+0x7ff0>
   11108:	movw	r1, #19436	; 0x4bec
   1110c:	mov	r0, r7
   11110:	movt	r1, #2
   11114:	bl	9314 <strcmp@plt>
   11118:	cmp	r0, #0
   1111c:	beq	1131c <fputs@plt+0x7fe4>
   11120:	movw	r1, #19444	; 0x4bf4
   11124:	mov	r0, r7
   11128:	movt	r1, #2
   1112c:	mov	r2, #9
   11130:	bl	92cc <strncmp@plt>
   11134:	cmp	r0, #0
   11138:	beq	11348 <fputs@plt+0x8010>
   1113c:	movw	r1, #19456	; 0x4c00
   11140:	mov	r0, r7
   11144:	movt	r1, #2
   11148:	mov	r2, #5
   1114c:	bl	92cc <strncmp@plt>
   11150:	cmp	r0, #0
   11154:	beq	11358 <fputs@plt+0x8020>
   11158:	movw	r1, #19464	; 0x4c08
   1115c:	mov	r0, r7
   11160:	movt	r1, #2
   11164:	bl	9314 <strcmp@plt>
   11168:	cmp	r0, #0
   1116c:	beq	11338 <fputs@plt+0x8000>
   11170:	movw	r1, #19480	; 0x4c18
   11174:	mov	r0, r7
   11178:	movt	r1, #2
   1117c:	bl	9314 <strcmp@plt>
   11180:	cmp	r0, #0
   11184:	beq	11368 <fputs@plt+0x8030>
   11188:	movw	r1, #19488	; 0x4c20
   1118c:	mov	r0, r7
   11190:	movt	r1, #2
   11194:	bl	9314 <strcmp@plt>
   11198:	cmp	r0, #0
   1119c:	beq	11398 <fputs@plt+0x8060>
   111a0:	movw	r1, #19496	; 0x4c28
   111a4:	mov	r0, r7
   111a8:	movt	r1, #2
   111ac:	mov	r2, #5
   111b0:	bl	92cc <strncmp@plt>
   111b4:	cmp	r0, #0
   111b8:	beq	11388 <fputs@plt+0x8050>
   111bc:	movw	r1, #19504	; 0x4c30
   111c0:	mov	r0, r7
   111c4:	movt	r1, #2
   111c8:	mov	r2, #4
   111cc:	bl	92cc <strncmp@plt>
   111d0:	cmp	r0, #0
   111d4:	beq	11378 <fputs@plt+0x8040>
   111d8:	mov	r0, r7
   111dc:	movw	r1, #19512	; 0x4c38
   111e0:	mov	r2, #4
   111e4:	movt	r1, #2
   111e8:	bl	92cc <strncmp@plt>
   111ec:	cmp	r0, #0
   111f0:	popne	{r3, r4, r5, r6, r7, pc}
   111f4:	mov	r0, r6
   111f8:	pop	{r3, r4, r5, r6, r7, lr}
   111fc:	b	fa30 <fputs@plt+0x66f8>
   11200:	mov	r0, r6
   11204:	pop	{r3, r4, r5, r6, r7, lr}
   11208:	b	f03c <fputs@plt+0x5d04>
   1120c:	mov	r0, r6
   11210:	pop	{r3, r4, r5, r6, r7, lr}
   11214:	b	f274 <fputs@plt+0x5f3c>
   11218:	mov	r0, r6
   1121c:	add	r1, r4, #10
   11220:	pop	{r3, r4, r5, r6, r7, lr}
   11224:	b	f85c <fputs@plt+0x6524>
   11228:	mov	r0, r6
   1122c:	mov	r1, r5
   11230:	add	r2, r4, #18
   11234:	pop	{r3, r4, r5, r6, r7, lr}
   11238:	b	10cd0 <fputs@plt+0x7998>
   1123c:	mov	r0, r6
   11240:	add	r1, r4, #10
   11244:	pop	{r3, r4, r5, r6, r7, lr}
   11248:	b	1169c <fputs@plt+0x8364>
   1124c:	add	r0, r4, #10
   11250:	mov	r2, #10
   11254:	mov	r4, #1
   11258:	str	r4, [r6, #360]	; 0x168
   1125c:	bl	91a0 <strtol@plt>
   11260:	str	r4, [r6, #464]	; 0x1d0
   11264:	str	r0, [r6, #468]	; 0x1d4
   11268:	pop	{r3, r4, r5, r6, r7, pc}
   1126c:	mov	r3, #1
   11270:	mov	r0, r6
   11274:	str	r3, [r6, #360]	; 0x168
   11278:	str	r3, [r6, #280]	; 0x118
   1127c:	pop	{r3, r4, r5, r6, r7, lr}
   11280:	b	11434 <fputs@plt+0x80fc>
   11284:	str	r0, [r6, #280]	; 0x118
   11288:	mov	r3, #1
   1128c:	mov	r0, r6
   11290:	str	r3, [r6, #360]	; 0x168
   11294:	pop	{r3, r4, r5, r6, r7, lr}
   11298:	b	11434 <fputs@plt+0x80fc>
   1129c:	mov	r0, r6
   112a0:	add	r1, r4, #10
   112a4:	pop	{r3, r4, r5, r6, r7, lr}
   112a8:	b	efc4 <fputs@plt+0x5c8c>
   112ac:	mov	r0, r6
   112b0:	add	r1, r4, #10
   112b4:	pop	{r3, r4, r5, r6, r7, lr}
   112b8:	b	ec48 <fputs@plt+0x5910>
   112bc:	add	r0, r4, #10
   112c0:	mov	r2, #10
   112c4:	bl	91a0 <strtol@plt>
   112c8:	mov	r3, #1
   112cc:	str	r3, [r6, #448]	; 0x1c0
   112d0:	str	r0, [r6, #452]	; 0x1c4
   112d4:	pop	{r3, r4, r5, r6, r7, pc}
   112d8:	add	r0, r4, #10
   112dc:	mov	r1, #0
   112e0:	mov	r2, #10
   112e4:	bl	91a0 <strtol@plt>
   112e8:	mov	r3, #1
   112ec:	str	r3, [r6, #440]	; 0x1b8
   112f0:	str	r0, [r6, #444]	; 0x1bc
   112f4:	pop	{r3, r4, r5, r6, r7, pc}
   112f8:	mov	r0, r6
   112fc:	add	r1, r4, #10
   11300:	pop	{r3, r4, r5, r6, r7, lr}
   11304:	b	ecfc <fputs@plt+0x59c4>
   11308:	add	r0, r4, #10
   1130c:	mov	r2, #10
   11310:	bl	91a0 <strtol@plt>
   11314:	str	r0, [r6, #428]	; 0x1ac
   11318:	pop	{r3, r4, r5, r6, r7, pc}
   1131c:	mov	r0, r6
   11320:	pop	{r3, r4, r5, r6, r7, lr}
   11324:	b	f2e8 <fputs@plt+0x5fb0>
   11328:	mov	r0, r6
   1132c:	add	r1, r4, #10
   11330:	pop	{r3, r4, r5, r6, r7, lr}
   11334:	b	eefc <fputs@plt+0x5bc4>
   11338:	movw	r3, #8464	; 0x2110
   1133c:	movt	r3, #3
   11340:	str	r0, [r3]
   11344:	pop	{r3, r4, r5, r6, r7, pc}
   11348:	mov	r0, r6
   1134c:	add	r1, r4, #16
   11350:	pop	{r3, r4, r5, r6, r7, lr}
   11354:	b	f650 <fputs@plt+0x6318>
   11358:	mov	r0, r6
   1135c:	add	r1, r4, #12
   11360:	pop	{r3, r4, r5, r6, r7, lr}
   11364:	b	f6b0 <fputs@plt+0x6378>
   11368:	mov	r0, r6
   1136c:	mov	r1, r5
   11370:	pop	{r3, r4, r5, r6, r7, lr}
   11374:	b	f8d0 <fputs@plt+0x6598>
   11378:	mov	r0, r6
   1137c:	add	r1, r4, #10
   11380:	pop	{r3, r4, r5, r6, r7, lr}
   11384:	b	f9a0 <fputs@plt+0x6668>
   11388:	mov	r0, r6
   1138c:	add	r1, r4, #11
   11390:	pop	{r3, r4, r5, r6, r7, lr}
   11394:	b	fa80 <fputs@plt+0x6748>
   11398:	mov	r0, r6
   1139c:	pop	{r3, r4, r5, r6, r7, lr}
   113a0:	b	f960 <fputs@plt+0x6628>
   113a4:	push	{r3, r4, r5, lr}
   113a8:	mov	r5, r0
   113ac:	mov	r0, r1
   113b0:	mov	r4, r1
   113b4:	bl	c3ac <fputs@plt+0x3074>
   113b8:	cmp	r0, #0
   113bc:	bne	113d0 <fputs@plt+0x8098>
   113c0:	mov	r0, r4
   113c4:	bl	c414 <fputs@plt+0x30dc>
   113c8:	cmp	r0, #0
   113cc:	beq	113e0 <fputs@plt+0x80a8>
   113d0:	mov	r0, r5
   113d4:	mov	r1, r4
   113d8:	pop	{r3, r4, r5, lr}
   113dc:	b	10e20 <fputs@plt+0x7ae8>
   113e0:	mov	r0, r4
   113e4:	bl	c3e0 <fputs@plt+0x30a8>
   113e8:	cmp	r0, #0
   113ec:	bne	113d0 <fputs@plt+0x8098>
   113f0:	mov	r0, r4
   113f4:	bl	c378 <fputs@plt+0x3040>
   113f8:	cmp	r0, #0
   113fc:	bne	113d0 <fputs@plt+0x8098>
   11400:	mov	r0, r4
   11404:	bl	c448 <fputs@plt+0x3110>
   11408:	cmp	r0, #0
   1140c:	bne	113d0 <fputs@plt+0x8098>
   11410:	mov	r0, r4
   11414:	bl	c700 <fputs@plt+0x33c8>
   11418:	cmp	r0, #0
   1141c:	bne	113d0 <fputs@plt+0x8098>
   11420:	mov	r0, r4
   11424:	bl	c6b4 <fputs@plt+0x337c>
   11428:	cmp	r0, #0
   1142c:	popeq	{r3, r4, r5, pc}
   11430:	b	113d0 <fputs@plt+0x8098>
   11434:	push	{r4, r5, r6, r7, r8, r9, lr}
   11438:	movw	r8, #12328	; 0x3028
   1143c:	movt	r8, #3
   11440:	ldr	r9, [r0, #268]	; 0x10c
   11444:	sub	sp, sp, #44	; 0x2c
   11448:	mov	r5, r0
   1144c:	ldr	r3, [r8]
   11450:	cmp	r9, #1
   11454:	str	r3, [sp, #36]	; 0x24
   11458:	beq	11474 <fputs@plt+0x813c>
   1145c:	ldr	r2, [sp, #36]	; 0x24
   11460:	ldr	r3, [r8]
   11464:	cmp	r2, r3
   11468:	bne	11668 <fputs@plt+0x8330>
   1146c:	add	sp, sp, #44	; 0x2c
   11470:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11474:	ldr	r0, [r0, #368]	; 0x170
   11478:	ldr	r3, [r0]
   1147c:	cmp	r3, #0
   11480:	beq	1145c <fputs@plt+0x8124>
   11484:	bl	cb18 <fputs@plt+0x37e0>
   11488:	ldr	r3, [r5, #368]	; 0x170
   1148c:	add	r7, r5, #284	; 0x11c
   11490:	mov	r6, #0
   11494:	ldr	r3, [r3, #8]
   11498:	b	11544 <fputs@plt+0x820c>
   1149c:	mov	r0, r4
   114a0:	bl	c318 <fputs@plt+0x2fe0>
   114a4:	cmp	r0, #0
   114a8:	bne	1165c <fputs@plt+0x8324>
   114ac:	ldr	r3, [r4, #72]	; 0x48
   114b0:	cmp	r3, #0
   114b4:	bne	11620 <fputs@plt+0x82e8>
   114b8:	cmp	r6, #0
   114bc:	beq	115f4 <fputs@plt+0x82bc>
   114c0:	ldr	r1, [r4, #48]	; 0x30
   114c4:	add	r0, sp, #12
   114c8:	ldr	r2, [r4, #52]	; 0x34
   114cc:	bl	22940 <_ZdlPv@@Base+0xb10>
   114d0:	ldr	ip, [sp, #16]
   114d4:	movw	r1, #23080	; 0x5a28
   114d8:	ldr	r3, [sp, #12]
   114dc:	add	r0, sp, #24
   114e0:	movt	r1, #2
   114e4:	mov	r2, #1
   114e8:	str	ip, [sp]
   114ec:	bl	22d70 <_ZdlPv@@Base+0xf40>
   114f0:	mov	r0, r7
   114f4:	add	r1, sp, #24
   114f8:	bl	22c88 <_ZdlPv@@Base+0xe58>
   114fc:	add	r0, sp, #24
   11500:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11504:	add	r0, sp, #12
   11508:	bl	22a90 <_ZdlPv@@Base+0xc60>
   1150c:	ldr	r0, [r5, #368]	; 0x170
   11510:	bl	cb18 <fputs@plt+0x37e0>
   11514:	ldr	r3, [r5, #368]	; 0x170
   11518:	ldr	r2, [r3]
   1151c:	ldr	r3, [r3, #8]
   11520:	cmp	r2, #0
   11524:	beq	11534 <fputs@plt+0x81fc>
   11528:	cmp	r2, r3
   1152c:	moveq	r4, #1
   11530:	beq	11538 <fputs@plt+0x8200>
   11534:	mov	r4, #0
   11538:	mov	r6, #1
   1153c:	cmp	r3, r2
   11540:	beq	115e8 <fputs@plt+0x82b0>
   11544:	ldr	r4, [r3, #8]
   11548:	ldr	r3, [r4, #76]	; 0x4c
   1154c:	cmp	r3, #0
   11550:	beq	1149c <fputs@plt+0x8164>
   11554:	ldr	r0, [r4, #48]	; 0x30
   11558:	add	r0, r0, #20
   1155c:	bl	b65c <fputs@plt+0x2324>
   11560:	mov	r1, r0
   11564:	add	r0, sp, #24
   11568:	bl	22a38 <_ZdlPv@@Base+0xc08>
   1156c:	ldr	r3, [sp, #28]
   11570:	cmp	r3, #0
   11574:	beq	115a4 <fputs@plt+0x826c>
   11578:	cmp	r6, #0
   1157c:	beq	11590 <fputs@plt+0x8258>
   11580:	movw	r1, #23080	; 0x5a28
   11584:	mov	r0, r7
   11588:	movt	r1, #2
   1158c:	bl	22c10 <_ZdlPv@@Base+0xde0>
   11590:	str	r9, [r5, #276]	; 0x114
   11594:	mov	r0, r7
   11598:	add	r1, sp, #24
   1159c:	bl	22c88 <_ZdlPv@@Base+0xe58>
   115a0:	mov	r6, #1
   115a4:	ldr	r0, [r5, #368]	; 0x170
   115a8:	bl	cb18 <fputs@plt+0x37e0>
   115ac:	ldr	r3, [r5, #368]	; 0x170
   115b0:	ldr	r4, [r3]
   115b4:	cmp	r4, #0
   115b8:	beq	115cc <fputs@plt+0x8294>
   115bc:	ldr	r3, [r3, #8]
   115c0:	subs	r3, r4, r3
   115c4:	rsbs	r4, r3, #0
   115c8:	adcs	r4, r4, r3
   115cc:	add	r0, sp, #24
   115d0:	bl	22a90 <_ZdlPv@@Base+0xc60>
   115d4:	ldr	r2, [r5, #368]	; 0x170
   115d8:	ldr	r3, [r2, #8]
   115dc:	ldr	r2, [r2]
   115e0:	cmp	r3, r2
   115e4:	bne	11544 <fputs@plt+0x820c>
   115e8:	cmp	r4, #0
   115ec:	bne	11544 <fputs@plt+0x820c>
   115f0:	b	1145c <fputs@plt+0x8124>
   115f4:	ldr	r1, [r4, #48]	; 0x30
   115f8:	add	r0, sp, #24
   115fc:	ldr	r2, [r4, #52]	; 0x34
   11600:	bl	22940 <_ZdlPv@@Base+0xb10>
   11604:	mov	r0, r7
   11608:	add	r1, sp, #24
   1160c:	bl	22c88 <_ZdlPv@@Base+0xe58>
   11610:	add	r0, sp, #24
   11614:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11618:	str	r9, [r5, #276]	; 0x114
   1161c:	b	1150c <fputs@plt+0x81d4>
   11620:	mov	r1, r4
   11624:	mov	r0, r5
   11628:	bl	113a4 <fputs@plt+0x806c>
   1162c:	ldr	r0, [r5, #368]	; 0x170
   11630:	bl	cb18 <fputs@plt+0x37e0>
   11634:	ldr	r3, [r5, #368]	; 0x170
   11638:	ldr	r2, [r3]
   1163c:	ldr	r3, [r3, #8]
   11640:	cmp	r2, #0
   11644:	beq	11654 <fputs@plt+0x831c>
   11648:	cmp	r2, r3
   1164c:	moveq	r4, #1
   11650:	beq	1153c <fputs@plt+0x8204>
   11654:	mov	r4, #0
   11658:	b	1153c <fputs@plt+0x8204>
   1165c:	mov	r3, #1
   11660:	str	r3, [r5, #276]	; 0x114
   11664:	b	1145c <fputs@plt+0x8124>
   11668:	bl	923c <__stack_chk_fail@plt>
   1166c:	add	r0, sp, #12
   11670:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11674:	bl	9110 <__cxa_end_cleanup@plt>
   11678:	add	r0, sp, #24
   1167c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11680:	b	1166c <fputs@plt+0x8334>
   11684:	add	r0, sp, #24
   11688:	bl	22a90 <_ZdlPv@@Base+0xc60>
   1168c:	bl	9110 <__cxa_end_cleanup@plt>
   11690:	add	r0, sp, #24
   11694:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11698:	bl	9110 <__cxa_end_cleanup@plt>
   1169c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116a0:	movw	r5, #12328	; 0x3028
   116a4:	movt	r5, #3
   116a8:	sub	sp, sp, #28
   116ac:	mov	r2, #10
   116b0:	mov	r4, r0
   116b4:	ldr	r3, [r5]
   116b8:	add	r8, r0, #344	; 0x158
   116bc:	mov	r0, r1
   116c0:	mov	r1, #0
   116c4:	str	r3, [sp, #20]
   116c8:	bl	91a0 <strtol@plt>
   116cc:	mov	r6, r0
   116d0:	mov	r0, r8
   116d4:	bl	23014 <_ZdlPv@@Base+0x11e4>
   116d8:	ldr	r3, [r4, #368]	; 0x170
   116dc:	ldr	r2, [r3, #8]
   116e0:	ldr	r1, [r3]
   116e4:	ldr	r2, [r2]
   116e8:	cmp	r2, r1
   116ec:	str	r2, [r3, #8]
   116f0:	beq	117ac <fputs@plt+0x8474>
   116f4:	ldr	fp, [r2, #8]
   116f8:	movw	r9, #12400	; 0x3070
   116fc:	movt	r9, #3
   11700:	mov	r7, #1
   11704:	ldr	sl, [fp, #60]	; 0x3c
   11708:	ldr	r2, [fp, #76]	; 0x4c
   1170c:	cmp	r2, #0
   11710:	bne	11800 <fputs@plt+0x84c8>
   11714:	mov	r0, fp
   11718:	bl	c3ac <fputs@plt+0x3074>
   1171c:	cmp	r0, #0
   11720:	bne	117f0 <fputs@plt+0x84b8>
   11724:	mov	r0, fp
   11728:	bl	c414 <fputs@plt+0x30dc>
   1172c:	cmp	r0, #0
   11730:	bne	117f0 <fputs@plt+0x84b8>
   11734:	mov	r0, fp
   11738:	bl	c3e0 <fputs@plt+0x30a8>
   1173c:	cmp	r0, #0
   11740:	bne	117f0 <fputs@plt+0x84b8>
   11744:	mov	r0, fp
   11748:	bl	c378 <fputs@plt+0x3040>
   1174c:	cmp	r0, #0
   11750:	bne	117f0 <fputs@plt+0x84b8>
   11754:	mov	r0, fp
   11758:	bl	c448 <fputs@plt+0x3110>
   1175c:	cmp	r0, #0
   11760:	bne	117f0 <fputs@plt+0x84b8>
   11764:	mov	r0, fp
   11768:	bl	c700 <fputs@plt+0x33c8>
   1176c:	cmp	r0, #0
   11770:	str	r0, [sp, #4]
   11774:	strne	r7, [r4, #396]	; 0x18c
   11778:	beq	1185c <fputs@plt+0x8524>
   1177c:	ldr	r2, [r4, #368]	; 0x170
   11780:	ldr	r3, [r2, #8]
   11784:	ldr	r1, [r2]
   11788:	ldr	r3, [r3]
   1178c:	cmp	r3, r1
   11790:	str	r3, [r2, #8]
   11794:	ldr	fp, [r3, #8]
   11798:	beq	117ac <fputs@plt+0x8474>
   1179c:	mov	r0, fp
   117a0:	bl	c348 <fputs@plt+0x3010>
   117a4:	cmp	r0, #0
   117a8:	beq	11708 <fputs@plt+0x83d0>
   117ac:	mov	r1, r6
   117b0:	mov	r0, r4
   117b4:	bl	f578 <fputs@plt+0x6240>
   117b8:	mov	r0, r4
   117bc:	bl	e7b4 <fputs@plt+0x547c>
   117c0:	ldr	r3, [r4, #368]	; 0x170
   117c4:	ldr	ip, [sp, #20]
   117c8:	mov	r1, #0
   117cc:	ldr	r0, [r5]
   117d0:	ldr	r2, [r3, #8]
   117d4:	cmp	ip, r0
   117d8:	str	r1, [r4, #188]	; 0xbc
   117dc:	ldr	r2, [r2, #4]
   117e0:	str	r2, [r3, #8]
   117e4:	bne	118dc <fputs@plt+0x85a4>
   117e8:	add	sp, sp, #28
   117ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117f0:	mov	r1, fp
   117f4:	mov	r0, r4
   117f8:	bl	10e20 <fputs@plt+0x7ae8>
   117fc:	b	1177c <fputs@plt+0x8444>
   11800:	ldr	r0, [fp, #48]	; 0x30
   11804:	add	r0, r0, #20
   11808:	bl	b65c <fputs@plt+0x2324>
   1180c:	mov	r1, r0
   11810:	add	r0, sp, #8
   11814:	bl	22a38 <_ZdlPv@@Base+0xc08>
   11818:	ldr	r2, [sp, #12]
   1181c:	cmp	r2, #0
   11820:	beq	11850 <fputs@plt+0x8518>
   11824:	ldr	r3, [fp, #60]	; 0x3c
   11828:	str	r7, [r9, #36]	; 0x24
   1182c:	cmp	sl, r3
   11830:	bge	11844 <fputs@plt+0x850c>
   11834:	movw	r1, #23080	; 0x5a28
   11838:	mov	r0, r8
   1183c:	movt	r1, #2
   11840:	bl	22c10 <_ZdlPv@@Base+0xde0>
   11844:	mov	r0, r8
   11848:	add	r1, sp, #8
   1184c:	bl	22c88 <_ZdlPv@@Base+0xe58>
   11850:	add	r0, sp, #8
   11854:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11858:	b	1177c <fputs@plt+0x8444>
   1185c:	mov	r0, fp
   11860:	bl	c6b4 <fputs@plt+0x337c>
   11864:	cmp	r0, #0
   11868:	ldrne	r3, [sp, #4]
   1186c:	strne	r3, [r4, #396]	; 0x18c
   11870:	bne	1177c <fputs@plt+0x8444>
   11874:	ldr	r2, [fp, #84]	; 0x54
   11878:	cmp	r2, #0
   1187c:	bne	1177c <fputs@plt+0x8444>
   11880:	ldr	r2, [fp, #72]	; 0x48
   11884:	cmp	r2, #0
   11888:	bne	1177c <fputs@plt+0x8444>
   1188c:	ldr	r2, [fp, #60]	; 0x3c
   11890:	cmp	sl, r2
   11894:	blt	118bc <fputs@plt+0x8584>
   11898:	ldr	r1, [fp, #48]	; 0x30
   1189c:	add	r0, sp, #8
   118a0:	ldr	r2, [fp, #52]	; 0x34
   118a4:	ldr	sl, [fp, #68]	; 0x44
   118a8:	bl	22940 <_ZdlPv@@Base+0xb10>
   118ac:	mov	r0, r8
   118b0:	add	r1, sp, #8
   118b4:	bl	22c88 <_ZdlPv@@Base+0xe58>
   118b8:	b	11850 <fputs@plt+0x8518>
   118bc:	movw	r1, #23080	; 0x5a28
   118c0:	mov	r0, r8
   118c4:	movt	r1, #2
   118c8:	bl	22c10 <_ZdlPv@@Base+0xde0>
   118cc:	b	11898 <fputs@plt+0x8560>
   118d0:	add	r0, sp, #8
   118d4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   118d8:	bl	9110 <__cxa_end_cleanup@plt>
   118dc:	bl	923c <__stack_chk_fail@plt>
   118e0:	add	r0, sp, #8
   118e4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   118e8:	bl	9110 <__cxa_end_cleanup@plt>
   118ec:	push	{r3, r4, r5, lr}
   118f0:	mov	r4, r0
   118f4:	mov	r5, r1
   118f8:	bl	109b4 <fputs@plt+0x767c>
   118fc:	mov	r0, r4
   11900:	mov	r1, r5
   11904:	bl	100a4 <fputs@plt+0x6d6c>
   11908:	ldr	r0, [r4, #372]	; 0x174
   1190c:	ldr	r1, [r5, #48]	; 0x30
   11910:	ldr	r2, [r5, #52]	; 0x34
   11914:	bl	17b00 <fputs@plt+0xe7c8>
   11918:	ldr	r0, [r5, #56]	; 0x38
   1191c:	ldr	r1, [r5, #68]	; 0x44
   11920:	mov	r3, #0
   11924:	ldr	r2, [r5, #64]	; 0x40
   11928:	str	r0, [r4, #240]	; 0xf0
   1192c:	str	r1, [r4, #236]	; 0xec
   11930:	str	r2, [r4, #244]	; 0xf4
   11934:	str	r3, [r4, #360]	; 0x168
   11938:	pop	{r3, r4, r5, pc}
   1193c:	ldr	r3, [r0, #104]	; 0x68
   11940:	cmp	r3, #0
   11944:	bxle	lr
   11948:	b	e230 <fputs@plt+0x4ef8>
   1194c:	ldr	r3, [r1, #4]
   11950:	str	r3, [r0, #252]	; 0xfc
   11954:	bx	lr
   11958:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1195c:	mov	r4, r0
   11960:	bl	1af70 <fputs@plt+0x11c38>
   11964:	ldr	r1, [pc, #840]	; 11cb4 <fputs@plt+0x897c>
   11968:	add	r6, r4, #48	; 0x30
   1196c:	mov	r3, #0
   11970:	mov	r2, #60	; 0x3c
   11974:	mov	r0, r6
   11978:	str	r3, [r4, #36]	; 0x24
   1197c:	str	r1, [r4]
   11980:	mov	r1, r3
   11984:	str	r3, [r4, #40]	; 0x28
   11988:	str	r3, [r4, #44]	; 0x2c
   1198c:	bl	181b0 <fputs@plt+0xee78>
   11990:	add	r7, r4, #100	; 0x64
   11994:	mov	r3, #0
   11998:	str	r3, [r4, #92]	; 0x5c
   1199c:	mov	r0, r7
   119a0:	bl	2292c <_ZdlPv@@Base+0xafc>
   119a4:	movw	r2, #26908	; 0x691c
   119a8:	movt	r2, #3
   119ac:	add	r8, r4, #284	; 0x11c
   119b0:	mov	r3, #0
   119b4:	ldr	r1, [r2]
   119b8:	mvn	r2, #0
   119bc:	mov	r0, r8
   119c0:	str	r3, [r4, #132]	; 0x84
   119c4:	str	r3, [r4, #152]	; 0x98
   119c8:	str	r1, [r4, #176]	; 0xb0
   119cc:	str	r1, [r4, #232]	; 0xe8
   119d0:	str	r3, [r4, #180]	; 0xb4
   119d4:	str	r3, [r4, #184]	; 0xb8
   119d8:	str	r3, [r4, #188]	; 0xbc
   119dc:	str	r3, [r4, #208]	; 0xd0
   119e0:	str	r3, [r4, #264]	; 0x108
   119e4:	str	r3, [r4, #268]	; 0x10c
   119e8:	str	r3, [r4, #272]	; 0x110
   119ec:	str	r3, [r4, #276]	; 0x114
   119f0:	str	r3, [r4, #280]	; 0x118
   119f4:	str	r2, [r4, #236]	; 0xec
   119f8:	str	r2, [r4, #240]	; 0xf0
   119fc:	str	r2, [r4, #244]	; 0xf4
   11a00:	str	r2, [r4, #252]	; 0xfc
   11a04:	bl	2292c <_ZdlPv@@Base+0xafc>
   11a08:	add	r9, r4, #296	; 0x128
   11a0c:	mov	r0, r9
   11a10:	bl	d2c8 <fputs@plt+0x3f90>
   11a14:	movw	r3, #12400	; 0x3070
   11a18:	movt	r3, #3
   11a1c:	mov	ip, #0
   11a20:	mov	r5, #1
   11a24:	ldr	r1, [r3, #68]	; 0x44
   11a28:	mvn	lr, #0
   11a2c:	ldr	r2, [r3, #72]	; 0x48
   11a30:	mov	fp, #100	; 0x64
   11a34:	str	r5, [r4, #360]	; 0x168
   11a38:	mov	r3, r5
   11a3c:	str	r1, [r4, #424]	; 0x1a8
   11a40:	mov	sl, #3
   11a44:	str	r2, [r4, #436]	; 0x1b4
   11a48:	mov	r0, ip
   11a4c:	str	r5, [r4, #396]	; 0x18c
   11a50:	mov	r1, ip
   11a54:	str	ip, [r4, #376]	; 0x178
   11a58:	mov	r2, ip
   11a5c:	str	ip, [r4, #380]	; 0x17c
   11a60:	add	r5, r4, #36	; 0x24
   11a64:	str	ip, [r4, #384]	; 0x180
   11a68:	str	ip, [r4, #388]	; 0x184
   11a6c:	str	ip, [r4, #404]	; 0x194
   11a70:	str	ip, [r4, #408]	; 0x198
   11a74:	str	ip, [r4, #412]	; 0x19c
   11a78:	str	ip, [r4, #416]	; 0x1a0
   11a7c:	str	ip, [r4, #420]	; 0x1a4
   11a80:	str	ip, [r4, #432]	; 0x1b0
   11a84:	str	ip, [r4, #440]	; 0x1b8
   11a88:	str	ip, [r4, #444]	; 0x1bc
   11a8c:	str	ip, [r4, #448]	; 0x1c0
   11a90:	str	ip, [r4, #452]	; 0x1c4
   11a94:	str	ip, [r4, #456]	; 0x1c8
   11a98:	str	ip, [r4, #460]	; 0x1cc
   11a9c:	str	ip, [r4, #464]	; 0x1d0
   11aa0:	str	ip, [r4, #468]	; 0x1d4
   11aa4:	str	ip, [r4, #472]	; 0x1d8
   11aa8:	str	ip, [r4, #476]	; 0x1dc
   11aac:	str	ip, [r4, #480]	; 0x1e0
   11ab0:	str	ip, [r4, #484]	; 0x1e4
   11ab4:	str	ip, [r4, #488]	; 0x1e8
   11ab8:	str	lr, [r4, #356]	; 0x164
   11abc:	str	lr, [r4, #400]	; 0x190
   11ac0:	str	fp, [r4, #364]	; 0x16c
   11ac4:	str	sl, [r4, #392]	; 0x188
   11ac8:	str	ip, [r4, #492]	; 0x1ec
   11acc:	str	ip, [r4, #496]	; 0x1f0
   11ad0:	str	ip, [r4, #500]	; 0x1f4
   11ad4:	str	ip, [r4, #504]	; 0x1f8
   11ad8:	str	ip, [r4, #508]	; 0x1fc
   11adc:	str	ip, [r4, #512]	; 0x200
   11ae0:	str	ip, [r4, #516]	; 0x204
   11ae4:	str	ip, [r4, #520]	; 0x208
   11ae8:	str	ip, [r4, #524]	; 0x20c
   11aec:	str	ip, [r4, #528]	; 0x210
   11af0:	str	ip, [r4, #532]	; 0x214
   11af4:	str	ip, [r4, #536]	; 0x218
   11af8:	str	ip, [r4, #540]	; 0x21c
   11afc:	str	ip, [r4, #544]	; 0x220
   11b00:	str	ip, [r4, #548]	; 0x224
   11b04:	str	ip, [r4, #552]	; 0x228
   11b08:	str	ip, [r4, #556]	; 0x22c
   11b0c:	bl	239c0 <_ZdlPv@@Base+0x1b90>
   11b10:	mov	r1, r0
   11b14:	mov	r0, r5
   11b18:	bl	b928 <fputs@plt+0x25f0>
   11b1c:	ldr	r1, [r4, #44]	; 0x2c
   11b20:	mov	r0, r6
   11b24:	cmp	r1, #0
   11b28:	ldrne	r1, [r1]
   11b2c:	bl	181d0 <fputs@plt+0xee98>
   11b30:	movw	r5, #8488	; 0x2128
   11b34:	movt	r5, #3
   11b38:	ldr	r3, [r5]
   11b3c:	cmp	r3, #24
   11b40:	beq	11b60 <fputs@plt+0x8828>
   11b44:	movw	r1, #23584	; 0x5c20
   11b48:	movt	r1, #3
   11b4c:	movw	r0, #19520	; 0x4c40
   11b50:	movt	r0, #2
   11b54:	mov	r2, r1
   11b58:	mov	r3, r1
   11b5c:	bl	1c848 <fputs@plt+0x13510>
   11b60:	movw	r3, #8484	; 0x2124
   11b64:	movt	r3, #3
   11b68:	ldr	r3, [r3]
   11b6c:	cmp	r3, #40	; 0x28
   11b70:	beq	11b90 <fputs@plt+0x8858>
   11b74:	movw	r1, #23584	; 0x5c20
   11b78:	movt	r1, #3
   11b7c:	movw	r0, #19556	; 0x4c64
   11b80:	movt	r0, #2
   11b84:	mov	r2, r1
   11b88:	mov	r3, r1
   11b8c:	bl	1c848 <fputs@plt+0x13510>
   11b90:	movw	sl, #23684	; 0x5c84
   11b94:	movt	sl, #3
   11b98:	movw	ip, #26215	; 0x6667
   11b9c:	movt	ip, #26214	; 0x6666
   11ba0:	ldr	r3, [sl]
   11ba4:	smull	r0, r1, ip, r3
   11ba8:	asr	r2, r3, #31
   11bac:	rsb	r1, r2, r1, asr #2
   11bb0:	add	r1, r1, r1, lsl #2
   11bb4:	subs	r1, r3, r1, lsl #1
   11bb8:	movne	r1, #0
   11bbc:	bne	11be4 <fputs@plt+0x88ac>
   11bc0:	smull	r0, r3, ip, r3
   11bc4:	add	r1, r1, #1
   11bc8:	rsb	r3, r2, r3, asr #2
   11bcc:	smull	r2, r0, ip, r3
   11bd0:	asr	r2, r3, #31
   11bd4:	rsb	r0, r2, r0, asr #2
   11bd8:	add	r0, r0, r0, lsl #2
   11bdc:	cmp	r3, r0, lsl #1
   11be0:	beq	11bc0 <fputs@plt+0x8888>
   11be4:	str	r3, [r4, #80]	; 0x50
   11be8:	mov	r0, r6
   11bec:	bl	183b8 <fputs@plt+0xf080>
   11bf0:	movw	r0, #19588	; 0x4c84
   11bf4:	movt	r0, #2
   11bf8:	bl	21c84 <fputs@plt+0x1894c>
   11bfc:	ldr	r3, [sl]
   11c00:	movw	r2, #23672	; 0x5c78
   11c04:	str	r0, [r4, #84]	; 0x54
   11c08:	movt	r2, #3
   11c0c:	ldr	ip, [r5]
   11c10:	add	r0, r3, r3, lsl #1
   11c14:	ldr	r1, [r2]
   11c18:	add	r2, r3, r0, lsl #2
   11c1c:	cmp	r1, #0
   11c20:	str	r1, [r4, #96]	; 0x60
   11c24:	mov	r0, #20
   11c28:	add	r2, r2, r2, lsr #31
   11c2c:	str	ip, [r4, #88]	; 0x58
   11c30:	asr	r2, r2, #1
   11c34:	str	r2, [r4, #404]	; 0x194
   11c38:	addeq	r2, r3, r3, lsl #2
   11c3c:	addeq	r3, r3, r2, lsl #1
   11c40:	streq	r3, [r4, #96]	; 0x60
   11c44:	bl	21de0 <_Znwj@@Base>
   11c48:	mov	r3, #0
   11c4c:	str	r3, [r0]
   11c50:	str	r3, [r0, #4]
   11c54:	str	r3, [r0, #8]
   11c58:	str	r3, [r0, #12]
   11c5c:	str	r3, [r0, #16]
   11c60:	str	r0, [r4, #368]	; 0x170
   11c64:	mov	r0, r4
   11c68:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c6c:	mov	r0, r4
   11c70:	bl	1ae98 <fputs@plt+0x11b60>
   11c74:	bl	9110 <__cxa_end_cleanup@plt>
   11c78:	add	r0, r4, #488	; 0x1e8
   11c7c:	bl	d654 <fputs@plt+0x431c>
   11c80:	mov	r0, r9
   11c84:	bl	d334 <fputs@plt+0x3ffc>
   11c88:	mov	r0, r8
   11c8c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11c90:	add	r0, r4, #208	; 0xd0
   11c94:	bl	1b4e0 <fputs@plt+0x121a8>
   11c98:	add	r0, r4, #152	; 0x98
   11c9c:	bl	1b4e0 <fputs@plt+0x121a8>
   11ca0:	mov	r0, r7
   11ca4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11ca8:	b	11c6c <fputs@plt+0x8934>
   11cac:	b	11c88 <fputs@plt+0x8950>
   11cb0:	b	11c90 <fputs@plt+0x8958>
   11cb4:			; <UNDEFINED> instruction: 0x00023cb8
   11cb8:	push	{r4, lr}
   11cbc:	mov	r0, #560	; 0x230
   11cc0:	bl	21de0 <_Znwj@@Base>
   11cc4:	mov	r4, r0
   11cc8:	bl	11958 <fputs@plt+0x8620>
   11ccc:	mov	r0, r4
   11cd0:	pop	{r4, pc}
   11cd4:	mov	r0, r4
   11cd8:	bl	21e30 <_ZdlPv@@Base>
   11cdc:	bl	9110 <__cxa_end_cleanup@plt>
   11ce0:	push	{r4, r5, r6, lr}
   11ce4:	movw	r4, #12328	; 0x3028
   11ce8:	movt	r4, #3
   11cec:	sub	sp, sp, #32
   11cf0:	subs	r5, r0, #0
   11cf4:	ldr	r3, [r4]
   11cf8:	str	r3, [sp, #28]
   11cfc:	beq	11d0c <fputs@plt+0x89d4>
   11d00:	ldr	r2, [r1, #4]
   11d04:	cmp	r2, #0
   11d08:	bne	11d28 <fputs@plt+0x89f0>
   11d0c:	mov	r0, #0
   11d10:	ldr	r2, [sp, #28]
   11d14:	ldr	r3, [r4]
   11d18:	cmp	r2, r3
   11d1c:	bne	11d84 <fputs@plt+0x8a4c>
   11d20:	add	sp, sp, #32
   11d24:	pop	{r4, r5, r6, pc}
   11d28:	ldr	r1, [r1]
   11d2c:	mov	r3, #1
   11d30:	add	r0, sp, #16
   11d34:	str	r3, [sp]
   11d38:	add	r3, sp, #15
   11d3c:	mov	ip, #0
   11d40:	strb	ip, [sp, #15]
   11d44:	bl	22d70 <_ZdlPv@@Base+0xf40>
   11d48:	ldr	r0, [sp, #16]
   11d4c:	bl	21c84 <fputs@plt+0x1894c>
   11d50:	mov	r6, r0
   11d54:	add	r0, sp, #16
   11d58:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11d5c:	mov	r0, r5
   11d60:	mov	r1, r6
   11d64:	bl	1d280 <fputs@plt+0x13f48>
   11d68:	cmp	r0, #0
   11d6c:	beq	11d0c <fputs@plt+0x89d4>
   11d70:	mov	r1, r6
   11d74:	mov	r0, r5
   11d78:	bl	1dab0 <fputs@plt+0x14778>
   11d7c:	bl	a174 <fputs@plt+0xe3c>
   11d80:	b	11d10 <fputs@plt+0x89d8>
   11d84:	bl	923c <__stack_chk_fail@plt>
   11d88:	add	r0, sp, #16
   11d8c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11d90:	bl	9110 <__cxa_end_cleanup@plt>
   11d94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d98:	movw	fp, #12328	; 0x3028
   11d9c:	movt	fp, #3
   11da0:	sub	sp, sp, #84	; 0x54
   11da4:	mov	sl, r1
   11da8:	mov	r5, r2
   11dac:	ldr	ip, [fp]
   11db0:	str	r0, [sp, #16]
   11db4:	add	r0, sp, #28
   11db8:	str	r3, [sp, #20]
   11dbc:	str	ip, [sp, #76]	; 0x4c
   11dc0:	bl	2292c <_ZdlPv@@Base+0xafc>
   11dc4:	ldr	r3, [sl]
   11dc8:	ldr	r6, [r5, #4]
   11dcc:	cmp	r3, #0
   11dd0:	beq	12010 <fputs@plt+0x8cd8>
   11dd4:	cmp	r6, #0
   11dd8:	movgt	r7, #0
   11ddc:	bgt	11e34 <fputs@plt+0x8afc>
   11de0:	b	11f2c <fputs@plt+0x8bf4>
   11de4:	ldr	r3, [r5, #4]
   11de8:	cmp	r3, r7
   11dec:	bgt	11e00 <fputs@plt+0x8ac8>
   11df0:	movw	r1, #19116	; 0x4aac
   11df4:	mov	r0, #105	; 0x69
   11df8:	movt	r1, #2
   11dfc:	bl	1b474 <fputs@plt+0x1213c>
   11e00:	ldr	r3, [sp, #32]
   11e04:	ldr	r1, [sp, #36]	; 0x24
   11e08:	ldr	r2, [r5]
   11e0c:	cmp	r3, r1
   11e10:	ldrb	r4, [r2, r7]
   11e14:	bge	1206c <fputs@plt+0x8d34>
   11e18:	ldr	r2, [sp, #28]
   11e1c:	mov	r7, r8
   11e20:	cmp	r6, r7
   11e24:	add	r1, r3, #1
   11e28:	str	r1, [sp, #32]
   11e2c:	strb	r4, [r2, r3]
   11e30:	ble	11f2c <fputs@plt+0x8bf4>
   11e34:	add	r8, r7, #1
   11e38:	cmp	r6, r8
   11e3c:	ble	11de4 <fputs@plt+0x8aac>
   11e40:	ldr	r3, [r5, #4]
   11e44:	add	r4, r7, #2
   11e48:	cmp	r4, r3
   11e4c:	ble	11e60 <fputs@plt+0x8b28>
   11e50:	movw	r1, #19116	; 0x4aac
   11e54:	mov	r0, #182	; 0xb6
   11e58:	movt	r1, #2
   11e5c:	bl	1b474 <fputs@plt+0x1213c>
   11e60:	ldr	r1, [r5]
   11e64:	add	r0, sp, #40	; 0x28
   11e68:	mov	r2, #2
   11e6c:	add	r1, r1, r7
   11e70:	bl	22940 <_ZdlPv@@Base+0xb10>
   11e74:	movw	r1, #19596	; 0x4c8c
   11e78:	add	r0, sp, #52	; 0x34
   11e7c:	movt	r1, #2
   11e80:	bl	229a4 <_ZdlPv@@Base+0xb74>
   11e84:	ldr	r2, [sp, #44]	; 0x2c
   11e88:	ldr	r3, [sp, #56]	; 0x38
   11e8c:	ldr	r0, [sp, #40]	; 0x28
   11e90:	cmp	r2, r3
   11e94:	ldr	r1, [sp, #52]	; 0x34
   11e98:	movne	r9, #0
   11e9c:	beq	1207c <fputs@plt+0x8d44>
   11ea0:	add	r0, sp, #52	; 0x34
   11ea4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11ea8:	add	r0, sp, #40	; 0x28
   11eac:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11eb0:	cmp	r9, #0
   11eb4:	beq	11de4 <fputs@plt+0x8aac>
   11eb8:	cmp	r6, r4
   11ebc:	ldr	r3, [r5, #4]
   11ec0:	mov	r7, r4
   11ec4:	bgt	12030 <fputs@plt+0x8cf8>
   11ec8:	cmp	r3, r7
   11ecc:	rsb	r8, r4, r7
   11ed0:	bge	11ee4 <fputs@plt+0x8bac>
   11ed4:	movw	r1, #19116	; 0x4aac
   11ed8:	mov	r0, #182	; 0xb6
   11edc:	movt	r1, #2
   11ee0:	bl	1b474 <fputs@plt+0x1213c>
   11ee4:	ldr	r1, [r5]
   11ee8:	mov	r2, r8
   11eec:	add	r0, sp, #52	; 0x34
   11ef0:	add	r1, r1, r4
   11ef4:	bl	22940 <_ZdlPv@@Base+0xb10>
   11ef8:	ldr	r0, [sl]
   11efc:	add	r1, sp, #52	; 0x34
   11f00:	bl	11ce0 <fputs@plt+0x89a8>
   11f04:	subs	ip, r0, #0
   11f08:	beq	12098 <fputs@plt+0x8d60>
   11f0c:	mov	r1, ip
   11f10:	add	r0, sp, #28
   11f14:	bl	22c10 <_ZdlPv@@Base+0xde0>
   11f18:	add	r0, sp, #52	; 0x34
   11f1c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   11f20:	add	r7, r7, #1
   11f24:	cmp	r6, r7
   11f28:	bgt	11e34 <fputs@plt+0x8afc>
   11f2c:	ldr	r3, [sp, #32]
   11f30:	cmp	r3, #0
   11f34:	ble	12010 <fputs@plt+0x8cd8>
   11f38:	mov	r0, #96	; 0x60
   11f3c:	bl	21de0 <_Znwj@@Base>
   11f40:	ldr	r1, [sp, #136]	; 0x88
   11f44:	movw	r2, #26908	; 0x691c
   11f48:	movt	r2, #3
   11f4c:	mov	r3, #0
   11f50:	cmp	r1, #0
   11f54:	mov	r4, r0
   11f58:	ldr	r1, [r2]
   11f5c:	mvn	r2, #0
   11f60:	str	r3, [r0]
   11f64:	str	r3, [r0, #20]
   11f68:	str	r1, [r0, #44]	; 0x2c
   11f6c:	str	r3, [r0, #48]	; 0x30
   11f70:	str	r3, [r0, #52]	; 0x34
   11f74:	str	r3, [r0, #72]	; 0x48
   11f78:	str	r3, [r0, #80]	; 0x50
   11f7c:	str	r3, [r0, #84]	; 0x54
   11f80:	str	r3, [r0, #88]	; 0x58
   11f84:	str	r3, [r0, #92]	; 0x5c
   11f88:	str	r2, [r0, #56]	; 0x38
   11f8c:	str	r2, [r0, #60]	; 0x3c
   11f90:	str	r2, [r0, #64]	; 0x40
   11f94:	str	r2, [r0, #68]	; 0x44
   11f98:	bne	12114 <fputs@plt+0x8ddc>
   11f9c:	ldr	r1, [sp, #16]
   11fa0:	ldr	r2, [sp, #32]
   11fa4:	add	r0, r1, #12
   11fa8:	ldr	r1, [sp, #28]
   11fac:	bl	bc84 <fputs@plt+0x294c>
   11fb0:	ldr	ip, [sp, #120]	; 0x78
   11fb4:	mov	r2, r0
   11fb8:	ldr	r3, [sp, #32]
   11fbc:	mov	r0, r4
   11fc0:	mov	r1, sl
   11fc4:	str	ip, [sp]
   11fc8:	ldr	ip, [sp, #124]	; 0x7c
   11fcc:	str	ip, [sp, #4]
   11fd0:	ldr	ip, [sp, #128]	; 0x80
   11fd4:	str	ip, [sp, #8]
   11fd8:	ldr	ip, [sp, #132]	; 0x84
   11fdc:	str	ip, [sp, #12]
   11fe0:	bl	bf74 <fputs@plt+0x2c3c>
   11fe4:	ldr	r1, [sp, #124]	; 0x7c
   11fe8:	ldr	r3, [sp, #128]	; 0x80
   11fec:	ldr	ip, [sp, #132]	; 0x84
   11ff0:	str	r1, [sp]
   11ff4:	mov	r1, r4
   11ff8:	str	r3, [sp, #4]
   11ffc:	ldr	r0, [sp, #16]
   12000:	str	ip, [sp, #8]
   12004:	ldr	r2, [sp, #20]
   12008:	ldr	r3, [sp, #120]	; 0x78
   1200c:	bl	c9f4 <fputs@plt+0x36bc>
   12010:	add	r0, sp, #28
   12014:	bl	22a90 <_ZdlPv@@Base+0xc60>
   12018:	ldr	r2, [sp, #76]	; 0x4c
   1201c:	ldr	r3, [fp]
   12020:	cmp	r2, r3
   12024:	bne	1219c <fputs@plt+0x8e64>
   12028:	add	sp, sp, #84	; 0x54
   1202c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12030:	cmp	r7, r3
   12034:	blt	1204c <fputs@plt+0x8d14>
   12038:	movw	r1, #19116	; 0x4aac
   1203c:	mov	r0, #105	; 0x69
   12040:	movt	r1, #2
   12044:	bl	1b474 <fputs@plt+0x1213c>
   12048:	ldr	r3, [r5, #4]
   1204c:	ldr	r2, [r5]
   12050:	ldrb	r2, [r2, r7]
   12054:	cmp	r2, #93	; 0x5d
   12058:	beq	11ec8 <fputs@plt+0x8b90>
   1205c:	add	r7, r7, #1
   12060:	cmp	r7, r6
   12064:	beq	11ec8 <fputs@plt+0x8b90>
   12068:	b	12030 <fputs@plt+0x8cf8>
   1206c:	add	r0, sp, #28
   12070:	bl	22bdc <_ZdlPv@@Base+0xdac>
   12074:	ldr	r3, [sp, #32]
   12078:	b	11e18 <fputs@plt+0x8ae0>
   1207c:	cmp	r2, #0
   12080:	moveq	r9, #1
   12084:	beq	11ea0 <fputs@plt+0x8b68>
   12088:	bl	9068 <memcmp@plt>
   1208c:	rsbs	r9, r0, #1
   12090:	movcc	r9, #0
   12094:	b	11ea0 <fputs@plt+0x8b68>
   12098:	mov	r3, #1
   1209c:	ldr	r1, [sp, #52]	; 0x34
   120a0:	str	r3, [sp]
   120a4:	add	r0, sp, #64	; 0x40
   120a8:	ldr	r2, [sp, #56]	; 0x38
   120ac:	add	r3, sp, #27
   120b0:	strb	ip, [sp, #27]
   120b4:	bl	22d70 <_ZdlPv@@Base+0xf40>
   120b8:	ldr	r0, [sp, #64]	; 0x40
   120bc:	bl	21c84 <fputs@plt+0x1894c>
   120c0:	mov	r4, r0
   120c4:	add	r0, sp, #64	; 0x40
   120c8:	bl	22a90 <_ZdlPv@@Base+0xc60>
   120cc:	ldr	r0, [sl]
   120d0:	mov	r1, r4
   120d4:	bl	1d280 <fputs@plt+0x13f48>
   120d8:	cmp	r0, #0
   120dc:	beq	11f18 <fputs@plt+0x8be0>
   120e0:	mov	r1, r4
   120e4:	ldr	r0, [sl]
   120e8:	bl	1dab0 <fputs@plt+0x14778>
   120ec:	ldr	r3, [sp, #32]
   120f0:	uxtb	r4, r0
   120f4:	ldr	r2, [sp, #36]	; 0x24
   120f8:	cmp	r3, r2
   120fc:	bge	12160 <fputs@plt+0x8e28>
   12100:	ldr	r2, [sp, #28]
   12104:	add	r1, r3, #1
   12108:	str	r1, [sp, #32]
   1210c:	strb	r4, [r2, r3]
   12110:	b	11f18 <fputs@plt+0x8be0>
   12114:	ldr	r3, [sp, #16]
   12118:	ldr	r1, [sp, #28]
   1211c:	add	r0, r3, #12
   12120:	ldr	r2, [sp, #32]
   12124:	bl	bc84 <fputs@plt+0x294c>
   12128:	ldr	ip, [sp, #120]	; 0x78
   1212c:	mov	r2, r0
   12130:	ldr	r3, [sp, #32]
   12134:	mov	r0, r4
   12138:	mov	r1, sl
   1213c:	str	ip, [sp]
   12140:	ldr	ip, [sp, #124]	; 0x7c
   12144:	str	ip, [sp, #4]
   12148:	ldr	ip, [sp, #128]	; 0x80
   1214c:	str	ip, [sp, #8]
   12150:	ldr	ip, [sp, #132]	; 0x84
   12154:	str	ip, [sp, #12]
   12158:	bl	c1bc <fputs@plt+0x2e84>
   1215c:	b	11fe4 <fputs@plt+0x8cac>
   12160:	add	r0, sp, #28
   12164:	bl	22bdc <_ZdlPv@@Base+0xdac>
   12168:	ldr	r3, [sp, #32]
   1216c:	ldr	r2, [sp, #28]
   12170:	add	r1, r3, #1
   12174:	str	r1, [sp, #32]
   12178:	strb	r4, [r2, r3]
   1217c:	b	11f18 <fputs@plt+0x8be0>
   12180:	add	r0, sp, #64	; 0x40
   12184:	bl	22a90 <_ZdlPv@@Base+0xc60>
   12188:	add	r0, sp, #52	; 0x34
   1218c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   12190:	add	r0, sp, #28
   12194:	bl	22a90 <_ZdlPv@@Base+0xc60>
   12198:	bl	9110 <__cxa_end_cleanup@plt>
   1219c:	bl	923c <__stack_chk_fail@plt>
   121a0:	b	12190 <fputs@plt+0x8e58>
   121a4:	add	r0, sp, #40	; 0x28
   121a8:	bl	22a90 <_ZdlPv@@Base+0xc60>
   121ac:	b	12190 <fputs@plt+0x8e58>
   121b0:	b	12188 <fputs@plt+0x8e50>
   121b4:	push	{r4, r5, r6, r7, lr}
   121b8:	mov	r4, r0
   121bc:	ldr	r0, [r0, #132]	; 0x84
   121c0:	sub	sp, sp, #12
   121c4:	mov	r5, r2
   121c8:	mov	r6, r1
   121cc:	cmp	r0, #0
   121d0:	beq	122b4 <fputs@plt+0x8f7c>
   121d4:	bl	1dab0 <fputs@plt+0x14778>
   121d8:	ldr	r3, [r5, #4]
   121dc:	cmp	r3, #0
   121e0:	mov	r7, r0
   121e4:	beq	12218 <fputs@plt+0x8ee0>
   121e8:	mov	r1, r5
   121ec:	ldr	r0, [r4, #132]	; 0x84
   121f0:	bl	11ce0 <fputs@plt+0x89a8>
   121f4:	mov	r1, r0
   121f8:	ldr	r3, [r4, #104]	; 0x68
   121fc:	cmp	r1, #0
   12200:	str	r3, [r4, #180]	; 0xb4
   12204:	beq	12288 <fputs@plt+0x8f50>
   12208:	add	r0, r4, #100	; 0x64
   1220c:	add	sp, sp, #12
   12210:	pop	{r4, r5, r6, r7, lr}
   12214:	b	22c10 <_ZdlPv@@Base+0xde0>
   12218:	mov	r1, r6
   1221c:	ldr	r0, [r4, #132]	; 0x84
   12220:	bl	1d280 <fputs@plt+0x13f48>
   12224:	cmp	r0, #0
   12228:	moveq	r1, r0
   1222c:	moveq	r3, #1
   12230:	bne	122bc <fputs@plt+0x8f84>
   12234:	cmp	r7, #127	; 0x7f
   12238:	movls	r3, #0
   1223c:	andhi	r3, r3, #1
   12240:	cmp	r3, #0
   12244:	beq	121f8 <fputs@plt+0x8ec0>
   12248:	str	r7, [sp]
   1224c:	mov	r1, #1
   12250:	mov	r2, #30
   12254:	movw	r0, #12400	; 0x3070
   12258:	movw	r3, #18056	; 0x4688
   1225c:	movt	r0, #3
   12260:	movt	r3, #2
   12264:	bl	92b4 <__sprintf_chk@plt>
   12268:	ldr	r3, [r4, #104]	; 0x68
   1226c:	movw	r1, #12400	; 0x3070
   12270:	add	r0, r4, #100	; 0x64
   12274:	movt	r1, #3
   12278:	str	r3, [r4, #180]	; 0xb4
   1227c:	add	sp, sp, #12
   12280:	pop	{r4, r5, r6, r7, lr}
   12284:	b	22c10 <_ZdlPv@@Base+0xde0>
   12288:	ldr	r2, [r4, #108]	; 0x6c
   1228c:	uxtb	r7, r7
   12290:	cmp	r3, r2
   12294:	blt	122a4 <fputs@plt+0x8f6c>
   12298:	add	r0, r4, #100	; 0x64
   1229c:	bl	22bdc <_ZdlPv@@Base+0xdac>
   122a0:	ldr	r3, [r4, #104]	; 0x68
   122a4:	ldr	r2, [r4, #100]	; 0x64
   122a8:	add	r1, r3, #1
   122ac:	str	r1, [r4, #104]	; 0x68
   122b0:	strb	r7, [r2, r3]
   122b4:	add	sp, sp, #12
   122b8:	pop	{r4, r5, r6, r7, pc}
   122bc:	mov	r1, r6
   122c0:	ldr	r0, [r4, #132]	; 0x84
   122c4:	bl	1dab0 <fputs@plt+0x14778>
   122c8:	bl	a174 <fputs@plt+0xe3c>
   122cc:	rsbs	r3, r0, #1
   122d0:	mov	r1, r0
   122d4:	movcc	r3, #0
   122d8:	b	12234 <fputs@plt+0x8efc>
   122dc:	push	{r4, r5, r6, r7, r8, lr}
   122e0:	movw	r5, #12328	; 0x3028
   122e4:	movt	r5, #3
   122e8:	ldr	ip, [r3, #8]
   122ec:	mov	r4, r0
   122f0:	ldr	r0, [r0, #120]	; 0x78
   122f4:	mov	r6, r3
   122f8:	ldr	r3, [r5]
   122fc:	sub	sp, sp, #16
   12300:	cmp	r0, ip
   12304:	mov	r8, r1
   12308:	str	r3, [sp, #12]
   1230c:	beq	12380 <fputs@plt+0x9048>
   12310:	ldr	r3, [r4, #124]	; 0x7c
   12314:	cmp	r0, r3
   12318:	bgt	12368 <fputs@plt+0x9030>
   1231c:	cmp	r0, ip
   12320:	bgt	1234c <fputs@plt+0x9014>
   12324:	ldr	r3, [r4, #128]	; 0x80
   12328:	cmp	r3, #0
   1232c:	beq	1233c <fputs@plt+0x9004>
   12330:	rsb	r3, r3, r0
   12334:	cmp	ip, r3
   12338:	beq	1234c <fputs@plt+0x9014>
   1233c:	ldr	r3, [r4, #88]	; 0x58
   12340:	rsb	r0, r0, ip
   12344:	cmp	r0, r3
   12348:	blt	123c8 <fputs@plt+0x9090>
   1234c:	mov	r0, #0
   12350:	ldr	r2, [sp, #12]
   12354:	ldr	r3, [r5]
   12358:	cmp	r2, r3
   1235c:	bne	1240c <fputs@plt+0x90d4>
   12360:	add	sp, sp, #16
   12364:	pop	{r4, r5, r6, r7, r8, pc}
   12368:	cmp	r0, ip
   1236c:	ble	12324 <fputs@plt+0x8fec>
   12370:	rsb	r0, ip, r0
   12374:	rsb	ip, r3, ip
   12378:	cmp	r0, ip
   1237c:	bge	1234c <fputs@plt+0x9014>
   12380:	mov	r1, r2
   12384:	mov	r0, sp
   12388:	bl	229a4 <_ZdlPv@@Base+0xb74>
   1238c:	mov	r0, r4
   12390:	mov	r1, r8
   12394:	mov	r2, sp
   12398:	bl	121b4 <fputs@plt+0x8e7c>
   1239c:	mov	r0, sp
   123a0:	bl	22a90 <_ZdlPv@@Base+0xc60>
   123a4:	ldr	r3, [r4, #120]	; 0x78
   123a8:	ldr	r2, [r4, #128]	; 0x80
   123ac:	mov	r0, #1
   123b0:	ldr	r1, [sp, #40]	; 0x28
   123b4:	str	r3, [r4, #124]	; 0x7c
   123b8:	add	r2, r1, r2
   123bc:	add	r2, r3, r2
   123c0:	str	r2, [r4, #120]	; 0x78
   123c4:	b	12350 <fputs@plt+0x9018>
   123c8:	mov	r1, r2
   123cc:	mov	r0, sp
   123d0:	bl	229a4 <_ZdlPv@@Base+0xb74>
   123d4:	mov	r0, r4
   123d8:	mov	r1, r8
   123dc:	mov	r2, sp
   123e0:	bl	121b4 <fputs@plt+0x8e7c>
   123e4:	mov	r0, sp
   123e8:	bl	22a90 <_ZdlPv@@Base+0xc60>
   123ec:	ldr	r2, [r4, #120]	; 0x78
   123f0:	ldr	r3, [r6, #8]
   123f4:	mov	r0, #1
   123f8:	ldr	r1, [sp, #40]	; 0x28
   123fc:	str	r2, [r4, #124]	; 0x7c
   12400:	add	r3, r3, r1
   12404:	str	r3, [r4, #120]	; 0x78
   12408:	b	12350 <fputs@plt+0x9018>
   1240c:	bl	923c <__stack_chk_fail@plt>
   12410:	mov	r0, sp
   12414:	bl	22a90 <_ZdlPv@@Base+0xc60>
   12418:	bl	9110 <__cxa_end_cleanup@plt>
   1241c:	mov	r0, sp
   12420:	bl	22a90 <_ZdlPv@@Base+0xc60>
   12424:	bl	9110 <__cxa_end_cleanup@plt>
   12428:	push	{r4, r5, r6, r7, r8, r9, lr}
   1242c:	movw	r5, #12328	; 0x3028
   12430:	movt	r5, #3
   12434:	ldr	ip, [r0, #120]	; 0x78
   12438:	mov	r7, r3
   1243c:	ldr	r3, [r3, #8]
   12440:	mov	r4, r0
   12444:	ldr	r0, [r5]
   12448:	sub	sp, sp, #20
   1244c:	cmp	r3, ip
   12450:	mov	r8, r1
   12454:	mov	r9, r2
   12458:	str	r0, [sp, #12]
   1245c:	blt	12478 <fputs@plt+0x9140>
   12460:	ldr	r0, [r4, #128]	; 0x80
   12464:	cmp	r0, #0
   12468:	beq	124c8 <fputs@plt+0x9190>
   1246c:	rsb	r0, r0, ip
   12470:	cmp	r3, r0
   12474:	ble	1253c <fputs@plt+0x9204>
   12478:	ldr	r3, [r4, #184]	; 0xb8
   1247c:	cmp	r3, #0
   12480:	beq	124e0 <fputs@plt+0x91a8>
   12484:	add	r0, r4, #100	; 0x64
   12488:	ldr	r1, [r4, #180]	; 0xb4
   1248c:	bl	22fbc <_ZdlPv@@Base+0x118c>
   12490:	mov	r1, r9
   12494:	mov	r0, sp
   12498:	bl	229a4 <_ZdlPv@@Base+0xb74>
   1249c:	mov	r0, r4
   124a0:	mov	r1, r8
   124a4:	mov	r2, sp
   124a8:	bl	121b4 <fputs@plt+0x8e7c>
   124ac:	mov	r0, sp
   124b0:	bl	22a90 <_ZdlPv@@Base+0xc60>
   124b4:	ldr	r3, [r7, #8]
   124b8:	ldr	r2, [sp, #48]	; 0x30
   124bc:	mov	r0, #1
   124c0:	add	r3, r3, r2
   124c4:	str	r3, [r4, #120]	; 0x78
   124c8:	ldr	r2, [sp, #12]
   124cc:	ldr	r3, [r5]
   124d0:	cmp	r2, r3
   124d4:	bne	12544 <fputs@plt+0x920c>
   124d8:	add	sp, sp, #20
   124dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   124e0:	add	r0, r4, #100	; 0x64
   124e4:	ldr	r1, [r4, #180]	; 0xb4
   124e8:	bl	22fbc <_ZdlPv@@Base+0x118c>
   124ec:	mov	r0, r4
   124f0:	ldr	r1, [r4, #132]	; 0x84
   124f4:	bl	e16c <fputs@plt+0x4e34>
   124f8:	cmp	r0, #0
   124fc:	bne	12514 <fputs@plt+0x91dc>
   12500:	ldr	r3, [r4, #104]	; 0x68
   12504:	cmp	r3, #0
   12508:	ble	12514 <fputs@plt+0x91dc>
   1250c:	mov	r0, r4
   12510:	bl	e230 <fputs@plt+0x4ef8>
   12514:	mov	r1, r9
   12518:	mov	r3, #1
   1251c:	mov	r0, sp
   12520:	str	r3, [r4, #184]	; 0xb8
   12524:	bl	229a4 <_ZdlPv@@Base+0xb74>
   12528:	mov	r0, r4
   1252c:	mov	r1, r8
   12530:	mov	r2, sp
   12534:	bl	121b4 <fputs@plt+0x8e7c>
   12538:	b	124ac <fputs@plt+0x9174>
   1253c:	mov	r0, #0
   12540:	b	124c8 <fputs@plt+0x9190>
   12544:	bl	923c <__stack_chk_fail@plt>
   12548:	mov	r0, sp
   1254c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   12550:	bl	9110 <__cxa_end_cleanup@plt>
   12554:	mov	r0, sp
   12558:	bl	22a90 <_ZdlPv@@Base+0xc60>
   1255c:	bl	9110 <__cxa_end_cleanup@plt>
   12560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12564:	mov	r6, r3
   12568:	ldr	r4, [r3, #24]
   1256c:	mov	lr, r2
   12570:	mov	r5, r0
   12574:	mov	r9, r1
   12578:	sub	sp, sp, #108	; 0x6c
   1257c:	ldr	sl, [r6, #4]
   12580:	ldm	r4!, {r0, r1, r2, r3}
   12584:	add	ip, sp, #24
   12588:	movw	r7, #12328	; 0x3028
   1258c:	movt	r7, #3
   12590:	mov	r8, ip
   12594:	str	sl, [sp, #56]	; 0x38
   12598:	ldr	fp, [r7]
   1259c:	stmia	ip!, {r0, r1, r2, r3}
   125a0:	ldm	r4, {r0, r1, r2}
   125a4:	ldr	sl, [r6, #16]
   125a8:	ldr	r4, [r6]
   125ac:	str	lr, [sp, #52]	; 0x34
   125b0:	add	lr, sp, #72	; 0x48
   125b4:	stm	ip, {r0, r1, r2}
   125b8:	ldm	r8!, {r0, r1, r2, r3}
   125bc:	ldr	r8, [r6, #20]
   125c0:	str	fp, [sp, #100]	; 0x64
   125c4:	str	sl, [sp, #64]	; 0x40
   125c8:	str	r8, [sp, #68]	; 0x44
   125cc:	str	r4, [sp, #60]	; 0x3c
   125d0:	ldr	r8, [sp, #148]	; 0x94
   125d4:	stmia	lr!, {r0, r1, r2, r3}
   125d8:	ldm	ip, {r0, r1, r2}
   125dc:	stm	lr, {r0, r1, r2}
   125e0:	add	r0, sp, #24
   125e4:	bl	1b4e0 <fputs@plt+0x121a8>
   125e8:	ldr	r1, [sp, #68]	; 0x44
   125ec:	cmp	r1, #0
   125f0:	beq	12600 <fputs@plt+0x92c8>
   125f4:	add	r3, r1, #80	; 0x50
   125f8:	cmp	r3, #160	; 0xa0
   125fc:	bhi	12744 <fputs@plt+0x940c>
   12600:	ldr	r3, [r5, #104]	; 0x68
   12604:	add	sl, sp, #52	; 0x34
   12608:	cmp	r3, #0
   1260c:	bne	126ac <fputs@plt+0x9374>
   12610:	ldr	r3, [r5, #132]	; 0x84
   12614:	cmp	r3, #0
   12618:	beq	126e0 <fputs@plt+0x93a8>
   1261c:	add	r4, sp, #8
   12620:	mov	r1, r8
   12624:	mov	r0, r4
   12628:	bl	229a4 <_ZdlPv@@Base+0xb74>
   1262c:	mov	r0, r5
   12630:	mov	r1, r9
   12634:	mov	r2, r4
   12638:	bl	121b4 <fputs@plt+0x8e7c>
   1263c:	mov	r0, r4
   12640:	bl	22a90 <_ZdlPv@@Base+0xc60>
   12644:	mov	lr, sl
   12648:	ldr	r4, [r6, #8]
   1264c:	ldm	lr!, {r0, r1, r2, r3}
   12650:	add	ip, r5, #132	; 0x84
   12654:	ldr	r8, [r6, #12]
   12658:	ldr	r6, [sp, #144]	; 0x90
   1265c:	str	r4, [r5, #112]	; 0x70
   12660:	str	r4, [r5, #124]	; 0x7c
   12664:	add	r9, r4, r6
   12668:	str	r8, [r5, #116]	; 0x74
   1266c:	mov	r6, #0
   12670:	str	r9, [r5, #120]	; 0x78
   12674:	stmia	ip!, {r0, r1, r2, r3}
   12678:	ldm	lr!, {r0, r1, r2, r3}
   1267c:	stmia	ip!, {r0, r1, r2, r3}
   12680:	ldm	lr, {r0, r1, r2, r3}
   12684:	stm	ip, {r0, r1, r2, r3}
   12688:	add	r0, sp, #72	; 0x48
   1268c:	str	r6, [r5, #128]	; 0x80
   12690:	bl	1b4e0 <fputs@plt+0x121a8>
   12694:	ldr	r2, [sp, #100]	; 0x64
   12698:	ldr	r3, [r7]
   1269c:	cmp	r2, r3
   126a0:	bne	127a8 <fputs@plt+0x9470>
   126a4:	add	sp, sp, #108	; 0x6c
   126a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126ac:	add	r1, r5, #132	; 0x84
   126b0:	mov	r0, sl
   126b4:	bl	bb24 <fputs@plt+0x27ec>
   126b8:	cmp	r0, #0
   126bc:	bne	12704 <fputs@plt+0x93cc>
   126c0:	ldr	r3, [r5, #104]	; 0x68
   126c4:	cmp	r3, #0
   126c8:	ble	12610 <fputs@plt+0x92d8>
   126cc:	mov	r0, r5
   126d0:	bl	e230 <fputs@plt+0x4ef8>
   126d4:	ldr	r3, [r5, #132]	; 0x84
   126d8:	cmp	r3, #0
   126dc:	bne	1261c <fputs@plt+0x92e4>
   126e0:	mov	lr, sl
   126e4:	add	ip, r5, #132	; 0x84
   126e8:	ldm	lr!, {r0, r1, r2, r3}
   126ec:	stmia	ip!, {r0, r1, r2, r3}
   126f0:	ldm	lr!, {r0, r1, r2, r3}
   126f4:	stmia	ip!, {r0, r1, r2, r3}
   126f8:	ldm	lr, {r0, r1, r2, r3}
   126fc:	stm	ip, {r0, r1, r2, r3}
   12700:	b	1261c <fputs@plt+0x92e4>
   12704:	ldr	r2, [r5, #116]	; 0x74
   12708:	ldr	r3, [r6, #12]
   1270c:	cmp	r2, r3
   12710:	bne	126c0 <fputs@plt+0x9388>
   12714:	ldr	r3, [sp, #144]	; 0x90
   12718:	mov	r0, r5
   1271c:	mov	r1, r9
   12720:	mov	r2, r8
   12724:	str	r3, [sp]
   12728:	mov	r3, r6
   1272c:	bl	122dc <fputs@plt+0x8fa4>
   12730:	cmp	r0, #0
   12734:	beq	12780 <fputs@plt+0x9448>
   12738:	add	r0, sp, #72	; 0x48
   1273c:	bl	1b4e0 <fputs@plt+0x121a8>
   12740:	b	12694 <fputs@plt+0x935c>
   12744:	add	r4, sp, #8
   12748:	add	sl, sp, #52	; 0x34
   1274c:	mov	r0, r4
   12750:	bl	1c370 <fputs@plt+0x13038>
   12754:	movw	r2, #23584	; 0x5c20
   12758:	movt	r2, #3
   1275c:	movw	r0, #19600	; 0x4c90
   12760:	mov	r1, r4
   12764:	mov	r3, r2
   12768:	movt	r0, #2
   1276c:	add	sl, sp, #52	; 0x34
   12770:	bl	1c7e8 <fputs@plt+0x134b0>
   12774:	mov	r3, #0
   12778:	str	r3, [sp, #68]	; 0x44
   1277c:	b	12600 <fputs@plt+0x92c8>
   12780:	ldr	fp, [sp, #144]	; 0x90
   12784:	mov	r0, r5
   12788:	mov	r1, r9
   1278c:	mov	r2, r8
   12790:	mov	r3, r6
   12794:	str	fp, [sp]
   12798:	bl	12428 <fputs@plt+0x90f0>
   1279c:	cmp	r0, #0
   127a0:	bne	12738 <fputs@plt+0x9400>
   127a4:	b	126c0 <fputs@plt+0x9388>
   127a8:	bl	923c <__stack_chk_fail@plt>
   127ac:	add	r0, sl, #20
   127b0:	bl	1b4e0 <fputs@plt+0x121a8>
   127b4:	bl	9110 <__cxa_end_cleanup@plt>
   127b8:	add	r0, sp, #72	; 0x48
   127bc:	bl	1b4e0 <fputs@plt+0x121a8>
   127c0:	bl	9110 <__cxa_end_cleanup@plt>
   127c4:	mov	r0, r4
   127c8:	bl	22a90 <_ZdlPv@@Base+0xc60>
   127cc:	b	127ac <fputs@plt+0x9474>
   127d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   127d4:	movw	r4, #12328	; 0x3028
   127d8:	movt	r4, #3
   127dc:	mov	r5, r1
   127e0:	sub	sp, sp, #40	; 0x28
   127e4:	mov	r6, r0
   127e8:	ldr	r1, [r4]
   127ec:	mov	r0, r5
   127f0:	mov	r9, r2
   127f4:	mov	sl, r3
   127f8:	ldr	r7, [sp, #72]	; 0x48
   127fc:	str	r1, [sp, #36]	; 0x24
   12800:	bl	21c84 <fputs@plt+0x1894c>
   12804:	ldr	r1, [r9]
   12808:	cmp	r1, #0
   1280c:	mov	r8, r0
   12810:	blt	12950 <fputs@plt+0x9618>
   12814:	ldr	r3, [r6, #12]
   12818:	cmp	r1, r3
   1281c:	bge	12950 <fputs@plt+0x9618>
   12820:	ldr	r3, [r6, #8]
   12824:	ldr	r6, [r3, r1, lsl #2]
   12828:	cmp	r6, #0
   1282c:	str	r6, [r7]
   12830:	beq	12990 <fputs@plt+0x9658>
   12834:	mov	r0, r6
   12838:	mov	r1, r8
   1283c:	bl	1d280 <fputs@plt+0x13f48>
   12840:	cmp	r0, #0
   12844:	bne	128b8 <fputs@plt+0x9580>
   12848:	ldrb	r3, [r5]
   1284c:	cmp	r3, #0
   12850:	beq	12860 <fputs@plt+0x9528>
   12854:	ldrb	r6, [r5, #1]
   12858:	cmp	r6, #0
   1285c:	beq	1290c <fputs@plt+0x95d4>
   12860:	ldr	r0, [r7]
   12864:	bl	1dde0 <fputs@plt+0x14aa8>
   12868:	mov	r1, r0
   1286c:	mov	r0, sp
   12870:	bl	1c344 <fputs@plt+0x1300c>
   12874:	mov	r1, r5
   12878:	add	r0, sp, #16
   1287c:	bl	1c344 <fputs@plt+0x1300c>
   12880:	mov	r1, sp
   12884:	add	r2, sp, #16
   12888:	movw	r0, #19676	; 0x4cdc
   1288c:	movw	r3, #23584	; 0x5c20
   12890:	movt	r0, #2
   12894:	movt	r3, #3
   12898:	bl	1c7e8 <fputs@plt+0x134b0>
   1289c:	mov	r0, #0
   128a0:	ldr	r2, [sp, #36]	; 0x24
   128a4:	ldr	r3, [r4]
   128a8:	cmp	r2, r3
   128ac:	bne	129bc <fputs@plt+0x9684>
   128b0:	add	sp, sp, #40	; 0x28
   128b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   128b8:	ldr	r0, [r7]
   128bc:	mov	r1, r8
   128c0:	ldr	r2, [r9, #4]
   128c4:	bl	1db44 <fputs@plt+0x1480c>
   128c8:	movw	r3, #8488	; 0x2128
   128cc:	movt	r3, #3
   128d0:	ldr	r5, [r3]
   128d4:	cmp	r5, #1
   128d8:	beq	128f8 <fputs@plt+0x95c0>
   128dc:	cmp	r0, #0
   128e0:	add	r3, r5, r5, lsr #31
   128e4:	mov	r1, r5
   128e8:	blt	1297c <fputs@plt+0x9644>
   128ec:	add	r0, r0, r3, asr #1
   128f0:	sub	r0, r0, #1
   128f4:	bl	929c <__aeabi_idiv@plt>
   128f8:	mul	r5, r0, r5
   128fc:	cmp	sl, #0
   12900:	mov	r0, r8
   12904:	strne	r5, [sl]
   12908:	b	128a0 <fputs@plt+0x9568>
   1290c:	ldr	r0, [r7]
   12910:	bl	1dde0 <fputs@plt+0x14aa8>
   12914:	mov	r1, r0
   12918:	mov	r0, sp
   1291c:	bl	1c344 <fputs@plt+0x1300c>
   12920:	ldrb	r1, [r5]
   12924:	add	r0, sp, #16
   12928:	bl	1c390 <fputs@plt+0x13058>
   1292c:	mov	r1, sp
   12930:	add	r2, sp, #16
   12934:	movw	r0, #19628	; 0x4cac
   12938:	movw	r3, #23584	; 0x5c20
   1293c:	movt	r0, #2
   12940:	movt	r3, #3
   12944:	bl	1c7e8 <fputs@plt+0x134b0>
   12948:	mov	r0, r6
   1294c:	b	128a0 <fputs@plt+0x9568>
   12950:	add	r0, sp, #16
   12954:	bl	1c370 <fputs@plt+0x13038>
   12958:	movw	r2, #23584	; 0x5c20
   1295c:	movt	r2, #3
   12960:	add	r1, sp, #16
   12964:	movw	r0, #15772	; 0x3d9c
   12968:	movt	r0, #2
   1296c:	mov	r3, r2
   12970:	bl	1c7e8 <fputs@plt+0x134b0>
   12974:	mov	r0, #0
   12978:	b	128a0 <fputs@plt+0x9568>
   1297c:	rsb	r0, r0, r3, asr #1
   12980:	sub	r0, r0, #1
   12984:	bl	929c <__aeabi_idiv@plt>
   12988:	rsb	r0, r0, #0
   1298c:	b	128f8 <fputs@plt+0x95c0>
   12990:	add	r0, sp, #16
   12994:	bl	1c370 <fputs@plt+0x13038>
   12998:	movw	r2, #23584	; 0x5c20
   1299c:	movt	r2, #3
   129a0:	add	r1, sp, #16
   129a4:	movw	r0, #15796	; 0x3db4
   129a8:	movt	r0, #2
   129ac:	mov	r3, r2
   129b0:	bl	1c7e8 <fputs@plt+0x134b0>
   129b4:	mov	r0, r6
   129b8:	b	128a0 <fputs@plt+0x9568>
   129bc:	bl	923c <__stack_chk_fail@plt>
   129c0:	push	{r3, r4, r5, lr}
   129c4:	mov	r4, r0
   129c8:	ldr	r3, [r0, #276]	; 0x114
   129cc:	cmp	r3, #0
   129d0:	beq	12a44 <fputs@plt+0x970c>
   129d4:	cmp	r1, #0
   129d8:	bne	12a64 <fputs@plt+0x972c>
   129dc:	ldr	r3, [r0, #280]	; 0x118
   129e0:	mov	r2, #1
   129e4:	str	r2, [r0, #272]	; 0x110
   129e8:	cmp	r3, #0
   129ec:	popeq	{r3, r4, r5, pc}
   129f0:	movw	r3, #8464	; 0x2110
   129f4:	movt	r3, #3
   129f8:	add	r5, r0, #48	; 0x30
   129fc:	ldr	r3, [r3, #4]
   12a00:	mov	r0, r5
   12a04:	cmp	r3, #0
   12a08:	movweq	r1, #19748	; 0x4d24
   12a0c:	movwne	r1, #19756	; 0x4d2c
   12a10:	movteq	r1, #2
   12a14:	movtne	r1, #2
   12a18:	bl	18444 <fputs@plt+0xf10c>
   12a1c:	add	r1, r4, #284	; 0x11c
   12a20:	mov	r0, r5
   12a24:	bl	18470 <fputs@plt+0xf138>
   12a28:	mov	r0, r5
   12a2c:	movw	r1, #19776	; 0x4d40
   12a30:	movt	r1, #2
   12a34:	bl	18444 <fputs@plt+0xf10c>
   12a38:	bl	18378 <fputs@plt+0xf040>
   12a3c:	pop	{r3, r4, r5, lr}
   12a40:	b	18378 <fputs@plt+0xf040>
   12a44:	cmp	r1, #0
   12a48:	popeq	{r3, r4, r5, pc}
   12a4c:	add	r0, r0, #48	; 0x30
   12a50:	movw	r1, #19784	; 0x4d48
   12a54:	movt	r1, #2
   12a58:	bl	18444 <fputs@plt+0xf10c>
   12a5c:	pop	{r3, r4, r5, lr}
   12a60:	b	18378 <fputs@plt+0xf040>
   12a64:	add	r5, r0, #48	; 0x30
   12a68:	movw	r1, #19728	; 0x4d10
   12a6c:	movt	r1, #2
   12a70:	mov	r0, r5
   12a74:	bl	18444 <fputs@plt+0xf10c>
   12a78:	add	r1, r4, #284	; 0x11c
   12a7c:	mov	r0, r5
   12a80:	bl	18470 <fputs@plt+0xf138>
   12a84:	mov	r0, r5
   12a88:	movw	r1, #19736	; 0x4d18
   12a8c:	movt	r1, #2
   12a90:	bl	18444 <fputs@plt+0xf10c>
   12a94:	bl	18378 <fputs@plt+0xf040>
   12a98:	pop	{r3, r4, r5, lr}
   12a9c:	b	18378 <fputs@plt+0xf040>
   12aa0:	push	{r4, r5, lr}
   12aa4:	movw	r5, #12328	; 0x3028
   12aa8:	movt	r5, #3
   12aac:	ldr	r0, [r0, #436]	; 0x1b4
   12ab0:	sub	sp, sp, #44	; 0x2c
   12ab4:	ldr	r3, [r5]
   12ab8:	cmp	r0, #0
   12abc:	str	r3, [sp, #36]	; 0x24
   12ac0:	beq	12b80 <fputs@plt+0x9848>
   12ac4:	add	r1, sp, #16
   12ac8:	add	r2, sp, #20
   12acc:	add	r3, sp, #24
   12ad0:	movw	r4, #12388	; 0x3064
   12ad4:	bl	1b8cc <fputs@plt+0x12594>
   12ad8:	ldr	r1, [sp, #16]
   12adc:	ldr	r2, [sp, #20]
   12ae0:	movw	r3, #65281	; 0xff01
   12ae4:	ldr	ip, [sp, #24]
   12ae8:	movt	r3, #65280	; 0xff00
   12aec:	movt	r4, #3
   12af0:	umull	r0, r1, r3, r1
   12af4:	add	r0, sp, #28
   12af8:	umull	lr, r2, r3, r2
   12afc:	umull	lr, ip, r3, ip
   12b00:	lsr	r1, r1, #8
   12b04:	movw	r3, #19812	; 0x4d64
   12b08:	str	r1, [sp]
   12b0c:	lsr	r2, r2, #8
   12b10:	movt	r3, #2
   12b14:	str	r2, [sp, #4]
   12b18:	mov	r1, #1
   12b1c:	mov	r2, #7
   12b20:	lsr	ip, ip, #8
   12b24:	str	ip, [sp, #8]
   12b28:	bl	92b4 <__sprintf_chk@plt>
   12b2c:	ldr	r3, [r4]
   12b30:	mov	r2, #16
   12b34:	mov	r1, #1
   12b38:	movw	r0, #19828	; 0x4d74
   12b3c:	movt	r0, #2
   12b40:	bl	91f4 <fwrite@plt>
   12b44:	ldr	r1, [r4]
   12b48:	add	r0, sp, #28
   12b4c:	bl	9338 <fputs@plt>
   12b50:	movw	r0, #19848	; 0x4d88
   12b54:	ldr	r3, [r4]
   12b58:	mov	r1, #1
   12b5c:	movt	r0, #2
   12b60:	mov	r2, #4
   12b64:	bl	91f4 <fwrite@plt>
   12b68:	ldr	r2, [sp, #36]	; 0x24
   12b6c:	ldr	r3, [r5]
   12b70:	cmp	r2, r3
   12b74:	bne	12ba4 <fputs@plt+0x986c>
   12b78:	add	sp, sp, #44	; 0x2c
   12b7c:	pop	{r4, r5, pc}
   12b80:	movw	r3, #12388	; 0x3064
   12b84:	movt	r3, #3
   12b88:	movw	r0, #19800	; 0x4d58
   12b8c:	mov	r1, #1
   12b90:	ldr	r3, [r3]
   12b94:	mov	r2, #8
   12b98:	movt	r0, #2
   12b9c:	bl	91f4 <fwrite@plt>
   12ba0:	b	12b68 <fputs@plt+0x9830>
   12ba4:	bl	923c <__stack_chk_fail@plt>
   12ba8:	push	{r4, r5, r6, lr}
   12bac:	movw	r4, #12388	; 0x3064
   12bb0:	movt	r4, #3
   12bb4:	mov	r6, r1
   12bb8:	mov	r5, r2
   12bbc:	mov	r1, #1
   12bc0:	ldr	r3, [r4]
   12bc4:	mov	r2, #9
   12bc8:	movw	r0, #18580	; 0x4894
   12bcc:	movt	r0, #2
   12bd0:	bl	91f4 <fwrite@plt>
   12bd4:	ldr	r1, [r4]
   12bd8:	ldr	r0, [r6]
   12bdc:	bl	9338 <fputs@plt>
   12be0:	ldr	r3, [r4]
   12be4:	mov	r2, #2
   12be8:	mov	r1, #1
   12bec:	movw	r0, #18220	; 0x472c
   12bf0:	movt	r0, #2
   12bf4:	bl	91f4 <fwrite@plt>
   12bf8:	ldr	r1, [r4]
   12bfc:	mov	r0, r5
   12c00:	bl	9338 <fputs@plt>
   12c04:	ldr	r3, [r4]
   12c08:	movw	r0, #18600	; 0x48a8
   12c0c:	mov	r1, #1
   12c10:	movt	r0, #2
   12c14:	mov	r2, #4
   12c18:	pop	{r4, r5, r6, lr}
   12c1c:	b	91f4 <fwrite@plt>
   12c20:	movw	r3, #8464	; 0x2110
   12c24:	movt	r3, #3
   12c28:	push	{r4, r5, r6, lr}
   12c2c:	movw	r4, #12388	; 0x3064
   12c30:	ldr	r5, [r3, #4]
   12c34:	movt	r4, #3
   12c38:	cmp	r5, #1
   12c3c:	beq	12ddc <fputs@plt+0x9aa4>
   12c40:	mov	r1, #1
   12c44:	ldr	r3, [r4]
   12c48:	mov	r2, #42	; 0x2a
   12c4c:	movw	r0, #20196	; 0x4ee4
   12c50:	movt	r0, #2
   12c54:	bl	91f4 <fwrite@plt>
   12c58:	ldr	r3, [r4]
   12c5c:	mov	r1, #1
   12c60:	mov	r2, #66	; 0x42
   12c64:	movw	r0, #20240	; 0x4f10
   12c68:	movt	r0, #2
   12c6c:	bl	91f4 <fwrite@plt>
   12c70:	ldr	r3, [r4]
   12c74:	mov	r1, #1
   12c78:	mov	r2, #55	; 0x37
   12c7c:	movw	r0, #20308	; 0x4f54
   12c80:	movt	r0, #2
   12c84:	bl	91f4 <fwrite@plt>
   12c88:	ldr	r3, [r4]
   12c8c:	mov	r1, #1
   12c90:	mov	r2, #58	; 0x3a
   12c94:	movw	r0, #20364	; 0x4f8c
   12c98:	movt	r0, #2
   12c9c:	bl	91f4 <fwrite@plt>
   12ca0:	ldr	r3, [r4]
   12ca4:	mov	r1, #1
   12ca8:	mov	r2, #58	; 0x3a
   12cac:	movw	r0, #20424	; 0x4fc8
   12cb0:	movt	r0, #2
   12cb4:	bl	91f4 <fwrite@plt>
   12cb8:	ldr	r3, [r4]
   12cbc:	mov	r1, #1
   12cc0:	mov	r2, #7
   12cc4:	movw	r0, #19972	; 0x4e04
   12cc8:	movt	r0, #2
   12ccc:	bl	91f4 <fwrite@plt>
   12cd0:	ldr	r3, [r4]
   12cd4:	mov	r1, #1
   12cd8:	mov	r2, #66	; 0x42
   12cdc:	movw	r0, #20484	; 0x5004
   12ce0:	movt	r0, #2
   12ce4:	bl	91f4 <fwrite@plt>
   12ce8:	ldr	r3, [r4]
   12cec:	mov	r1, #1
   12cf0:	mov	r2, #72	; 0x48
   12cf4:	movw	r0, #20552	; 0x5048
   12cf8:	movt	r0, #2
   12cfc:	bl	91f4 <fwrite@plt>
   12d00:	ldr	r3, [r4]
   12d04:	mov	r1, #1
   12d08:	mov	r2, #48	; 0x30
   12d0c:	movw	r0, #20628	; 0x5094
   12d10:	movt	r0, #2
   12d14:	bl	91f4 <fwrite@plt>
   12d18:	ldr	r3, [r4]
   12d1c:	mov	r1, #1
   12d20:	mov	r2, #24
   12d24:	movw	r0, #20168	; 0x4ec8
   12d28:	movt	r0, #2
   12d2c:	bl	91f4 <fwrite@plt>
   12d30:	ldr	r3, [r4]
   12d34:	mov	r1, #1
   12d38:	mov	r2, #38	; 0x26
   12d3c:	movw	r0, #20680	; 0x50c8
   12d40:	movt	r0, #2
   12d44:	bl	91f4 <fwrite@plt>
   12d48:	movw	r0, #20720	; 0x50f0
   12d4c:	ldr	r3, [r4]
   12d50:	mov	r1, #1
   12d54:	movt	r0, #2
   12d58:	mov	r2, #37	; 0x25
   12d5c:	bl	91f4 <fwrite@plt>
   12d60:	ldr	r3, [r4]
   12d64:	mov	r1, #1
   12d68:	mov	r2, #72	; 0x48
   12d6c:	movw	r0, #20760	; 0x5118
   12d70:	movt	r0, #2
   12d74:	bl	91f4 <fwrite@plt>
   12d78:	ldr	r3, [r4]
   12d7c:	mov	r1, #1
   12d80:	mov	r2, #72	; 0x48
   12d84:	movw	r0, #20836	; 0x5164
   12d88:	movt	r0, #2
   12d8c:	bl	91f4 <fwrite@plt>
   12d90:	ldr	r3, [r4]
   12d94:	mov	r1, #1
   12d98:	mov	r2, #72	; 0x48
   12d9c:	movw	r0, #20912	; 0x51b0
   12da0:	movt	r0, #2
   12da4:	bl	91f4 <fwrite@plt>
   12da8:	ldr	r3, [r4]
   12dac:	mov	r1, #1
   12db0:	mov	r2, #38	; 0x26
   12db4:	movw	r0, #20988	; 0x51fc
   12db8:	movt	r0, #2
   12dbc:	bl	91f4 <fwrite@plt>
   12dc0:	ldr	r3, [r4]
   12dc4:	movw	r0, #21028	; 0x5224
   12dc8:	mov	r1, #1
   12dcc:	movt	r0, #2
   12dd0:	mov	r2, #9
   12dd4:	pop	{r4, r5, r6, lr}
   12dd8:	b	91f4 <fwrite@plt>
   12ddc:	mov	r1, r5
   12de0:	ldr	r3, [r4]
   12de4:	mov	r2, #63	; 0x3f
   12de8:	movw	r0, #19856	; 0x4d90
   12dec:	movt	r0, #2
   12df0:	bl	91f4 <fwrite@plt>
   12df4:	ldr	r3, [r4]
   12df8:	mov	r1, r5
   12dfc:	mov	r2, #40	; 0x28
   12e00:	movw	r0, #19920	; 0x4dd0
   12e04:	movt	r0, #2
   12e08:	bl	91f4 <fwrite@plt>
   12e0c:	ldr	r3, [r4]
   12e10:	mov	r1, r5
   12e14:	mov	r2, #7
   12e18:	movw	r0, #19964	; 0x4dfc
   12e1c:	movt	r0, #2
   12e20:	bl	91f4 <fwrite@plt>
   12e24:	ldr	r3, [r4]
   12e28:	mov	r1, r5
   12e2c:	mov	r2, #7
   12e30:	movw	r0, #19972	; 0x4e04
   12e34:	movt	r0, #2
   12e38:	bl	91f4 <fwrite@plt>
   12e3c:	ldr	r3, [r4]
   12e40:	mov	r1, r5
   12e44:	mov	r2, #64	; 0x40
   12e48:	movw	r0, #19980	; 0x4e0c
   12e4c:	movt	r0, #2
   12e50:	bl	91f4 <fwrite@plt>
   12e54:	ldr	r3, [r4]
   12e58:	mov	r1, r5
   12e5c:	mov	r2, #71	; 0x47
   12e60:	movw	r0, #20048	; 0x4e50
   12e64:	movt	r0, #2
   12e68:	bl	91f4 <fwrite@plt>
   12e6c:	ldr	r3, [r4]
   12e70:	mov	r1, r5
   12e74:	mov	r2, #47	; 0x2f
   12e78:	movw	r0, #20120	; 0x4e98
   12e7c:	movt	r0, #2
   12e80:	bl	91f4 <fwrite@plt>
   12e84:	mov	r1, r5
   12e88:	ldr	r3, [r4]
   12e8c:	movw	r0, #20168	; 0x4ec8
   12e90:	mov	r2, #24
   12e94:	movt	r0, #2
   12e98:	bl	91f4 <fwrite@plt>
   12e9c:	b	12d60 <fputs@plt+0x9a28>
   12ea0:	push	{r4, r5, r6, r7, r8, r9, lr}
   12ea4:	movw	r4, #12328	; 0x3028
   12ea8:	movt	r4, #3
   12eac:	mov	r8, r1
   12eb0:	sub	sp, sp, #60	; 0x3c
   12eb4:	subs	r5, r0, #0
   12eb8:	ldr	r1, [r4]
   12ebc:	mov	r7, r2
   12ec0:	mov	r9, r3
   12ec4:	ldr	r6, [sp, #88]	; 0x58
   12ec8:	str	r1, [sp, #52]	; 0x34
   12ecc:	beq	12f78 <fputs@plt+0x9c40>
   12ed0:	ldrb	r3, [r5]
   12ed4:	cmp	r3, #61	; 0x3d
   12ed8:	movne	r0, r5
   12edc:	bne	12ef8 <fputs@plt+0x9bc0>
   12ee0:	add	ip, r5, #1
   12ee4:	mov	r0, ip
   12ee8:	add	ip, ip, #1
   12eec:	ldrb	lr, [r0]
   12ef0:	cmp	lr, #61	; 0x3d
   12ef4:	beq	12ee4 <fputs@plt+0x9bac>
   12ef8:	mov	r1, #0
   12efc:	mov	r2, #10
   12f00:	bl	91a0 <strtol@plt>
   12f04:	cmp	r8, r0
   12f08:	moveq	r0, r5
   12f0c:	beq	12f60 <fputs@plt+0x9c28>
   12f10:	cmp	r6, #0
   12f14:	movw	r3, #18088	; 0x46a8
   12f18:	movt	r3, #2
   12f1c:	movw	r2, #12392	; 0x3068
   12f20:	movw	ip, #18080	; 0x46a0
   12f24:	movt	r2, #3
   12f28:	moveq	r6, r3
   12f2c:	movt	ip, #2
   12f30:	cmp	r9, #0
   12f34:	ldr	r0, [r2]
   12f38:	mov	r1, #1
   12f3c:	stmib	sp, {r7, r8}
   12f40:	str	r5, [sp, #12]
   12f44:	movne	r3, r9
   12f48:	str	r6, [sp]
   12f4c:	moveq	r3, ip
   12f50:	movw	r2, #21044	; 0x5234
   12f54:	movt	r2, #2
   12f58:	bl	9248 <__fprintf_chk@plt>
   12f5c:	mov	r0, r5
   12f60:	ldr	r2, [sp, #52]	; 0x34
   12f64:	ldr	r3, [r4]
   12f68:	cmp	r2, r3
   12f6c:	bne	12fa0 <fputs@plt+0x9c68>
   12f70:	add	sp, sp, #60	; 0x3c
   12f74:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12f78:	str	r8, [sp]
   12f7c:	mov	r1, #1
   12f80:	add	r0, sp, #20
   12f84:	mov	r2, #30
   12f88:	movw	r3, #21040	; 0x5230
   12f8c:	movt	r3, #2
   12f90:	bl	92b4 <__sprintf_chk@plt>
   12f94:	add	r0, sp, #20
   12f98:	bl	23254 <_ZdlPv@@Base+0x1424>
   12f9c:	b	12f60 <fputs@plt+0x9c28>
   12fa0:	bl	923c <__stack_chk_fail@plt>
   12fa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fa8:	sub	sp, sp, #60	; 0x3c
   12fac:	movw	r4, #12328	; 0x3028
   12fb0:	movt	r4, #3
   12fb4:	ldr	r7, [sp, #100]	; 0x64
   12fb8:	mov	r6, r0
   12fbc:	ldr	ip, [r4]
   12fc0:	mov	fp, r2
   12fc4:	str	r1, [sp, #20]
   12fc8:	add	r1, sp, #36	; 0x24
   12fcc:	mov	r0, r7
   12fd0:	str	r3, [sp, #28]
   12fd4:	str	ip, [sp, #52]	; 0x34
   12fd8:	bl	a0b0 <fputs@plt+0xd78>
   12fdc:	add	r1, sp, #36	; 0x24
   12fe0:	mov	r5, r0
   12fe4:	ldr	r0, [sp, #36]	; 0x24
   12fe8:	bl	a0b0 <fputs@plt+0xd78>
   12fec:	add	r1, sp, #36	; 0x24
   12ff0:	mov	r8, r0
   12ff4:	ldr	r0, [sp, #36]	; 0x24
   12ff8:	bl	a0b0 <fputs@plt+0xd78>
   12ffc:	add	r1, sp, #36	; 0x24
   13000:	str	r0, [sp, #24]
   13004:	ldr	r0, [sp, #36]	; 0x24
   13008:	bl	a0b0 <fputs@plt+0xd78>
   1300c:	add	r1, sp, #36	; 0x24
   13010:	mov	sl, r0
   13014:	ldr	r0, [sp, #36]	; 0x24
   13018:	bl	a0b0 <fputs@plt+0xd78>
   1301c:	movw	r1, #21116	; 0x527c
   13020:	movt	r1, #2
   13024:	mov	r9, r0
   13028:	mov	r0, r5
   1302c:	bl	9314 <strcmp@plt>
   13030:	cmp	r0, #0
   13034:	beq	130cc <fputs@plt+0x9d94>
   13038:	movw	r1, #21132	; 0x528c
   1303c:	mov	r0, r5
   13040:	movt	r1, #2
   13044:	bl	9314 <strcmp@plt>
   13048:	cmp	r0, #0
   1304c:	beq	13108 <fputs@plt+0x9dd0>
   13050:	mov	r0, r5
   13054:	movw	r1, #21148	; 0x529c
   13058:	mov	r2, #11
   1305c:	movt	r1, #2
   13060:	bl	92cc <strncmp@plt>
   13064:	cmp	r0, #0
   13068:	beq	13084 <fputs@plt+0x9d4c>
   1306c:	ldr	r2, [sp, #52]	; 0x34
   13070:	ldr	r3, [r4]
   13074:	cmp	r2, r3
   13078:	bne	13144 <fputs@plt+0x9e0c>
   1307c:	add	sp, sp, #60	; 0x3c
   13080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13084:	mov	r1, r7
   13088:	add	r0, sp, #40	; 0x28
   1308c:	ldr	r5, [r6, #368]	; 0x170
   13090:	bl	229a4 <_ZdlPv@@Base+0xb74>
   13094:	ldr	r1, [sp, #20]
   13098:	add	r2, sp, #40	; 0x28
   1309c:	ldr	r3, [r6, #432]	; 0x1b0
   130a0:	mov	r0, r5
   130a4:	stm	sp, {r1, fp}
   130a8:	ldr	r1, [sp, #28]
   130ac:	str	r1, [sp, #8]
   130b0:	ldr	r1, [sp, #96]	; 0x60
   130b4:	str	r1, [sp, #12]
   130b8:	add	r1, r6, #132	; 0x84
   130bc:	bl	cf24 <fputs@plt+0x3bec>
   130c0:	add	r0, sp, #40	; 0x28
   130c4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   130c8:	b	1306c <fputs@plt+0x9d34>
   130cc:	mov	r1, fp
   130d0:	mov	r2, r8
   130d4:	mov	r3, sl
   130d8:	str	r9, [sp]
   130dc:	ldr	r0, [sp, #24]
   130e0:	bl	12ea0 <fputs@plt+0x9b68>
   130e4:	str	sl, [sp, #4]
   130e8:	str	r9, [sp, #8]
   130ec:	mov	r2, r5
   130f0:	mov	r3, r8
   130f4:	add	r1, r6, #552	; 0x228
   130f8:	str	r0, [sp]
   130fc:	add	r0, r6, #488	; 0x1e8
   13100:	bl	d7dc <fputs@plt+0x44a4>
   13104:	b	1306c <fputs@plt+0x9d34>
   13108:	ldr	r1, [sp, #20]
   1310c:	mov	r2, r8
   13110:	mov	r3, sl
   13114:	str	r9, [sp]
   13118:	ldr	r0, [sp, #24]
   1311c:	bl	12ea0 <fputs@plt+0x9b68>
   13120:	str	sl, [sp, #4]
   13124:	str	r9, [sp, #8]
   13128:	mov	r2, r5
   1312c:	mov	r3, r8
   13130:	add	r1, r6, #556	; 0x22c
   13134:	str	r0, [sp]
   13138:	add	r0, r6, #488	; 0x1e8
   1313c:	bl	d7dc <fputs@plt+0x44a4>
   13140:	b	1306c <fputs@plt+0x9d34>
   13144:	bl	923c <__stack_chk_fail@plt>
   13148:	add	r0, sp, #40	; 0x28
   1314c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   13150:	bl	9110 <__cxa_end_cleanup@plt>
   13154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13158:	movw	r4, #12328	; 0x3028
   1315c:	movt	r4, #3
   13160:	cmp	r3, #112	; 0x70
   13164:	sub	sp, sp, #132	; 0x84
   13168:	mov	r7, r1
   1316c:	ldr	r3, [r4]
   13170:	mov	r5, r2
   13174:	mov	r6, r0
   13178:	str	r3, [sp, #124]	; 0x7c
   1317c:	beq	13198 <fputs@plt+0x9e60>
   13180:	ldr	r2, [sp, #124]	; 0x7c
   13184:	ldr	r3, [r4]
   13188:	cmp	r2, r3
   1318c:	bne	13578 <fputs@plt+0xa240>
   13190:	add	sp, sp, #132	; 0x84
   13194:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13198:	cmp	r1, #0
   1319c:	beq	13180 <fputs@plt+0x9e48>
   131a0:	ldr	r3, [r0, #104]	; 0x68
   131a4:	cmp	r3, #0
   131a8:	ble	131b0 <fputs@plt+0x9e78>
   131ac:	bl	e230 <fputs@plt+0x4ef8>
   131b0:	ldr	r1, [r5]
   131b4:	cmp	r1, #0
   131b8:	blt	1324c <fputs@plt+0x9f14>
   131bc:	mov	r0, r6
   131c0:	bl	1b44c <fputs@plt+0x12114>
   131c4:	ldr	r8, [r5, #24]
   131c8:	add	ip, sp, #48	; 0x30
   131cc:	ldr	sl, [r5, #4]
   131d0:	ldr	fp, [r5, #16]
   131d4:	mov	r9, ip
   131d8:	mov	lr, r0
   131dc:	ldm	r8!, {r0, r1, r2, r3}
   131e0:	str	lr, [sp, #76]	; 0x4c
   131e4:	add	lr, sp, #96	; 0x60
   131e8:	str	sl, [sp, #80]	; 0x50
   131ec:	ldr	sl, [r5, #20]
   131f0:	stmia	ip!, {r0, r1, r2, r3}
   131f4:	ldm	r8, {r0, r1, r2}
   131f8:	ldr	r8, [r5]
   131fc:	str	fp, [sp, #88]	; 0x58
   13200:	str	sl, [sp, #92]	; 0x5c
   13204:	stm	ip, {r0, r1, r2}
   13208:	ldm	r9!, {r0, r1, r2, r3}
   1320c:	str	r8, [sp, #84]	; 0x54
   13210:	stmia	lr!, {r0, r1, r2, r3}
   13214:	ldm	ip, {r0, r1, r2}
   13218:	stm	lr, {r0, r1, r2}
   1321c:	add	r0, sp, #48	; 0x30
   13220:	bl	1b4e0 <fputs@plt+0x121a8>
   13224:	add	lr, sp, #76	; 0x4c
   13228:	add	ip, r6, #132	; 0x84
   1322c:	ldm	lr!, {r0, r1, r2, r3}
   13230:	stmia	ip!, {r0, r1, r2, r3}
   13234:	ldm	lr!, {r0, r1, r2, r3}
   13238:	stmia	ip!, {r0, r1, r2, r3}
   1323c:	ldm	lr, {r0, r1, r2, r3}
   13240:	stm	ip, {r0, r1, r2, r3}
   13244:	add	r0, sp, #96	; 0x60
   13248:	bl	1b4e0 <fputs@plt+0x121a8>
   1324c:	movw	r1, #21160	; 0x52a8
   13250:	mov	r0, r7
   13254:	movt	r1, #2
   13258:	mov	r2, #5
   1325c:	bl	92cc <strncmp@plt>
   13260:	cmp	r0, #0
   13264:	bne	132f4 <fputs@plt+0x9fbc>
   13268:	ldr	r1, [r6, #132]	; 0x84
   1326c:	movw	r3, #23684	; 0x5c84
   13270:	movt	r3, #3
   13274:	cmp	r1, #0
   13278:	ldr	r9, [r3]
   1327c:	beq	13518 <fputs@plt+0xa1e0>
   13280:	add	r8, sp, #36	; 0x24
   13284:	add	r1, r7, #5
   13288:	mov	r0, r8
   1328c:	ldr	sl, [r6, #368]	; 0x170
   13290:	bl	229a4 <_ZdlPv@@Base+0xb74>
   13294:	ldr	lr, [r5, #4]
   13298:	movw	r7, #36409	; 0x8e39
   1329c:	movt	r7, #14563	; 0x38e3
   132a0:	ldr	ip, [r5, #12]
   132a4:	ldr	r2, [r5, #8]
   132a8:	mov	r5, #0
   132ac:	mul	lr, lr, r9
   132b0:	ldr	r3, [r6, #432]	; 0x1b0
   132b4:	str	r5, [sp, #16]
   132b8:	mov	r0, sl
   132bc:	str	ip, [sp, #8]
   132c0:	add	r1, r6, #132	; 0x84
   132c4:	str	r2, [sp, #4]
   132c8:	str	r2, [sp, #12]
   132cc:	mov	r2, r8
   132d0:	smull	r5, r7, r7, lr
   132d4:	asr	lr, lr, #31
   132d8:	sub	lr, lr, r7, asr #4
   132dc:	add	ip, ip, lr
   132e0:	str	ip, [sp]
   132e4:	bl	11d94 <fputs@plt+0x8a5c>
   132e8:	mov	r0, r8
   132ec:	bl	22a90 <_ZdlPv@@Base+0xc60>
   132f0:	b	13180 <fputs@plt+0x9e48>
   132f4:	movw	r1, #19284	; 0x4b54
   132f8:	mov	r0, r7
   132fc:	movt	r1, #2
   13300:	mov	r2, #9
   13304:	bl	92cc <strncmp@plt>
   13308:	cmp	r0, #0
   1330c:	beq	13348 <fputs@plt+0xa010>
   13310:	movw	r1, #19296	; 0x4b60
   13314:	mov	r0, r7
   13318:	movt	r1, #2
   1331c:	mov	r2, #9
   13320:	bl	92cc <strncmp@plt>
   13324:	cmp	r0, #0
   13328:	beq	13348 <fputs@plt+0xa010>
   1332c:	movw	r1, #19308	; 0x4b6c
   13330:	mov	r0, r7
   13334:	movt	r1, #2
   13338:	mov	r2, #9
   1333c:	bl	92cc <strncmp@plt>
   13340:	cmp	r0, #0
   13344:	bne	13420 <fputs@plt+0xa0e8>
   13348:	ldr	r8, [r6, #132]	; 0x84
   1334c:	movw	r3, #23684	; 0x5c84
   13350:	movt	r3, #3
   13354:	add	r0, sp, #24
   13358:	ldr	r9, [r3]
   1335c:	bl	2292c <_ZdlPv@@Base+0xafc>
   13360:	cmp	r8, #0
   13364:	beq	13548 <fputs@plt+0xa210>
   13368:	movw	r1, #19308	; 0x4b6c
   1336c:	mov	r0, r7
   13370:	movt	r1, #2
   13374:	mov	r2, #9
   13378:	bl	92cc <strncmp@plt>
   1337c:	cmp	r0, #0
   13380:	bne	133a0 <fputs@plt+0xa068>
   13384:	movw	r1, #21172	; 0x52b4
   13388:	add	r0, r7, #9
   1338c:	movt	r1, #2
   13390:	mov	r2, #6
   13394:	bl	92cc <strncmp@plt>
   13398:	cmp	r0, #0
   1339c:	beq	134a4 <fputs@plt+0xa16c>
   133a0:	add	r8, sp, #36	; 0x24
   133a4:	mov	r1, r7
   133a8:	ldr	sl, [r6, #368]	; 0x170
   133ac:	add	r7, r6, #132	; 0x84
   133b0:	mov	r0, r8
   133b4:	bl	229a4 <_ZdlPv@@Base+0xb74>
   133b8:	ldr	lr, [r5, #4]
   133bc:	movw	fp, #36409	; 0x8e39
   133c0:	ldr	ip, [r5, #12]
   133c4:	movt	fp, #14563	; 0x38e3
   133c8:	ldr	r5, [r5, #8]
   133cc:	mov	r0, sl
   133d0:	mul	lr, lr, r9
   133d4:	ldr	r3, [r6, #432]	; 0x1b0
   133d8:	str	r5, [sp, #4]
   133dc:	mov	r6, #1
   133e0:	str	r5, [sp, #12]
   133e4:	mov	r1, r7
   133e8:	str	ip, [sp, #8]
   133ec:	mov	r2, r8
   133f0:	str	r6, [sp, #16]
   133f4:	smull	r5, fp, fp, lr
   133f8:	asr	lr, lr, #31
   133fc:	sub	lr, lr, fp, asr #4
   13400:	add	ip, ip, lr
   13404:	str	ip, [sp]
   13408:	bl	11d94 <fputs@plt+0x8a5c>
   1340c:	mov	r0, r8
   13410:	bl	22a90 <_ZdlPv@@Base+0xc60>
   13414:	add	r0, sp, #24
   13418:	bl	22a90 <_ZdlPv@@Base+0xc60>
   1341c:	b	13180 <fputs@plt+0x9e48>
   13420:	movw	r1, #21232	; 0x52f0
   13424:	mov	r0, r7
   13428:	movt	r1, #2
   1342c:	mov	r2, #6
   13430:	bl	92cc <strncmp@plt>
   13434:	subs	r1, r0, #0
   13438:	beq	13564 <fputs@plt+0xa22c>
   1343c:	movw	r1, #21148	; 0x529c
   13440:	mov	r0, r7
   13444:	movt	r1, #2
   13448:	mov	r2, #11
   1344c:	bl	92cc <strncmp@plt>
   13450:	cmp	r0, #0
   13454:	bne	13180 <fputs@plt+0x9e48>
   13458:	movw	r3, #23684	; 0x5c84
   1345c:	movt	r3, #3
   13460:	ldr	ip, [r5, #4]
   13464:	movw	lr, #36409	; 0x8e39
   13468:	ldr	r3, [r3]
   1346c:	movt	lr, #14563	; 0x38e3
   13470:	ldr	r1, [r5, #12]
   13474:	mov	r0, r6
   13478:	ldr	r2, [r5, #8]
   1347c:	mul	ip, r3, ip
   13480:	str	r7, [sp, #4]
   13484:	mov	r3, r1
   13488:	str	r2, [sp]
   1348c:	smull	r5, lr, lr, ip
   13490:	asr	ip, ip, #31
   13494:	sub	ip, ip, lr, asr #4
   13498:	add	r1, r1, ip
   1349c:	bl	12fa4 <fputs@plt+0x9c6c>
   134a0:	b	13180 <fputs@plt+0x9e48>
   134a4:	strb	r0, [r7, #9]
   134a8:	mov	r1, r7
   134ac:	add	r0, sp, #24
   134b0:	bl	22af0 <_ZdlPv@@Base+0xcc0>
   134b4:	movw	r1, #21180	; 0x52bc
   134b8:	add	r0, sp, #24
   134bc:	movt	r1, #2
   134c0:	bl	22c10 <_ZdlPv@@Base+0xde0>
   134c4:	add	r0, sp, #24
   134c8:	add	r1, r7, #15
   134cc:	bl	22c10 <_ZdlPv@@Base+0xde0>
   134d0:	ldr	r3, [sp, #28]
   134d4:	ldr	r2, [sp, #32]
   134d8:	cmp	r3, r2
   134dc:	bge	13538 <fputs@plt+0xa200>
   134e0:	ldr	r2, [sp, #24]
   134e4:	add	r0, r3, #1
   134e8:	mov	r1, #0
   134ec:	str	r0, [sp, #28]
   134f0:	strb	r1, [r2, r3]
   134f4:	ldr	r3, [sp, #28]
   134f8:	cmp	r3, r1
   134fc:	bgt	13510 <fputs@plt+0xa1d8>
   13500:	movw	r1, #19116	; 0x4aac
   13504:	mov	r0, #99	; 0x63
   13508:	movt	r1, #2
   1350c:	bl	1b474 <fputs@plt+0x1213c>
   13510:	ldr	r7, [sp, #24]
   13514:	b	133a0 <fputs@plt+0xa068>
   13518:	add	r8, sp, #128	; 0x80
   1351c:	mov	r2, r1
   13520:	movw	r0, #21168	; 0x52b0
   13524:	movt	r0, #2
   13528:	str	r1, [r8, #-92]!	; 0xffffffa4
   1352c:	mov	r1, r8
   13530:	bl	1f09c <fputs@plt+0x15d64>
   13534:	b	13284 <fputs@plt+0x9f4c>
   13538:	add	r0, sp, #24
   1353c:	bl	22bdc <_ZdlPv@@Base+0xdac>
   13540:	ldr	r3, [sp, #28]
   13544:	b	134e0 <fputs@plt+0xa1a8>
   13548:	add	r1, sp, #128	; 0x80
   1354c:	movw	r0, #21168	; 0x52b0
   13550:	mov	r2, r8
   13554:	movt	r0, #2
   13558:	str	r8, [r1, #-92]!	; 0xffffffa4
   1355c:	bl	1f09c <fputs@plt+0x15d64>
   13560:	b	13368 <fputs@plt+0xa030>
   13564:	add	r0, r7, #6
   13568:	mov	r2, #10
   1356c:	bl	91a0 <strtol@plt>
   13570:	str	r0, [r6, #364]	; 0x16c
   13574:	b	13180 <fputs@plt+0x9e48>
   13578:	bl	923c <__stack_chk_fail@plt>
   1357c:	mov	r0, r8
   13580:	bl	22a90 <_ZdlPv@@Base+0xc60>
   13584:	bl	9110 <__cxa_end_cleanup@plt>
   13588:	add	r0, sp, #96	; 0x60
   1358c:	bl	1b4e0 <fputs@plt+0x121a8>
   13590:	bl	9110 <__cxa_end_cleanup@plt>
   13594:	mov	r0, r8
   13598:	bl	22a90 <_ZdlPv@@Base+0xc60>
   1359c:	add	r0, sp, #24
   135a0:	bl	22a90 <_ZdlPv@@Base+0xc60>
   135a4:	bl	9110 <__cxa_end_cleanup@plt>
   135a8:	b	1359c <fputs@plt+0xa264>
   135ac:	push	{r4, r5, r6, r7, r8, r9, lr}
   135b0:	movw	r4, #12328	; 0x3028
   135b4:	movt	r4, #3
   135b8:	sub	sp, sp, #20
   135bc:	cmp	r1, #0
   135c0:	mov	r6, r0
   135c4:	ldr	r3, [r4]
   135c8:	str	r3, [sp, #12]
   135cc:	beq	13664 <fputs@plt+0xa32c>
   135d0:	ldr	r3, [r1, #72]	; 0x48
   135d4:	cmp	r3, #0
   135d8:	beq	13664 <fputs@plt+0xa32c>
   135dc:	ldr	r5, [r1, #48]	; 0x30
   135e0:	mov	r2, #11
   135e4:	movw	r1, #21148	; 0x529c
   135e8:	movt	r1, #2
   135ec:	mov	r0, r5
   135f0:	bl	92cc <strncmp@plt>
   135f4:	cmp	r0, #0
   135f8:	bne	13664 <fputs@plt+0xa32c>
   135fc:	add	r0, r5, #11
   13600:	add	r5, sp, #16
   13604:	str	r0, [r5, #-8]!
   13608:	mov	r1, r5
   1360c:	bl	a0b0 <fputs@plt+0xd78>
   13610:	mov	r1, r5
   13614:	mov	r9, r0
   13618:	ldr	r0, [sp, #8]
   1361c:	bl	a0b0 <fputs@plt+0xd78>
   13620:	mov	r1, r5
   13624:	mov	r8, r0
   13628:	ldr	r0, [sp, #8]
   1362c:	bl	a0b0 <fputs@plt+0xd78>
   13630:	mov	r1, r5
   13634:	ldr	r0, [sp, #8]
   13638:	bl	a0b0 <fputs@plt+0xd78>
   1363c:	mov	r1, r5
   13640:	mov	r7, r0
   13644:	ldr	r0, [sp, #8]
   13648:	bl	a0b0 <fputs@plt+0xd78>
   1364c:	mov	r1, r9
   13650:	mov	r2, r8
   13654:	mov	r3, r7
   13658:	str	r0, [sp]
   1365c:	add	r0, r6, #488	; 0x1e8
   13660:	bl	dde0 <fputs@plt+0x4aa8>
   13664:	ldr	r2, [sp, #12]
   13668:	ldr	r3, [r4]
   1366c:	cmp	r2, r3
   13670:	bne	1367c <fputs@plt+0xa344>
   13674:	add	sp, sp, #20
   13678:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1367c:	bl	923c <__stack_chk_fail@plt>
   13680:	push	{r3, r4, r5, r6, r7, lr}
   13684:	mov	r4, r0
   13688:	ldr	r3, [r0, #368]	; 0x170
   1368c:	ldr	r2, [r3]
   13690:	cmp	r2, #0
   13694:	popeq	{r3, r4, r5, r6, r7, pc}
   13698:	add	r6, r0, #488	; 0x1e8
   1369c:	mov	r7, #0
   136a0:	str	r2, [r3, #8]
   136a4:	b	13724 <fputs@plt+0xa3ec>
   136a8:	ldr	r3, [r5, #84]	; 0x54
   136ac:	cmp	r3, #0
   136b0:	bne	1376c <fputs@plt+0xa434>
   136b4:	ldr	r3, [r4, #500]	; 0x1f4
   136b8:	ldr	r1, [r4, #472]	; 0x1d8
   136bc:	cmp	r3, #0
   136c0:	bne	1377c <fputs@plt+0xa444>
   136c4:	ldr	r3, [r4, #488]	; 0x1e8
   136c8:	ldr	r1, [r4, #476]	; 0x1dc
   136cc:	cmp	r3, #0
   136d0:	bne	13794 <fputs@plt+0xa45c>
   136d4:	str	r7, [r4, #476]	; 0x1dc
   136d8:	mov	r1, r5
   136dc:	str	r7, [r4, #472]	; 0x1d8
   136e0:	mov	r0, r4
   136e4:	bl	118ec <fputs@plt+0x85b4>
   136e8:	ldr	r3, [r4, #496]	; 0x1f0
   136ec:	ldr	r1, [r4, #396]	; 0x18c
   136f0:	cmp	r3, #0
   136f4:	bne	13760 <fputs@plt+0xa428>
   136f8:	ldr	r1, [r4, #384]	; 0x180
   136fc:	mov	r0, r6
   13700:	bl	e0ec <fputs@plt+0x4db4>
   13704:	ldr	r3, [r4, #368]	; 0x170
   13708:	ldr	r2, [r3]
   1370c:	ldr	r1, [r3, #8]
   13710:	cmp	r2, #0
   13714:	ldrne	r1, [r1]
   13718:	strne	r1, [r3, #8]
   1371c:	cmp	r2, r1
   13720:	beq	137a0 <fputs@plt+0xa468>
   13724:	ldr	r3, [r3, #8]
   13728:	mov	r0, r4
   1372c:	ldr	r5, [r3, #8]
   13730:	mov	r1, r5
   13734:	bl	135ac <fputs@plt+0xa274>
   13738:	ldr	r3, [r5, #72]	; 0x48
   1373c:	cmp	r3, #0
   13740:	beq	136a8 <fputs@plt+0xa370>
   13744:	mov	r1, r5
   13748:	mov	r0, r4
   1374c:	bl	10e20 <fputs@plt+0x7ae8>
   13750:	ldr	r3, [r4, #496]	; 0x1f0
   13754:	ldr	r1, [r4, #396]	; 0x18c
   13758:	cmp	r3, #0
   1375c:	beq	136f8 <fputs@plt+0xa3c0>
   13760:	mov	r0, r6
   13764:	bl	e04c <fputs@plt+0x4d14>
   13768:	b	136f8 <fputs@plt+0xa3c0>
   1376c:	mov	r1, r5
   13770:	mov	r0, r4
   13774:	bl	e4d8 <fputs@plt+0x51a0>
   13778:	b	136e8 <fputs@plt+0xa3b0>
   1377c:	mov	r0, r6
   13780:	bl	e010 <fputs@plt+0x4cd8>
   13784:	ldr	r3, [r4, #488]	; 0x1e8
   13788:	ldr	r1, [r4, #476]	; 0x1dc
   1378c:	cmp	r3, #0
   13790:	beq	136d4 <fputs@plt+0xa39c>
   13794:	mov	r0, r6
   13798:	bl	e088 <fputs@plt+0x4d50>
   1379c:	b	136d4 <fputs@plt+0xa39c>
   137a0:	pop	{r3, r4, r5, r6, r7, pc}
   137a4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   137a8:	mov	r6, r0
   137ac:	ldr	r4, [r0, #368]	; 0x170
   137b0:	ldr	r2, [r4]
   137b4:	cmp	r2, #0
   137b8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   137bc:	mov	r3, #0
   137c0:	str	r2, [r4, #8]
   137c4:	mov	r9, #1
   137c8:	mov	r7, r3
   137cc:	str	r3, [r0, #488]	; 0x1e8
   137d0:	str	r3, [r0, #492]	; 0x1ec
   137d4:	str	r3, [r0, #496]	; 0x1f0
   137d8:	str	r3, [r0, #500]	; 0x1f4
   137dc:	b	137fc <fputs@plt+0xa4c4>
   137e0:	ldr	r8, [r4, #8]
   137e4:	mov	r9, #1
   137e8:	ldr	r3, [r8]
   137ec:	ldr	r2, [r4]
   137f0:	cmp	r3, r2
   137f4:	str	r3, [r4, #8]
   137f8:	beq	138ac <fputs@plt+0xa574>
   137fc:	ldr	r3, [r4, #8]
   13800:	mov	r0, r6
   13804:	ldr	r5, [r3, #8]
   13808:	mov	r1, r5
   1380c:	bl	135ac <fputs@plt+0xa274>
   13810:	mov	r2, r7
   13814:	mov	r0, r6
   13818:	mov	r1, r5
   1381c:	bl	fb34 <fputs@plt+0x67fc>
   13820:	cmp	r9, #0
   13824:	mov	r7, r0
   13828:	beq	13834 <fputs@plt+0xa4fc>
   1382c:	cmp	r0, #0
   13830:	bne	13874 <fputs@plt+0xa53c>
   13834:	mov	r0, r5
   13838:	bl	c5b4 <fputs@plt+0x327c>
   1383c:	ldr	r4, [r6, #368]	; 0x170
   13840:	cmp	r0, #0
   13844:	bne	137e0 <fputs@plt+0xa4a8>
   13848:	cmp	r7, #0
   1384c:	ldr	r8, [r4, #8]
   13850:	beq	1386c <fputs@plt+0xa534>
   13854:	mov	r0, r5
   13858:	bl	c288 <fputs@plt+0x2f50>
   1385c:	cmp	r0, #0
   13860:	beq	1386c <fputs@plt+0xa534>
   13864:	mov	r9, #1
   13868:	b	137e8 <fputs@plt+0xa4b0>
   1386c:	mov	r9, #0
   13870:	b	137e8 <fputs@plt+0xa4b0>
   13874:	mov	r0, r6
   13878:	bl	1023c <fputs@plt+0x6f04>
   1387c:	cmp	r0, #0
   13880:	beq	13834 <fputs@plt+0xa4fc>
   13884:	mov	r0, r6
   13888:	bl	ffb8 <fputs@plt+0x6c80>
   1388c:	ldr	r4, [r6, #368]	; 0x170
   13890:	ldr	r8, [r4, #8]
   13894:	ldr	r5, [r8, #8]
   13898:	mov	r0, r5
   1389c:	bl	c5b4 <fputs@plt+0x327c>
   138a0:	cmp	r0, #0
   138a4:	bne	13864 <fputs@plt+0xa52c>
   138a8:	b	13854 <fputs@plt+0xa51c>
   138ac:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   138b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   138b4:	mov	r5, r0
   138b8:	ldr	r8, [r0, #368]	; 0x170
   138bc:	sub	sp, sp, #20
   138c0:	ldr	r2, [r8]
   138c4:	cmp	r2, #0
   138c8:	beq	13a30 <fputs@plt+0xa6f8>
   138cc:	ldr	r3, [r2, #8]
   138d0:	str	r2, [r8, #8]
   138d4:	str	r3, [sp, #12]
   138d8:	mov	r3, #0
   138dc:	mov	r6, r3
   138e0:	mov	r9, r3
   138e4:	str	r3, [sp, #8]
   138e8:	str	r3, [r0, #488]	; 0x1e8
   138ec:	str	r3, [r0, #492]	; 0x1ec
   138f0:	str	r3, [r0, #496]	; 0x1f0
   138f4:	str	r3, [r0, #500]	; 0x1f4
   138f8:	ldr	r3, [r8, #8]
   138fc:	mov	r0, r5
   13900:	ldr	r4, [r3, #8]
   13904:	mov	r1, r4
   13908:	bl	135ac <fputs@plt+0xa274>
   1390c:	mov	r2, r6
   13910:	mov	r1, r4
   13914:	mov	r0, r5
   13918:	bl	fb34 <fputs@plt+0x67fc>
   1391c:	mov	r6, r0
   13920:	mov	r0, r4
   13924:	bl	c544 <fputs@plt+0x320c>
   13928:	ldr	r3, [sp, #8]
   1392c:	cmp	r0, #0
   13930:	mov	r0, r4
   13934:	movne	r3, #1
   13938:	str	r3, [sp, #8]
   1393c:	bl	c47c <fputs@plt+0x3144>
   13940:	cmp	r0, #0
   13944:	mov	r0, r4
   13948:	movne	r9, #1
   1394c:	bl	c5b4 <fputs@plt+0x327c>
   13950:	cmp	r0, #0
   13954:	bne	13970 <fputs@plt+0xa638>
   13958:	cmp	r6, #0
   1395c:	beq	13a38 <fputs@plt+0xa700>
   13960:	mov	r0, r4
   13964:	bl	c288 <fputs@plt+0x2f50>
   13968:	cmp	r0, #0
   1396c:	beq	13a38 <fputs@plt+0xa700>
   13970:	ldr	sl, [r5, #368]	; 0x170
   13974:	ldr	fp, [sl, #8]
   13978:	ldr	r2, [fp]
   1397c:	mov	r0, r5
   13980:	ldr	r4, [r2, #8]
   13984:	str	r2, [sl, #8]
   13988:	mov	r1, r4
   1398c:	bl	135ac <fputs@plt+0xa274>
   13990:	mov	r2, r6
   13994:	mov	r0, r5
   13998:	mov	r1, r4
   1399c:	bl	fb34 <fputs@plt+0x67fc>
   139a0:	ldr	sl, [r5, #368]	; 0x170
   139a4:	ldr	fp, [sl, #8]
   139a8:	mov	r8, sl
   139ac:	ldr	r7, [sl]
   139b0:	cmp	fp, r7
   139b4:	mov	r6, r0
   139b8:	mov	r0, r4
   139bc:	beq	13a20 <fputs@plt+0xa6e8>
   139c0:	bl	c5b4 <fputs@plt+0x327c>
   139c4:	cmp	r0, #0
   139c8:	mov	r0, r4
   139cc:	bne	13978 <fputs@plt+0xa640>
   139d0:	cmp	r6, #0
   139d4:	beq	139e4 <fputs@plt+0xa6ac>
   139d8:	bl	c288 <fputs@plt+0x2f50>
   139dc:	cmp	r0, #0
   139e0:	bne	13978 <fputs@plt+0xa640>
   139e4:	mov	r0, r4
   139e8:	bl	c510 <fputs@plt+0x31d8>
   139ec:	subs	ip, r0, #0
   139f0:	bne	13978 <fputs@plt+0xa640>
   139f4:	ldr	r3, [sp, #8]
   139f8:	eor	r9, r9, #1
   139fc:	and	sl, r9, r3
   13a00:	ands	r9, sl, #1
   13a04:	streq	r4, [sp, #12]
   13a08:	streq	r9, [sp, #8]
   13a0c:	bne	13a5c <fputs@plt+0xa724>
   13a10:	ldr	r3, [fp]
   13a14:	cmp	r3, r7
   13a18:	str	r3, [r8, #8]
   13a1c:	bne	138f8 <fputs@plt+0xa5c0>
   13a20:	ldr	r3, [sp, #8]
   13a24:	bic	r9, r3, r9
   13a28:	tst	r9, #1
   13a2c:	bne	13a48 <fputs@plt+0xa710>
   13a30:	add	sp, sp, #20
   13a34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13a38:	ldr	r8, [r5, #368]	; 0x170
   13a3c:	ldr	fp, [r8, #8]
   13a40:	ldr	r7, [r8]
   13a44:	b	13a10 <fputs@plt+0xa6d8>
   13a48:	mov	r0, r5
   13a4c:	ldr	r1, [sp, #12]
   13a50:	add	sp, sp, #20
   13a54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a58:	b	fec0 <fputs@plt+0x6b88>
   13a5c:	ldr	r1, [sp, #12]
   13a60:	mov	r0, r5
   13a64:	str	ip, [sp, #4]
   13a68:	bl	fec0 <fputs@plt+0x6b88>
   13a6c:	ldr	r8, [r5, #368]	; 0x170
   13a70:	ldr	ip, [sp, #4]
   13a74:	ldr	r3, [r8]
   13a78:	ldr	r2, [r8, #4]
   13a7c:	cmp	r2, r3
   13a80:	str	r3, [r8, #8]
   13a84:	beq	13ae8 <fputs@plt+0xa7b0>
   13a88:	ldr	r1, [r3, #8]
   13a8c:	cmp	r4, r1
   13a90:	bne	13aa4 <fputs@plt+0xa76c>
   13a94:	b	13b00 <fputs@plt+0xa7c8>
   13a98:	ldr	r1, [r3, #8]
   13a9c:	cmp	r4, r1
   13aa0:	beq	13acc <fputs@plt+0xa794>
   13aa4:	ldr	r3, [r3]
   13aa8:	cmp	r2, r3
   13aac:	bne	13a98 <fputs@plt+0xa760>
   13ab0:	mov	r9, #0
   13ab4:	str	r2, [r8, #8]
   13ab8:	mov	fp, r2
   13abc:	str	r4, [sp, #12]
   13ac0:	str	r9, [sp, #8]
   13ac4:	ldr	r7, [r8]
   13ac8:	b	13a10 <fputs@plt+0xa6d8>
   13acc:	mov	r9, #0
   13ad0:	ldr	r7, [r8]
   13ad4:	str	r4, [sp, #12]
   13ad8:	mov	fp, r3
   13adc:	str	r9, [sp, #8]
   13ae0:	str	r3, [r8, #8]
   13ae4:	b	13a10 <fputs@plt+0xa6d8>
   13ae8:	mov	fp, r2
   13aec:	mov	r9, ip
   13af0:	str	r4, [sp, #12]
   13af4:	mov	r7, r2
   13af8:	str	ip, [sp, #8]
   13afc:	b	13a10 <fputs@plt+0xa6d8>
   13b00:	mov	fp, r3
   13b04:	mov	r9, ip
   13b08:	str	r4, [sp, #12]
   13b0c:	mov	r7, r3
   13b10:	str	ip, [sp, #8]
   13b14:	b	13a10 <fputs@plt+0xa6d8>
   13b18:	movw	r1, #12328	; 0x3028
   13b1c:	movt	r1, #3
   13b20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b24:	sub	sp, sp, #76	; 0x4c
   13b28:	ldr	r3, [r1]
   13b2c:	add	r2, r0, #48	; 0x30
   13b30:	mov	r5, r0
   13b34:	mov	r0, #24
   13b38:	str	r1, [sp, #40]	; 0x28
   13b3c:	str	r2, [sp, #36]	; 0x24
   13b40:	str	r3, [sp, #68]	; 0x44
   13b44:	bl	21de0 <_Znwj@@Base>
   13b48:	ldr	r1, [sp, #36]	; 0x24
   13b4c:	mvn	r2, #0
   13b50:	mov	fp, r0
   13b54:	bl	157d4 <fputs@plt+0xc49c>
   13b58:	ldr	ip, [r5, #408]	; 0x198
   13b5c:	mov	r0, r5
   13b60:	mov	r3, #76	; 0x4c
   13b64:	strb	r3, [sp, #55]	; 0x37
   13b68:	str	ip, [sp, #44]	; 0x2c
   13b6c:	bl	137a4 <fputs@plt+0xa46c>
   13b70:	mov	r0, r5
   13b74:	bl	138b0 <fputs@plt+0xa578>
   13b78:	ldr	r9, [r5, #368]	; 0x170
   13b7c:	ldr	r6, [r9]
   13b80:	cmp	r6, #0
   13b84:	beq	1420c <fputs@plt+0xaed4>
   13b88:	ldr	r7, [r6, #8]
   13b8c:	mov	r8, #0
   13b90:	str	r6, [r9, #8]
   13b94:	str	r8, [r5, #488]	; 0x1e8
   13b98:	mov	r0, r7
   13b9c:	str	r8, [r5, #492]	; 0x1ec
   13ba0:	str	r8, [r5, #496]	; 0x1f0
   13ba4:	str	r8, [r5, #500]	; 0x1f4
   13ba8:	bl	c5b4 <fputs@plt+0x327c>
   13bac:	cmp	r0, #0
   13bb0:	bne	13f60 <fputs@plt+0xac28>
   13bb4:	mov	r4, r0
   13bb8:	mov	r1, #0
   13bbc:	mov	r2, #3
   13bc0:	mov	r6, r1
   13bc4:	mov	sl, r1
   13bc8:	mov	r8, r1
   13bcc:	mov	r9, r1
   13bd0:	str	r1, [sp, #16]
   13bd4:	str	r2, [sp, #24]
   13bd8:	str	r1, [sp, #32]
   13bdc:	str	r1, [sp, #28]
   13be0:	str	r1, [sp, #20]
   13be4:	mov	r2, r6
   13be8:	mov	r1, r7
   13bec:	mov	r0, r5
   13bf0:	bl	fb34 <fputs@plt+0x67fc>
   13bf4:	mov	r1, r7
   13bf8:	mov	r6, r0
   13bfc:	mov	r0, r5
   13c00:	mov	r2, r6
   13c04:	bl	fbdc <fputs@plt+0x68a4>
   13c08:	mov	r0, r7
   13c0c:	bl	c47c <fputs@plt+0x3144>
   13c10:	cmp	r0, #0
   13c14:	beq	14064 <fputs@plt+0xad2c>
   13c18:	adds	r3, r9, #0
   13c1c:	ldr	ip, [sp, #24]
   13c20:	movne	r3, #1
   13c24:	cmp	ip, #1
   13c28:	movne	r3, #0
   13c2c:	cmp	r3, #0
   13c30:	beq	13cc8 <fputs@plt+0xa990>
   13c34:	ldr	r3, [r5, #368]	; 0x170
   13c38:	mov	r0, r5
   13c3c:	ldr	r2, [r3, #8]
   13c40:	ldr	r2, [r2, #4]
   13c44:	str	r2, [r3, #8]
   13c48:	bl	fdf4 <fputs@plt+0x6abc>
   13c4c:	mov	r1, fp
   13c50:	mov	r0, r9
   13c54:	bl	c890 <fputs@plt+0x3558>
   13c58:	mov	r0, #24
   13c5c:	bl	21de0 <_Znwj@@Base>
   13c60:	ldr	r1, [sp, #36]	; 0x24
   13c64:	mvn	r2, #0
   13c68:	mov	fp, r0
   13c6c:	bl	157d4 <fputs@plt+0xc49c>
   13c70:	add	r8, sp, #56	; 0x38
   13c74:	movw	r1, #21240	; 0x52f8
   13c78:	movt	r1, #2
   13c7c:	ldr	r9, [r5, #368]	; 0x170
   13c80:	mov	r0, r8
   13c84:	bl	229a4 <_ZdlPv@@Base+0xb74>
   13c88:	ldr	r3, [sp, #60]	; 0x3c
   13c8c:	cmp	r3, #0
   13c90:	ble	13ca0 <fputs@plt+0xa968>
   13c94:	mov	r0, r9
   13c98:	mov	r1, r8
   13c9c:	bl	cd04 <fputs@plt+0x39cc>
   13ca0:	mov	r0, r8
   13ca4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   13ca8:	ldr	r1, [sp, #28]
   13cac:	cmp	r1, #0
   13cb0:	beq	13cc0 <fputs@plt+0xa988>
   13cb4:	ldr	r0, [fp]
   13cb8:	ldr	r1, [sp, #28]
   13cbc:	bl	154f0 <fputs@plt+0xc1b8>
   13cc0:	mov	r8, #0
   13cc4:	mov	r9, r8
   13cc8:	mov	r0, r7
   13ccc:	mov	r2, #0
   13cd0:	str	r2, [sp, #16]
   13cd4:	bl	c60c <fputs@plt+0x32d4>
   13cd8:	ldr	ip, [sp, #16]
   13cdc:	mov	r3, #76	; 0x4c
   13ce0:	strb	r3, [sp, #55]	; 0x37
   13ce4:	mov	sl, #1
   13ce8:	str	ip, [sp, #32]
   13cec:	str	ip, [sp, #24]
   13cf0:	str	r0, [sp, #20]
   13cf4:	mov	r0, r7
   13cf8:	bl	c47c <fputs@plt+0x3144>
   13cfc:	cmp	r0, #0
   13d00:	beq	14108 <fputs@plt+0xadd0>
   13d04:	rsbs	r3, r9, #1
   13d08:	movcc	r3, #0
   13d0c:	cmp	r4, #0
   13d10:	moveq	r3, #0
   13d14:	cmp	r3, #0
   13d18:	beq	14004 <fputs@plt+0xaccc>
   13d1c:	mov	r1, r4
   13d20:	mov	r0, r5
   13d24:	bl	fcf0 <fputs@plt+0x69b8>
   13d28:	mov	r4, #0
   13d2c:	mov	r9, r0
   13d30:	ldr	r3, [r7, #72]	; 0x48
   13d34:	cmp	r3, #0
   13d38:	beq	13d4c <fputs@plt+0xaa14>
   13d3c:	mov	r0, r7
   13d40:	bl	c544 <fputs@plt+0x320c>
   13d44:	cmp	r0, #0
   13d48:	beq	13dac <fputs@plt+0xaa74>
   13d4c:	cmp	r9, #0
   13d50:	beq	13dac <fputs@plt+0xaa74>
   13d54:	ldr	r3, [sp, #20]
   13d58:	cmp	r3, #0
   13d5c:	bne	142c8 <fputs@plt+0xaf90>
   13d60:	ldr	r3, [r5, #368]	; 0x170
   13d64:	mov	r0, r5
   13d68:	ldr	r2, [r3, #8]
   13d6c:	ldr	r2, [r2, #4]
   13d70:	str	r2, [r3, #8]
   13d74:	bl	fdf4 <fputs@plt+0x6abc>
   13d78:	mov	r1, fp
   13d7c:	mov	r0, r9
   13d80:	bl	c890 <fputs@plt+0x3558>
   13d84:	mov	r0, #24
   13d88:	bl	21de0 <_Znwj@@Base>
   13d8c:	ldr	r1, [sp, #36]	; 0x24
   13d90:	mvn	r2, #0
   13d94:	mov	fp, r0
   13d98:	bl	157d4 <fputs@plt+0xc49c>
   13d9c:	mov	r8, #0
   13da0:	mov	r1, #3
   13da4:	mov	r9, r8
   13da8:	str	r1, [sp, #24]
   13dac:	ldr	r3, [r5, #368]	; 0x170
   13db0:	ldr	r2, [r3, #8]
   13db4:	ldr	r1, [r3]
   13db8:	ldr	r2, [r2]
   13dbc:	cmp	r2, r1
   13dc0:	str	r2, [r3, #8]
   13dc4:	beq	141c8 <fputs@plt+0xae90>
   13dc8:	ldr	r7, [r2, #8]
   13dcc:	mov	r0, r5
   13dd0:	mov	r1, r7
   13dd4:	bl	135ac <fputs@plt+0xa274>
   13dd8:	cmp	r7, #0
   13ddc:	beq	141d4 <fputs@plt+0xae9c>
   13de0:	mov	r0, r7
   13de4:	bl	c5b4 <fputs@plt+0x327c>
   13de8:	cmp	r0, #0
   13dec:	bne	13ed0 <fputs@plt+0xab98>
   13df0:	cmp	r6, #0
   13df4:	beq	13e08 <fputs@plt+0xaad0>
   13df8:	mov	r0, r7
   13dfc:	bl	c288 <fputs@plt+0x2f50>
   13e00:	cmp	r0, #0
   13e04:	bne	13ed0 <fputs@plt+0xab98>
   13e08:	ldr	r3, [r5, #368]	; 0x170
   13e0c:	ldr	r2, [r3]
   13e10:	ldr	r1, [r3, #8]
   13e14:	cmp	r1, r2
   13e18:	bne	13be4 <fputs@plt+0xa8ac>
   13e1c:	cmp	r9, #0
   13e20:	str	r2, [r3, #8]
   13e24:	beq	1420c <fputs@plt+0xaed4>
   13e28:	cmp	r8, #0
   13e2c:	beq	13e50 <fputs@plt+0xab18>
   13e30:	ldr	r1, [r2, #8]
   13e34:	cmp	r8, r1
   13e38:	beq	13e50 <fputs@plt+0xab18>
   13e3c:	ldr	r2, [r2, #4]
   13e40:	ldr	r1, [r2, #8]
   13e44:	cmp	r8, r1
   13e48:	bne	13e3c <fputs@plt+0xab04>
   13e4c:	str	r2, [r3, #8]
   13e50:	mov	r0, r5
   13e54:	add	r8, sp, #56	; 0x38
   13e58:	bl	fdf4 <fputs@plt+0x6abc>
   13e5c:	mov	r0, r9
   13e60:	mov	r1, fp
   13e64:	bl	c890 <fputs@plt+0x3558>
   13e68:	mov	r0, r8
   13e6c:	movw	r1, #21280	; 0x5320
   13e70:	movt	r1, #2
   13e74:	ldr	r4, [r5, #368]	; 0x170
   13e78:	bl	229a4 <_ZdlPv@@Base+0xb74>
   13e7c:	ldr	r3, [sp, #60]	; 0x3c
   13e80:	cmp	r3, #0
   13e84:	ble	13e94 <fputs@plt+0xab5c>
   13e88:	mov	r0, r4
   13e8c:	mov	r1, r8
   13e90:	bl	cd04 <fputs@plt+0x39cc>
   13e94:	mov	r0, r8
   13e98:	bl	22a90 <_ZdlPv@@Base+0xc60>
   13e9c:	ldr	r2, [sp, #44]	; 0x2c
   13ea0:	mov	r3, #0
   13ea4:	str	r3, [r5, #412]	; 0x19c
   13ea8:	str	r3, [r5, #420]	; 0x1a4
   13eac:	str	r2, [r5, #408]	; 0x198
   13eb0:	str	r3, [r5, #388]	; 0x184
   13eb4:	ldr	ip, [sp, #40]	; 0x28
   13eb8:	ldr	r2, [sp, #68]	; 0x44
   13ebc:	ldr	r3, [ip]
   13ec0:	cmp	r2, r3
   13ec4:	bne	143a8 <fputs@plt+0xb070>
   13ec8:	add	sp, sp, #76	; 0x4c
   13ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ed0:	ldr	r3, [r5, #368]	; 0x170
   13ed4:	ldr	r2, [r3, #8]
   13ed8:	ldr	r1, [r3]
   13edc:	ldr	r2, [r2]
   13ee0:	cmp	r2, r1
   13ee4:	str	r2, [r3, #8]
   13ee8:	beq	13fb4 <fputs@plt+0xac7c>
   13eec:	ldr	r4, [r2, #8]
   13ef0:	mov	r0, r5
   13ef4:	mov	r1, r4
   13ef8:	bl	135ac <fputs@plt+0xa274>
   13efc:	mov	r2, r6
   13f00:	mov	r0, r5
   13f04:	mov	r1, r4
   13f08:	bl	fb34 <fputs@plt+0x67fc>
   13f0c:	cmp	r4, #0
   13f10:	mov	r6, r0
   13f14:	beq	13f40 <fputs@plt+0xac08>
   13f18:	mov	r0, r4
   13f1c:	bl	c5b4 <fputs@plt+0x327c>
   13f20:	cmp	r0, #0
   13f24:	bne	13ed0 <fputs@plt+0xab98>
   13f28:	cmp	r6, #0
   13f2c:	beq	13f40 <fputs@plt+0xac08>
   13f30:	mov	r0, r4
   13f34:	bl	c288 <fputs@plt+0x2f50>
   13f38:	cmp	r0, #0
   13f3c:	bne	13ed0 <fputs@plt+0xab98>
   13f40:	cmp	sl, #0
   13f44:	movne	r8, r4
   13f48:	cmp	r4, #0
   13f4c:	beq	143e4 <fputs@plt+0xb0ac>
   13f50:	mov	sl, #0
   13f54:	mov	r7, r4
   13f58:	str	sl, [sp, #20]
   13f5c:	b	13e08 <fputs@plt+0xaad0>
   13f60:	ldr	r3, [r6]
   13f64:	mov	r0, r5
   13f68:	cmp	r6, r3
   13f6c:	str	r3, [r9, #8]
   13f70:	ldrne	r4, [r3, #8]
   13f74:	moveq	r4, r8
   13f78:	mov	r1, r4
   13f7c:	bl	135ac <fputs@plt+0xa274>
   13f80:	ldr	r3, [r5, #368]	; 0x170
   13f84:	ldr	r2, [r3, #8]
   13f88:	ldr	r3, [r3]
   13f8c:	cmp	r2, r3
   13f90:	movne	r7, r4
   13f94:	bne	13bb8 <fputs@plt+0xa880>
   13f98:	cmp	fp, #0
   13f9c:	beq	13eb4 <fputs@plt+0xab7c>
   13fa0:	mov	r0, fp
   13fa4:	bl	15810 <fputs@plt+0xc4d8>
   13fa8:	mov	r0, fp
   13fac:	bl	21e30 <_ZdlPv@@Base>
   13fb0:	b	13eb4 <fputs@plt+0xab7c>
   13fb4:	mov	r0, r5
   13fb8:	mov	r1, #0
   13fbc:	bl	135ac <fputs@plt+0xa274>
   13fc0:	mov	r2, r6
   13fc4:	mov	r0, r5
   13fc8:	mov	r1, #0
   13fcc:	bl	fb34 <fputs@plt+0x67fc>
   13fd0:	mov	r4, #0
   13fd4:	mov	r6, r0
   13fd8:	b	13f40 <fputs@plt+0xac08>
   13fdc:	ldr	r3, [r7, #72]	; 0x48
   13fe0:	cmp	r3, #0
   13fe4:	bne	14004 <fputs@plt+0xaccc>
   13fe8:	ldr	r1, [sp, #24]
   13fec:	cmp	r1, #0
   13ff0:	beq	14394 <fputs@plt+0xb05c>
   13ff4:	cmp	r1, #2
   13ff8:	bne	14108 <fputs@plt+0xadd0>
   13ffc:	ldr	r2, [r7, #60]	; 0x3c
   14000:	str	r2, [sp, #32]
   14004:	mov	r0, r7
   14008:	bl	c378 <fputs@plt+0x3040>
   1400c:	cmp	r0, #0
   14010:	beq	1412c <fputs@plt+0xadf4>
   14014:	cmp	r9, #0
   14018:	beq	1412c <fputs@plt+0xadf4>
   1401c:	ldr	r3, [r5, #368]	; 0x170
   14020:	mov	r0, r5
   14024:	ldr	r2, [r3, #8]
   14028:	ldr	r2, [r2, #4]
   1402c:	str	r2, [r3, #8]
   14030:	bl	fdf4 <fputs@plt+0x6abc>
   14034:	mov	r1, fp
   14038:	mov	r0, r9
   1403c:	bl	c890 <fputs@plt+0x3558>
   14040:	mov	r0, #24
   14044:	bl	21de0 <_Znwj@@Base>
   14048:	ldr	r1, [sp, #36]	; 0x24
   1404c:	mvn	r2, #0
   14050:	mov	fp, r0
   14054:	bl	157d4 <fputs@plt+0xc49c>
   14058:	mov	r8, #0
   1405c:	mov	r9, r8
   14060:	b	13d30 <fputs@plt+0xa9f8>
   14064:	mov	r0, r7
   14068:	bl	c544 <fputs@plt+0x320c>
   1406c:	cmp	r0, #0
   14070:	mov	r0, r7
   14074:	bne	14228 <fputs@plt+0xaef0>
   14078:	bl	c578 <fputs@plt+0x3240>
   1407c:	cmp	r0, #0
   14080:	beq	13fdc <fputs@plt+0xaca4>
   14084:	adds	r3, r9, #0
   14088:	ldr	ip, [sp, #24]
   1408c:	movne	r3, #1
   14090:	cmp	ip, #0
   14094:	movne	r3, #0
   14098:	cmp	r3, #0
   1409c:	bne	14300 <fputs@plt+0xafc8>
   140a0:	ldr	r1, [sp, #28]
   140a4:	cmp	r1, #0
   140a8:	beq	140b4 <fputs@plt+0xad7c>
   140ac:	ldr	r0, [fp]
   140b0:	bl	154f0 <fputs@plt+0xc1b8>
   140b4:	mov	r1, #2
   140b8:	mov	r0, fp
   140bc:	bl	16474 <fputs@plt+0xd13c>
   140c0:	ldr	r3, [r5, #388]	; 0x184
   140c4:	ldr	r2, [r5, #408]	; 0x198
   140c8:	cmp	r3, #0
   140cc:	ldrgt	r3, [r5, #420]	; 0x1a4
   140d0:	ldrle	r3, [r5, #412]	; 0x19c
   140d4:	add	r2, r0, r2
   140d8:	mov	r0, r7
   140dc:	add	r3, r2, r3
   140e0:	mov	r2, #0
   140e4:	str	r3, [sp, #16]
   140e8:	str	r2, [sp, #32]
   140ec:	bl	c47c <fputs@plt+0x3144>
   140f0:	mov	r3, #1
   140f4:	mov	ip, #2
   140f8:	str	r3, [sp, #20]
   140fc:	str	ip, [sp, #24]
   14100:	cmp	r0, #0
   14104:	bne	13d04 <fputs@plt+0xa9cc>
   14108:	mov	r0, r7
   1410c:	bl	c544 <fputs@plt+0x320c>
   14110:	cmp	r0, #0
   14114:	bne	13d04 <fputs@plt+0xa9cc>
   14118:	mov	r0, r7
   1411c:	bl	c578 <fputs@plt+0x3240>
   14120:	cmp	r0, #0
   14124:	bne	13d04 <fputs@plt+0xa9cc>
   14128:	b	14004 <fputs@plt+0xaccc>
   1412c:	mov	r0, r7
   14130:	bl	c510 <fputs@plt+0x31d8>
   14134:	cmp	r0, #0
   14138:	beq	13d30 <fputs@plt+0xa9f8>
   1413c:	ldr	r2, [sp, #24]
   14140:	ldr	r3, [r7, #48]	; 0x30
   14144:	cmp	r2, #0
   14148:	str	r3, [sp, #28]
   1414c:	beq	142f0 <fputs@plt+0xafb8>
   14150:	ldr	r0, [fp]
   14154:	ldr	r1, [sp, #28]
   14158:	bl	15374 <fputs@plt+0xc03c>
   1415c:	cmp	r0, #0
   14160:	bne	13d30 <fputs@plt+0xa9f8>
   14164:	cmp	r9, #0
   14168:	beq	141b4 <fputs@plt+0xae7c>
   1416c:	ldr	r3, [r5, #368]	; 0x170
   14170:	mov	r0, r5
   14174:	ldr	r2, [r3, #8]
   14178:	ldr	r2, [r2, #4]
   1417c:	str	r2, [r3, #8]
   14180:	bl	fdf4 <fputs@plt+0x6abc>
   14184:	mov	r1, fp
   14188:	mov	r0, r9
   1418c:	bl	c890 <fputs@plt+0x3558>
   14190:	mov	r0, #24
   14194:	bl	21de0 <_Znwj@@Base>
   14198:	ldr	r1, [sp, #36]	; 0x24
   1419c:	mvn	r2, #0
   141a0:	mov	fp, r0
   141a4:	bl	157d4 <fputs@plt+0xc49c>
   141a8:	mov	r8, #0
   141ac:	mov	ip, #3
   141b0:	str	ip, [sp, #24]
   141b4:	ldr	r0, [fp]
   141b8:	mov	r9, #0
   141bc:	ldr	r1, [sp, #28]
   141c0:	bl	154f0 <fputs@plt+0xc1b8>
   141c4:	b	13d30 <fputs@plt+0xa9f8>
   141c8:	mov	r0, r5
   141cc:	mov	r1, #0
   141d0:	bl	135ac <fputs@plt+0xa274>
   141d4:	ldr	r3, [r5, #368]	; 0x170
   141d8:	cmp	sl, #0
   141dc:	movne	r2, #0
   141e0:	ldrne	r1, [r3]
   141e4:	movne	r8, r2
   141e8:	strne	r1, [r3, #8]
   141ec:	strne	r2, [r5, #488]	; 0x1e8
   141f0:	strne	r2, [r5, #492]	; 0x1ec
   141f4:	strne	r2, [r5, #496]	; 0x1f0
   141f8:	strne	r2, [r5, #500]	; 0x1f4
   141fc:	cmp	r9, #0
   14200:	ldr	r2, [r3]
   14204:	str	r2, [r3, #8]
   14208:	bne	13e28 <fputs@plt+0xaaf0>
   1420c:	cmp	fp, #0
   14210:	beq	13e9c <fputs@plt+0xab64>
   14214:	mov	r0, fp
   14218:	bl	15810 <fputs@plt+0xc4d8>
   1421c:	mov	r0, fp
   14220:	bl	21e30 <_ZdlPv@@Base>
   14224:	b	13e9c <fputs@plt+0xab64>
   14228:	add	r1, sp, #55	; 0x37
   1422c:	bl	c750 <fputs@plt+0x3418>
   14230:	mov	r2, #76	; 0x4c
   14234:	strb	r2, [sp, #55]	; 0x37
   14238:	mov	r3, r0
   1423c:	mov	r1, r0
   14240:	mov	r0, fp
   14244:	str	r3, [sp, #12]
   14248:	bl	15cb0 <fputs@plt+0xc978>
   1424c:	ldr	r2, [r5, #388]	; 0x184
   14250:	ldr	r1, [r5, #408]	; 0x198
   14254:	cmp	r2, #0
   14258:	ldr	r3, [sp, #12]
   1425c:	ldrgt	r2, [r5, #420]	; 0x1a4
   14260:	ldrle	r2, [r5, #412]	; 0x19c
   14264:	add	r2, r1, r2
   14268:	add	r2, r3, r2
   1426c:	str	r2, [sp, #32]
   14270:	str	r0, [sp, #20]
   14274:	mov	r0, fp
   14278:	ldr	ip, [sp, #20]
   1427c:	add	r1, ip, #1
   14280:	bl	16474 <fputs@plt+0xd13c>
   14284:	cmp	r0, #0
   14288:	str	r0, [sp, #16]
   1428c:	ble	14380 <fputs@plt+0xb048>
   14290:	ldr	r3, [r5, #388]	; 0x184
   14294:	mov	r0, r7
   14298:	ldr	r2, [r5, #408]	; 0x198
   1429c:	cmp	r3, #0
   142a0:	ldr	r1, [sp, #16]
   142a4:	ldrgt	r3, [r5, #420]	; 0x1a4
   142a8:	ldrle	r3, [r5, #412]	; 0x19c
   142ac:	add	r3, r2, r3
   142b0:	mov	r2, #1
   142b4:	add	r1, r1, r3
   142b8:	str	r2, [sp, #24]
   142bc:	str	r1, [sp, #16]
   142c0:	bl	c47c <fputs@plt+0x3144>
   142c4:	b	13cfc <fputs@plt+0xa9c4>
   142c8:	ldrb	ip, [sp, #55]	; 0x37
   142cc:	mov	r0, fp
   142d0:	ldr	r1, [sp, #20]
   142d4:	ldr	r2, [sp, #32]
   142d8:	ldr	r3, [sp, #16]
   142dc:	str	ip, [sp]
   142e0:	bl	15b70 <fputs@plt+0xc838>
   142e4:	cmp	r0, #0
   142e8:	beq	13d60 <fputs@plt+0xaa28>
   142ec:	b	13dac <fputs@plt+0xaa74>
   142f0:	ldr	r0, [fp]
   142f4:	mov	r1, r3
   142f8:	bl	156a0 <fputs@plt+0xc368>
   142fc:	b	14150 <fputs@plt+0xae18>
   14300:	ldr	r3, [r5, #368]	; 0x170
   14304:	mov	r0, r5
   14308:	ldr	r2, [r3, #8]
   1430c:	ldr	r2, [r2, #4]
   14310:	str	r2, [r3, #8]
   14314:	bl	fdf4 <fputs@plt+0x6abc>
   14318:	mov	r1, fp
   1431c:	mov	r0, r9
   14320:	bl	c890 <fputs@plt+0x3558>
   14324:	mov	r0, #24
   14328:	bl	21de0 <_Znwj@@Base>
   1432c:	ldr	r1, [sp, #36]	; 0x24
   14330:	mvn	r2, #0
   14334:	mov	fp, r0
   14338:	bl	157d4 <fputs@plt+0xc49c>
   1433c:	add	r8, sp, #56	; 0x38
   14340:	movw	r1, #21260	; 0x530c
   14344:	movt	r1, #2
   14348:	ldr	r9, [r5, #368]	; 0x170
   1434c:	mov	r0, r8
   14350:	bl	229a4 <_ZdlPv@@Base+0xb74>
   14354:	ldr	r3, [sp, #60]	; 0x3c
   14358:	cmp	r3, #0
   1435c:	ble	1436c <fputs@plt+0xb034>
   14360:	mov	r0, r9
   14364:	mov	r1, r8
   14368:	bl	cd04 <fputs@plt+0x39cc>
   1436c:	mov	r0, r8
   14370:	mov	r8, #0
   14374:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14378:	mov	r9, r8
   1437c:	b	140a0 <fputs@plt+0xad68>
   14380:	mov	r0, r7
   14384:	mov	r1, #1
   14388:	str	r1, [sp, #24]
   1438c:	bl	c47c <fputs@plt+0x3144>
   14390:	b	13cfc <fputs@plt+0xa9c4>
   14394:	ldr	r3, [r7, #60]	; 0x3c
   14398:	ldr	ip, [r7, #68]	; 0x44
   1439c:	str	r3, [sp, #32]
   143a0:	str	ip, [sp, #16]
   143a4:	b	14004 <fputs@plt+0xaccc>
   143a8:	bl	923c <__stack_chk_fail@plt>
   143ac:	mov	r0, fp
   143b0:	bl	21e30 <_ZdlPv@@Base>
   143b4:	bl	9110 <__cxa_end_cleanup@plt>
   143b8:	b	143ac <fputs@plt+0xb074>
   143bc:	b	143ac <fputs@plt+0xb074>
   143c0:	mov	r0, r8
   143c4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   143c8:	bl	9110 <__cxa_end_cleanup@plt>
   143cc:	b	143ac <fputs@plt+0xb074>
   143d0:	b	143ac <fputs@plt+0xb074>
   143d4:	mov	r0, r8
   143d8:	bl	22a90 <_ZdlPv@@Base+0xc60>
   143dc:	bl	9110 <__cxa_end_cleanup@plt>
   143e0:	b	143ac <fputs@plt+0xb074>
   143e4:	ldr	r3, [r5, #368]	; 0x170
   143e8:	ldr	r2, [r3]
   143ec:	b	13e1c <fputs@plt+0xaae4>
   143f0:	mov	r0, r8
   143f4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   143f8:	bl	9110 <__cxa_end_cleanup@plt>
   143fc:	push	{r3, r4, r5, lr}
   14400:	mov	r2, #1
   14404:	ldr	r3, [r0, #104]	; 0x68
   14408:	mov	r4, r0
   1440c:	str	r2, [r0, #360]	; 0x168
   14410:	cmp	r3, #0
   14414:	ble	1441c <fputs@plt+0xb0e4>
   14418:	bl	e230 <fputs@plt+0x4ef8>
   1441c:	mov	r0, r4
   14420:	bl	13b18 <fputs@plt+0xa7e0>
   14424:	mov	r0, r4
   14428:	bl	13680 <fputs@plt+0xa348>
   1442c:	ldr	r0, [r4, #372]	; 0x174
   14430:	bl	17574 <fputs@plt+0xe23c>
   14434:	ldr	r0, [r4, #372]	; 0x174
   14438:	bl	16e40 <fputs@plt+0xdb08>
   1443c:	ldr	r5, [r4, #368]	; 0x170
   14440:	cmp	r5, #0
   14444:	beq	14460 <fputs@plt+0xb128>
   14448:	add	r0, r5, #12
   1444c:	bl	bc3c <fputs@plt+0x2904>
   14450:	mov	r0, r5
   14454:	bl	c970 <fputs@plt+0x3638>
   14458:	mov	r0, r5
   1445c:	bl	21e30 <_ZdlPv@@Base>
   14460:	mov	r0, #20
   14464:	bl	21de0 <_Znwj@@Base>
   14468:	mov	r3, #0
   1446c:	str	r3, [r0]
   14470:	str	r3, [r0, #4]
   14474:	str	r3, [r0, #8]
   14478:	str	r3, [r0, #12]
   1447c:	str	r3, [r0, #16]
   14480:	str	r0, [r4, #368]	; 0x170
   14484:	pop	{r3, r4, r5, pc}
   14488:	ldr	r3, [r0, #104]	; 0x68
   1448c:	push	{r4, lr}
   14490:	cmp	r3, #0
   14494:	mov	r4, r0
   14498:	ble	144a0 <fputs@plt+0xb168>
   1449c:	bl	e230 <fputs@plt+0x4ef8>
   144a0:	mov	r0, r4
   144a4:	pop	{r4, lr}
   144a8:	b	143fc <fputs@plt+0xb0c4>
   144ac:	movw	r3, #8488	; 0x2128
   144b0:	movt	r3, #3
   144b4:	push	{r4, lr}
   144b8:	mov	r0, r1
   144bc:	ldr	r4, [r3]
   144c0:	cmp	r4, #1
   144c4:	beq	144e4 <fputs@plt+0xb1ac>
   144c8:	cmp	r0, #0
   144cc:	add	r3, r4, r4, lsr #31
   144d0:	mov	r1, r4
   144d4:	blt	144ec <fputs@plt+0xb1b4>
   144d8:	add	r0, r0, r3, asr #1
   144dc:	sub	r0, r0, #1
   144e0:	bl	929c <__aeabi_idiv@plt>
   144e4:	mul	r0, r4, r0
   144e8:	pop	{r4, pc}
   144ec:	rsb	r0, r0, r3, asr #1
   144f0:	sub	r0, r0, #1
   144f4:	bl	929c <__aeabi_idiv@plt>
   144f8:	rsb	r0, r0, #0
   144fc:	mul	r0, r4, r0
   14500:	pop	{r4, pc}
   14504:	movw	r3, #12400	; 0x3070
   14508:	movt	r3, #3
   1450c:	push	{r4, r5, r6, lr}
   14510:	mov	r5, r1
   14514:	ldr	r3, [r3, #76]	; 0x4c
   14518:	cmp	r3, #0
   1451c:	popeq	{r4, r5, r6, pc}
   14520:	cmp	r1, #0
   14524:	movw	r4, #12388	; 0x3064
   14528:	movt	r4, #3
   1452c:	bne	1458c <fputs@plt+0xb254>
   14530:	movw	r3, #8464	; 0x2110
   14534:	movt	r3, #3
   14538:	ldr	r3, [r3, #4]
   1453c:	cmp	r3, #0
   14540:	ldr	r3, [r4]
   14544:	movweq	r0, #21296	; 0x5330
   14548:	movwne	r0, #21468	; 0x53dc
   1454c:	moveq	r1, #1
   14550:	movteq	r0, #2
   14554:	moveq	r2, #171	; 0xab
   14558:	movne	r1, #1
   1455c:	movtne	r0, #2
   14560:	movne	r2, #169	; 0xa9
   14564:	bl	91f4 <fwrite@plt>
   14568:	cmp	r5, #0
   1456c:	popeq	{r4, r5, r6, pc}
   14570:	ldr	r3, [r4]
   14574:	movw	r0, #21640	; 0x5488
   14578:	mov	r1, #1
   1457c:	movt	r0, #2
   14580:	mov	r2, #4
   14584:	pop	{r4, r5, r6, lr}
   14588:	b	91f4 <fwrite@plt>
   1458c:	movw	r0, #18576	; 0x4890
   14590:	mov	r1, #1
   14594:	ldr	r3, [r4]
   14598:	mov	r2, #3
   1459c:	movt	r0, #2
   145a0:	bl	91f4 <fwrite@plt>
   145a4:	b	14530 <fputs@plt+0xb1f8>
   145a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145ac:	movw	r6, #12328	; 0x3028
   145b0:	movt	r6, #3
   145b4:	sub	sp, sp, #28
   145b8:	movw	r7, #12400	; 0x3070
   145bc:	movt	r7, #3
   145c0:	ldr	ip, [r6]
   145c4:	mov	r8, r0
   145c8:	ldr	r0, [r0, #372]	; 0x174
   145cc:	mov	sl, r3
   145d0:	mov	r5, r1
   145d4:	mov	fp, r2
   145d8:	str	ip, [sp, #20]
   145dc:	movw	r4, #12388	; 0x3064
   145e0:	ldr	r9, [sp, #64]	; 0x40
   145e4:	bl	17574 <fputs@plt+0xe23c>
   145e8:	bl	b53c <fputs@plt+0x2204>
   145ec:	ldr	r3, [r7, #80]	; 0x50
   145f0:	movt	r4, #3
   145f4:	cmp	r3, #0
   145f8:	bne	147a0 <fputs@plt+0xb468>
   145fc:	mov	r0, r8
   14600:	mov	r1, #0
   14604:	bl	14504 <fputs@plt+0xb1cc>
   14608:	ldr	r3, [r4]
   1460c:	movw	r0, #21836	; 0x554c
   14610:	mov	r1, #1
   14614:	movt	r0, #2
   14618:	mov	r2, #2
   1461c:	bl	91f4 <fwrite@plt>
   14620:	ldr	ip, [fp]
   14624:	ldrb	r3, [ip]
   14628:	cmp	r3, #0
   1462c:	beq	14700 <fputs@plt+0xb3c8>
   14630:	ldr	r3, [fp, #4]
   14634:	ldm	r5, {r1, r2}
   14638:	cmp	r3, r2
   1463c:	beq	1482c <fputs@plt+0xb4f4>
   14640:	ldm	r9, {r1, r2}
   14644:	cmp	r3, r2
   14648:	beq	146f8 <fputs@plt+0xb3c0>
   1464c:	mov	r1, fp
   14650:	movw	r2, #22040	; 0x5618
   14654:	mov	r0, r8
   14658:	movt	r2, #2
   1465c:	bl	12ba8 <fputs@plt+0x9870>
   14660:	ldr	r3, [sl]
   14664:	mov	fp, #1
   14668:	ldrb	r2, [r3]
   1466c:	cmp	r2, #0
   14670:	bne	14714 <fputs@plt+0xb3dc>
   14674:	movw	r1, #21852	; 0x555c
   14678:	add	r0, sp, #8
   1467c:	movt	r1, #2
   14680:	bl	229a4 <_ZdlPv@@Base+0xb74>
   14684:	ldr	sl, [r5, #4]
   14688:	ldr	r3, [sp, #12]
   1468c:	ldr	ip, [r5]
   14690:	cmp	sl, r3
   14694:	ldr	r1, [sp, #8]
   14698:	beq	14804 <fputs@plt+0xb4cc>
   1469c:	ldrb	r3, [ip]
   146a0:	cmp	r3, #0
   146a4:	bne	14754 <fputs@plt+0xb41c>
   146a8:	add	r0, sp, #8
   146ac:	bl	22a90 <_ZdlPv@@Base+0xc60>
   146b0:	ldr	r3, [r4]
   146b4:	movw	r0, #21876	; 0x5574
   146b8:	mov	r1, #1
   146bc:	movt	r0, #2
   146c0:	mov	r2, #3
   146c4:	movw	r4, #12388	; 0x3064
   146c8:	bl	91f4 <fwrite@plt>
   146cc:	ldr	r3, [r7, #80]	; 0x50
   146d0:	movt	r4, #3
   146d4:	cmp	r3, #0
   146d8:	bne	147bc <fputs@plt+0xb484>
   146dc:	bl	b53c <fputs@plt+0x2204>
   146e0:	ldr	r2, [sp, #20]
   146e4:	ldr	r3, [r6]
   146e8:	cmp	r2, r3
   146ec:	bne	14918 <fputs@plt+0xb5e0>
   146f0:	add	sp, sp, #28
   146f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   146f8:	cmp	r3, #0
   146fc:	bne	14864 <fputs@plt+0xb52c>
   14700:	mov	fp, r3
   14704:	ldr	r3, [sl]
   14708:	ldrb	r2, [r3]
   1470c:	cmp	r2, #0
   14710:	beq	14674 <fputs@plt+0xb33c>
   14714:	ldr	ip, [sl, #4]
   14718:	ldm	r5, {r1, r2}
   1471c:	cmp	ip, r2
   14720:	beq	14880 <fputs@plt+0xb548>
   14724:	ldm	r9, {r1, r2}
   14728:	cmp	ip, r2
   1472c:	beq	1490c <fputs@plt+0xb5d4>
   14730:	cmp	fp, #0
   14734:	bne	148f0 <fputs@plt+0xb5b8>
   14738:	mov	r1, sl
   1473c:	movw	r2, #21844	; 0x5554
   14740:	mov	r0, r8
   14744:	movt	r2, #2
   14748:	bl	12ba8 <fputs@plt+0x9870>
   1474c:	mov	fp, #1
   14750:	b	14674 <fputs@plt+0xb33c>
   14754:	ldm	r9, {r1, r3}
   14758:	cmp	sl, r3
   1475c:	beq	148d0 <fputs@plt+0xb598>
   14760:	add	r0, sp, #8
   14764:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14768:	cmp	fp, #0
   1476c:	beq	14788 <fputs@plt+0xb450>
   14770:	movw	r0, #21840	; 0x5550
   14774:	mov	r1, #1
   14778:	movt	r0, #2
   1477c:	mov	r2, #3
   14780:	ldr	r3, [r4]
   14784:	bl	91f4 <fwrite@plt>
   14788:	mov	r0, r8
   1478c:	mov	r1, r5
   14790:	movw	r2, #21872	; 0x5570
   14794:	movt	r2, #2
   14798:	bl	12ba8 <fputs@plt+0x9870>
   1479c:	b	146b0 <fputs@plt+0xb378>
   147a0:	movw	r0, #21648	; 0x5490
   147a4:	mov	r1, #1
   147a8:	ldr	r3, [r4]
   147ac:	mov	r2, #184	; 0xb8
   147b0:	movt	r0, #2
   147b4:	bl	91f4 <fwrite@plt>
   147b8:	b	145fc <fputs@plt+0xb2c4>
   147bc:	mov	r2, #117	; 0x75
   147c0:	ldr	r3, [r4]
   147c4:	mov	r1, #1
   147c8:	movw	r0, #21880	; 0x5578
   147cc:	movt	r0, #2
   147d0:	bl	91f4 <fwrite@plt>
   147d4:	movw	r3, #12264	; 0x2fe8
   147d8:	movt	r3, #3
   147dc:	ldr	r1, [r4]
   147e0:	ldr	r0, [r3]
   147e4:	bl	9338 <fputs@plt>
   147e8:	ldr	r3, [r4]
   147ec:	movw	r0, #22000	; 0x55f0
   147f0:	mov	r1, #1
   147f4:	mov	r2, #36	; 0x24
   147f8:	movt	r0, #2
   147fc:	bl	91f4 <fwrite@plt>
   14800:	b	146dc <fputs@plt+0xb3a4>
   14804:	cmp	sl, #0
   14808:	beq	146a8 <fputs@plt+0xb370>
   1480c:	mov	r0, ip
   14810:	mov	r2, sl
   14814:	str	ip, [sp]
   14818:	bl	9068 <memcmp@plt>
   1481c:	ldr	ip, [sp]
   14820:	cmp	r0, #0
   14824:	bne	1469c <fputs@plt+0xb364>
   14828:	b	146a8 <fputs@plt+0xb370>
   1482c:	cmp	r3, #0
   14830:	beq	14700 <fputs@plt+0xb3c8>
   14834:	mov	r0, ip
   14838:	mov	r2, r3
   1483c:	str	r3, [sp, #4]
   14840:	str	ip, [sp]
   14844:	bl	9068 <memcmp@plt>
   14848:	ldr	r3, [sp, #4]
   1484c:	ldr	ip, [sp]
   14850:	cmp	r0, #0
   14854:	beq	14878 <fputs@plt+0xb540>
   14858:	ldm	r9, {r1, r2}
   1485c:	cmp	r3, r2
   14860:	bne	1464c <fputs@plt+0xb314>
   14864:	mov	r0, ip
   14868:	mov	r2, r3
   1486c:	bl	9068 <memcmp@plt>
   14870:	cmp	r0, #0
   14874:	bne	1464c <fputs@plt+0xb314>
   14878:	mov	fp, r0
   1487c:	b	14704 <fputs@plt+0xb3cc>
   14880:	cmp	ip, #0
   14884:	beq	14674 <fputs@plt+0xb33c>
   14888:	mov	r0, r3
   1488c:	mov	r2, ip
   14890:	str	r3, [sp, #4]
   14894:	str	ip, [sp]
   14898:	bl	9068 <memcmp@plt>
   1489c:	ldr	r3, [sp, #4]
   148a0:	ldr	ip, [sp]
   148a4:	cmp	r0, #0
   148a8:	beq	14674 <fputs@plt+0xb33c>
   148ac:	ldm	r9, {r1, r2}
   148b0:	cmp	ip, r2
   148b4:	bne	14730 <fputs@plt+0xb3f8>
   148b8:	mov	r0, r3
   148bc:	mov	r2, ip
   148c0:	bl	9068 <memcmp@plt>
   148c4:	cmp	r0, #0
   148c8:	bne	14730 <fputs@plt+0xb3f8>
   148cc:	b	14674 <fputs@plt+0xb33c>
   148d0:	cmp	sl, #0
   148d4:	beq	146a8 <fputs@plt+0xb370>
   148d8:	mov	r0, ip
   148dc:	mov	r2, sl
   148e0:	bl	9068 <memcmp@plt>
   148e4:	cmp	r0, #0
   148e8:	bne	14760 <fputs@plt+0xb428>
   148ec:	b	146a8 <fputs@plt+0xb370>
   148f0:	movw	r0, #21840	; 0x5550
   148f4:	mov	r1, #1
   148f8:	mov	r2, #3
   148fc:	ldr	r3, [r4]
   14900:	movt	r0, #2
   14904:	bl	91f4 <fwrite@plt>
   14908:	b	14738 <fputs@plt+0xb400>
   1490c:	cmp	ip, #0
   14910:	beq	14674 <fputs@plt+0xb33c>
   14914:	b	148b8 <fputs@plt+0xb580>
   14918:	bl	923c <__stack_chk_fail@plt>
   1491c:	movw	ip, #12400	; 0x3070
   14920:	movt	ip, #3
   14924:	push	{r4}		; (str r4, [sp, #-4]!)
   14928:	ldr	ip, [ip, #32]
   1492c:	cmp	ip, #0
   14930:	bne	1493c <fputs@plt+0xb604>
   14934:	pop	{r4}		; (ldr r4, [sp], #4)
   14938:	bx	lr
   1493c:	pop	{r4}		; (ldr r4, [sp], #4)
   14940:	b	145a8 <fputs@plt+0xb270>
   14944:	movw	r1, #12328	; 0x3028
   14948:	movt	r1, #3
   1494c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14950:	sub	sp, sp, #140	; 0x8c
   14954:	ldr	r3, [r1]
   14958:	mov	r4, r0
   1495c:	add	r0, sp, #24
   14960:	str	r1, [sp, #20]
   14964:	str	r3, [sp, #132]	; 0x84
   14968:	bl	2292c <_ZdlPv@@Base+0xafc>
   1496c:	add	r0, sp, #36	; 0x24
   14970:	bl	2292c <_ZdlPv@@Base+0xafc>
   14974:	add	r0, sp, #48	; 0x30
   14978:	bl	2292c <_ZdlPv@@Base+0xafc>
   1497c:	add	r9, sp, #60	; 0x3c
   14980:	mov	r0, r9
   14984:	bl	2292c <_ZdlPv@@Base+0xafc>
   14988:	ldr	r3, [r4, #36]	; 0x24
   1498c:	add	r0, sp, #72	; 0x48
   14990:	ldr	r1, [pc, #1544]	; 14fa0 <fputs@plt+0xbc68>
   14994:	str	r3, [r4, #44]	; 0x2c
   14998:	bl	22a38 <_ZdlPv@@Base+0xc08>
   1499c:	add	r0, sp, #24
   149a0:	add	r1, sp, #72	; 0x48
   149a4:	bl	22ab0 <_ZdlPv@@Base+0xc80>
   149a8:	add	r0, sp, #72	; 0x48
   149ac:	bl	22a90 <_ZdlPv@@Base+0xc60>
   149b0:	movw	sl, #8464	; 0x2110
   149b4:	movt	sl, #3
   149b8:	ldr	r3, [sl, #4]
   149bc:	cmp	r3, #0
   149c0:	bne	14df8 <fputs@plt+0xbac0>
   149c4:	movw	r1, #19100	; 0x4a9c
   149c8:	add	r0, sp, #84	; 0x54
   149cc:	movt	r1, #2
   149d0:	bl	229a4 <_ZdlPv@@Base+0xb74>
   149d4:	add	r0, sp, #24
   149d8:	add	r1, sp, #84	; 0x54
   149dc:	bl	22c88 <_ZdlPv@@Base+0xe58>
   149e0:	add	r0, sp, #84	; 0x54
   149e4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   149e8:	ldr	r3, [sp, #28]
   149ec:	ldr	r2, [sp, #32]
   149f0:	cmp	r3, r2
   149f4:	bge	14e2c <fputs@plt+0xbaf4>
   149f8:	ldr	r2, [sp, #24]
   149fc:	add	r1, r4, #36	; 0x24
   14a00:	str	r1, [sp, #16]
   14a04:	mov	r0, #0
   14a08:	add	r1, r3, #1
   14a0c:	str	r1, [sp, #28]
   14a10:	strb	r0, [r2, r3]
   14a14:	add	r0, sp, #108	; 0x6c
   14a18:	ldr	r1, [sp, #16]
   14a1c:	bl	ba74 <fputs@plt+0x273c>
   14a20:	add	r0, sp, #48	; 0x30
   14a24:	add	r1, sp, #108	; 0x6c
   14a28:	bl	22ab0 <_ZdlPv@@Base+0xc80>
   14a2c:	add	r0, sp, #108	; 0x6c
   14a30:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14a34:	ldr	r3, [sp, #52]	; 0x34
   14a38:	ldr	r2, [sp, #56]	; 0x38
   14a3c:	cmp	r3, r2
   14a40:	bge	14e3c <fputs@plt+0xbb04>
   14a44:	ldr	r2, [sp, #48]	; 0x30
   14a48:	add	r1, r3, #1
   14a4c:	mov	ip, #0
   14a50:	str	r1, [sp, #52]	; 0x34
   14a54:	mov	r0, r9
   14a58:	add	r1, sp, #48	; 0x30
   14a5c:	strb	ip, [r2, r3]
   14a60:	bl	22ab0 <_ZdlPv@@Base+0xc80>
   14a64:	movw	r6, #12388	; 0x3064
   14a68:	movw	r8, #12400	; 0x3070
   14a6c:	movt	r6, #3
   14a70:	movt	r8, #3
   14a74:	ldr	r3, [r4, #44]	; 0x2c
   14a78:	mov	r7, #1
   14a7c:	b	14a84 <fputs@plt+0xb74c>
   14a80:	ldr	r3, [r4, #44]	; 0x2c
   14a84:	cmp	r3, #0
   14a88:	beq	14d8c <fputs@plt+0xba54>
   14a8c:	ldr	r0, [r3]
   14a90:	cmp	r0, #0
   14a94:	beq	14d8c <fputs@plt+0xba54>
   14a98:	mov	r1, #0
   14a9c:	mov	r2, r1
   14aa0:	bl	9158 <fseek@plt>
   14aa4:	cmp	r0, #0
   14aa8:	blt	14d50 <fputs@plt+0xba18>
   14aac:	ldr	r1, [r4, #44]	; 0x2c
   14ab0:	add	r5, r4, #48	; 0x30
   14ab4:	cmp	r1, #0
   14ab8:	mov	r0, r5
   14abc:	ldrne	r1, [r1]
   14ac0:	bl	181f8 <fputs@plt+0xeec0>
   14ac4:	ldr	r0, [r4, #44]	; 0x2c
   14ac8:	cmp	r0, #0
   14acc:	ldrne	r0, [r0]
   14ad0:	bl	90a4 <fclose@plt>
   14ad4:	ldr	r3, [r4, #44]	; 0x2c
   14ad8:	cmp	r3, #0
   14adc:	beq	14d8c <fputs@plt+0xba54>
   14ae0:	ldr	r3, [r3, #4]
   14ae4:	cmp	r3, #0
   14ae8:	str	r3, [r4, #44]	; 0x2c
   14aec:	beq	14d8c <fputs@plt+0xba54>
   14af0:	ldr	r2, [r3, #8]
   14af4:	cmp	r2, #0
   14af8:	beq	14d04 <fputs@plt+0xb9cc>
   14afc:	cmp	r7, #1
   14b00:	beq	14b10 <fputs@plt+0xb7d8>
   14b04:	ldr	r3, [r8, #32]
   14b08:	cmp	r3, #0
   14b0c:	bne	14d70 <fputs@plt+0xba38>
   14b10:	add	r0, sp, #36	; 0x24
   14b14:	mov	r1, r9
   14b18:	bl	22ab0 <_ZdlPv@@Base+0xc80>
   14b1c:	mov	r0, r9
   14b20:	add	r1, sp, #48	; 0x30
   14b24:	bl	22ab0 <_ZdlPv@@Base+0xc80>
   14b28:	ldr	r1, [sp, #16]
   14b2c:	add	r0, sp, #120	; 0x78
   14b30:	bl	ba74 <fputs@plt+0x273c>
   14b34:	add	r0, sp, #48	; 0x30
   14b38:	add	r1, sp, #120	; 0x78
   14b3c:	bl	22ab0 <_ZdlPv@@Base+0xc80>
   14b40:	add	r0, sp, #120	; 0x78
   14b44:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14b48:	ldr	r3, [sp, #52]	; 0x34
   14b4c:	ldr	r2, [sp, #56]	; 0x38
   14b50:	cmp	r3, r2
   14b54:	bge	14d24 <fputs@plt+0xb9ec>
   14b58:	ldr	r2, [sp, #48]	; 0x30
   14b5c:	add	r1, r3, #1
   14b60:	str	r1, [sp, #52]	; 0x34
   14b64:	mov	r1, #0
   14b68:	strb	r1, [r2, r3]
   14b6c:	ldr	r1, [r4, #44]	; 0x2c
   14b70:	cmp	r1, #0
   14b74:	beq	14de4 <fputs@plt+0xbaac>
   14b78:	add	r1, r1, #16
   14b7c:	add	r0, sp, #120	; 0x78
   14b80:	bl	22a38 <_ZdlPv@@Base+0xc08>
   14b84:	ldr	r3, [sp, #124]	; 0x7c
   14b88:	ldr	r2, [sp, #128]	; 0x80
   14b8c:	cmp	r3, r2
   14b90:	bge	14d34 <fputs@plt+0xb9fc>
   14b94:	ldr	r2, [sp, #120]	; 0x78
   14b98:	add	r1, r3, #1
   14b9c:	str	r1, [sp, #124]	; 0x7c
   14ba0:	mov	r1, #0
   14ba4:	strb	r1, [r2, r3]
   14ba8:	ldr	r0, [r6]
   14bac:	bl	9164 <fflush@plt>
   14bb0:	movw	r1, #22080	; 0x5640
   14bb4:	ldr	r0, [sp, #120]	; 0x78
   14bb8:	movt	r1, #2
   14bbc:	ldr	r2, [r6]
   14bc0:	bl	91b8 <freopen@plt>
   14bc4:	ldr	r3, [sl, #4]
   14bc8:	add	r7, r7, #1
   14bcc:	cmp	r3, #0
   14bd0:	bne	14bdc <fputs@plt+0xb8a4>
   14bd4:	mov	r0, r4
   14bd8:	bl	12c20 <fputs@plt+0x98e8>
   14bdc:	movw	r1, #22084	; 0x5644
   14be0:	mov	r0, r5
   14be4:	movt	r1, #2
   14be8:	bl	186e4 <fputs@plt+0xf3ac>
   14bec:	movw	r1, #22100	; 0x5654
   14bf0:	movt	r1, #2
   14bf4:	bl	18444 <fputs@plt+0xf10c>
   14bf8:	movw	r1, #22108	; 0x565c
   14bfc:	movt	r1, #2
   14c00:	bl	18444 <fputs@plt+0xf10c>
   14c04:	movw	r3, #12264	; 0x2fe8
   14c08:	movt	r3, #3
   14c0c:	ldr	r1, [r3]
   14c10:	bl	18444 <fputs@plt+0xf10c>
   14c14:	bl	1874c <fputs@plt+0xf414>
   14c18:	mov	r0, #0
   14c1c:	bl	9218 <time@plt>
   14c20:	movw	r1, #22120	; 0x5668
   14c24:	movt	r1, #2
   14c28:	str	r0, [sp, #108]	; 0x6c
   14c2c:	mov	r0, r5
   14c30:	bl	186e4 <fputs@plt+0xf3ac>
   14c34:	mov	fp, r0
   14c38:	add	r0, sp, #108	; 0x6c
   14c3c:	bl	91d0 <ctime@plt>
   14c40:	mov	r1, r0
   14c44:	add	r0, sp, #108	; 0x6c
   14c48:	str	r1, [sp, #12]
   14c4c:	bl	91d0 <ctime@plt>
   14c50:	bl	9170 <strlen@plt>
   14c54:	ldr	r1, [sp, #12]
   14c58:	sub	r2, r0, #1
   14c5c:	mov	r0, fp
   14c60:	bl	1842c <fputs@plt+0xf0f4>
   14c64:	bl	1874c <fputs@plt+0xf414>
   14c68:	ldr	r3, [sl, #4]
   14c6c:	cmp	r3, #1
   14c70:	beq	14d44 <fputs@plt+0xba0c>
   14c74:	movw	r1, #19728	; 0x4d10
   14c78:	mov	r0, r5
   14c7c:	movt	r1, #2
   14c80:	bl	18444 <fputs@plt+0xf10c>
   14c84:	mov	r0, r5
   14c88:	ldr	r1, [sp, #120]	; 0x78
   14c8c:	bl	18444 <fputs@plt+0xf10c>
   14c90:	movw	r1, #19736	; 0x4d18
   14c94:	mov	r0, r5
   14c98:	movt	r1, #2
   14c9c:	bl	18444 <fputs@plt+0xf10c>
   14ca0:	bl	18378 <fputs@plt+0xf040>
   14ca4:	bl	18378 <fputs@plt+0xf040>
   14ca8:	ldr	r0, [r8, #56]	; 0x38
   14cac:	ldr	r1, [r6]
   14cb0:	bl	9338 <fputs@plt>
   14cb4:	movw	r0, #22136	; 0x5678
   14cb8:	mov	r1, #1
   14cbc:	movt	r0, #2
   14cc0:	mov	r2, #8
   14cc4:	ldr	r3, [r6]
   14cc8:	bl	91f4 <fwrite@plt>
   14ccc:	ldr	r3, [r8, #32]
   14cd0:	cmp	r3, #0
   14cd4:	beq	14cf0 <fputs@plt+0xb9b8>
   14cd8:	str	r9, [sp]
   14cdc:	mov	r0, r4
   14ce0:	add	r1, sp, #24
   14ce4:	add	r2, sp, #36	; 0x24
   14ce8:	add	r3, sp, #48	; 0x30
   14cec:	bl	145a8 <fputs@plt+0xb270>
   14cf0:	add	r0, sp, #120	; 0x78
   14cf4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14cf8:	ldr	r3, [r4, #44]	; 0x2c
   14cfc:	cmp	r3, #0
   14d00:	beq	14d8c <fputs@plt+0xba54>
   14d04:	ldr	r3, [r3, #12]
   14d08:	cmp	r3, #0
   14d0c:	beq	14a80 <fputs@plt+0xb748>
   14d10:	add	r0, r4, #296	; 0x128
   14d14:	ldr	r1, [r6]
   14d18:	mov	r2, #1
   14d1c:	bl	d388 <fputs@plt+0x4050>
   14d20:	b	14a80 <fputs@plt+0xb748>
   14d24:	add	r0, sp, #48	; 0x30
   14d28:	bl	22bdc <_ZdlPv@@Base+0xdac>
   14d2c:	ldr	r3, [sp, #52]	; 0x34
   14d30:	b	14b58 <fputs@plt+0xb820>
   14d34:	add	r0, sp, #120	; 0x78
   14d38:	bl	22bdc <_ZdlPv@@Base+0xdac>
   14d3c:	ldr	r3, [sp, #124]	; 0x7c
   14d40:	b	14b94 <fputs@plt+0xb85c>
   14d44:	mov	r0, r4
   14d48:	bl	12c20 <fputs@plt+0x98e8>
   14d4c:	b	14c74 <fputs@plt+0xb93c>
   14d50:	movw	r1, #23584	; 0x5c20
   14d54:	movt	r1, #3
   14d58:	movw	r0, #22048	; 0x5620
   14d5c:	movt	r0, #2
   14d60:	mov	r2, r1
   14d64:	mov	r3, r1
   14d68:	bl	1c848 <fputs@plt+0x13510>
   14d6c:	b	14aac <fputs@plt+0xb774>
   14d70:	str	r9, [sp]
   14d74:	mov	r0, r4
   14d78:	add	r1, sp, #24
   14d7c:	add	r2, sp, #36	; 0x24
   14d80:	add	r3, sp, #48	; 0x30
   14d84:	bl	145a8 <fputs@plt+0xb270>
   14d88:	b	14b10 <fputs@plt+0xb7d8>
   14d8c:	cmp	r7, #1
   14d90:	beq	14e68 <fputs@plt+0xbb30>
   14d94:	movw	r3, #12400	; 0x3070
   14d98:	movt	r3, #3
   14d9c:	ldr	r3, [r3, #32]
   14da0:	cmp	r3, #0
   14da4:	bne	14e4c <fputs@plt+0xbb14>
   14da8:	mov	r0, r9
   14dac:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14db0:	add	r0, sp, #48	; 0x30
   14db4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14db8:	add	r0, sp, #36	; 0x24
   14dbc:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14dc0:	add	r0, sp, #24
   14dc4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14dc8:	ldr	r1, [sp, #20]
   14dcc:	ldr	r2, [sp, #132]	; 0x84
   14dd0:	ldr	r3, [r1]
   14dd4:	cmp	r2, r3
   14dd8:	bne	14f5c <fputs@plt+0xbc24>
   14ddc:	add	sp, sp, #140	; 0x8c
   14de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14de4:	movw	r1, #19852	; 0x4d8c
   14de8:	add	r0, sp, #120	; 0x78
   14dec:	movt	r1, #2
   14df0:	bl	229a4 <_ZdlPv@@Base+0xb74>
   14df4:	b	14b84 <fputs@plt+0xb84c>
   14df8:	movw	r1, #19108	; 0x4aa4
   14dfc:	add	r0, sp, #96	; 0x60
   14e00:	movt	r1, #2
   14e04:	bl	229a4 <_ZdlPv@@Base+0xb74>
   14e08:	add	r0, sp, #24
   14e0c:	add	r1, sp, #96	; 0x60
   14e10:	bl	22c88 <_ZdlPv@@Base+0xe58>
   14e14:	add	r0, sp, #96	; 0x60
   14e18:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14e1c:	ldr	r3, [sp, #28]
   14e20:	ldr	r2, [sp, #32]
   14e24:	cmp	r3, r2
   14e28:	blt	149f8 <fputs@plt+0xb6c0>
   14e2c:	add	r0, sp, #24
   14e30:	bl	22bdc <_ZdlPv@@Base+0xdac>
   14e34:	ldr	r3, [sp, #28]
   14e38:	b	149f8 <fputs@plt+0xb6c0>
   14e3c:	add	r0, sp, #48	; 0x30
   14e40:	bl	22bdc <_ZdlPv@@Base+0xdac>
   14e44:	ldr	r3, [sp, #52]	; 0x34
   14e48:	b	14a44 <fputs@plt+0xb70c>
   14e4c:	str	r9, [sp]
   14e50:	mov	r0, r4
   14e54:	add	r1, sp, #24
   14e58:	add	r2, sp, #36	; 0x24
   14e5c:	add	r3, sp, #48	; 0x30
   14e60:	bl	145a8 <fputs@plt+0xb270>
   14e64:	b	14da8 <fputs@plt+0xba70>
   14e68:	ldr	r0, [r4, #372]	; 0x174
   14e6c:	bl	17574 <fputs@plt+0xe23c>
   14e70:	bl	b53c <fputs@plt+0x2204>
   14e74:	movw	r5, #12400	; 0x3070
   14e78:	movt	r5, #3
   14e7c:	ldr	r3, [r5, #76]	; 0x4c
   14e80:	cmp	r3, #0
   14e84:	beq	14da8 <fputs@plt+0xba70>
   14e88:	ldr	r3, [r5, #80]	; 0x50
   14e8c:	cmp	r3, #0
   14e90:	bne	14f00 <fputs@plt+0xbbc8>
   14e94:	mov	r0, r4
   14e98:	mov	r1, #1
   14e9c:	bl	14504 <fputs@plt+0xb1cc>
   14ea0:	ldr	r3, [r5, #80]	; 0x50
   14ea4:	cmp	r3, #0
   14ea8:	beq	14ef8 <fputs@plt+0xbbc0>
   14eac:	movw	r4, #12388	; 0x3064
   14eb0:	movt	r4, #3
   14eb4:	movw	r0, #21880	; 0x5578
   14eb8:	mov	r1, #1
   14ebc:	ldr	r3, [r4]
   14ec0:	movt	r0, #2
   14ec4:	mov	r2, #117	; 0x75
   14ec8:	bl	91f4 <fwrite@plt>
   14ecc:	movw	r3, #12264	; 0x2fe8
   14ed0:	movt	r3, #3
   14ed4:	ldr	r1, [r4]
   14ed8:	ldr	r0, [r3]
   14edc:	bl	9338 <fputs@plt>
   14ee0:	movw	r0, #22000	; 0x55f0
   14ee4:	ldr	r3, [r4]
   14ee8:	mov	r1, #1
   14eec:	movt	r0, #2
   14ef0:	mov	r2, #36	; 0x24
   14ef4:	bl	91f4 <fwrite@plt>
   14ef8:	bl	b53c <fputs@plt+0x2204>
   14efc:	b	14da8 <fputs@plt+0xba70>
   14f00:	movw	r3, #12388	; 0x3064
   14f04:	movt	r3, #3
   14f08:	movw	r0, #21648	; 0x5490
   14f0c:	mov	r1, #1
   14f10:	ldr	r3, [r3]
   14f14:	movt	r0, #2
   14f18:	mov	r2, #184	; 0xb8
   14f1c:	bl	91f4 <fwrite@plt>
   14f20:	b	14e94 <fputs@plt+0xbb5c>
   14f24:	add	r0, sp, #108	; 0x6c
   14f28:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f2c:	mov	r0, r9
   14f30:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f34:	add	r0, sp, #48	; 0x30
   14f38:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f3c:	add	r0, sp, #36	; 0x24
   14f40:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f44:	add	r0, sp, #24
   14f48:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f4c:	bl	9110 <__cxa_end_cleanup@plt>
   14f50:	add	r0, sp, #96	; 0x60
   14f54:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f58:	b	14f2c <fputs@plt+0xbbf4>
   14f5c:	bl	923c <__stack_chk_fail@plt>
   14f60:	b	14f2c <fputs@plt+0xbbf4>
   14f64:	b	14f34 <fputs@plt+0xbbfc>
   14f68:	b	14f3c <fputs@plt+0xbc04>
   14f6c:	b	14f44 <fputs@plt+0xbc0c>
   14f70:	add	r0, sp, #84	; 0x54
   14f74:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f78:	b	14f2c <fputs@plt+0xbbf4>
   14f7c:	add	r0, sp, #72	; 0x48
   14f80:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f84:	b	14f2c <fputs@plt+0xbbf4>
   14f88:	add	r0, sp, #120	; 0x78
   14f8c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f90:	b	14f2c <fputs@plt+0xbbf4>
   14f94:	add	r0, sp, #120	; 0x78
   14f98:	bl	22a90 <_ZdlPv@@Base+0xc60>
   14f9c:	b	14f2c <fputs@plt+0xbbf4>
   14fa0:	muleq	r3, ip, r0
   14fa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fa8:	movw	r9, #12328	; 0x3028
   14fac:	movt	r9, #3
   14fb0:	mov	r4, r0
   14fb4:	ldr	r0, [r0, #372]	; 0x174
   14fb8:	sub	sp, sp, #12
   14fbc:	ldr	r3, [r9]
   14fc0:	ldr	r2, [pc, #736]	; 152a8 <fputs@plt+0xbf70>
   14fc4:	cmp	r0, #0
   14fc8:	str	r3, [sp, #4]
   14fcc:	str	r2, [r4]
   14fd0:	beq	14fdc <fputs@plt+0xbca4>
   14fd4:	add	r5, r4, #296	; 0x128
   14fd8:	bl	16e40 <fputs@plt+0xdb08>
   14fdc:	add	r8, r4, #48	; 0x30
   14fe0:	add	r5, r4, #296	; 0x128
   14fe4:	mov	r0, r8
   14fe8:	bl	1863c <fputs@plt+0xf304>
   14fec:	movw	r7, #12388	; 0x3064
   14ff0:	movt	r7, #3
   14ff4:	mov	r0, r8
   14ff8:	add	r5, r4, #296	; 0x128
   14ffc:	ldr	r1, [r7]
   15000:	bl	181d0 <fputs@plt+0xee98>
   15004:	movw	r6, #8464	; 0x2110
   15008:	movt	r6, #3
   1500c:	ldr	r3, [r6, #4]
   15010:	cmp	r3, #0
   15014:	bne	15024 <fputs@plt+0xbcec>
   15018:	mov	r0, r4
   1501c:	add	r5, r4, #296	; 0x128
   15020:	bl	12c20 <fputs@plt+0x98e8>
   15024:	movw	r1, #22084	; 0x5644
   15028:	mov	r0, r8
   1502c:	movt	r1, #2
   15030:	add	r5, r4, #296	; 0x128
   15034:	bl	186e4 <fputs@plt+0xf3ac>
   15038:	movw	r1, #22100	; 0x5654
   1503c:	movt	r1, #2
   15040:	bl	18444 <fputs@plt+0xf10c>
   15044:	movw	r1, #22108	; 0x565c
   15048:	movt	r1, #2
   1504c:	add	r5, r4, #296	; 0x128
   15050:	bl	18444 <fputs@plt+0xf10c>
   15054:	movw	r3, #12264	; 0x2fe8
   15058:	movt	r3, #3
   1505c:	ldr	r1, [r3]
   15060:	bl	18444 <fputs@plt+0xf10c>
   15064:	bl	1874c <fputs@plt+0xf414>
   15068:	mov	r0, #0
   1506c:	bl	9218 <time@plt>
   15070:	movw	r1, #22120	; 0x5668
   15074:	movt	r1, #2
   15078:	str	r0, [sp]
   1507c:	mov	r0, r8
   15080:	bl	186e4 <fputs@plt+0xf3ac>
   15084:	mov	sl, r0
   15088:	mov	r0, sp
   1508c:	bl	91d0 <ctime@plt>
   15090:	mov	fp, r0
   15094:	mov	r0, sp
   15098:	bl	91d0 <ctime@plt>
   1509c:	bl	9170 <strlen@plt>
   150a0:	mov	r1, fp
   150a4:	sub	r2, r0, #1
   150a8:	mov	r0, sl
   150ac:	bl	1842c <fputs@plt+0xf0f4>
   150b0:	bl	1874c <fputs@plt+0xf414>
   150b4:	ldr	r3, [r6, #4]
   150b8:	cmp	r3, #1
   150bc:	beq	15244 <fputs@plt+0xbf0c>
   150c0:	mov	r0, r4
   150c4:	mov	r1, #1
   150c8:	add	r5, r4, #296	; 0x128
   150cc:	bl	129c0 <fputs@plt+0x9688>
   150d0:	movw	r6, #12400	; 0x3070
   150d4:	movt	r6, #3
   150d8:	ldr	r3, [r6, #60]	; 0x3c
   150dc:	ldr	r2, [r6, #64]	; 0x40
   150e0:	cmp	r3, r2
   150e4:	bge	15230 <fputs@plt+0xbef8>
   150e8:	ldr	r2, [r6, #56]	; 0x38
   150ec:	add	r0, r3, #1
   150f0:	mov	r1, #0
   150f4:	str	r0, [r6, #60]	; 0x3c
   150f8:	add	r5, r4, #296	; 0x128
   150fc:	strb	r1, [r2, r3]
   15100:	ldr	r0, [r6, #56]	; 0x38
   15104:	ldr	r1, [r7]
   15108:	bl	9338 <fputs@plt>
   1510c:	movw	r0, #22136	; 0x5678
   15110:	mov	r1, #1
   15114:	movt	r0, #2
   15118:	mov	r2, #8
   1511c:	ldr	r3, [r7]
   15120:	bl	91f4 <fwrite@plt>
   15124:	mov	r0, r4
   15128:	bl	12aa0 <fputs@plt+0x9768>
   1512c:	mov	r0, r4
   15130:	mov	r1, #0
   15134:	bl	129c0 <fputs@plt+0x9688>
   15138:	ldr	r1, [r7]
   1513c:	mov	r2, #0
   15140:	mov	r0, r5
   15144:	bl	d388 <fputs@plt+0x4050>
   15148:	bl	b53c <fputs@plt+0x2204>
   1514c:	mov	r0, r8
   15150:	bl	1863c <fputs@plt+0xf304>
   15154:	mov	r0, r8
   15158:	bl	1863c <fputs@plt+0xf304>
   1515c:	ldr	r3, [r6, #32]
   15160:	cmp	r3, #0
   15164:	beq	151f4 <fputs@plt+0xbebc>
   15168:	movw	r0, #22148	; 0x5684
   1516c:	mov	r1, #1
   15170:	movt	r0, #2
   15174:	mov	r2, #8
   15178:	ldr	r3, [r7]
   1517c:	bl	91f4 <fwrite@plt>
   15180:	movw	r0, #22160	; 0x5690
   15184:	ldr	r3, [r7]
   15188:	mov	r1, #1
   1518c:	movt	r0, #2
   15190:	mov	r2, #8
   15194:	bl	91f4 <fwrite@plt>
   15198:	mov	r0, r4
   1519c:	bl	14944 <fputs@plt+0xb60c>
   151a0:	add	r0, r4, #488	; 0x1e8
   151a4:	bl	d654 <fputs@plt+0x431c>
   151a8:	mov	r0, r5
   151ac:	bl	d334 <fputs@plt+0x3ffc>
   151b0:	add	r0, r4, #284	; 0x11c
   151b4:	bl	22a90 <_ZdlPv@@Base+0xc60>
   151b8:	add	r0, r4, #208	; 0xd0
   151bc:	bl	1b4e0 <fputs@plt+0x121a8>
   151c0:	add	r0, r4, #152	; 0x98
   151c4:	bl	1b4e0 <fputs@plt+0x121a8>
   151c8:	add	r0, r4, #100	; 0x64
   151cc:	bl	22a90 <_ZdlPv@@Base+0xc60>
   151d0:	mov	r0, r4
   151d4:	bl	1ae98 <fputs@plt+0x11b60>
   151d8:	ldr	r2, [sp, #4]
   151dc:	ldr	r3, [r9]
   151e0:	mov	r0, r4
   151e4:	cmp	r2, r3
   151e8:	bne	15254 <fputs@plt+0xbf1c>
   151ec:	add	sp, sp, #12
   151f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151f4:	mov	r0, r4
   151f8:	bl	14944 <fputs@plt+0xb60c>
   151fc:	movw	r0, #22148	; 0x5684
   15200:	mov	r1, #1
   15204:	movt	r0, #2
   15208:	mov	r2, #8
   1520c:	ldr	r3, [r7]
   15210:	bl	91f4 <fwrite@plt>
   15214:	movw	r0, #22160	; 0x5690
   15218:	ldr	r3, [r7]
   1521c:	mov	r1, #1
   15220:	movt	r0, #2
   15224:	mov	r2, #8
   15228:	bl	91f4 <fwrite@plt>
   1522c:	b	151a0 <fputs@plt+0xbe68>
   15230:	add	r0, r6, #56	; 0x38
   15234:	add	r5, r4, #296	; 0x128
   15238:	bl	22bdc <_ZdlPv@@Base+0xdac>
   1523c:	ldr	r3, [r6, #60]	; 0x3c
   15240:	b	150e8 <fputs@plt+0xbdb0>
   15244:	mov	r0, r4
   15248:	add	r5, r4, #296	; 0x128
   1524c:	bl	12c20 <fputs@plt+0x98e8>
   15250:	b	150c0 <fputs@plt+0xbd88>
   15254:	bl	923c <__stack_chk_fail@plt>
   15258:	add	r0, r4, #488	; 0x1e8
   1525c:	bl	d654 <fputs@plt+0x431c>
   15260:	mov	r0, r5
   15264:	bl	d334 <fputs@plt+0x3ffc>
   15268:	add	r0, r4, #284	; 0x11c
   1526c:	bl	22a90 <_ZdlPv@@Base+0xc60>
   15270:	add	r0, r4, #208	; 0xd0
   15274:	bl	1b4e0 <fputs@plt+0x121a8>
   15278:	add	r0, r4, #152	; 0x98
   1527c:	bl	1b4e0 <fputs@plt+0x121a8>
   15280:	add	r0, r4, #100	; 0x64
   15284:	bl	22a90 <_ZdlPv@@Base+0xc60>
   15288:	mov	r0, r4
   1528c:	bl	1ae98 <fputs@plt+0x11b60>
   15290:	bl	9110 <__cxa_end_cleanup@plt>
   15294:	b	15288 <fputs@plt+0xbf50>
   15298:	b	15280 <fputs@plt+0xbf48>
   1529c:	b	15278 <fputs@plt+0xbf40>
   152a0:	b	15270 <fputs@plt+0xbf38>
   152a4:	b	15268 <fputs@plt+0xbf30>
   152a8:			; <UNDEFINED> instruction: 0x00023cb8
   152ac:	push	{r4, lr}
   152b0:	mov	r4, r0
   152b4:	bl	14fa4 <fputs@plt+0xbc6c>
   152b8:	mov	r0, r4
   152bc:	bl	21e30 <_ZdlPv@@Base>
   152c0:	mov	r0, r4
   152c4:	pop	{r4, pc}
   152c8:	mov	r2, #0
   152cc:	str	r2, [r0]
   152d0:	bx	lr
   152d4:	push	{r3, r4, r5, lr}
   152d8:	mov	r5, r0
   152dc:	ldr	r0, [r0]
   152e0:	cmp	r0, #0
   152e4:	beq	152fc <fputs@plt+0xbfc4>
   152e8:	ldr	r4, [r0, #8]
   152ec:	bl	21e30 <_ZdlPv@@Base>
   152f0:	cmp	r4, #0
   152f4:	mov	r0, r4
   152f8:	bne	152e8 <fputs@plt+0xbfb0>
   152fc:	mov	r3, #0
   15300:	mov	r0, r5
   15304:	str	r3, [r5]
   15308:	pop	{r3, r4, r5, pc}
   1530c:	push	{r3, r4, r5, lr}
   15310:	mov	r5, r0
   15314:	ldr	r0, [r0]
   15318:	cmp	r0, #0
   1531c:	beq	15334 <fputs@plt+0xbffc>
   15320:	ldr	r4, [r0, #8]
   15324:	bl	21e30 <_ZdlPv@@Base>
   15328:	cmp	r4, #0
   1532c:	mov	r0, r4
   15330:	bne	15320 <fputs@plt+0xbfe8>
   15334:	mov	r3, #0
   15338:	str	r3, [r5]
   1533c:	pop	{r3, r4, r5, pc}
   15340:	push	{r3, r4, r5, lr}
   15344:	mov	r5, r0
   15348:	ldr	r0, [r0]
   1534c:	cmp	r0, #0
   15350:	beq	15368 <fputs@plt+0xc030>
   15354:	ldr	r4, [r0, #8]
   15358:	bl	21e30 <_ZdlPv@@Base>
   1535c:	cmp	r4, #0
   15360:	mov	r0, r4
   15364:	bne	15354 <fputs@plt+0xc01c>
   15368:	mov	r3, #0
   1536c:	str	r3, [r5]
   15370:	pop	{r3, r4, r5, pc}
   15374:	push	{r3, r4, r5, r6, r7, lr}
   15378:	mov	r5, r1
   1537c:	ldr	r6, [r0]
   15380:	cmp	r6, #0
   15384:	beq	154d0 <fputs@plt+0xc198>
   15388:	ldrb	r4, [r1]
   1538c:	cmp	r4, #0
   15390:	beq	154c8 <fputs@plt+0xc190>
   15394:	bl	9224 <__ctype_b_loc@plt>
   15398:	mov	r1, r5
   1539c:	mov	r7, r0
   153a0:	ldr	r2, [r0]
   153a4:	b	153b4 <fputs@plt+0xc07c>
   153a8:	ldrb	r4, [r1, #1]!
   153ac:	cmp	r4, #0
   153b0:	beq	154c8 <fputs@plt+0xc190>
   153b4:	lsl	r4, r4, #1
   153b8:	mov	ip, r1
   153bc:	ldrh	r3, [r2, r4]
   153c0:	tst	r3, #8192	; 0x2000
   153c4:	beq	153a8 <fputs@plt+0xc070>
   153c8:	ldrb	r4, [r1]
   153cc:	cmp	r4, #0
   153d0:	beq	154c8 <fputs@plt+0xc190>
   153d4:	cmp	r4, #0
   153d8:	beq	15414 <fputs@plt+0xc0dc>
   153dc:	mov	r2, ip
   153e0:	ldr	r0, [r7]
   153e4:	b	153f8 <fputs@plt+0xc0c0>
   153e8:	ldrb	r4, [r2, #1]
   153ec:	mov	r2, r1
   153f0:	cmp	r4, #0
   153f4:	beq	154d8 <fputs@plt+0xc1a0>
   153f8:	sxth	r3, r4
   153fc:	mov	ip, r2
   15400:	add	r1, r2, #1
   15404:	lsl	r3, r3, #1
   15408:	ldrh	r3, [r0, r3]
   1540c:	tst	r3, #8192	; 0x2000
   15410:	bne	153e8 <fputs@plt+0xc0b0>
   15414:	ldrb	r2, [ip, #1]
   15418:	add	r5, ip, #1
   1541c:	cmp	r2, #0
   15420:	beq	15448 <fputs@plt+0xc110>
   15424:	ldr	r1, [r7]
   15428:	b	15438 <fputs@plt+0xc100>
   1542c:	ldrb	r2, [r5, #1]!
   15430:	cmp	r2, #0
   15434:	beq	15448 <fputs@plt+0xc110>
   15438:	lsl	r2, r2, #1
   1543c:	ldrh	r3, [r1, r2]
   15440:	tst	r3, #8192	; 0x2000
   15444:	bne	1542c <fputs@plt+0xc0f4>
   15448:	mov	r2, #10
   1544c:	mov	r0, r5
   15450:	mov	r1, #0
   15454:	bl	91a0 <strtol@plt>
   15458:	ldrb	r2, [r5]
   1545c:	cmp	r2, #0
   15460:	beq	154e8 <fputs@plt+0xc1b0>
   15464:	mov	r3, r5
   15468:	ldr	r5, [r7]
   1546c:	b	15480 <fputs@plt+0xc148>
   15470:	ldrb	r2, [r3, #1]
   15474:	mov	r3, r1
   15478:	cmp	r2, #0
   1547c:	beq	154e0 <fputs@plt+0xc1a8>
   15480:	lsl	r2, r2, #1
   15484:	mov	ip, r3
   15488:	add	r1, r3, #1
   1548c:	ldrh	r2, [r5, r2]
   15490:	tst	r2, #8192	; 0x2000
   15494:	beq	15470 <fputs@plt+0xc138>
   15498:	ldrb	r3, [r6]
   1549c:	cmp	r3, r4
   154a0:	bne	154d0 <fputs@plt+0xc198>
   154a4:	ldr	r3, [r6, #4]
   154a8:	cmp	r3, r0
   154ac:	bne	154d0 <fputs@plt+0xc198>
   154b0:	ldrb	r4, [ip]
   154b4:	ldr	r6, [r6, #8]
   154b8:	cmp	r4, #0
   154bc:	beq	154c8 <fputs@plt+0xc190>
   154c0:	cmp	r6, #0
   154c4:	bne	153d4 <fputs@plt+0xc09c>
   154c8:	mov	r0, #1
   154cc:	pop	{r3, r4, r5, r6, r7, pc}
   154d0:	mov	r0, #0
   154d4:	pop	{r3, r4, r5, r6, r7, pc}
   154d8:	mov	ip, r1
   154dc:	b	15414 <fputs@plt+0xc0dc>
   154e0:	mov	ip, r1
   154e4:	b	15498 <fputs@plt+0xc160>
   154e8:	mov	ip, r5
   154ec:	b	15498 <fputs@plt+0xc160>
   154f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   154f4:	mov	r7, r0
   154f8:	ldr	r0, [r0]
   154fc:	mov	r6, r1
   15500:	cmp	r0, #0
   15504:	beq	1551c <fputs@plt+0xc1e4>
   15508:	ldr	r4, [r0, #8]
   1550c:	bl	21e30 <_ZdlPv@@Base>
   15510:	cmp	r4, #0
   15514:	mov	r0, r4
   15518:	bne	15508 <fputs@plt+0xc1d0>
   1551c:	mov	r3, #0
   15520:	str	r3, [r7]
   15524:	ldrb	r4, [r6]
   15528:	cmp	r4, r3
   1552c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15530:	bl	9224 <__ctype_b_loc@plt>
   15534:	mov	r1, r6
   15538:	mov	r5, r0
   1553c:	ldr	r2, [r0]
   15540:	b	15550 <fputs@plt+0xc218>
   15544:	ldrb	r4, [r1, #1]!
   15548:	cmp	r4, #0
   1554c:	beq	1569c <fputs@plt+0xc364>
   15550:	lsl	r4, r4, #1
   15554:	mov	r8, r1
   15558:	ldrh	r3, [r2, r4]
   1555c:	tst	r3, #8192	; 0x2000
   15560:	beq	15544 <fputs@plt+0xc20c>
   15564:	ldrb	r4, [r1]
   15568:	cmp	r4, #0
   1556c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15570:	mov	r9, #0
   15574:	mov	r6, r9
   15578:	cmp	r4, #0
   1557c:	beq	155b8 <fputs@plt+0xc280>
   15580:	mov	r3, r8
   15584:	ldr	r0, [r5]
   15588:	b	1559c <fputs@plt+0xc264>
   1558c:	ldrb	r4, [r3, #1]
   15590:	mov	r3, r1
   15594:	cmp	r4, #0
   15598:	beq	15674 <fputs@plt+0xc33c>
   1559c:	sxth	r2, r4
   155a0:	mov	r8, r3
   155a4:	add	r1, r3, #1
   155a8:	lsl	r2, r2, #1
   155ac:	ldrh	r2, [r0, r2]
   155b0:	tst	r2, #8192	; 0x2000
   155b4:	bne	1558c <fputs@plt+0xc254>
   155b8:	ldrb	r2, [r8, #1]
   155bc:	add	r8, r8, #1
   155c0:	cmp	r2, #0
   155c4:	beq	155ec <fputs@plt+0xc2b4>
   155c8:	ldr	r1, [r5]
   155cc:	b	155dc <fputs@plt+0xc2a4>
   155d0:	ldrb	r2, [r8, #1]!
   155d4:	cmp	r2, #0
   155d8:	beq	155ec <fputs@plt+0xc2b4>
   155dc:	lsl	r2, r2, #1
   155e0:	ldrh	r3, [r1, r2]
   155e4:	tst	r3, #8192	; 0x2000
   155e8:	bne	155d0 <fputs@plt+0xc298>
   155ec:	mov	r2, #10
   155f0:	mov	r0, r8
   155f4:	mov	r1, #0
   155f8:	bl	91a0 <strtol@plt>
   155fc:	ldrb	r2, [r8]
   15600:	cmp	r2, #0
   15604:	mov	sl, r0
   15608:	beq	15640 <fputs@plt+0xc308>
   1560c:	mov	r3, r8
   15610:	ldr	r0, [r5]
   15614:	b	15628 <fputs@plt+0xc2f0>
   15618:	ldrb	r2, [r3, #1]
   1561c:	mov	r3, r1
   15620:	cmp	r2, #0
   15624:	beq	1567c <fputs@plt+0xc344>
   15628:	lsl	r2, r2, #1
   1562c:	mov	r8, r3
   15630:	add	r1, r3, #1
   15634:	ldrh	r2, [r0, r2]
   15638:	tst	r2, #8192	; 0x2000
   1563c:	beq	15618 <fputs@plt+0xc2e0>
   15640:	cmp	r9, #0
   15644:	mov	r0, #12
   15648:	beq	1568c <fputs@plt+0xc354>
   1564c:	bl	21de0 <_Znwj@@Base>
   15650:	str	r0, [r9, #8]
   15654:	mov	r9, r0
   15658:	strb	r4, [r9]
   1565c:	str	sl, [r9, #4]
   15660:	str	r6, [r9, #8]
   15664:	ldrb	r4, [r8]
   15668:	cmp	r4, #0
   1566c:	bne	15578 <fputs@plt+0xc240>
   15670:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15674:	mov	r8, r1
   15678:	b	155b8 <fputs@plt+0xc280>
   1567c:	cmp	r9, #0
   15680:	mov	r8, r1
   15684:	mov	r0, #12
   15688:	bne	1564c <fputs@plt+0xc314>
   1568c:	bl	21de0 <_Znwj@@Base>
   15690:	mov	r9, r0
   15694:	str	r0, [r7]
   15698:	b	15658 <fputs@plt+0xc320>
   1569c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   156a0:	ldr	r3, [r0]
   156a4:	cmp	r3, #0
   156a8:	bxne	lr
   156ac:	b	154f0 <fputs@plt+0xc1b8>
   156b0:	ldr	r0, [r0]
   156b4:	cmp	r0, #0
   156b8:	bxeq	lr
   156bc:	ldr	r3, [r0, #4]
   156c0:	cmp	r3, r1
   156c4:	beq	156f8 <fputs@plt+0xc3c0>
   156c8:	mov	r3, #1
   156cc:	b	156dc <fputs@plt+0xc3a4>
   156d0:	ldr	r2, [r0, #4]
   156d4:	cmp	r2, r1
   156d8:	beq	156f0 <fputs@plt+0xc3b8>
   156dc:	ldr	r0, [r0, #8]
   156e0:	add	r3, r3, #1
   156e4:	cmp	r0, #0
   156e8:	bne	156d0 <fputs@plt+0xc398>
   156ec:	bx	lr
   156f0:	mov	r0, r3
   156f4:	bx	lr
   156f8:	mov	r0, #1
   156fc:	bx	lr
   15700:	ldr	r3, [r0]
   15704:	cmp	r3, #0
   15708:	cmpne	r1, #1
   1570c:	movle	r0, #0
   15710:	movgt	r0, #1
   15714:	bxle	lr
   15718:	subs	r1, r1, #2
   1571c:	bne	1572c <fputs@plt+0xc3f4>
   15720:	b	15748 <fputs@plt+0xc410>
   15724:	subs	r1, r1, #1
   15728:	beq	15748 <fputs@plt+0xc410>
   1572c:	ldr	r3, [r3, #8]
   15730:	cmp	r3, #0
   15734:	cmpne	r1, #0
   15738:	movle	r0, #0
   1573c:	movgt	r0, #1
   15740:	bgt	15724 <fputs@plt+0xc3ec>
   15744:	bx	lr
   15748:	ldr	r0, [r3, #4]
   1574c:	bx	lr
   15750:	ldr	r3, [r0]
   15754:	cmp	r3, #0
   15758:	cmpne	r1, #1
   1575c:	ble	15784 <fputs@plt+0xc44c>
   15760:	subs	r1, r1, #2
   15764:	bne	15774 <fputs@plt+0xc43c>
   15768:	b	1578c <fputs@plt+0xc454>
   1576c:	subs	r1, r1, #1
   15770:	beq	1578c <fputs@plt+0xc454>
   15774:	ldr	r3, [r3, #8]
   15778:	cmp	r3, #0
   1577c:	cmpne	r1, #0
   15780:	bgt	1576c <fputs@plt+0xc434>
   15784:	mov	r0, #76	; 0x4c
   15788:	bx	lr
   1578c:	ldrb	r0, [r3]
   15790:	bx	lr
   15794:	push	{r3, r4, r5, lr}
   15798:	ldr	r4, [r0]
   1579c:	cmp	r4, #0
   157a0:	popeq	{r3, r4, r5, pc}
   157a4:	mov	r5, #1
   157a8:	mov	r0, #1
   157ac:	mov	r2, r5
   157b0:	ldr	r3, [r4, #4]
   157b4:	movw	r1, #22412	; 0x578c
   157b8:	movt	r1, #2
   157bc:	add	r5, r5, r0
   157c0:	bl	90c8 <__printf_chk@plt>
   157c4:	ldr	r4, [r4, #8]
   157c8:	cmp	r4, #0
   157cc:	bne	157a8 <fputs@plt+0xc470>
   157d0:	pop	{r3, r4, r5, pc}
   157d4:	push	{r3, r4, r5, lr}
   157d8:	mov	r4, r0
   157dc:	str	r1, [r0, #4]
   157e0:	mov	r5, #0
   157e4:	str	r2, [r4, #12]
   157e8:	mov	r0, #4
   157ec:	str	r5, [r4, #8]
   157f0:	str	r5, [r4, #16]
   157f4:	str	r5, [r4, #20]
   157f8:	bl	21de0 <_Znwj@@Base>
   157fc:	mov	r3, r0
   15800:	str	r5, [r0]
   15804:	mov	r0, r4
   15808:	str	r3, [r4]
   1580c:	pop	{r3, r4, r5, pc}
   15810:	push	{r4, r5, r6, lr}
   15814:	mov	r4, r0
   15818:	ldr	r6, [r0]
   1581c:	cmp	r6, #0
   15820:	beq	1586c <fputs@plt+0xc534>
   15824:	ldr	r0, [r6]
   15828:	cmp	r0, #0
   1582c:	beq	15844 <fputs@plt+0xc50c>
   15830:	ldr	r5, [r0, #8]
   15834:	bl	21e30 <_ZdlPv@@Base>
   15838:	cmp	r5, #0
   1583c:	mov	r0, r5
   15840:	bne	15830 <fputs@plt+0xc4f8>
   15844:	mov	r3, #0
   15848:	mov	r0, r6
   1584c:	str	r3, [r6]
   15850:	bl	21e30 <_ZdlPv@@Base>
   15854:	ldr	r0, [r4, #8]
   15858:	cmp	r0, #0
   1585c:	beq	15878 <fputs@plt+0xc540>
   15860:	ldr	r3, [r0, #16]
   15864:	str	r3, [r4, #8]
   15868:	bl	21e30 <_ZdlPv@@Base>
   1586c:	ldr	r0, [r4, #8]
   15870:	cmp	r0, #0
   15874:	bne	15860 <fputs@plt+0xc528>
   15878:	mov	r0, r4
   1587c:	pop	{r4, r5, r6, pc}
   15880:	subs	r0, r1, #0
   15884:	push	{r4, lr}
   15888:	popeq	{r4, pc}
   1588c:	ldr	r4, [r0, #16]
   15890:	bl	21e30 <_ZdlPv@@Base>
   15894:	cmp	r4, #0
   15898:	mov	r0, r4
   1589c:	bne	1588c <fputs@plt+0xc554>
   158a0:	pop	{r4, pc}
   158a4:	ldr	r3, [r0, #8]
   158a8:	ldr	r0, [r0, #12]
   158ac:	cmp	r3, #0
   158b0:	ldrne	r3, [r3]
   158b4:	rsbne	r0, r3, r0
   158b8:	bx	lr
   158bc:	cmp	r1, #0
   158c0:	beq	158d8 <fputs@plt+0xc5a0>
   158c4:	ldr	r3, [r1, #4]
   158c8:	cmp	r3, #0
   158cc:	ble	158d8 <fputs@plt+0xc5a0>
   158d0:	mov	r0, r3
   158d4:	bx	lr
   158d8:	ldr	r3, [r1, #16]
   158dc:	cmp	r3, #0
   158e0:	ldrne	r3, [r1]
   158e4:	ldreq	r3, [r0, #12]
   158e8:	mov	r0, r3
   158ec:	bx	lr
   158f0:	str	r1, [r0, #20]
   158f4:	bx	lr
   158f8:	push	{r4, r5, r6, lr}
   158fc:	subs	r6, r1, #0
   15900:	mov	r4, r0
   15904:	mov	r5, r2
   15908:	popeq	{r4, r5, r6, pc}
   1590c:	movw	r3, #8468	; 0x2114
   15910:	movt	r3, #3
   15914:	ldr	r3, [r3]
   15918:	cmp	r3, #1
   1591c:	beq	15950 <fputs@plt+0xc618>
   15920:	movw	r1, #22444	; 0x57ac
   15924:	ldr	r0, [r0, #4]
   15928:	movt	r1, #2
   1592c:	bl	18444 <fputs@plt+0xf10c>
   15930:	cmp	r5, #0
   15934:	beq	15944 <fputs@plt+0xc60c>
   15938:	mov	r1, r5
   1593c:	ldr	r0, [r4, #4]
   15940:	bl	18444 <fputs@plt+0xf10c>
   15944:	ldr	r0, [r4, #4]
   15948:	pop	{r4, r5, r6, lr}
   1594c:	b	18378 <fputs@plt+0xf040>
   15950:	movw	r1, #22428	; 0x579c
   15954:	ldr	r0, [r0, #4]
   15958:	movt	r1, #2
   1595c:	bl	18444 <fputs@plt+0xf10c>
   15960:	mov	r1, r6
   15964:	bl	18494 <fputs@plt+0xf15c>
   15968:	movw	r1, #22440	; 0x57a8
   1596c:	movt	r1, #2
   15970:	bl	18444 <fputs@plt+0xf10c>
   15974:	cmp	r5, #0
   15978:	bne	15938 <fputs@plt+0xc600>
   1597c:	b	15944 <fputs@plt+0xc60c>
   15980:	ldr	r0, [r0, #8]
   15984:	cmp	r0, #0
   15988:	bxeq	lr
   1598c:	ldr	r3, [r0, #8]
   15990:	cmp	r3, r1
   15994:	bxeq	lr
   15998:	ldr	r0, [r0, #16]
   1599c:	cmp	r0, #0
   159a0:	bxeq	lr
   159a4:	ldr	r3, [r0, #8]
   159a8:	cmp	r3, r1
   159ac:	bne	15998 <fputs@plt+0xc660>
   159b0:	bx	lr
   159b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   159b8:	mov	r8, r0
   159bc:	ldr	r5, [r0, #8]
   159c0:	mov	r4, r1
   159c4:	mov	r9, r2
   159c8:	mov	r7, r3
   159cc:	cmp	r5, #0
   159d0:	ldrb	sl, [sp, #32]
   159d4:	beq	15a9c <fputs@plt+0xc764>
   159d8:	ldr	r3, [r5, #8]
   159dc:	cmp	r1, r3
   159e0:	ble	15a90 <fputs@plt+0xc758>
   159e4:	mov	r1, r5
   159e8:	b	159fc <fputs@plt+0xc6c4>
   159ec:	ldr	r6, [ip, #8]
   159f0:	cmp	r6, r4
   159f4:	bge	15a08 <fputs@plt+0xc6d0>
   159f8:	mov	r1, ip
   159fc:	ldr	ip, [r1, #16]
   15a00:	cmp	ip, #0
   15a04:	bne	159ec <fputs@plt+0xc6b4>
   15a08:	ldr	r2, [r1, #8]
   15a0c:	cmp	r2, r4
   15a10:	bgt	15a78 <fputs@plt+0xc740>
   15a14:	cmp	r4, r3
   15a18:	bgt	15a30 <fputs@plt+0xc6f8>
   15a1c:	b	15a9c <fputs@plt+0xc764>
   15a20:	ldr	r1, [r0, #8]
   15a24:	cmp	r4, r1
   15a28:	ble	15ab8 <fputs@plt+0xc780>
   15a2c:	mov	r5, r0
   15a30:	ldr	r0, [r5, #16]
   15a34:	cmp	r0, #0
   15a38:	bne	15a20 <fputs@plt+0xc6e8>
   15a3c:	ldr	r3, [r5, #4]
   15a40:	cmp	r3, r9
   15a44:	bgt	15a8c <fputs@plt+0xc754>
   15a48:	mov	r0, #20
   15a4c:	bl	21de0 <_Znwj@@Base>
   15a50:	ldr	r2, [r5, #16]
   15a54:	mov	r3, r0
   15a58:	str	r2, [r0, #16]
   15a5c:	str	r0, [r5, #16]
   15a60:	str	r9, [r3]
   15a64:	mov	r0, #1
   15a68:	str	r7, [r3, #4]
   15a6c:	str	r4, [r3, #8]
   15a70:	strb	sl, [r3, #12]
   15a74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15a78:	ldr	r2, [r1]
   15a7c:	cmp	r2, r7
   15a80:	bge	15a14 <fputs@plt+0xc6dc>
   15a84:	mov	r0, #0
   15a88:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15a90:	mov	r2, r3
   15a94:	mov	r1, r5
   15a98:	b	15a0c <fputs@plt+0xc6d4>
   15a9c:	mov	r0, #20
   15aa0:	bl	21de0 <_Znwj@@Base>
   15aa4:	ldr	r2, [r8, #8]
   15aa8:	mov	r3, r0
   15aac:	str	r2, [r0, #16]
   15ab0:	str	r0, [r8, #8]
   15ab4:	b	15a60 <fputs@plt+0xc728>
   15ab8:	ldr	r3, [r5, #4]
   15abc:	cmp	r3, r9
   15ac0:	bgt	15a84 <fputs@plt+0xc74c>
   15ac4:	ldr	r3, [r0]
   15ac8:	cmp	r7, r3
   15acc:	ble	15a48 <fputs@plt+0xc710>
   15ad0:	mov	r0, #0
   15ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15ad8:	ldr	ip, [r0, #8]
   15adc:	push	{r4}		; (str r4, [sp, #-4]!)
   15ae0:	cmp	ip, #0
   15ae4:	ldrb	r4, [sp, #4]
   15ae8:	beq	15b14 <fputs@plt+0xc7dc>
   15aec:	ldr	r0, [ip, #16]
   15af0:	cmp	r0, r1
   15af4:	bne	15b0c <fputs@plt+0xc7d4>
   15af8:	b	15b54 <fputs@plt+0xc81c>
   15afc:	ldr	ip, [r0, #16]
   15b00:	cmp	ip, r1
   15b04:	beq	15b58 <fputs@plt+0xc820>
   15b08:	mov	r0, ip
   15b0c:	cmp	r0, #0
   15b10:	bne	15afc <fputs@plt+0xc7c4>
   15b14:	ldr	r0, [r1, #16]
   15b18:	cmp	r0, #0
   15b1c:	beq	15b2c <fputs@plt+0xc7f4>
   15b20:	ldr	r0, [r0]
   15b24:	cmp	r0, r3
   15b28:	blt	15b64 <fputs@plt+0xc82c>
   15b2c:	ldr	r0, [r1]
   15b30:	strb	r4, [r1, #12]
   15b34:	cmp	r2, r0
   15b38:	strlt	r2, [r1]
   15b3c:	ldr	r2, [r1, #4]
   15b40:	mov	r0, #1
   15b44:	pop	{r4}		; (ldr r4, [sp], #4)
   15b48:	cmp	r3, r2
   15b4c:	strgt	r3, [r1, #4]
   15b50:	bx	lr
   15b54:	mov	r0, ip
   15b58:	ldr	r0, [r0, #4]
   15b5c:	cmp	r0, r2
   15b60:	ble	15b14 <fputs@plt+0xc7dc>
   15b64:	mov	r0, #0
   15b68:	pop	{r4}		; (ldr r4, [sp], #4)
   15b6c:	bx	lr
   15b70:	ldr	ip, [r0, #8]
   15b74:	push	{r4, r5}
   15b78:	cmp	ip, #0
   15b7c:	ldrb	r5, [sp, #8]
   15b80:	bne	15b94 <fputs@plt+0xc85c>
   15b84:	b	15bb0 <fputs@plt+0xc878>
   15b88:	ldr	ip, [ip, #16]
   15b8c:	cmp	ip, #0
   15b90:	beq	15bb0 <fputs@plt+0xc878>
   15b94:	ldr	r4, [ip, #8]
   15b98:	cmp	r1, r4
   15b9c:	bne	15b88 <fputs@plt+0xc850>
   15ba0:	str	r5, [sp, #8]
   15ba4:	mov	r1, ip
   15ba8:	pop	{r4, r5}
   15bac:	b	15ad8 <fputs@plt+0xc7a0>
   15bb0:	str	r5, [sp, #8]
   15bb4:	pop	{r4, r5}
   15bb8:	b	159b4 <fputs@plt+0xc67c>
   15bbc:	ldr	ip, [r0, #8]
   15bc0:	push	{r4, r5, lr}
   15bc4:	cmp	ip, #0
   15bc8:	sub	sp, sp, #12
   15bcc:	str	r1, [r0, #12]
   15bd0:	beq	15c14 <fputs@plt+0xc8dc>
   15bd4:	ldr	r3, [ip, #4]
   15bd8:	cmp	r1, r3
   15bdc:	bge	15bf4 <fputs@plt+0xc8bc>
   15be0:	b	15c1c <fputs@plt+0xc8e4>
   15be4:	ldr	r2, [r4, #4]
   15be8:	mov	ip, r4
   15bec:	cmp	r1, r2
   15bf0:	blt	15c20 <fputs@plt+0xc8e8>
   15bf4:	ldr	r4, [ip, #16]
   15bf8:	cmp	r4, #0
   15bfc:	bne	15be4 <fputs@plt+0xc8ac>
   15c00:	ldr	r2, [ip, #4]
   15c04:	cmp	r2, #0
   15c08:	ble	15c14 <fputs@plt+0xc8dc>
   15c0c:	cmp	r1, r2
   15c10:	bgt	15c54 <fputs@plt+0xc91c>
   15c14:	add	sp, sp, #12
   15c18:	pop	{r4, r5, pc}
   15c1c:	mov	r4, ip
   15c20:	ldr	r0, [r4, #16]
   15c24:	str	r1, [r4, #4]
   15c28:	cmp	r0, #0
   15c2c:	beq	15c44 <fputs@plt+0xc90c>
   15c30:	ldr	r5, [r0, #16]
   15c34:	bl	21e30 <_ZdlPv@@Base>
   15c38:	cmp	r5, #0
   15c3c:	mov	r0, r5
   15c40:	bne	15c30 <fputs@plt+0xc8f8>
   15c44:	mov	r3, #0
   15c48:	str	r3, [r4, #16]
   15c4c:	add	sp, sp, #12
   15c50:	pop	{r4, r5, pc}
   15c54:	ldr	ip, [ip, #8]
   15c58:	mov	r3, r1
   15c5c:	add	r1, ip, #1
   15c60:	mov	ip, #76	; 0x4c
   15c64:	str	ip, [sp]
   15c68:	bl	15b70 <fputs@plt+0xc838>
   15c6c:	add	sp, sp, #12
   15c70:	pop	{r4, r5, pc}
   15c74:	ldr	r3, [r0, #8]
   15c78:	push	{lr}		; (str lr, [sp, #-4]!)
   15c7c:	cmp	r3, #0
   15c80:	sub	sp, sp, #12
   15c84:	beq	15ca8 <fputs@plt+0xc970>
   15c88:	ldr	r3, [r3]
   15c8c:	cmp	r3, r1
   15c90:	ble	15ca8 <fputs@plt+0xc970>
   15c94:	mov	r2, r1
   15c98:	mov	ip, #76	; 0x4c
   15c9c:	mov	r1, #0
   15ca0:	str	ip, [sp]
   15ca4:	bl	15b70 <fputs@plt+0xc838>
   15ca8:	add	sp, sp, #12
   15cac:	pop	{pc}		; (ldr pc, [sp], #4)
   15cb0:	ldr	r3, [r0]
   15cb4:	ldr	r3, [r3]
   15cb8:	cmp	r3, #0
   15cbc:	beq	15cf0 <fputs@plt+0xc9b8>
   15cc0:	ldr	r2, [r3, #4]
   15cc4:	cmp	r1, r2
   15cc8:	beq	15d00 <fputs@plt+0xc9c8>
   15ccc:	mov	r0, #1
   15cd0:	b	15ce0 <fputs@plt+0xc9a8>
   15cd4:	ldr	r2, [r3, #4]
   15cd8:	cmp	r1, r2
   15cdc:	beq	15cf8 <fputs@plt+0xc9c0>
   15ce0:	ldr	r3, [r3, #8]
   15ce4:	add	r0, r0, #1
   15ce8:	cmp	r3, #0
   15cec:	bne	15cd4 <fputs@plt+0xc99c>
   15cf0:	mov	r0, #1
   15cf4:	bx	lr
   15cf8:	add	r0, r0, #1
   15cfc:	bx	lr
   15d00:	mov	r0, #2
   15d04:	bx	lr
   15d08:	ldr	r3, [r0, #8]
   15d0c:	cmp	r3, #0
   15d10:	beq	15d44 <fputs@plt+0xca0c>
   15d14:	ldr	r2, [r3]
   15d18:	cmp	r1, r2
   15d1c:	bge	15d30 <fputs@plt+0xc9f8>
   15d20:	b	15d4c <fputs@plt+0xca14>
   15d24:	ldr	r2, [r3]
   15d28:	cmp	r2, r1
   15d2c:	bxgt	lr
   15d30:	ldr	r0, [r3, #8]
   15d34:	ldr	r3, [r3, #16]
   15d38:	cmp	r3, #0
   15d3c:	bne	15d24 <fputs@plt+0xc9ec>
   15d40:	bx	lr
   15d44:	mov	r0, r3
   15d48:	bx	lr
   15d4c:	mov	r0, #0
   15d50:	bx	lr
   15d54:	ldr	r3, [r0, #8]
   15d58:	cmp	r3, #0
   15d5c:	beq	15d78 <fputs@plt+0xca40>
   15d60:	mov	r0, #0
   15d64:	ldr	r3, [r3, #16]
   15d68:	add	r0, r0, #1
   15d6c:	cmp	r3, #0
   15d70:	bne	15d64 <fputs@plt+0xca2c>
   15d74:	bx	lr
   15d78:	mov	r0, r3
   15d7c:	bx	lr
   15d80:	cmp	r1, #0
   15d84:	push	{r4, r5, r6, r7, r8, lr}
   15d88:	beq	15df0 <fputs@plt+0xcab8>
   15d8c:	ldr	r5, [r1, #4]
   15d90:	cmp	r5, #0
   15d94:	ble	15df8 <fputs@plt+0xcac0>
   15d98:	ldr	r1, [r1, #16]
   15d9c:	cmp	r1, #0
   15da0:	beq	15df0 <fputs@plt+0xcab8>
   15da4:	ldr	r3, [r0, #8]
   15da8:	mov	r6, #100	; 0x64
   15dac:	ldr	r4, [r0, #12]
   15db0:	cmp	r3, #0
   15db4:	ldr	r2, [r1]
   15db8:	ldrne	r3, [r3]
   15dbc:	mul	r2, r6, r2
   15dc0:	rsbne	r4, r3, r4
   15dc4:	add	r7, r4, r4, lsr #31
   15dc8:	mov	r1, r4
   15dcc:	asr	r7, r7, #1
   15dd0:	add	r0, r2, r7
   15dd4:	bl	929c <__aeabi_idiv@plt>
   15dd8:	mov	r1, r4
   15ddc:	mov	r8, r0
   15de0:	mla	r0, r6, r5, r7
   15de4:	bl	929c <__aeabi_idiv@plt>
   15de8:	rsb	r0, r0, r8
   15dec:	pop	{r4, r5, r6, r7, r8, pc}
   15df0:	mov	r0, r1
   15df4:	pop	{r4, r5, r6, r7, r8, pc}
   15df8:	mov	r0, #0
   15dfc:	pop	{r4, r5, r6, r7, r8, pc}
   15e00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15e04:	movw	r1, #22448	; 0x57b0
   15e08:	ldr	r4, [r0, #8]
   15e0c:	mov	r6, r0
   15e10:	movt	r1, #2
   15e14:	ldr	r0, [r0, #4]
   15e18:	bl	18444 <fputs@plt+0xf10c>
   15e1c:	cmp	r4, #0
   15e20:	movne	r7, #100	; 0x64
   15e24:	bne	15ebc <fputs@plt+0xcb84>
   15e28:	b	15f54 <fputs@plt+0xcc1c>
   15e2c:	movw	r1, #22472	; 0x57c8
   15e30:	ldr	r0, [r6, #4]
   15e34:	movt	r1, #2
   15e38:	bl	18444 <fputs@plt+0xf10c>
   15e3c:	mov	r1, sl
   15e40:	bl	18494 <fputs@plt+0xf15c>
   15e44:	movw	r1, #22516	; 0x57f4
   15e48:	movt	r1, #2
   15e4c:	bl	18444 <fputs@plt+0xf10c>
   15e50:	bl	18378 <fputs@plt+0xf040>
   15e54:	ldr	r5, [r4, #16]
   15e58:	cmp	r5, #0
   15e5c:	beq	15f54 <fputs@plt+0xcc1c>
   15e60:	cmp	r5, r4
   15e64:	beq	15eb8 <fputs@plt+0xcb80>
   15e68:	mov	r0, r6
   15e6c:	mov	r1, r4
   15e70:	bl	15d80 <fputs@plt+0xca48>
   15e74:	cmp	r0, #0
   15e78:	beq	15eb8 <fputs@plt+0xcb80>
   15e7c:	movw	r1, #22472	; 0x57c8
   15e80:	ldr	r0, [r6, #4]
   15e84:	movt	r1, #2
   15e88:	bl	18444 <fputs@plt+0xf10c>
   15e8c:	mov	r1, r4
   15e90:	mov	r8, r0
   15e94:	mov	r0, r6
   15e98:	bl	15d80 <fputs@plt+0xca48>
   15e9c:	mov	r1, r0
   15ea0:	mov	r0, r8
   15ea4:	bl	18494 <fputs@plt+0xf15c>
   15ea8:	movw	r1, #22488	; 0x57d8
   15eac:	movt	r1, #2
   15eb0:	bl	18444 <fputs@plt+0xf10c>
   15eb4:	bl	18378 <fputs@plt+0xf040>
   15eb8:	mov	r4, r5
   15ebc:	ldr	r3, [r4, #4]
   15ec0:	cmp	r3, #0
   15ec4:	ble	15f6c <fputs@plt+0xcc34>
   15ec8:	ldr	r9, [r4]
   15ecc:	ldr	r5, [r6, #12]
   15ed0:	ldr	r2, [r6, #8]
   15ed4:	mul	r0, r7, r3
   15ed8:	cmp	r2, #0
   15edc:	ldrne	r2, [r2]
   15ee0:	rsbne	r5, r2, r5
   15ee4:	add	r8, r5, r5, lsr #31
   15ee8:	mov	r1, r5
   15eec:	asr	r8, r8, #1
   15ef0:	add	r0, r0, r8
   15ef4:	bl	929c <__aeabi_idiv@plt>
   15ef8:	mov	r1, r5
   15efc:	mov	sl, r0
   15f00:	mla	r0, r7, r9, r8
   15f04:	bl	929c <__aeabi_idiv@plt>
   15f08:	ldrb	r3, [r4, #12]
   15f0c:	cmp	r3, #67	; 0x43
   15f10:	rsb	sl, r0, sl
   15f14:	beq	15f90 <fputs@plt+0xcc58>
   15f18:	cmp	r3, #82	; 0x52
   15f1c:	beq	15e2c <fputs@plt+0xcaf4>
   15f20:	movw	r1, #22472	; 0x57c8
   15f24:	ldr	r0, [r6, #4]
   15f28:	movt	r1, #2
   15f2c:	bl	18444 <fputs@plt+0xf10c>
   15f30:	mov	r1, sl
   15f34:	bl	18494 <fputs@plt+0xf15c>
   15f38:	movw	r1, #22540	; 0x580c
   15f3c:	movt	r1, #2
   15f40:	bl	18444 <fputs@plt+0xf10c>
   15f44:	bl	18378 <fputs@plt+0xf040>
   15f48:	ldr	r5, [r4, #16]
   15f4c:	cmp	r5, #0
   15f50:	bne	15e60 <fputs@plt+0xcb28>
   15f54:	ldr	r0, [r6, #4]
   15f58:	movw	r1, #22460	; 0x57bc
   15f5c:	movt	r1, #2
   15f60:	bl	18444 <fputs@plt+0xf10c>
   15f64:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   15f68:	b	18378 <fputs@plt+0xf040>
   15f6c:	ldr	r3, [r4, #16]
   15f70:	cmp	r3, #0
   15f74:	ldrne	r9, [r4]
   15f78:	ldreq	r5, [r6, #12]
   15f7c:	ldrne	r5, [r6, #12]
   15f80:	movne	r3, r9
   15f84:	ldreq	r9, [r4]
   15f88:	moveq	r3, r5
   15f8c:	b	15ed0 <fputs@plt+0xcb98>
   15f90:	ldr	r0, [r6, #4]
   15f94:	movw	r1, #22472	; 0x57c8
   15f98:	movt	r1, #2
   15f9c:	bl	18444 <fputs@plt+0xf10c>
   15fa0:	mov	r1, sl
   15fa4:	bl	18494 <fputs@plt+0xf15c>
   15fa8:	movw	r1, #22488	; 0x57d8
   15fac:	movt	r1, #2
   15fb0:	bl	18444 <fputs@plt+0xf10c>
   15fb4:	bl	18378 <fputs@plt+0xf040>
   15fb8:	b	15e54 <fputs@plt+0xcb1c>
   15fbc:	push	{r3, r4, r5, lr}
   15fc0:	mov	r4, r0
   15fc4:	ldr	r3, [r0, #8]
   15fc8:	mov	r5, r1
   15fcc:	cmp	r3, #0
   15fd0:	popeq	{r3, r4, r5, pc}
   15fd4:	ldr	r3, [r0, #12]
   15fd8:	mov	r2, #0
   15fdc:	str	r2, [r0, #16]
   15fe0:	cmp	r3, r2
   15fe4:	pople	{r3, r4, r5, pc}
   15fe8:	ldr	r0, [r0, #4]
   15fec:	bl	18378 <fputs@plt+0xf040>
   15ff0:	ldr	r0, [r4, #4]
   15ff4:	bl	18378 <fputs@plt+0xf040>
   15ff8:	movw	r1, #22552	; 0x5818
   15ffc:	ldr	r0, [r4, #4]
   16000:	movt	r1, #2
   16004:	bl	18444 <fputs@plt+0xf10c>
   16008:	movw	r1, #22572	; 0x582c
   1600c:	movt	r1, #2
   16010:	bl	18444 <fputs@plt+0xf10c>
   16014:	movw	r1, #22612	; 0x5854
   16018:	movt	r1, #2
   1601c:	bl	18444 <fputs@plt+0xf10c>
   16020:	movw	r1, #21228	; 0x52ec
   16024:	ldr	r0, [r4, #4]
   16028:	movt	r1, #2
   1602c:	bl	18444 <fputs@plt+0xf10c>
   16030:	bl	18378 <fputs@plt+0xf040>
   16034:	movw	r3, #8468	; 0x2114
   16038:	movt	r3, #3
   1603c:	ldr	r3, [r3]
   16040:	cmp	r3, #0
   16044:	beq	160ac <fputs@plt+0xcd74>
   16048:	movw	r1, #22652	; 0x587c
   1604c:	ldr	r0, [r4, #4]
   16050:	movt	r1, #2
   16054:	bl	18444 <fputs@plt+0xf10c>
   16058:	cmp	r5, #0
   1605c:	bne	16078 <fputs@plt+0xcd40>
   16060:	ldr	r0, [r4, #4]
   16064:	movw	r1, #21228	; 0x52ec
   16068:	movt	r1, #2
   1606c:	bl	18444 <fputs@plt+0xf10c>
   16070:	pop	{r3, r4, r5, lr}
   16074:	b	18378 <fputs@plt+0xf040>
   16078:	ldr	r0, [r4, #4]
   1607c:	movw	r1, #22684	; 0x589c
   16080:	movt	r1, #2
   16084:	bl	18444 <fputs@plt+0xf10c>
   16088:	ldr	r0, [r4, #4]
   1608c:	movw	r1, #22708	; 0x58b4
   16090:	movt	r1, #2
   16094:	bl	18444 <fputs@plt+0xf10c>
   16098:	movw	r1, #19016	; 0x4a48
   1609c:	ldr	r0, [r4, #4]
   160a0:	movt	r1, #2
   160a4:	bl	18444 <fputs@plt+0xf10c>
   160a8:	b	16060 <fputs@plt+0xcd28>
   160ac:	mov	r0, r4
   160b0:	bl	15e00 <fputs@plt+0xcac8>
   160b4:	b	16048 <fputs@plt+0xcd10>
   160b8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   160bc:	mov	r7, r0
   160c0:	ldr	r3, [r0, #16]
   160c4:	mov	r5, r1
   160c8:	ldr	r4, [r0, #8]
   160cc:	cmp	r3, #0
   160d0:	beq	160e0 <fputs@plt+0xcda8>
   160d4:	ldr	r3, [r3, #8]
   160d8:	cmp	r3, r1
   160dc:	bge	162a4 <fputs@plt+0xcf6c>
   160e0:	cmp	r4, #0
   160e4:	bne	160f8 <fputs@plt+0xcdc0>
   160e8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   160ec:	ldr	r4, [r4, #16]
   160f0:	cmp	r4, #0
   160f4:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   160f8:	ldr	r3, [r4, #8]
   160fc:	cmp	r5, r3
   16100:	bgt	160ec <fputs@plt+0xcdb4>
   16104:	cmp	r5, r3
   16108:	popne	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1610c:	ldr	r3, [r7, #16]
   16110:	cmp	r3, #0
   16114:	beq	16308 <fputs@plt+0xcfd0>
   16118:	movw	r1, #22712	; 0x58b8
   1611c:	ldr	r0, [r7, #4]
   16120:	movt	r1, #2
   16124:	bl	18444 <fputs@plt+0xf10c>
   16128:	bl	18378 <fputs@plt+0xf040>
   1612c:	ldr	r5, [r7, #16]
   16130:	cmp	r5, #0
   16134:	beq	16308 <fputs@plt+0xcfd0>
   16138:	mov	r1, r5
   1613c:	mov	r0, r7
   16140:	bl	15d80 <fputs@plt+0xca48>
   16144:	movw	r2, #22720	; 0x58c0
   16148:	movt	r2, #2
   1614c:	mov	r1, r0
   16150:	mov	r0, r7
   16154:	bl	158f8 <fputs@plt+0xc5c0>
   16158:	ldr	r5, [r5, #16]
   1615c:	ldr	r3, [r7, #8]
   16160:	cmp	r5, r4
   16164:	beq	16228 <fputs@plt+0xcef0>
   16168:	mov	r9, #100	; 0x64
   1616c:	b	161f0 <fputs@plt+0xceb8>
   16170:	ldr	sl, [r5]
   16174:	ldr	r6, [r7, #12]
   16178:	cmp	r3, #0
   1617c:	mul	r0, r9, r2
   16180:	ldrne	r3, [r3]
   16184:	rsbne	r6, r3, r6
   16188:	add	r8, r6, r6, lsr #31
   1618c:	mov	r1, r6
   16190:	asr	r8, r8, #1
   16194:	add	r0, r0, r8
   16198:	bl	929c <__aeabi_idiv@plt>
   1619c:	mov	r1, r6
   161a0:	mov	fp, r0
   161a4:	mla	r0, r9, sl, r8
   161a8:	bl	929c <__aeabi_idiv@plt>
   161ac:	movw	r2, #22720	; 0x58c0
   161b0:	movt	r2, #2
   161b4:	rsb	r1, r0, fp
   161b8:	mov	r0, r7
   161bc:	bl	158f8 <fputs@plt+0xc5c0>
   161c0:	mov	r1, r5
   161c4:	mov	r0, r7
   161c8:	bl	15d80 <fputs@plt+0xca48>
   161cc:	movw	r2, #22720	; 0x58c0
   161d0:	movt	r2, #2
   161d4:	mov	r1, r0
   161d8:	mov	r0, r7
   161dc:	bl	158f8 <fputs@plt+0xc5c0>
   161e0:	ldr	r5, [r5, #16]
   161e4:	ldr	r3, [r7, #8]
   161e8:	cmp	r5, r4
   161ec:	beq	16228 <fputs@plt+0xcef0>
   161f0:	cmp	r5, #0
   161f4:	beq	16204 <fputs@plt+0xcecc>
   161f8:	ldr	r2, [r5, #4]
   161fc:	cmp	r2, #0
   16200:	bgt	16170 <fputs@plt+0xce38>
   16204:	ldr	r2, [r5, #16]
   16208:	cmp	r2, #0
   1620c:	ldrne	sl, [r5]
   16210:	ldreq	r6, [r7, #12]
   16214:	ldrne	r6, [r7, #12]
   16218:	movne	r2, sl
   1621c:	ldreq	sl, [r5]
   16220:	moveq	r2, r6
   16224:	b	16178 <fputs@plt+0xce40>
   16228:	ldr	r2, [r5, #4]
   1622c:	cmp	r2, #0
   16230:	ble	162cc <fputs@plt+0xcf94>
   16234:	ldr	r9, [r5]
   16238:	ldr	r4, [r7, #12]
   1623c:	cmp	r3, #0
   16240:	mov	r6, #100	; 0x64
   16244:	mul	r0, r6, r2
   16248:	ldrne	r3, [r3]
   1624c:	rsbne	r4, r3, r4
   16250:	add	r8, r4, r4, lsr #31
   16254:	mov	r1, r4
   16258:	asr	r8, r8, #1
   1625c:	add	r0, r0, r8
   16260:	bl	929c <__aeabi_idiv@plt>
   16264:	mov	r1, r4
   16268:	mov	sl, r0
   1626c:	mla	r0, r6, r9, r8
   16270:	bl	929c <__aeabi_idiv@plt>
   16274:	ldrb	r3, [r5, #12]
   16278:	cmp	r3, #67	; 0x43
   1627c:	rsb	r1, r0, sl
   16280:	beq	162f0 <fputs@plt+0xcfb8>
   16284:	cmp	r3, #82	; 0x52
   16288:	beq	162b4 <fputs@plt+0xcf7c>
   1628c:	movw	r2, #21228	; 0x52ec
   16290:	mov	r0, r7
   16294:	movt	r2, #2
   16298:	bl	158f8 <fputs@plt+0xc5c0>
   1629c:	str	r5, [r7, #16]
   162a0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162a4:	bl	16390 <fputs@plt+0xd058>
   162a8:	cmp	r4, #0
   162ac:	bne	160f8 <fputs@plt+0xcdc0>
   162b0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162b4:	movw	r2, #22744	; 0x58d8
   162b8:	mov	r0, r7
   162bc:	movt	r2, #2
   162c0:	bl	158f8 <fputs@plt+0xc5c0>
   162c4:	str	r5, [r7, #16]
   162c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162cc:	ldr	r2, [r5, #16]
   162d0:	cmp	r2, #0
   162d4:	ldrne	r9, [r5]
   162d8:	ldreq	r2, [r7, #12]
   162dc:	ldrne	r4, [r7, #12]
   162e0:	movne	r2, r9
   162e4:	ldreq	r9, [r5]
   162e8:	moveq	r4, r2
   162ec:	b	1623c <fputs@plt+0xcf04>
   162f0:	movw	r2, #22728	; 0x58c8
   162f4:	mov	r0, r7
   162f8:	movt	r2, #2
   162fc:	bl	158f8 <fputs@plt+0xc5c0>
   16300:	str	r5, [r7, #16]
   16304:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16308:	ldr	r5, [r7, #8]
   1630c:	mov	r3, r5
   16310:	b	16160 <fputs@plt+0xce28>
   16314:	ldr	r3, [r0, #16]
   16318:	push	{r4, lr}
   1631c:	cmp	r3, #0
   16320:	mov	r4, r0
   16324:	popeq	{r4, pc}
   16328:	ldr	r3, [r3, #16]
   1632c:	cmp	r3, #0
   16330:	beq	16360 <fputs@plt+0xd028>
   16334:	ldr	r1, [r3, #8]
   16338:	ldr	r3, [r3, #16]
   1633c:	cmp	r3, #0
   16340:	bne	16334 <fputs@plt+0xcffc>
   16344:	cmp	r1, #0
   16348:	ble	16360 <fputs@plt+0xd028>
   1634c:	mov	r0, r4
   16350:	bl	160b8 <fputs@plt+0xcd80>
   16354:	ldr	r3, [r4, #16]
   16358:	cmp	r3, #0
   1635c:	beq	16378 <fputs@plt+0xd040>
   16360:	movw	r1, #22712	; 0x58b8
   16364:	ldr	r0, [r4, #4]
   16368:	movt	r1, #2
   1636c:	bl	18444 <fputs@plt+0xf10c>
   16370:	mov	r3, #0
   16374:	str	r3, [r4, #16]
   16378:	ldr	r0, [r4, #4]
   1637c:	movw	r1, #22760	; 0x58e8
   16380:	movt	r1, #2
   16384:	bl	18444 <fputs@plt+0xf10c>
   16388:	pop	{r4, lr}
   1638c:	b	18378 <fputs@plt+0xf040>
   16390:	push	{r4, lr}
   16394:	mov	r4, r0
   16398:	bl	16314 <fputs@plt+0xcfdc>
   1639c:	ldr	r0, [r4, #4]
   163a0:	movw	r1, #22652	; 0x587c
   163a4:	movt	r1, #2
   163a8:	bl	18444 <fputs@plt+0xf10c>
   163ac:	ldr	r3, [r4, #20]
   163b0:	cmp	r3, #0
   163b4:	beq	163e8 <fputs@plt+0xd0b0>
   163b8:	movw	r1, #22684	; 0x589c
   163bc:	ldr	r0, [r4, #4]
   163c0:	movt	r1, #2
   163c4:	bl	18444 <fputs@plt+0xf10c>
   163c8:	movw	r1, #22708	; 0x58b4
   163cc:	ldr	r0, [r4, #4]
   163d0:	movt	r1, #2
   163d4:	bl	18444 <fputs@plt+0xf10c>
   163d8:	movw	r1, #19016	; 0x4a48
   163dc:	ldr	r0, [r4, #4]
   163e0:	movt	r1, #2
   163e4:	bl	18444 <fputs@plt+0xf10c>
   163e8:	movw	r1, #21228	; 0x52ec
   163ec:	ldr	r0, [r4, #4]
   163f0:	movt	r1, #2
   163f4:	bl	18444 <fputs@plt+0xf10c>
   163f8:	bl	18378 <fputs@plt+0xf040>
   163fc:	mov	r3, #0
   16400:	str	r3, [r4, #20]
   16404:	str	r3, [r4, #16]
   16408:	pop	{r4, pc}
   1640c:	push	{r4, lr}
   16410:	mov	r4, r0
   16414:	bl	16314 <fputs@plt+0xcfdc>
   16418:	ldr	r0, [r4, #4]
   1641c:	movw	r1, #22768	; 0x58f0
   16420:	pop	{r4, lr}
   16424:	movt	r1, #2
   16428:	b	18444 <fputs@plt+0xf10c>
   1642c:	push	{r4, r5, r6, lr}
   16430:	mov	r5, r0
   16434:	ldr	r4, [r0, #8]
   16438:	cmp	r4, #0
   1643c:	beq	1646c <fputs@plt+0xd134>
   16440:	mov	r6, #0
   16444:	mov	r1, r4
   16448:	mov	r0, r5
   1644c:	bl	15d80 <fputs@plt+0xca48>
   16450:	ldr	r4, [r4, #16]
   16454:	cmp	r0, #0
   16458:	addne	r6, r6, #1
   1645c:	cmp	r4, #0
   16460:	bne	16444 <fputs@plt+0xd10c>
   16464:	mov	r0, r6
   16468:	pop	{r4, r5, r6, pc}
   1646c:	mov	r6, r4
   16470:	b	16464 <fputs@plt+0xd12c>
   16474:	ldr	r3, [r0]
   16478:	ldr	r3, [r3]
   1647c:	cmp	r3, #0
   16480:	cmpne	r1, #1
   16484:	movle	r0, #0
   16488:	movgt	r0, #1
   1648c:	bxle	lr
   16490:	subs	r1, r1, #2
   16494:	bne	164a4 <fputs@plt+0xd16c>
   16498:	b	164c0 <fputs@plt+0xd188>
   1649c:	subs	r1, r1, #1
   164a0:	beq	164c0 <fputs@plt+0xd188>
   164a4:	ldr	r3, [r3, #8]
   164a8:	cmp	r3, #0
   164ac:	cmpne	r1, #0
   164b0:	movle	r0, #0
   164b4:	movgt	r0, #1
   164b8:	bgt	1649c <fputs@plt+0xd164>
   164bc:	bx	lr
   164c0:	ldr	r0, [r3, #4]
   164c4:	bx	lr
   164c8:	ldr	r3, [r0]
   164cc:	ldr	r3, [r3]
   164d0:	cmp	r3, #0
   164d4:	cmpne	r1, #1
   164d8:	ble	16500 <fputs@plt+0xd1c8>
   164dc:	subs	r1, r1, #2
   164e0:	bne	164f0 <fputs@plt+0xd1b8>
   164e4:	b	16508 <fputs@plt+0xd1d0>
   164e8:	subs	r1, r1, #1
   164ec:	beq	16508 <fputs@plt+0xd1d0>
   164f0:	ldr	r3, [r3, #8]
   164f4:	cmp	r3, #0
   164f8:	cmpne	r1, #0
   164fc:	bgt	164e8 <fputs@plt+0xd1b0>
   16500:	mov	r0, #76	; 0x4c
   16504:	bx	lr
   16508:	ldrb	r0, [r3]
   1650c:	bx	lr
   16510:	push	{r4, lr}
   16514:	sub	sp, sp, #8
   16518:	ldr	r4, [r0, #8]
   1651c:	cmp	r4, #0
   16520:	beq	16560 <fputs@plt+0xd228>
   16524:	ldr	ip, [r4, #4]
   16528:	movw	r1, #22780	; 0x58fc
   1652c:	ldr	r2, [r4, #8]
   16530:	movt	r1, #2
   16534:	ldr	r3, [r4]
   16538:	mov	r0, #1
   1653c:	str	ip, [sp]
   16540:	ldrb	ip, [r4, #12]
   16544:	str	ip, [sp, #4]
   16548:	bl	90c8 <__printf_chk@plt>
   1654c:	ldr	r4, [r4, #16]
   16550:	cmp	r4, #0
   16554:	bne	16524 <fputs@plt+0xd1ec>
   16558:	add	sp, sp, #8
   1655c:	pop	{r4, pc}
   16560:	ldr	r0, [r0]
   16564:	add	sp, sp, #8
   16568:	pop	{r4, lr}
   1656c:	b	15794 <fputs@plt+0xc45c>
   16570:	push	{r4, r5, r6, r7, r8, r9, lr}
   16574:	sub	sp, sp, #12
   16578:	mov	r5, r0
   1657c:	mov	r0, #24
   16580:	ldr	r6, [sp, #40]	; 0x28
   16584:	mov	r9, r1
   16588:	mov	r7, r3
   1658c:	mov	r8, r2
   16590:	bl	21de0 <_Znwj@@Base>
   16594:	mov	r3, #0
   16598:	mov	r4, r0
   1659c:	str	r9, [r0, #4]
   165a0:	str	r6, [r0, #12]
   165a4:	mov	r0, #4
   165a8:	str	r3, [r4, #8]
   165ac:	str	r3, [r4, #16]
   165b0:	str	r3, [r4, #20]
   165b4:	bl	21de0 <_Znwj@@Base>
   165b8:	mov	r3, r0
   165bc:	mov	ip, #76	; 0x4c
   165c0:	mov	r0, r4
   165c4:	mov	r2, #0
   165c8:	mov	r1, #1
   165cc:	str	r2, [r3]
   165d0:	str	r3, [r4]
   165d4:	add	r2, r8, r7
   165d8:	str	r4, [r5, #16]
   165dc:	mov	r3, r6
   165e0:	str	ip, [sp]
   165e4:	bl	15b70 <fputs@plt+0xc838>
   165e8:	ldr	r0, [r5, #16]
   165ec:	mov	r1, r7
   165f0:	bl	15c74 <fputs@plt+0xc93c>
   165f4:	mov	r0, r5
   165f8:	str	r8, [r5, #12]
   165fc:	str	r7, [r5, #4]
   16600:	str	r6, [r5, #8]
   16604:	add	sp, sp, #12
   16608:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1660c:	mov	r0, r4
   16610:	bl	21e30 <_ZdlPv@@Base>
   16614:	bl	9110 <__cxa_end_cleanup@plt>
   16618:	push	{r3, r4, r5, lr}
   1661c:	mov	r5, r0
   16620:	ldr	r4, [r0, #16]
   16624:	cmp	r4, #0
   16628:	beq	1663c <fputs@plt+0xd304>
   1662c:	mov	r0, r4
   16630:	bl	15810 <fputs@plt+0xc4d8>
   16634:	mov	r0, r4
   16638:	bl	21e30 <_ZdlPv@@Base>
   1663c:	mov	r0, r5
   16640:	pop	{r3, r4, r5, pc}
   16644:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   16648:	mov	r4, r0
   1664c:	ldr	r2, [r0, #12]
   16650:	mov	r5, r1
   16654:	ldr	r3, [r0, #4]
   16658:	add	r3, r2, r3
   1665c:	cmp	r3, #0
   16660:	bne	166ac <fputs@plt+0xd374>
   16664:	cmp	r1, #0
   16668:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1666c:	ldr	r3, [r0, #16]
   16670:	movw	r1, #22684	; 0x589c
   16674:	movt	r1, #2
   16678:	ldr	r0, [r3, #4]
   1667c:	bl	18444 <fputs@plt+0xf10c>
   16680:	ldr	r3, [r4, #16]
   16684:	movw	r1, #22708	; 0x58b4
   16688:	movt	r1, #2
   1668c:	ldr	r0, [r3, #4]
   16690:	bl	18444 <fputs@plt+0xf10c>
   16694:	ldr	r3, [r4, #16]
   16698:	movw	r1, #19016	; 0x4a48
   1669c:	movt	r1, #2
   166a0:	ldr	r0, [r3, #4]
   166a4:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   166a8:	b	18444 <fputs@plt+0xf10c>
   166ac:	ldr	r3, [r0, #16]
   166b0:	movw	r1, #22804	; 0x5914
   166b4:	movt	r1, #2
   166b8:	ldr	r0, [r3, #4]
   166bc:	bl	18444 <fputs@plt+0xf10c>
   166c0:	ldr	r6, [r4, #8]
   166c4:	ldr	r2, [r4, #12]
   166c8:	ldr	r3, [r4, #4]
   166cc:	add	r7, r6, r6, lsr #31
   166d0:	mov	r1, r6
   166d4:	add	r3, r2, r3
   166d8:	asr	r7, r7, #1
   166dc:	mov	r8, r0
   166e0:	mov	r0, #100	; 0x64
   166e4:	mla	r0, r0, r3, r7
   166e8:	bl	929c <__aeabi_idiv@plt>
   166ec:	mov	r1, r6
   166f0:	mov	r9, r0
   166f4:	mov	r0, r7
   166f8:	bl	929c <__aeabi_idiv@plt>
   166fc:	rsb	r1, r0, r9
   16700:	mov	r0, r8
   16704:	bl	18494 <fputs@plt+0xf15c>
   16708:	movw	r1, #22828	; 0x592c
   1670c:	movt	r1, #2
   16710:	bl	18444 <fputs@plt+0xf10c>
   16714:	cmp	r5, #0
   16718:	beq	16694 <fputs@plt+0xd35c>
   1671c:	movw	r1, #22832	; 0x5930
   16720:	ldr	r3, [r4, #16]
   16724:	movt	r1, #2
   16728:	b	16678 <fputs@plt+0xd340>
   1672c:	bx	lr
   16730:	ldr	ip, [r0, #12]
   16734:	str	ip, [r1]
   16738:	ldr	r1, [r0, #4]
   1673c:	str	r1, [r2]
   16740:	ldr	r2, [r0, #8]
   16744:	str	r2, [r3]
   16748:	bx	lr
   1674c:	mov	ip, #0
   16750:	str	r1, [r0, #8]
   16754:	str	r2, [r0, #12]
   16758:	mov	r1, #1
   1675c:	mvn	r2, #0
   16760:	str	ip, [r0]
   16764:	str	ip, [r0, #4]
   16768:	str	ip, [r0, #36]	; 0x24
   1676c:	str	r1, [r0, #16]
   16770:	str	r1, [r0, #32]
   16774:	str	r2, [r0, #20]
   16778:	str	r2, [r0, #24]
   1677c:	str	r2, [r0, #28]
   16780:	bx	lr
   16784:	bx	lr
   16788:	ldr	r3, [r1]
   1678c:	push	{r4, r5, r6, lr}
   16790:	mov	r5, r1
   16794:	mov	r4, r0
   16798:	cmp	r3, #10
   1679c:	ldrls	pc, [pc, r3, lsl #2]
   167a0:	b	169a4 <fputs@plt+0xd66c>
   167a4:	andeq	r6, r1, r8, lsl r8
   167a8:	andeq	r6, r1, ip, lsr #16
   167ac:	andeq	r6, r1, r0, asr #16
   167b0:	andeq	r6, r1, ip, lsl #17
   167b4:	andeq	r6, r1, r0, lsr #17
   167b8:			; <UNDEFINED> instruction: 0x000168b4
   167bc:	andeq	r6, r1, r8, asr #17
   167c0:	andeq	r6, r1, r4, lsl r9
   167c4:	andeq	r6, r1, ip, asr r9
   167c8:	andeq	r6, r1, r4, lsr #19
   167cc:	ldrdeq	r6, [r1], -r0
   167d0:	ldr	r3, [r0]
   167d4:	cmp	r3, #0
   167d8:	beq	16804 <fputs@plt+0xd4cc>
   167dc:	ldr	r2, [r3]
   167e0:	cmp	r2, #6
   167e4:	bne	167f8 <fputs@plt+0xd4c0>
   167e8:	pop	{r4, r5, r6, pc}
   167ec:	ldr	r2, [r3]
   167f0:	cmp	r2, #6
   167f4:	popeq	{r4, r5, r6, pc}
   167f8:	ldr	r3, [r3, #44]	; 0x2c
   167fc:	cmp	r3, #0
   16800:	bne	167ec <fputs@plt+0xd4b4>
   16804:	ldr	r0, [r4, #8]
   16808:	movw	r1, #19040	; 0x4a60
   1680c:	pop	{r4, r5, r6, lr}
   16810:	movt	r1, #2
   16814:	b	18444 <fputs@plt+0xf10c>
   16818:	movw	r1, #22848	; 0x5940
   1681c:	ldr	r0, [r0, #8]
   16820:	movt	r1, #2
   16824:	pop	{r4, r5, r6, lr}
   16828:	b	18444 <fputs@plt+0xf10c>
   1682c:	movw	r1, #19048	; 0x4a68
   16830:	ldr	r0, [r0, #8]
   16834:	movt	r1, #2
   16838:	pop	{r4, r5, r6, lr}
   1683c:	b	18444 <fputs@plt+0xf10c>
   16840:	ldr	r6, [r1, #40]	; 0x28
   16844:	cmp	r6, #0
   16848:	beq	169c4 <fputs@plt+0xd68c>
   1684c:	mov	r0, r6
   16850:	bl	16618 <fputs@plt+0xd2e0>
   16854:	mov	r0, r6
   16858:	bl	21e30 <_ZdlPv@@Base>
   1685c:	mov	r3, #0
   16860:	movw	r1, #21640	; 0x5488
   16864:	str	r3, [r5, #40]	; 0x28
   16868:	movt	r1, #2
   1686c:	ldr	r0, [r4, #8]
   16870:	bl	18444 <fputs@plt+0xf10c>
   16874:	ldr	r0, [r4, #8]
   16878:	mov	r1, #0
   1687c:	bl	1855c <fputs@plt+0xf224>
   16880:	mov	r3, #1
   16884:	str	r3, [r4, #32]
   16888:	pop	{r4, r5, r6, pc}
   1688c:	movw	r1, #22856	; 0x5948
   16890:	ldr	r0, [r0, #8]
   16894:	movt	r1, #2
   16898:	pop	{r4, r5, r6, lr}
   1689c:	b	18444 <fputs@plt+0xf10c>
   168a0:	movw	r1, #22864	; 0x5950
   168a4:	ldr	r0, [r0, #8]
   168a8:	movt	r1, #2
   168ac:	pop	{r4, r5, r6, lr}
   168b0:	b	18444 <fputs@plt+0xf10c>
   168b4:	movw	r1, #22872	; 0x5958
   168b8:	ldr	r0, [r0, #8]
   168bc:	movt	r1, #2
   168c0:	pop	{r4, r5, r6, lr}
   168c4:	b	18444 <fputs@plt+0xf10c>
   168c8:	movw	r1, #22880	; 0x5960
   168cc:	ldr	r0, [r0, #8]
   168d0:	movt	r1, #2
   168d4:	bl	18444 <fputs@plt+0xf10c>
   168d8:	ldr	r0, [r4, #8]
   168dc:	mov	r1, #1
   168e0:	bl	1855c <fputs@plt+0xf224>
   168e4:	ldr	r6, [r5, #40]	; 0x28
   168e8:	mov	r3, #1
   168ec:	str	r3, [r4, #32]
   168f0:	cmp	r6, #0
   168f4:	beq	16908 <fputs@plt+0xd5d0>
   168f8:	mov	r0, r6
   168fc:	bl	16618 <fputs@plt+0xd2e0>
   16900:	mov	r0, r6
   16904:	bl	21e30 <_ZdlPv@@Base>
   16908:	mov	r3, #0
   1690c:	str	r3, [r5, #40]	; 0x28
   16910:	pop	{r4, r5, r6, pc}
   16914:	ldr	r3, [r0]
   16918:	cmp	r3, #0
   1691c:	beq	16948 <fputs@plt+0xd610>
   16920:	ldr	r2, [r3]
   16924:	cmp	r2, #6
   16928:	bne	1693c <fputs@plt+0xd604>
   1692c:	pop	{r4, r5, r6, pc}
   16930:	ldr	r2, [r3]
   16934:	cmp	r2, #6
   16938:	popeq	{r4, r5, r6, pc}
   1693c:	ldr	r3, [r3, #44]	; 0x2c
   16940:	cmp	r3, #0
   16944:	bne	16930 <fputs@plt+0xd5f8>
   16948:	ldr	r0, [r4, #8]
   1694c:	movw	r1, #22908	; 0x597c
   16950:	pop	{r4, r5, r6, lr}
   16954:	movt	r1, #2
   16958:	b	18444 <fputs@plt+0xf10c>
   1695c:	ldr	r3, [r0]
   16960:	cmp	r3, #0
   16964:	beq	16990 <fputs@plt+0xd658>
   16968:	ldr	r2, [r3]
   1696c:	cmp	r2, #6
   16970:	bne	16984 <fputs@plt+0xd64c>
   16974:	pop	{r4, r5, r6, pc}
   16978:	ldr	r2, [r3]
   1697c:	cmp	r2, #6
   16980:	popeq	{r4, r5, r6, pc}
   16984:	ldr	r3, [r3, #44]	; 0x2c
   16988:	cmp	r3, #0
   1698c:	bne	16978 <fputs@plt+0xd640>
   16990:	ldr	r0, [r4, #8]
   16994:	movw	r1, #22920	; 0x5988
   16998:	pop	{r4, r5, r6, lr}
   1699c:	movt	r1, #2
   169a0:	b	18444 <fputs@plt+0xf10c>
   169a4:	movw	r1, #23584	; 0x5c20
   169a8:	movt	r1, #3
   169ac:	movw	r0, #22888	; 0x5968
   169b0:	movt	r0, #2
   169b4:	mov	r2, r1
   169b8:	mov	r3, r1
   169bc:	pop	{r4, r5, r6, lr}
   169c0:	b	1c7e8 <fputs@plt+0x134b0>
   169c4:	movw	r1, #21640	; 0x5488
   169c8:	ldr	r0, [r0, #8]
   169cc:	movt	r1, #2
   169d0:	bl	18444 <fputs@plt+0xf10c>
   169d4:	b	16874 <fputs@plt+0xd53c>
   169d8:	push	{r4, r5, r6, lr}
   169dc:	subs	r5, r2, #0
   169e0:	mov	r4, r0
   169e4:	mov	r6, r3
   169e8:	mov	r2, r1
   169ec:	beq	169fc <fputs@plt+0xd6c4>
   169f0:	ldrb	r3, [r5]
   169f4:	cmp	r3, #0
   169f8:	bne	16a24 <fputs@plt+0xd6ec>
   169fc:	mov	r1, r2
   16a00:	ldr	r0, [r4, #8]
   16a04:	bl	18444 <fputs@plt+0xf10c>
   16a08:	cmp	r6, #1
   16a0c:	beq	16a50 <fputs@plt+0xd718>
   16a10:	ldr	r0, [r4, #8]
   16a14:	movw	r1, #21228	; 0x52ec
   16a18:	pop	{r4, r5, r6, lr}
   16a1c:	movt	r1, #2
   16a20:	b	18444 <fputs@plt+0xf10c>
   16a24:	ldr	r0, [r0, #8]
   16a28:	bl	18444 <fputs@plt+0xf10c>
   16a2c:	movw	r1, #23080	; 0x5a28
   16a30:	ldr	r0, [r4, #8]
   16a34:	movt	r1, #2
   16a38:	bl	18444 <fputs@plt+0xf10c>
   16a3c:	mov	r1, r5
   16a40:	ldr	r0, [r4, #8]
   16a44:	bl	18444 <fputs@plt+0xf10c>
   16a48:	cmp	r6, #1
   16a4c:	bne	16a10 <fputs@plt+0xd6d8>
   16a50:	ldr	r0, [r4, #8]
   16a54:	movw	r1, #22684	; 0x589c
   16a58:	movt	r1, #2
   16a5c:	bl	18444 <fputs@plt+0xf10c>
   16a60:	ldr	r0, [r4, #8]
   16a64:	movw	r1, #22708	; 0x58b4
   16a68:	movt	r1, #2
   16a6c:	bl	18444 <fputs@plt+0xf10c>
   16a70:	movw	r1, #19016	; 0x4a48
   16a74:	ldr	r0, [r4, #8]
   16a78:	movt	r1, #2
   16a7c:	bl	18444 <fputs@plt+0xf10c>
   16a80:	b	16a10 <fputs@plt+0xd6d8>
   16a84:	push	{r4, r5, r6, r7, lr}
   16a88:	movw	r4, #12328	; 0x3028
   16a8c:	movt	r4, #3
   16a90:	sub	sp, sp, #44	; 0x2c
   16a94:	mov	r6, r1
   16a98:	mov	r5, r0
   16a9c:	ldr	r3, [r4]
   16aa0:	movw	r1, #22928	; 0x5990
   16aa4:	ldr	r0, [r0, #8]
   16aa8:	movt	r1, #2
   16aac:	str	r3, [sp, #36]	; 0x24
   16ab0:	bl	18444 <fputs@plt+0xf10c>
   16ab4:	ldr	r3, [r6]
   16ab8:	cmp	r3, #0
   16abc:	bne	16b14 <fputs@plt+0xd7dc>
   16ac0:	movw	r3, #22944	; 0x59a0
   16ac4:	movt	r3, #2
   16ac8:	add	r6, sp, #28
   16acc:	ldm	r3, {r0, r1}
   16ad0:	lsr	r3, r1, #16
   16ad4:	strb	r3, [sp, #34]	; 0x22
   16ad8:	str	r0, [sp, #28]
   16adc:	strh	r1, [sp, #32]
   16ae0:	mov	r1, r6
   16ae4:	ldr	r0, [r5, #8]
   16ae8:	bl	18444 <fputs@plt+0xf10c>
   16aec:	ldr	r0, [r5, #8]
   16af0:	movw	r1, #18220	; 0x472c
   16af4:	movt	r1, #2
   16af8:	bl	18444 <fputs@plt+0xf10c>
   16afc:	ldr	r2, [sp, #36]	; 0x24
   16b00:	ldr	r3, [r4]
   16b04:	cmp	r2, r3
   16b08:	bne	16b80 <fputs@plt+0xd848>
   16b0c:	add	sp, sp, #44	; 0x2c
   16b10:	pop	{r4, r5, r6, r7, pc}
   16b14:	mov	r0, r6
   16b18:	add	r1, sp, #16
   16b1c:	add	r2, sp, #20
   16b20:	add	r3, sp, #24
   16b24:	bl	1b8cc <fputs@plt+0x12594>
   16b28:	ldr	r1, [sp, #16]
   16b2c:	ldr	lr, [sp, #20]
   16b30:	movw	r2, #65281	; 0xff01
   16b34:	ldr	ip, [sp, #24]
   16b38:	movt	r2, #65280	; 0xff00
   16b3c:	add	r6, sp, #28
   16b40:	movw	r3, #19812	; 0x4d64
   16b44:	umull	r0, r1, r2, r1
   16b48:	movt	r3, #2
   16b4c:	umull	r7, lr, r2, lr
   16b50:	mov	r0, r6
   16b54:	umull	r7, ip, r2, ip
   16b58:	lsr	r2, r1, #8
   16b5c:	mov	r1, #1
   16b60:	str	r2, [sp]
   16b64:	lsr	lr, lr, #8
   16b68:	mov	r2, #7
   16b6c:	str	lr, [sp, #4]
   16b70:	lsr	ip, ip, #8
   16b74:	str	ip, [sp, #8]
   16b78:	bl	92b4 <__sprintf_chk@plt>
   16b7c:	b	16ae0 <fputs@plt+0xd7a8>
   16b80:	bl	923c <__stack_chk_fail@plt>
   16b84:	ldr	r3, [r1]
   16b88:	push	{r4, r5, r6, lr}
   16b8c:	mov	r4, r1
   16b90:	mov	r5, r0
   16b94:	cmp	r3, #10
   16b98:	ldrls	pc, [pc, r3, lsl #2]
   16b9c:	b	16de4 <fputs@plt+0xdaac>
   16ba0:	andeq	r6, r1, r4, ror #24
   16ba4:	andeq	r6, r1, ip, ror ip
   16ba8:	muleq	r1, r4, ip
   16bac:	andeq	r6, r1, ip, ror #25
   16bb0:	andeq	r6, r1, r4, lsl #26
   16bb4:	andeq	r6, r1, ip, lsl sp
   16bb8:	andeq	r6, r1, r4, lsr sp
   16bbc:	muleq	r1, r4, sp
   16bc0:	ldrdeq	r6, [r1], -r0
   16bc4:	andeq	r6, r1, ip, asr #23
   16bc8:	andeq	r6, r1, r0, lsr #24
   16bcc:	pop	{r4, r5, r6, pc}
   16bd0:	ldr	r3, [r0]
   16bd4:	cmp	r3, #0
   16bd8:	beq	16c04 <fputs@plt+0xd8cc>
   16bdc:	ldr	r2, [r3]
   16be0:	cmp	r2, #6
   16be4:	bne	16bf8 <fputs@plt+0xd8c0>
   16be8:	pop	{r4, r5, r6, pc}
   16bec:	ldr	r2, [r3]
   16bf0:	cmp	r2, #6
   16bf4:	popeq	{r4, r5, r6, pc}
   16bf8:	ldr	r3, [r3, #44]	; 0x2c
   16bfc:	cmp	r3, #0
   16c00:	bne	16bec <fputs@plt+0xd8b4>
   16c04:	mov	r0, r5
   16c08:	ldr	r2, [r4, #4]
   16c0c:	movw	r1, #23000	; 0x59d8
   16c10:	mov	r3, #2
   16c14:	movt	r1, #2
   16c18:	pop	{r4, r5, r6, lr}
   16c1c:	b	169d8 <fputs@plt+0xd6a0>
   16c20:	ldr	r3, [r0]
   16c24:	cmp	r3, #0
   16c28:	beq	16c54 <fputs@plt+0xd91c>
   16c2c:	ldr	r2, [r3]
   16c30:	cmp	r2, #6
   16c34:	bne	16c48 <fputs@plt+0xd910>
   16c38:	pop	{r4, r5, r6, pc}
   16c3c:	ldr	r2, [r3]
   16c40:	cmp	r2, #6
   16c44:	popeq	{r4, r5, r6, pc}
   16c48:	ldr	r3, [r3, #44]	; 0x2c
   16c4c:	cmp	r3, #0
   16c50:	bne	16c3c <fputs@plt+0xd904>
   16c54:	mov	r0, r5
   16c58:	add	r1, r4, #12
   16c5c:	pop	{r4, r5, r6, lr}
   16c60:	b	16a84 <fputs@plt+0xd74c>
   16c64:	ldr	r2, [r1, #4]
   16c68:	mov	r3, #2
   16c6c:	movw	r1, #22952	; 0x59a8
   16c70:	movt	r1, #2
   16c74:	pop	{r4, r5, r6, lr}
   16c78:	b	169d8 <fputs@plt+0xd6a0>
   16c7c:	ldr	r2, [r1, #4]
   16c80:	mov	r3, #2
   16c84:	movw	r1, #22956	; 0x59ac
   16c88:	movt	r1, #2
   16c8c:	pop	{r4, r5, r6, lr}
   16c90:	b	169d8 <fputs@plt+0xd6a0>
   16c94:	ldr	r3, [r1, #40]	; 0x28
   16c98:	ldr	r0, [r0, #8]
   16c9c:	cmp	r3, #0
   16ca0:	beq	16e20 <fputs@plt+0xdae8>
   16ca4:	bl	18378 <fputs@plt+0xf040>
   16ca8:	movw	r1, #22960	; 0x59b0
   16cac:	ldr	r0, [r5, #8]
   16cb0:	movt	r1, #2
   16cb4:	bl	18444 <fputs@plt+0xf10c>
   16cb8:	ldr	r0, [r4, #40]	; 0x28
   16cbc:	ldr	r1, [r5, #36]	; 0x24
   16cc0:	bl	16644 <fputs@plt+0xd30c>
   16cc4:	movw	r1, #19852	; 0x4d8c
   16cc8:	mov	r0, r5
   16ccc:	ldr	r2, [r4, #4]
   16cd0:	mov	r3, #2
   16cd4:	movt	r1, #2
   16cd8:	bl	169d8 <fputs@plt+0xd6a0>
   16cdc:	ldr	r0, [r5, #8]
   16ce0:	mov	r1, #1
   16ce4:	pop	{r4, r5, r6, lr}
   16ce8:	b	1855c <fputs@plt+0xf224>
   16cec:	ldr	r2, [r1, #4]
   16cf0:	mov	r3, #2
   16cf4:	movw	r1, #22964	; 0x59b4
   16cf8:	movt	r1, #2
   16cfc:	pop	{r4, r5, r6, lr}
   16d00:	b	169d8 <fputs@plt+0xd6a0>
   16d04:	ldr	r2, [r1, #4]
   16d08:	mov	r3, #2
   16d0c:	movw	r1, #22972	; 0x59bc
   16d10:	movt	r1, #2
   16d14:	pop	{r4, r5, r6, lr}
   16d18:	b	169d8 <fputs@plt+0xd6a0>
   16d1c:	ldr	r2, [r1, #4]
   16d20:	mov	r3, #2
   16d24:	movw	r1, #22980	; 0x59c4
   16d28:	movt	r1, #2
   16d2c:	pop	{r4, r5, r6, lr}
   16d30:	b	169d8 <fputs@plt+0xd6a0>
   16d34:	mov	r1, #1
   16d38:	ldr	r0, [r0, #8]
   16d3c:	bl	1855c <fputs@plt+0xf224>
   16d40:	ldr	r0, [r5, #8]
   16d44:	bl	18378 <fputs@plt+0xf040>
   16d48:	movw	r1, #22984	; 0x59c8
   16d4c:	ldr	r0, [r5, #8]
   16d50:	movt	r1, #2
   16d54:	bl	18444 <fputs@plt+0xf10c>
   16d58:	ldr	r0, [r4, #40]	; 0x28
   16d5c:	cmp	r0, #0
   16d60:	beq	16e04 <fputs@plt+0xdacc>
   16d64:	ldr	r1, [r5, #36]	; 0x24
   16d68:	bl	16644 <fputs@plt+0xd30c>
   16d6c:	movw	r1, #19852	; 0x4d8c
   16d70:	mov	r0, r5
   16d74:	ldr	r2, [r4, #4]
   16d78:	mov	r3, #2
   16d7c:	movt	r1, #2
   16d80:	bl	169d8 <fputs@plt+0xd6a0>
   16d84:	ldr	r0, [r5, #8]
   16d88:	mov	r1, #0
   16d8c:	pop	{r4, r5, r6, lr}
   16d90:	b	1855c <fputs@plt+0xf224>
   16d94:	ldr	r3, [r0]
   16d98:	cmp	r3, #0
   16d9c:	beq	16dc8 <fputs@plt+0xda90>
   16da0:	ldr	r2, [r3]
   16da4:	cmp	r2, #6
   16da8:	bne	16dbc <fputs@plt+0xda84>
   16dac:	pop	{r4, r5, r6, pc}
   16db0:	ldr	r2, [r3]
   16db4:	cmp	r2, #6
   16db8:	popeq	{r4, r5, r6, pc}
   16dbc:	ldr	r3, [r3, #44]	; 0x2c
   16dc0:	cmp	r3, #0
   16dc4:	bne	16db0 <fputs@plt+0xda78>
   16dc8:	mov	r0, r5
   16dcc:	ldr	r2, [r4, #4]
   16dd0:	movw	r1, #22992	; 0x59d0
   16dd4:	mov	r3, #2
   16dd8:	movt	r1, #2
   16ddc:	pop	{r4, r5, r6, lr}
   16de0:	b	169d8 <fputs@plt+0xd6a0>
   16de4:	movw	r1, #23584	; 0x5c20
   16de8:	movt	r1, #3
   16dec:	movw	r0, #22888	; 0x5968
   16df0:	movt	r0, #2
   16df4:	mov	r2, r1
   16df8:	mov	r3, r1
   16dfc:	pop	{r4, r5, r6, lr}
   16e00:	b	1c7e8 <fputs@plt+0x134b0>
   16e04:	ldr	r2, [r4, #4]
   16e08:	movw	r1, #19852	; 0x4d8c
   16e0c:	mov	r0, r5
   16e10:	movt	r1, #2
   16e14:	ldr	r3, [r5, #36]	; 0x24
   16e18:	bl	169d8 <fputs@plt+0xd6a0>
   16e1c:	b	16d84 <fputs@plt+0xda4c>
   16e20:	bl	18378 <fputs@plt+0xf040>
   16e24:	mov	r0, r5
   16e28:	ldr	r2, [r4, #4]
   16e2c:	movw	r1, #22960	; 0x59b0
   16e30:	ldr	r3, [r5, #36]	; 0x24
   16e34:	movt	r1, #2
   16e38:	bl	169d8 <fputs@plt+0xd6a0>
   16e3c:	b	16cdc <fputs@plt+0xd9a4>
   16e40:	push	{r4, r5, r6, lr}
   16e44:	mov	r5, r0
   16e48:	ldr	r4, [r0]
   16e4c:	cmp	r4, #0
   16e50:	movne	r6, #1
   16e54:	bne	16e90 <fputs@plt+0xdb58>
   16e58:	b	16eb0 <fputs@plt+0xdb78>
   16e5c:	ldr	r3, [r4, #8]
   16e60:	cmp	r3, r6
   16e64:	bne	16ea4 <fputs@plt+0xdb6c>
   16e68:	mov	r6, #1
   16e6c:	ldr	r3, [r4, #44]	; 0x2c
   16e70:	add	r0, r4, #12
   16e74:	str	r3, [r5]
   16e78:	bl	1b4e0 <fputs@plt+0x121a8>
   16e7c:	mov	r0, r4
   16e80:	bl	21e30 <_ZdlPv@@Base>
   16e84:	ldr	r4, [r5]
   16e88:	cmp	r4, #0
   16e8c:	beq	16eb0 <fputs@plt+0xdb78>
   16e90:	cmp	r6, #0
   16e94:	mov	r1, r4
   16e98:	mov	r0, r5
   16e9c:	mov	r6, #0
   16ea0:	bne	16e5c <fputs@plt+0xdb24>
   16ea4:	bl	16788 <fputs@plt+0xd450>
   16ea8:	ldr	r4, [r5]
   16eac:	b	16e6c <fputs@plt+0xdb34>
   16eb0:	mov	r3, #0
   16eb4:	str	r3, [r5, #4]
   16eb8:	pop	{r4, r5, r6, pc}
   16ebc:	push	{r4, lr}
   16ec0:	mov	r4, r0
   16ec4:	bl	16e40 <fputs@plt+0xdb08>
   16ec8:	mov	r0, r4
   16ecc:	pop	{r4, pc}
   16ed0:	ldr	r0, [r0]
   16ed4:	cmp	r0, #0
   16ed8:	bne	16eec <fputs@plt+0xdbb4>
   16edc:	bx	lr
   16ee0:	ldr	r0, [r0, #44]	; 0x2c
   16ee4:	cmp	r0, #0
   16ee8:	beq	16f00 <fputs@plt+0xdbc8>
   16eec:	ldr	r3, [r0]
   16ef0:	cmp	r3, r1
   16ef4:	bne	16ee0 <fputs@plt+0xdba8>
   16ef8:	mov	r0, #1
   16efc:	bx	lr
   16f00:	bx	lr
   16f04:	ldr	r0, [r0]
   16f08:	cmp	r0, #0
   16f0c:	bne	16f20 <fputs@plt+0xdbe8>
   16f10:	bx	lr
   16f14:	ldr	r0, [r0, #44]	; 0x2c
   16f18:	cmp	r0, #0
   16f1c:	beq	16f34 <fputs@plt+0xdbfc>
   16f20:	ldr	r3, [r0, #40]	; 0x28
   16f24:	cmp	r3, #0
   16f28:	beq	16f14 <fputs@plt+0xdbdc>
   16f2c:	mov	r0, #1
   16f30:	bx	lr
   16f34:	bx	lr
   16f38:	ldr	r3, [r1]
   16f3c:	bic	r3, r3, #4
   16f40:	cmp	r3, #2
   16f44:	bne	16f68 <fputs@plt+0xdc30>
   16f48:	ldr	r3, [r0, #4]
   16f4c:	cmp	r3, #0
   16f50:	beq	16f68 <fputs@plt+0xdc30>
   16f54:	str	r1, [r3, #44]	; 0x2c
   16f58:	mov	r3, #0
   16f5c:	str	r1, [r0, #4]
   16f60:	str	r3, [r1, #44]	; 0x2c
   16f64:	bx	lr
   16f68:	ldr	r3, [r0]
   16f6c:	cmp	r3, #0
   16f70:	str	r3, [r1, #44]	; 0x2c
   16f74:	streq	r1, [r0, #4]
   16f78:	str	r1, [r0]
   16f7c:	bx	lr
   16f80:	push	{r4, r5, r6, r7, r8, lr}
   16f84:	mov	r6, r0
   16f88:	mov	r0, #48	; 0x30
   16f8c:	mov	r5, r1
   16f90:	mov	r7, r2
   16f94:	mov	r8, r3
   16f98:	bl	21de0 <_Znwj@@Base>
   16f9c:	movw	ip, #26908	; 0x691c
   16fa0:	movt	ip, #3
   16fa4:	cmp	r5, #6
   16fa8:	mov	r2, #0
   16fac:	ldr	r3, [ip]
   16fb0:	mov	r4, r0
   16fb4:	str	r7, [r0, #4]
   16fb8:	str	r8, [r0, #40]	; 0x28
   16fbc:	str	r5, [r0]
   16fc0:	str	r3, [r0, #36]	; 0x24
   16fc4:	str	r2, [r0, #12]
   16fc8:	str	r2, [r0, #8]
   16fcc:	beq	16fe0 <fputs@plt+0xdca8>
   16fd0:	mov	r0, r6
   16fd4:	mov	r1, r4
   16fd8:	pop	{r4, r5, r6, r7, r8, lr}
   16fdc:	b	16f38 <fputs@plt+0xdc00>
   16fe0:	ldr	r3, [r6]
   16fe4:	cmp	r3, r2
   16fe8:	bne	16ffc <fputs@plt+0xdcc4>
   16fec:	b	16fd0 <fputs@plt+0xdc98>
   16ff0:	ldr	r3, [r3, #44]	; 0x2c
   16ff4:	cmp	r3, #0
   16ff8:	beq	16fd0 <fputs@plt+0xdc98>
   16ffc:	ldr	r2, [r3]
   17000:	cmp	r2, #6
   17004:	bne	16ff0 <fputs@plt+0xdcb8>
   17008:	movw	r1, #23584	; 0x5c20
   1700c:	movt	r1, #3
   17010:	movw	r0, #23008	; 0x59e0
   17014:	movt	r0, #2
   17018:	mov	r2, r1
   1701c:	mov	r3, r1
   17020:	bl	1c848 <fputs@plt+0x13510>
   17024:	mov	r0, r6
   17028:	mov	r1, r4
   1702c:	pop	{r4, r5, r6, r7, r8, lr}
   17030:	b	16f38 <fputs@plt+0xdc00>
   17034:	movw	r2, #19852	; 0x4d8c
   17038:	mov	r3, #0
   1703c:	movt	r2, #2
   17040:	b	16f80 <fputs@plt+0xdc48>
   17044:	push	{r3, r4, r5, r6, r7, lr}
   17048:	mov	r7, r0
   1704c:	mov	r0, #48	; 0x30
   17050:	mov	r4, r1
   17054:	bl	21de0 <_Znwj@@Base>
   17058:	movw	r3, #26908	; 0x691c
   1705c:	movt	r3, #3
   17060:	mov	r6, #0
   17064:	mov	r2, #10
   17068:	ldr	r3, [r3]
   1706c:	str	r6, [r0, #12]
   17070:	mov	r5, r0
   17074:	str	r3, [r0, #36]	; 0x24
   17078:	add	ip, r0, #12
   1707c:	str	r2, [r0]
   17080:	ldm	r4!, {r0, r1, r2, r3}
   17084:	str	r6, [r5, #4]
   17088:	stmia	ip!, {r0, r1, r2, r3}
   1708c:	ldm	r4, {r0, r1, r2}
   17090:	stm	ip, {r0, r1, r2}
   17094:	mov	r0, r7
   17098:	str	r6, [r5, #8]
   1709c:	mov	r1, r5
   170a0:	str	r6, [r5, #40]	; 0x28
   170a4:	pop	{r3, r4, r5, r6, r7, lr}
   170a8:	b	16f38 <fputs@plt+0xdc00>
   170ac:	ldr	r3, [r0]
   170b0:	cmp	r3, #0
   170b4:	beq	170e0 <fputs@plt+0xdda8>
   170b8:	ldr	r2, [r3]
   170bc:	cmp	r2, #0
   170c0:	bne	170d4 <fputs@plt+0xdd9c>
   170c4:	bx	lr
   170c8:	ldr	r2, [r3]
   170cc:	cmp	r2, #0
   170d0:	bxeq	lr
   170d4:	ldr	r3, [r3, #44]	; 0x2c
   170d8:	cmp	r3, #0
   170dc:	bne	170c8 <fputs@plt+0xdd90>
   170e0:	mov	r1, #0
   170e4:	movw	r2, #19852	; 0x4d8c
   170e8:	mov	r3, r1
   170ec:	movt	r2, #2
   170f0:	b	16f80 <fputs@plt+0xdc48>
   170f4:	ldr	r3, [r0]
   170f8:	cmp	r3, #0
   170fc:	beq	17128 <fputs@plt+0xddf0>
   17100:	ldr	r2, [r3]
   17104:	cmp	r2, #1
   17108:	bne	1711c <fputs@plt+0xdde4>
   1710c:	bx	lr
   17110:	ldr	r2, [r3]
   17114:	cmp	r2, #1
   17118:	bxeq	lr
   1711c:	ldr	r3, [r3, #44]	; 0x2c
   17120:	cmp	r3, #0
   17124:	bne	17110 <fputs@plt+0xddd8>
   17128:	movw	r2, #19852	; 0x4d8c
   1712c:	mov	r1, #1
   17130:	movt	r2, #2
   17134:	mov	r3, #0
   17138:	b	16f80 <fputs@plt+0xdc48>
   1713c:	ldr	r2, [r0]
   17140:	cmp	r2, #0
   17144:	beq	17198 <fputs@plt+0xde60>
   17148:	ldr	ip, [r2]
   1714c:	cmp	ip, #5
   17150:	bxeq	lr
   17154:	mov	r3, r2
   17158:	b	17168 <fputs@plt+0xde30>
   1715c:	ldr	r1, [r3]
   17160:	cmp	r1, #5
   17164:	bxeq	lr
   17168:	ldr	r3, [r3, #44]	; 0x2c
   1716c:	cmp	r3, #0
   17170:	bne	1715c <fputs@plt+0xde24>
   17174:	cmp	ip, #6
   17178:	bne	1718c <fputs@plt+0xde54>
   1717c:	bx	lr
   17180:	ldr	r3, [r2]
   17184:	cmp	r3, #6
   17188:	bxeq	lr
   1718c:	ldr	r2, [r2, #44]	; 0x2c
   17190:	cmp	r2, #0
   17194:	bne	17180 <fputs@plt+0xde48>
   17198:	movw	r2, #19852	; 0x4d8c
   1719c:	mov	r1, #5
   171a0:	movt	r2, #2
   171a4:	mov	r3, #0
   171a8:	b	16f80 <fputs@plt+0xdc48>
   171ac:	ldr	r0, [r0]
   171b0:	cmp	r0, #0
   171b4:	bne	171c8 <fputs@plt+0xde90>
   171b8:	bx	lr
   171bc:	ldr	r0, [r0, #44]	; 0x2c
   171c0:	cmp	r0, #0
   171c4:	beq	171dc <fputs@plt+0xdea4>
   171c8:	ldr	r3, [r0]
   171cc:	cmp	r3, #6
   171d0:	bne	171bc <fputs@plt+0xde84>
   171d4:	mov	r0, #1
   171d8:	bx	lr
   171dc:	bx	lr
   171e0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   171e4:	mov	r6, r0
   171e8:	ldr	r5, [r0]
   171ec:	mov	r7, r1
   171f0:	cmp	r5, #0
   171f4:	beq	17368 <fputs@plt+0xe030>
   171f8:	ldr	r8, [r5]
   171fc:	cmp	r1, r8
   17200:	beq	17370 <fputs@plt+0xe038>
   17204:	mov	r3, r5
   17208:	b	17218 <fputs@plt+0xdee0>
   1720c:	ldr	r2, [r3]
   17210:	cmp	r7, r2
   17214:	beq	17230 <fputs@plt+0xdef8>
   17218:	ldr	r3, [r3, #44]	; 0x2c
   1721c:	cmp	r3, #0
   17220:	bne	1720c <fputs@plt+0xded4>
   17224:	mov	r7, r3
   17228:	mov	r0, r7
   1722c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   17230:	mov	r3, r5
   17234:	mov	r2, #1
   17238:	mov	r9, #0
   1723c:	b	17254 <fputs@plt+0xdf1c>
   17240:	ldr	r8, [r5]
   17244:	str	r9, [r4, #44]	; 0x2c
   17248:	mov	r9, r4
   1724c:	cmp	r8, r7
   17250:	beq	172f4 <fputs@plt+0xdfbc>
   17254:	cmp	r2, #0
   17258:	mov	r0, r6
   1725c:	mov	r1, r3
   17260:	beq	17274 <fputs@plt+0xdf3c>
   17264:	ldr	r3, [r3, #8]
   17268:	mov	r2, #1
   1726c:	cmp	r3, #0
   17270:	beq	17280 <fputs@plt+0xdf48>
   17274:	bl	16788 <fputs@plt+0xd450>
   17278:	ldr	r5, [r6]
   1727c:	mov	r2, #0
   17280:	mov	r4, r5
   17284:	ldr	r5, [r5, #44]	; 0x2c
   17288:	cmp	r5, #0
   1728c:	mov	r3, r5
   17290:	str	r5, [r6]
   17294:	bne	17240 <fputs@plt+0xdf08>
   17298:	str	r5, [r6, #4]
   1729c:	mov	r7, r5
   172a0:	str	r9, [r4, #44]	; 0x2c
   172a4:	b	172d4 <fputs@plt+0xdf9c>
   172a8:	ldr	r2, [r4, #4]
   172ac:	ldr	r3, [r4, #40]	; 0x28
   172b0:	bl	16f80 <fputs@plt+0xdc48>
   172b4:	mov	r0, r5
   172b8:	ldr	r5, [r4, #44]	; 0x2c
   172bc:	bl	1b4e0 <fputs@plt+0x121a8>
   172c0:	mov	r0, r4
   172c4:	bl	21e30 <_ZdlPv@@Base>
   172c8:	cmp	r5, #0
   172cc:	mov	r4, r5
   172d0:	beq	17228 <fputs@plt+0xdef0>
   172d4:	ldr	r1, [r4]
   172d8:	mov	r0, r6
   172dc:	add	r5, r4, #12
   172e0:	cmp	r1, #10
   172e4:	bne	172a8 <fputs@plt+0xdf70>
   172e8:	mov	r1, r5
   172ec:	bl	17044 <fputs@plt+0xdd0c>
   172f0:	b	172b4 <fputs@plt+0xdf7c>
   172f4:	mov	r1, r5
   172f8:	ldr	r3, [r1, #8]
   172fc:	cmp	r3, #0
   17300:	bne	17358 <fputs@plt+0xe020>
   17304:	ldr	r3, [r5, #44]	; 0x2c
   17308:	cmp	r8, #2
   1730c:	ldr	r8, [r5, #40]	; 0x28
   17310:	ldreq	r7, [r5, #4]
   17314:	movne	r7, #0
   17318:	cmp	r3, #0
   1731c:	streq	r3, [r6, #4]
   17320:	cmp	r8, #0
   17324:	str	r3, [r6]
   17328:	beq	1733c <fputs@plt+0xe004>
   1732c:	mov	r0, r8
   17330:	bl	16618 <fputs@plt+0xd2e0>
   17334:	mov	r0, r8
   17338:	bl	21e30 <_ZdlPv@@Base>
   1733c:	add	r0, r5, #12
   17340:	bl	1b4e0 <fputs@plt+0x121a8>
   17344:	mov	r0, r5
   17348:	bl	21e30 <_ZdlPv@@Base>
   1734c:	cmp	r4, #0
   17350:	bne	172d4 <fputs@plt+0xdf9c>
   17354:	b	17228 <fputs@plt+0xdef0>
   17358:	mov	r0, r6
   1735c:	bl	16788 <fputs@plt+0xd450>
   17360:	ldr	r5, [r6]
   17364:	b	17304 <fputs@plt+0xdfcc>
   17368:	mov	r7, r5
   1736c:	b	17228 <fputs@plt+0xdef0>
   17370:	mov	r1, r5
   17374:	mov	r4, #0
   17378:	b	172f8 <fputs@plt+0xdfc0>
   1737c:	push	{r3, r4, r5, lr}
   17380:	mov	r4, r1
   17384:	mov	r5, r0
   17388:	mov	r1, #10
   1738c:	bl	171e0 <fputs@plt+0xdea8>
   17390:	mov	r0, r5
   17394:	mov	r1, r4
   17398:	pop	{r3, r4, r5, lr}
   1739c:	b	17044 <fputs@plt+0xdd0c>
   173a0:	mov	r1, #10
   173a4:	b	171e0 <fputs@plt+0xdea8>
   173a8:	push	{r4, r5, r6, lr}
   173ac:	mov	r1, #5
   173b0:	mov	r4, r0
   173b4:	bl	171e0 <fputs@plt+0xdea8>
   173b8:	ldr	r2, [r4]
   173bc:	cmp	r2, #0
   173c0:	beq	17414 <fputs@plt+0xe0dc>
   173c4:	ldr	r0, [r2]
   173c8:	cmp	r0, #2
   173cc:	beq	174c0 <fputs@plt+0xe188>
   173d0:	mov	r3, r2
   173d4:	b	173e4 <fputs@plt+0xe0ac>
   173d8:	ldr	r1, [r3]
   173dc:	cmp	r1, #2
   173e0:	beq	17438 <fputs@plt+0xe100>
   173e4:	ldr	r3, [r3, #44]	; 0x2c
   173e8:	cmp	r3, #0
   173ec:	bne	173d8 <fputs@plt+0xe0a0>
   173f0:	cmp	r0, #6
   173f4:	bne	17408 <fputs@plt+0xe0d0>
   173f8:	pop	{r4, r5, r6, pc}
   173fc:	ldr	r3, [r2]
   17400:	cmp	r3, #6
   17404:	popeq	{r4, r5, r6, pc}
   17408:	ldr	r2, [r2, #44]	; 0x2c
   1740c:	cmp	r2, #0
   17410:	bne	173fc <fputs@plt+0xe0c4>
   17414:	mov	r2, #0
   17418:	mov	r0, r4
   1741c:	mov	r3, r2
   17420:	mov	r1, #6
   17424:	pop	{r4, r5, r6, lr}
   17428:	b	16f80 <fputs@plt+0xdc48>
   1742c:	ldr	r3, [r2]
   17430:	cmp	r3, #2
   17434:	beq	174c0 <fputs@plt+0xe188>
   17438:	ldr	r2, [r2, #44]	; 0x2c
   1743c:	cmp	r2, #0
   17440:	bne	1742c <fputs@plt+0xe0f4>
   17444:	ldr	r5, [r4, #36]	; 0x24
   17448:	mov	r6, r2
   1744c:	cmp	r5, #0
   17450:	bne	174d8 <fputs@plt+0xe1a0>
   17454:	mov	r1, #1
   17458:	mov	r0, r4
   1745c:	str	r1, [r4, #16]
   17460:	mov	r1, #2
   17464:	bl	171e0 <fputs@plt+0xdea8>
   17468:	ldr	r1, [r4]
   1746c:	mov	r0, #0
   17470:	str	r0, [r4, #36]	; 0x24
   17474:	cmp	r1, r0
   17478:	beq	174a4 <fputs@plt+0xe16c>
   1747c:	ldr	r0, [r1]
   17480:	cmp	r0, #6
   17484:	bne	17498 <fputs@plt+0xe160>
   17488:	b	174b8 <fputs@plt+0xe180>
   1748c:	ldr	ip, [r1]
   17490:	cmp	ip, #6
   17494:	beq	174b8 <fputs@plt+0xe180>
   17498:	ldr	r1, [r1, #44]	; 0x2c
   1749c:	cmp	r1, #0
   174a0:	bne	1748c <fputs@plt+0xe154>
   174a4:	mov	r3, r6
   174a8:	mov	r0, r4
   174ac:	mov	r1, #6
   174b0:	mov	r2, #0
   174b4:	bl	16f80 <fputs@plt+0xdc48>
   174b8:	str	r5, [r4, #36]	; 0x24
   174bc:	pop	{r4, r5, r6, pc}
   174c0:	ldr	r5, [r4, #36]	; 0x24
   174c4:	mov	r3, #0
   174c8:	ldr	r6, [r2, #40]	; 0x28
   174cc:	cmp	r5, #0
   174d0:	str	r3, [r2, #40]	; 0x28
   174d4:	beq	17454 <fputs@plt+0xe11c>
   174d8:	ldr	r5, [r4, #32]
   174dc:	cmp	r5, #0
   174e0:	movne	r3, #0
   174e4:	movne	r5, #1
   174e8:	strne	r3, [r4, #36]	; 0x24
   174ec:	b	17454 <fputs@plt+0xe11c>
   174f0:	mov	r1, #1
   174f4:	b	171e0 <fputs@plt+0xdea8>
   174f8:	mov	r1, #0
   174fc:	b	171e0 <fputs@plt+0xdea8>
   17500:	mov	r1, #4
   17504:	b	171e0 <fputs@plt+0xdea8>
   17508:	mov	r1, #3
   1750c:	b	171e0 <fputs@plt+0xdea8>
   17510:	mov	r1, #5
   17514:	b	171e0 <fputs@plt+0xdea8>
   17518:	mov	r1, #6
   1751c:	b	171e0 <fputs@plt+0xdea8>
   17520:	mov	r1, #7
   17524:	b	171e0 <fputs@plt+0xdea8>
   17528:	mov	r1, #8
   1752c:	b	171e0 <fputs@plt+0xdea8>
   17530:	subs	r3, r1, #0
   17534:	bxeq	lr
   17538:	ldr	r3, [r3, #8]
   1753c:	cmp	r3, #0
   17540:	bxne	lr
   17544:	b	17548 <fputs@plt+0xe210>
   17548:	push	{r3, r4, r5, lr}
   1754c:	mov	r4, r1
   17550:	mov	r5, r0
   17554:	ldr	r1, [r1, #44]	; 0x2c
   17558:	bl	17530 <fputs@plt+0xe1f8>
   1755c:	mov	r3, #1
   17560:	mov	r0, r5
   17564:	mov	r1, r4
   17568:	str	r3, [r4, #8]
   1756c:	pop	{r3, r4, r5, lr}
   17570:	b	16b84 <fputs@plt+0xd84c>
   17574:	push	{r4, lr}
   17578:	mov	r3, #1
   1757c:	mov	r4, r0
   17580:	mov	r1, #2
   17584:	str	r3, [r0, #16]
   17588:	bl	171e0 <fputs@plt+0xdea8>
   1758c:	mov	r3, #0
   17590:	str	r3, [r4, #36]	; 0x24
   17594:	pop	{r4, pc}
   17598:	ldr	r0, [r0]
   1759c:	cmp	r0, #0
   175a0:	bne	175b4 <fputs@plt+0xe27c>
   175a4:	bx	lr
   175a8:	ldr	r0, [r0, #44]	; 0x2c
   175ac:	cmp	r0, #0
   175b0:	beq	175d4 <fputs@plt+0xe29c>
   175b4:	ldr	r3, [r0]
   175b8:	cmp	r3, r1
   175bc:	bne	175a8 <fputs@plt+0xe270>
   175c0:	ldr	r3, [r0, #40]	; 0x28
   175c4:	mov	r2, #0
   175c8:	str	r2, [r0, #40]	; 0x28
   175cc:	mov	r0, r3
   175d0:	bx	lr
   175d4:	bx	lr
   175d8:	mov	r3, #0
   175dc:	str	r3, [r0, #36]	; 0x24
   175e0:	bx	lr
   175e4:	ldr	r1, [r0]
   175e8:	push	{r4, lr}
   175ec:	cmp	r1, #0
   175f0:	mov	r4, r0
   175f4:	beq	17678 <fputs@plt+0xe340>
   175f8:	ldr	r0, [r1]
   175fc:	cmp	r0, #6
   17600:	beq	1766c <fputs@plt+0xe334>
   17604:	mov	r3, r1
   17608:	b	17618 <fputs@plt+0xe2e0>
   1760c:	ldr	r2, [r3]
   17610:	cmp	r2, #6
   17614:	beq	1766c <fputs@plt+0xe334>
   17618:	ldr	r3, [r3, #44]	; 0x2c
   1761c:	cmp	r3, #0
   17620:	bne	1760c <fputs@plt+0xe2d4>
   17624:	ldr	r3, [r4, #16]
   17628:	cmp	r3, #0
   1762c:	bne	1766c <fputs@plt+0xe334>
   17630:	cmp	r0, #9
   17634:	bne	17648 <fputs@plt+0xe310>
   17638:	b	1766c <fputs@plt+0xe334>
   1763c:	ldr	r3, [r1]
   17640:	cmp	r3, #9
   17644:	beq	1766c <fputs@plt+0xe334>
   17648:	ldr	r1, [r1, #44]	; 0x2c
   1764c:	cmp	r1, #0
   17650:	bne	1763c <fputs@plt+0xe304>
   17654:	movw	r2, #19852	; 0x4d8c
   17658:	mov	r0, r4
   1765c:	movt	r2, #2
   17660:	mov	r1, #9
   17664:	mov	r3, #0
   17668:	bl	16f80 <fputs@plt+0xdc48>
   1766c:	mov	r3, #1
   17670:	str	r3, [r4, #16]
   17674:	pop	{r4, pc}
   17678:	ldr	r3, [r0, #16]
   1767c:	cmp	r3, #0
   17680:	beq	17654 <fputs@plt+0xe31c>
   17684:	b	1766c <fputs@plt+0xe334>
   17688:	ldr	r0, [r0, #16]
   1768c:	rsbs	r0, r0, #1
   17690:	movcc	r0, #0
   17694:	bx	lr
   17698:	ldr	r0, [r0, #32]
   1769c:	rsbs	r0, r0, #1
   176a0:	movcc	r0, #0
   176a4:	bx	lr
   176a8:	ldr	r0, [r0, #36]	; 0x24
   176ac:	bx	lr
   176b0:	ldr	r3, [r0, #36]	; 0x24
   176b4:	cmp	r3, #0
   176b8:	beq	176d0 <fputs@plt+0xe398>
   176bc:	ldr	r3, [r0, #32]
   176c0:	cmp	r3, #0
   176c4:	movne	r3, #1
   176c8:	movne	r2, #0
   176cc:	strne	r2, [r0, #36]	; 0x24
   176d0:	mov	r0, r3
   176d4:	bx	lr
   176d8:	ldr	r3, [r0]
   176dc:	push	{r4, lr}
   176e0:	adds	r2, r3, #0
   176e4:	movne	r2, #1
   176e8:	cmp	r3, r1
   176ec:	cmpne	r3, #0
   176f0:	bne	176fc <fputs@plt+0xe3c4>
   176f4:	b	1774c <fputs@plt+0xe414>
   176f8:	mov	r3, r4
   176fc:	ldr	r4, [r3, #44]	; 0x2c
   17700:	adds	r2, r4, #0
   17704:	movne	r2, #1
   17708:	cmp	r1, r4
   1770c:	cmpne	r4, #0
   17710:	bne	176f8 <fputs@plt+0xe3c0>
   17714:	cmp	r1, r4
   17718:	movne	r1, #0
   1771c:	andeq	r1, r2, #1
   17720:	cmp	r1, #0
   17724:	popeq	{r4, pc}
   17728:	ldr	r2, [r4, #44]	; 0x2c
   1772c:	cmp	r2, #0
   17730:	str	r2, [r3, #44]	; 0x2c
   17734:	streq	r3, [r0, #4]
   17738:	add	r0, r4, #12
   1773c:	bl	1b4e0 <fputs@plt+0x121a8>
   17740:	mov	r0, r4
   17744:	pop	{r4, lr}
   17748:	b	21e30 <_ZdlPv@@Base>
   1774c:	cmp	r3, r1
   17750:	movne	r2, #0
   17754:	andeq	r2, r2, #1
   17758:	cmp	r2, #0
   1775c:	popeq	{r4, pc}
   17760:	ldr	r2, [r3, #44]	; 0x2c
   17764:	cmp	r2, #0
   17768:	str	r2, [r0]
   1776c:	streq	r2, [r0, #4]
   17770:	moveq	r4, r3
   17774:	movne	r4, r3
   17778:	b	17738 <fputs@plt+0xe400>
   1777c:	ldr	r3, [r0]
   17780:	cmp	r3, #0
   17784:	bne	17798 <fputs@plt+0xe460>
   17788:	bx	lr
   1778c:	ldr	r3, [r3, #44]	; 0x2c
   17790:	cmp	r3, #0
   17794:	bxeq	lr
   17798:	ldr	r2, [r3]
   1779c:	cmp	r2, r1
   177a0:	bne	1778c <fputs@plt+0xe454>
   177a4:	mov	r1, r3
   177a8:	b	176d8 <fputs@plt+0xe3a0>
   177ac:	ldr	r3, [r0]
   177b0:	push	{r4, lr}
   177b4:	cmp	r3, #0
   177b8:	mov	r4, r0
   177bc:	mov	r2, r3
   177c0:	popeq	{r4, pc}
   177c4:	ldr	r0, [r3]
   177c8:	cmp	r0, #3
   177cc:	beq	1785c <fputs@plt+0xe524>
   177d0:	mov	r1, r3
   177d4:	b	177e4 <fputs@plt+0xe4ac>
   177d8:	ldr	ip, [r1]
   177dc:	cmp	ip, #3
   177e0:	beq	1785c <fputs@plt+0xe524>
   177e4:	ldr	r1, [r1, #44]	; 0x2c
   177e8:	cmp	r1, #0
   177ec:	bne	177d8 <fputs@plt+0xe4a0>
   177f0:	cmp	r0, #4
   177f4:	bne	17808 <fputs@plt+0xe4d0>
   177f8:	b	17840 <fputs@plt+0xe508>
   177fc:	ldr	r1, [r2]
   17800:	cmp	r1, #4
   17804:	beq	17840 <fputs@plt+0xe508>
   17808:	ldr	r2, [r2, #44]	; 0x2c
   1780c:	cmp	r2, #0
   17810:	bne	177fc <fputs@plt+0xe4c4>
   17814:	b	17824 <fputs@plt+0xe4ec>
   17818:	ldr	r3, [r3, #44]	; 0x2c
   1781c:	cmp	r3, #0
   17820:	beq	17880 <fputs@plt+0xe548>
   17824:	ldr	r2, [r3]
   17828:	cmp	r2, #6
   1782c:	bne	17818 <fputs@plt+0xe4e0>
   17830:	mov	r0, r4
   17834:	mov	r1, #6
   17838:	pop	{r4, lr}
   1783c:	b	1777c <fputs@plt+0xe444>
   17840:	mov	r0, r4
   17844:	mov	r1, #4
   17848:	bl	1777c <fputs@plt+0xe444>
   1784c:	ldr	r3, [r4]
   17850:	cmp	r3, #0
   17854:	bne	17824 <fputs@plt+0xe4ec>
   17858:	pop	{r4, pc}
   1785c:	mov	r0, r4
   17860:	mov	r1, #3
   17864:	bl	1777c <fputs@plt+0xe444>
   17868:	ldr	r3, [r4]
   1786c:	cmp	r3, #0
   17870:	mov	r2, r3
   17874:	popeq	{r4, pc}
   17878:	ldr	r0, [r3]
   1787c:	b	177f0 <fputs@plt+0xe4b8>
   17880:	pop	{r4, pc}
   17884:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   17888:	mov	r6, r0
   1788c:	ldr	r5, [r0]
   17890:	mov	r9, r1
   17894:	mov	r7, r2
   17898:	mov	r8, r3
   1789c:	cmp	r5, #0
   178a0:	beq	178f8 <fputs@plt+0xe5c0>
   178a4:	ldr	r3, [r5]
   178a8:	cmp	r3, #2
   178ac:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   178b0:	mov	ip, r5
   178b4:	b	178c4 <fputs@plt+0xe58c>
   178b8:	ldr	r4, [ip]
   178bc:	cmp	r4, #2
   178c0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   178c4:	ldr	ip, [ip, #44]	; 0x2c
   178c8:	cmp	ip, #0
   178cc:	bne	178b8 <fputs@plt+0xe580>
   178d0:	cmp	r3, #6
   178d4:	beq	17984 <fputs@plt+0xe64c>
   178d8:	mov	ip, r5
   178dc:	b	178ec <fputs@plt+0xe5b4>
   178e0:	ldr	lr, [ip]
   178e4:	cmp	lr, #6
   178e8:	beq	17928 <fputs@plt+0xe5f0>
   178ec:	ldr	ip, [ip, #44]	; 0x2c
   178f0:	cmp	ip, #0
   178f4:	bne	178e0 <fputs@plt+0xe5a8>
   178f8:	mov	r0, r6
   178fc:	bl	177ac <fputs@plt+0xe474>
   17900:	mov	r0, r6
   17904:	mov	r2, r9
   17908:	mov	r3, r7
   1790c:	mov	r1, #2
   17910:	bl	16f80 <fputs@plt+0xdc48>
   17914:	str	r8, [r6, #36]	; 0x24
   17918:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1791c:	ldr	r3, [r5]
   17920:	cmp	r3, #6
   17924:	beq	17984 <fputs@plt+0xe64c>
   17928:	ldr	r5, [r5, #44]	; 0x2c
   1792c:	cmp	r5, #0
   17930:	bne	1791c <fputs@plt+0xe5e4>
   17934:	mov	r4, r5
   17938:	mov	r0, r6
   1793c:	mov	r1, #6
   17940:	bl	171e0 <fputs@plt+0xdea8>
   17944:	cmp	r9, #0
   17948:	beq	17958 <fputs@plt+0xe620>
   1794c:	ldrb	r3, [r9]
   17950:	cmp	r3, #0
   17954:	bne	17968 <fputs@plt+0xe630>
   17958:	cmp	r7, #0
   1795c:	cmpne	r7, r4
   17960:	moveq	r7, r4
   17964:	beq	178f8 <fputs@plt+0xe5c0>
   17968:	cmp	r4, #0
   1796c:	beq	178f8 <fputs@plt+0xe5c0>
   17970:	mov	r0, r4
   17974:	bl	16618 <fputs@plt+0xd2e0>
   17978:	mov	r0, r4
   1797c:	bl	21e30 <_ZdlPv@@Base>
   17980:	b	178f8 <fputs@plt+0xe5c0>
   17984:	ldr	r4, [r5, #40]	; 0x28
   17988:	mov	r3, #0
   1798c:	str	r3, [r5, #40]	; 0x28
   17990:	b	17938 <fputs@plt+0xe600>
   17994:	mov	r3, r2
   17998:	mov	r2, #0
   1799c:	b	17884 <fputs@plt+0xe54c>
   179a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179a4:	subs	r8, r3, #0
   179a8:	sub	sp, sp, #12
   179ac:	mov	r7, r0
   179b0:	mov	sl, r1
   179b4:	mov	r6, r2
   179b8:	ldr	r9, [sp, #48]	; 0x30
   179bc:	ldr	fp, [sp, #52]	; 0x34
   179c0:	ldr	r5, [sp, #56]	; 0x38
   179c4:	beq	17a04 <fputs@plt+0xe6cc>
   179c8:	mov	r0, #20
   179cc:	bl	21de0 <_Znwj@@Base>
   179d0:	str	fp, [sp]
   179d4:	mov	r1, sl
   179d8:	mov	r2, r8
   179dc:	mov	r3, r9
   179e0:	mov	r4, r0
   179e4:	bl	16570 <fputs@plt+0xd238>
   179e8:	mov	r0, r7
   179ec:	mov	r1, r6
   179f0:	mov	r2, r4
   179f4:	mov	r3, r5
   179f8:	add	sp, sp, #12
   179fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a00:	b	17884 <fputs@plt+0xe54c>
   17a04:	mov	r4, r8
   17a08:	b	179e8 <fputs@plt+0xe6b0>
   17a0c:	mov	r0, r4
   17a10:	bl	21e30 <_ZdlPv@@Base>
   17a14:	bl	9110 <__cxa_end_cleanup@plt>
   17a18:	ldr	r1, [r0]
   17a1c:	push	{r3, r4, r5, lr}
   17a20:	cmp	r1, #0
   17a24:	beq	17a58 <fputs@plt+0xe720>
   17a28:	ldr	r3, [r1]
   17a2c:	cmp	r3, #9
   17a30:	beq	17ac0 <fputs@plt+0xe788>
   17a34:	mov	r3, r1
   17a38:	b	17a4c <fputs@plt+0xe714>
   17a3c:	ldr	r2, [r5]
   17a40:	cmp	r2, #9
   17a44:	beq	17a60 <fputs@plt+0xe728>
   17a48:	mov	r3, r5
   17a4c:	ldr	r5, [r3, #44]	; 0x2c
   17a50:	cmp	r5, #0
   17a54:	bne	17a3c <fputs@plt+0xe704>
   17a58:	mov	r0, #0
   17a5c:	pop	{r3, r4, r5, pc}
   17a60:	cmp	r1, r5
   17a64:	beq	17ac4 <fputs@plt+0xe78c>
   17a68:	ldr	r2, [r5, #44]	; 0x2c
   17a6c:	cmp	r2, #0
   17a70:	str	r2, [r3, #44]	; 0x2c
   17a74:	ldr	r4, [r5, #44]	; 0x2c
   17a78:	streq	r3, [r0, #4]
   17a7c:	add	r0, r5, #12
   17a80:	bl	1b4e0 <fputs@plt+0x121a8>
   17a84:	mov	r0, r5
   17a88:	bl	21e30 <_ZdlPv@@Base>
   17a8c:	cmp	r4, #0
   17a90:	beq	17a58 <fputs@plt+0xe720>
   17a94:	ldr	r3, [r4, #8]
   17a98:	cmp	r3, #0
   17a9c:	bne	17ab8 <fputs@plt+0xe780>
   17aa0:	ldr	r4, [r4, #44]	; 0x2c
   17aa4:	cmp	r4, #0
   17aa8:	beq	17a58 <fputs@plt+0xe720>
   17aac:	ldr	r3, [r4, #8]
   17ab0:	cmp	r3, #0
   17ab4:	beq	17aa0 <fputs@plt+0xe768>
   17ab8:	mov	r0, #1
   17abc:	pop	{r3, r4, r5, pc}
   17ac0:	mov	r5, r1
   17ac4:	ldr	r4, [r5, #44]	; 0x2c
   17ac8:	cmp	r4, #0
   17acc:	str	r4, [r0]
   17ad0:	beq	17ae8 <fputs@plt+0xe7b0>
   17ad4:	add	r0, r5, #12
   17ad8:	bl	1b4e0 <fputs@plt+0x121a8>
   17adc:	mov	r0, r5
   17ae0:	bl	21e30 <_ZdlPv@@Base>
   17ae4:	b	17aac <fputs@plt+0xe774>
   17ae8:	str	r4, [r0, #4]
   17aec:	add	r0, r5, #12
   17af0:	bl	1b4e0 <fputs@plt+0x121a8>
   17af4:	mov	r0, r5
   17af8:	bl	21e30 <_ZdlPv@@Base>
   17afc:	b	17a58 <fputs@plt+0xe720>
   17b00:	push	{r3, r4, r5, r6, r7, lr}
   17b04:	mov	r4, r1
   17b08:	ldr	r1, [r0]
   17b0c:	mov	r6, r0
   17b10:	mov	r5, r2
   17b14:	cmp	r1, #0
   17b18:	beq	17b70 <fputs@plt+0xe838>
   17b1c:	ldr	r2, [r1]
   17b20:	cmp	r2, #2
   17b24:	beq	17ba0 <fputs@plt+0xe868>
   17b28:	mov	r3, r1
   17b2c:	b	17b3c <fputs@plt+0xe804>
   17b30:	ldr	ip, [r3]
   17b34:	cmp	ip, #2
   17b38:	beq	17b98 <fputs@plt+0xe860>
   17b3c:	ldr	r3, [r3, #44]	; 0x2c
   17b40:	cmp	r3, #0
   17b44:	bne	17b30 <fputs@plt+0xe7f8>
   17b48:	cmp	r2, #6
   17b4c:	beq	17ba0 <fputs@plt+0xe868>
   17b50:	mov	r3, r1
   17b54:	b	17b64 <fputs@plt+0xe82c>
   17b58:	ldr	ip, [r3]
   17b5c:	cmp	ip, #6
   17b60:	beq	17b98 <fputs@plt+0xe860>
   17b64:	ldr	r3, [r3, #44]	; 0x2c
   17b68:	cmp	r3, #0
   17b6c:	bne	17b58 <fputs@plt+0xe820>
   17b70:	mov	r2, #0
   17b74:	movw	r1, #19852	; 0x4d8c
   17b78:	mov	r3, r2
   17b7c:	movt	r1, #2
   17b80:	mov	r0, r6
   17b84:	bl	17884 <fputs@plt+0xe54c>
   17b88:	ldr	r1, [r6]
   17b8c:	cmp	r1, #0
   17b90:	ldrne	r2, [r1]
   17b94:	beq	17bcc <fputs@plt+0xe894>
   17b98:	cmp	r2, #9
   17b9c:	beq	17bf8 <fputs@plt+0xe8c0>
   17ba0:	mov	r3, r1
   17ba4:	b	17bb4 <fputs@plt+0xe87c>
   17ba8:	ldr	ip, [r3]
   17bac:	cmp	ip, #9
   17bb0:	beq	17bf8 <fputs@plt+0xe8c0>
   17bb4:	ldr	r3, [r3, #44]	; 0x2c
   17bb8:	cmp	r3, #0
   17bbc:	bne	17ba8 <fputs@plt+0xe870>
   17bc0:	ldr	r3, [r1, #8]
   17bc4:	cmp	r3, #0
   17bc8:	beq	17bec <fputs@plt+0xe8b4>
   17bcc:	mov	r1, r4
   17bd0:	mov	r2, r5
   17bd4:	ldr	r0, [r6, #8]
   17bd8:	bl	1842c <fputs@plt+0xf0f4>
   17bdc:	mov	r3, #0
   17be0:	str	r3, [r6, #16]
   17be4:	str	r3, [r6, #32]
   17be8:	pop	{r3, r4, r5, r6, r7, pc}
   17bec:	mov	r0, r6
   17bf0:	bl	17548 <fputs@plt+0xe210>
   17bf4:	b	17bcc <fputs@plt+0xe894>
   17bf8:	mov	r0, r6
   17bfc:	bl	17a18 <fputs@plt+0xe6e0>
   17c00:	ldr	r1, [r6]
   17c04:	cmp	r1, #0
   17c08:	mov	r7, r0
   17c0c:	beq	17c1c <fputs@plt+0xe8e4>
   17c10:	ldr	r3, [r1, #8]
   17c14:	cmp	r3, #0
   17c18:	beq	17c58 <fputs@plt+0xe920>
   17c1c:	cmp	r7, #0
   17c20:	beq	17bcc <fputs@plt+0xe894>
   17c24:	ldr	r3, [r6]
   17c28:	cmp	r3, #0
   17c2c:	bne	17c40 <fputs@plt+0xe908>
   17c30:	b	17c64 <fputs@plt+0xe92c>
   17c34:	ldr	r3, [r3, #44]	; 0x2c
   17c38:	cmp	r3, #0
   17c3c:	beq	17c64 <fputs@plt+0xe92c>
   17c40:	ldr	r2, [r3]
   17c44:	cmp	r2, #6
   17c48:	bne	17c34 <fputs@plt+0xe8fc>
   17c4c:	ldr	r0, [r6, #8]
   17c50:	bl	18378 <fputs@plt+0xf040>
   17c54:	b	17bcc <fputs@plt+0xe894>
   17c58:	mov	r0, r6
   17c5c:	bl	17548 <fputs@plt+0xe210>
   17c60:	b	17c1c <fputs@plt+0xe8e4>
   17c64:	ldr	r3, [r6, #12]
   17c68:	cmp	r3, #0
   17c6c:	bne	17c88 <fputs@plt+0xe950>
   17c70:	movw	r1, #23040	; 0x5a00
   17c74:	ldr	r0, [r6, #8]
   17c78:	movt	r1, #2
   17c7c:	bl	18444 <fputs@plt+0xf10c>
   17c80:	bl	18378 <fputs@plt+0xf040>
   17c84:	b	17bcc <fputs@plt+0xe894>
   17c88:	movw	r1, #23048	; 0x5a08
   17c8c:	ldr	r0, [r6, #8]
   17c90:	movt	r1, #2
   17c94:	bl	18444 <fputs@plt+0xf10c>
   17c98:	bl	18378 <fputs@plt+0xf040>
   17c9c:	b	17bcc <fputs@plt+0xe894>
   17ca0:	ldr	r2, [r0]
   17ca4:	push	{r4, r5, r6, lr}
   17ca8:	cmp	r2, #0
   17cac:	mov	r4, r0
   17cb0:	beq	17d04 <fputs@plt+0xe9cc>
   17cb4:	ldr	r0, [r2]
   17cb8:	cmp	r0, #6
   17cbc:	beq	17d40 <fputs@plt+0xea08>
   17cc0:	mov	r3, r2
   17cc4:	b	17cd4 <fputs@plt+0xe99c>
   17cc8:	ldr	r1, [r3]
   17ccc:	cmp	r1, #6
   17cd0:	beq	17d40 <fputs@plt+0xea08>
   17cd4:	ldr	r3, [r3, #44]	; 0x2c
   17cd8:	cmp	r3, #0
   17cdc:	bne	17cc8 <fputs@plt+0xe990>
   17ce0:	cmp	r0, #2
   17ce4:	bne	17cf8 <fputs@plt+0xe9c0>
   17ce8:	b	17d68 <fputs@plt+0xea30>
   17cec:	ldr	r3, [r2]
   17cf0:	cmp	r3, #2
   17cf4:	beq	17d68 <fputs@plt+0xea30>
   17cf8:	ldr	r2, [r2, #44]	; 0x2c
   17cfc:	cmp	r2, #0
   17d00:	bne	17cec <fputs@plt+0xe9b4>
   17d04:	mov	r6, r2
   17d08:	mov	r5, #1
   17d0c:	mov	r1, #2
   17d10:	mov	r0, r4
   17d14:	str	r5, [r4, #16]
   17d18:	bl	171e0 <fputs@plt+0xdea8>
   17d1c:	mov	ip, #0
   17d20:	mov	r2, r6
   17d24:	mov	r3, r5
   17d28:	str	ip, [r4, #36]	; 0x24
   17d2c:	mov	r1, r0
   17d30:	mov	r0, r4
   17d34:	bl	17884 <fputs@plt+0xe54c>
   17d38:	str	r5, [r4, #16]
   17d3c:	pop	{r4, r5, r6, pc}
   17d40:	mov	r0, r4
   17d44:	mov	r2, #0
   17d48:	movw	r1, #19852	; 0x4d8c
   17d4c:	movt	r1, #2
   17d50:	bl	17b00 <fputs@plt+0xe7c8>
   17d54:	ldr	r0, [r4, #8]
   17d58:	bl	18338 <fputs@plt+0xf000>
   17d5c:	mov	r3, #1
   17d60:	str	r3, [r4, #16]
   17d64:	pop	{r4, r5, r6, pc}
   17d68:	ldr	r6, [r2, #40]	; 0x28
   17d6c:	mov	r3, #0
   17d70:	str	r3, [r2, #40]	; 0x28
   17d74:	b	17d08 <fputs@plt+0xe9d0>
   17d78:	ldr	r3, [r0]
   17d7c:	push	{r4, lr}
   17d80:	cmp	r3, #0
   17d84:	mov	r4, r0
   17d88:	bne	17d9c <fputs@plt+0xea64>
   17d8c:	pop	{r4, pc}
   17d90:	ldr	r3, [r3, #44]	; 0x2c
   17d94:	cmp	r3, #0
   17d98:	beq	17dc8 <fputs@plt+0xea90>
   17d9c:	ldr	r2, [r3]
   17da0:	cmp	r2, #6
   17da4:	bne	17d90 <fputs@plt+0xea58>
   17da8:	movw	r1, #18864	; 0x49b0
   17dac:	mov	r0, r4
   17db0:	movt	r1, #2
   17db4:	mov	r2, #1
   17db8:	bl	17b00 <fputs@plt+0xe7c8>
   17dbc:	mov	r3, #1
   17dc0:	str	r3, [r4, #16]
   17dc4:	pop	{r4, pc}
   17dc8:	pop	{r4, pc}
   17dcc:	ldr	r3, [r0]
   17dd0:	push	{r4, lr}
   17dd4:	cmp	r3, #0
   17dd8:	mov	r4, r0
   17ddc:	bne	17df0 <fputs@plt+0xeab8>
   17de0:	b	17e14 <fputs@plt+0xeadc>
   17de4:	ldr	r3, [r3, #44]	; 0x2c
   17de8:	cmp	r3, #0
   17dec:	beq	17e14 <fputs@plt+0xeadc>
   17df0:	ldr	r2, [r3]
   17df4:	cmp	r2, #6
   17df8:	bne	17de4 <fputs@plt+0xeaac>
   17dfc:	movw	r1, #23080	; 0x5a28
   17e00:	mov	r0, r4
   17e04:	movt	r1, #2
   17e08:	mov	r2, #1
   17e0c:	bl	17b00 <fputs@plt+0xe7c8>
   17e10:	b	17e1c <fputs@plt+0xeae4>
   17e14:	ldr	r0, [r4, #8]
   17e18:	bl	18284 <fputs@plt+0xef4c>
   17e1c:	mov	r3, #1
   17e20:	str	r3, [r4, #16]
   17e24:	pop	{r4, pc}
   17e28:	ldr	r2, [r0]
   17e2c:	push	{r4, r5, r6, lr}
   17e30:	cmp	r2, #0
   17e34:	mov	r4, r0
   17e38:	popeq	{r4, r5, r6, pc}
   17e3c:	ldr	r0, [r2]
   17e40:	cmp	r0, #2
   17e44:	beq	17e6c <fputs@plt+0xeb34>
   17e48:	mov	r3, r2
   17e4c:	b	17e5c <fputs@plt+0xeb24>
   17e50:	ldr	r1, [r3]
   17e54:	cmp	r1, #2
   17e58:	beq	17e6c <fputs@plt+0xeb34>
   17e5c:	ldr	r3, [r3, #44]	; 0x2c
   17e60:	cmp	r3, #0
   17e64:	bne	17e50 <fputs@plt+0xeb18>
   17e68:	pop	{r4, r5, r6, pc}
   17e6c:	mov	r1, r0
   17e70:	mov	r3, r2
   17e74:	b	17e88 <fputs@plt+0xeb50>
   17e78:	ldr	r3, [r3, #44]	; 0x2c
   17e7c:	cmp	r3, #0
   17e80:	popeq	{r4, r5, r6, pc}
   17e84:	ldr	r1, [r3]
   17e88:	cmp	r1, #2
   17e8c:	bne	17e78 <fputs@plt+0xeb40>
   17e90:	ldr	r1, [r3, #4]
   17e94:	cmp	r1, #0
   17e98:	beq	17e78 <fputs@plt+0xeb40>
   17e9c:	cmp	r0, #2
   17ea0:	bne	17eb4 <fputs@plt+0xeb7c>
   17ea4:	b	17f1c <fputs@plt+0xebe4>
   17ea8:	ldr	r3, [r2]
   17eac:	cmp	r3, #2
   17eb0:	beq	17f1c <fputs@plt+0xebe4>
   17eb4:	ldr	r2, [r2, #44]	; 0x2c
   17eb8:	cmp	r2, #0
   17ebc:	bne	17ea8 <fputs@plt+0xeb70>
   17ec0:	mov	r6, r2
   17ec4:	ldr	r5, [r4, #36]	; 0x24
   17ec8:	cmp	r5, #0
   17ecc:	beq	17ee4 <fputs@plt+0xebac>
   17ed0:	ldr	r5, [r4, #32]
   17ed4:	cmp	r5, #0
   17ed8:	movne	r5, #1
   17edc:	movne	r3, #0
   17ee0:	strne	r3, [r4, #36]	; 0x24
   17ee4:	mov	r3, #1
   17ee8:	mov	r0, r4
   17eec:	str	r3, [r4, #16]
   17ef0:	mov	r1, #2
   17ef4:	bl	171e0 <fputs@plt+0xdea8>
   17ef8:	mov	r1, #0
   17efc:	mov	r2, r6
   17f00:	str	r1, [r4, #36]	; 0x24
   17f04:	mov	r3, r5
   17f08:	mov	r0, r4
   17f0c:	movw	r1, #19852	; 0x4d8c
   17f10:	movt	r1, #2
   17f14:	pop	{r4, r5, r6, lr}
   17f18:	b	17884 <fputs@plt+0xe54c>
   17f1c:	ldr	r6, [r2, #40]	; 0x28
   17f20:	mov	r3, #0
   17f24:	str	r3, [r2, #40]	; 0x28
   17f28:	b	17ec4 <fputs@plt+0xeb8c>
   17f2c:	ldr	r3, [r0]
   17f30:	cmp	r3, #0
   17f34:	beq	17f64 <fputs@plt+0xec2c>
   17f38:	ldr	r1, [r3]
   17f3c:	cmp	r1, #2
   17f40:	beq	17f8c <fputs@plt+0xec54>
   17f44:	mov	r2, r3
   17f48:	b	17f58 <fputs@plt+0xec20>
   17f4c:	ldr	r0, [r2]
   17f50:	cmp	r0, #2
   17f54:	beq	17f8c <fputs@plt+0xec54>
   17f58:	ldr	r2, [r2, #44]	; 0x2c
   17f5c:	cmp	r2, #0
   17f60:	bne	17f4c <fputs@plt+0xec14>
   17f64:	movw	r0, #19852	; 0x4d8c
   17f68:	movt	r0, #2
   17f6c:	bx	lr
   17f70:	ldr	r0, [r3, #4]
   17f74:	cmp	r0, #0
   17f78:	bxne	lr
   17f7c:	ldr	r3, [r3, #44]	; 0x2c
   17f80:	cmp	r3, #0
   17f84:	beq	17f64 <fputs@plt+0xec2c>
   17f88:	ldr	r1, [r3]
   17f8c:	cmp	r1, #2
   17f90:	bne	17f7c <fputs@plt+0xec44>
   17f94:	b	17f70 <fputs@plt+0xec38>
   17f98:	ldr	r3, [r0]
   17f9c:	cmp	r3, #0
   17fa0:	bne	17fb4 <fputs@plt+0xec7c>
   17fa4:	b	17fc8 <fputs@plt+0xec90>
   17fa8:	ldr	r3, [r3, #44]	; 0x2c
   17fac:	cmp	r3, #0
   17fb0:	beq	17fc8 <fputs@plt+0xec90>
   17fb4:	ldr	r2, [r3]
   17fb8:	cmp	r2, #8
   17fbc:	bne	17fa8 <fputs@plt+0xec70>
   17fc0:	mov	r1, #8
   17fc4:	b	171e0 <fputs@plt+0xdea8>
   17fc8:	movw	r2, #19852	; 0x4d8c
   17fcc:	mov	r1, #7
   17fd0:	movt	r2, #2
   17fd4:	mov	r3, #0
   17fd8:	b	16f80 <fputs@plt+0xdc48>
   17fdc:	ldr	r3, [r0]
   17fe0:	cmp	r3, #0
   17fe4:	bne	17ff8 <fputs@plt+0xecc0>
   17fe8:	b	1800c <fputs@plt+0xecd4>
   17fec:	ldr	r3, [r3, #44]	; 0x2c
   17ff0:	cmp	r3, #0
   17ff4:	beq	1800c <fputs@plt+0xecd4>
   17ff8:	ldr	r2, [r3]
   17ffc:	cmp	r2, #7
   18000:	bne	17fec <fputs@plt+0xecb4>
   18004:	mov	r1, #7
   18008:	b	171e0 <fputs@plt+0xdea8>
   1800c:	movw	r2, #19852	; 0x4d8c
   18010:	mov	r1, #8
   18014:	movt	r2, #2
   18018:	mov	r3, #0
   1801c:	b	16f80 <fputs@plt+0xdc48>
   18020:	movw	r2, #19852	; 0x4d8c
   18024:	mov	r1, #4
   18028:	movt	r2, #2
   1802c:	mov	r3, #0
   18030:	b	16f80 <fputs@plt+0xdc48>
   18034:	movw	r2, #19852	; 0x4d8c
   18038:	mov	r1, #3
   1803c:	movt	r2, #2
   18040:	mov	r3, #0
   18044:	b	16f80 <fputs@plt+0xdc48>
   18048:	push	{r3, r4, r5, r6, r7, lr}
   1804c:	mov	r4, r0
   18050:	mov	r6, #0
   18054:	add	r0, r2, #1
   18058:	str	r6, [r4, #4]
   1805c:	mov	r5, r2
   18060:	mov	r7, r1
   18064:	bl	9200 <_Znaj@plt>
   18068:	mov	r1, r7
   1806c:	mov	r2, r5
   18070:	str	r0, [r4]
   18074:	bl	9098 <strncpy@plt>
   18078:	ldr	r3, [r4]
   1807c:	mov	r0, r4
   18080:	strb	r6, [r3, r5]
   18084:	pop	{r3, r4, r5, r6, r7, pc}
   18088:	push	{r4, lr}
   1808c:	mov	r4, r0
   18090:	ldr	r0, [r0]
   18094:	cmp	r0, #0
   18098:	beq	180a0 <fputs@plt+0xed68>
   1809c:	bl	9278 <_ZdaPv@plt>
   180a0:	mov	r0, r4
   180a4:	pop	{r4, pc}
   180a8:	mov	r2, #0
   180ac:	str	r2, [r0]
   180b0:	str	r2, [r0, #4]
   180b4:	str	r2, [r0, #8]
   180b8:	bx	lr
   180bc:	push	{r3, r4, r5, r6, r7, lr}
   180c0:	mov	r5, r0
   180c4:	ldr	r4, [r0, #4]
   180c8:	mov	r6, r1
   180cc:	ldr	r7, [r0]
   180d0:	cmp	r4, #0
   180d4:	beq	18110 <fputs@plt+0xedd8>
   180d8:	ldr	r3, [r4, #4]
   180dc:	mov	r1, r6
   180e0:	ldr	r0, [r4]
   180e4:	str	r3, [r5, #4]
   180e8:	bl	9338 <fputs@plt>
   180ec:	ldr	r0, [r4]
   180f0:	cmp	r0, #0
   180f4:	beq	180fc <fputs@plt+0xedc4>
   180f8:	bl	9278 <_ZdaPv@plt>
   180fc:	mov	r0, r4
   18100:	bl	21e30 <_ZdlPv@@Base>
   18104:	ldr	r4, [r5, #4]
   18108:	cmp	r4, #0
   1810c:	bne	180d8 <fputs@plt+0xeda0>
   18110:	mov	r3, #0
   18114:	mov	r0, r7
   18118:	str	r3, [r5, #4]
   1811c:	str	r3, [r5, #8]
   18120:	str	r3, [r5]
   18124:	pop	{r3, r4, r5, r6, r7, pc}
   18128:	push	{r3, r4, r5, r6, r7, lr}
   1812c:	mov	r4, r0
   18130:	ldr	r3, [r0, #4]
   18134:	mov	r7, r1
   18138:	mov	r5, r2
   1813c:	mov	r0, #8
   18140:	cmp	r3, #0
   18144:	beq	18178 <fputs@plt+0xee40>
   18148:	bl	21de0 <_Znwj@@Base>
   1814c:	mov	r1, r7
   18150:	mov	r2, r5
   18154:	mov	r6, r0
   18158:	bl	18048 <fputs@plt+0xed10>
   1815c:	ldr	r3, [r4, #8]
   18160:	str	r6, [r3, #4]
   18164:	str	r6, [r4, #8]
   18168:	ldr	r3, [r4]
   1816c:	add	r5, r3, r5
   18170:	str	r5, [r4]
   18174:	pop	{r3, r4, r5, r6, r7, pc}
   18178:	bl	21de0 <_Znwj@@Base>
   1817c:	mov	r1, r7
   18180:	mov	r2, r5
   18184:	mov	r6, r0
   18188:	bl	18048 <fputs@plt+0xed10>
   1818c:	str	r6, [r4, #4]
   18190:	str	r6, [r4, #8]
   18194:	b	18168 <fputs@plt+0xee30>
   18198:	mov	r0, r6
   1819c:	bl	21e30 <_ZdlPv@@Base>
   181a0:	bl	9110 <__cxa_end_cleanup@plt>
   181a4:	b	18198 <fputs@plt+0xee60>
   181a8:	ldr	r0, [r0]
   181ac:	bx	lr
   181b0:	mov	ip, #0
   181b4:	str	ip, [r0, #12]
   181b8:	stm	r0, {r1, r2, ip}
   181bc:	str	ip, [r0, #16]
   181c0:	str	ip, [r0, #20]
   181c4:	str	ip, [r0, #24]
   181c8:	str	ip, [r0, #28]
   181cc:	bx	lr
   181d0:	push	{r3, r4, r5, lr}
   181d4:	mov	r4, r0
   181d8:	ldr	r0, [r0]
   181dc:	mov	r5, r1
   181e0:	cmp	r0, #0
   181e4:	beq	181ec <fputs@plt+0xeeb4>
   181e8:	bl	9164 <fflush@plt>
   181ec:	str	r5, [r4]
   181f0:	mov	r0, r4
   181f4:	pop	{r3, r4, r5, pc}
   181f8:	push	{r3, r4, r5, lr}
   181fc:	mov	r4, r0
   18200:	mov	r5, r1
   18204:	b	18210 <fputs@plt+0xeed8>
   18208:	ldr	r1, [r4]
   1820c:	bl	92fc <_IO_putc@plt>
   18210:	mov	r0, r5
   18214:	bl	90d4 <_IO_getc@plt>
   18218:	cmn	r0, #1
   1821c:	bne	18208 <fputs@plt+0xeed0>
   18220:	mov	r0, r4
   18224:	pop	{r3, r4, r5, pc}
   18228:	bx	lr
   1822c:	ldr	r2, [r0, #8]
   18230:	push	{r3, r4, r5, lr}
   18234:	add	r1, r1, r2
   18238:	ldr	r3, [r0, #20]
   1823c:	mov	r4, r0
   18240:	ldr	r0, [r0, #4]
   18244:	add	r3, r1, r3
   18248:	cmp	r3, r0
   1824c:	blt	1827c <fputs@plt+0xef44>
   18250:	ldr	r3, [r4, #16]
   18254:	cmp	r3, #0
   18258:	beq	1827c <fputs@plt+0xef44>
   1825c:	mov	r5, r4
   18260:	mov	r0, #10
   18264:	ldr	r1, [r5], #20
   18268:	bl	9254 <fputc@plt>
   1826c:	ldr	r1, [r4]
   18270:	mov	r0, r5
   18274:	bl	180bc <fputs@plt+0xed84>
   18278:	str	r0, [r4, #8]
   1827c:	mov	r0, r4
   18280:	pop	{r3, r4, r5, pc}
   18284:	ldr	r2, [r0, #8]
   18288:	ldr	r3, [r0, #20]
   1828c:	ldr	r1, [r0, #4]
   18290:	push	{r4, lr}
   18294:	mov	r4, r0
   18298:	add	r0, r2, r3
   1829c:	cmp	r0, r1
   182a0:	blt	182e0 <fputs@plt+0xefa8>
   182a4:	ldr	r1, [r4, #16]
   182a8:	cmp	r1, #0
   182ac:	beq	182e0 <fputs@plt+0xefa8>
   182b0:	mov	r0, #10
   182b4:	ldr	r1, [r4]
   182b8:	bl	9254 <fputc@plt>
   182bc:	ldr	r3, [r4, #20]
   182c0:	cmp	r3, #0
   182c4:	ble	18328 <fputs@plt+0xeff0>
   182c8:	add	r0, r4, #20
   182cc:	ldr	r1, [r4]
   182d0:	bl	180bc <fputs@plt+0xed84>
   182d4:	str	r0, [r4, #8]
   182d8:	mov	r0, r4
   182dc:	pop	{r4, pc}
   182e0:	cmp	r3, #0
   182e4:	beq	182d8 <fputs@plt+0xefa0>
   182e8:	cmp	r2, #0
   182ec:	ble	18308 <fputs@plt+0xefd0>
   182f0:	mov	r0, #32
   182f4:	ldr	r1, [r4]
   182f8:	bl	9254 <fputc@plt>
   182fc:	ldr	r3, [r4, #8]
   18300:	add	r3, r3, #1
   18304:	str	r3, [r4, #8]
   18308:	add	r0, r4, #20
   1830c:	ldr	r1, [r4]
   18310:	bl	180bc <fputs@plt+0xed84>
   18314:	ldr	r3, [r4, #8]
   18318:	add	r0, r3, r0
   1831c:	str	r0, [r4, #8]
   18320:	mov	r0, r4
   18324:	pop	{r4, pc}
   18328:	mov	r3, #0
   1832c:	mov	r0, r4
   18330:	str	r3, [r4, #8]
   18334:	pop	{r4, pc}
   18338:	push	{r4, lr}
   1833c:	mov	r4, r0
   18340:	bl	18284 <fputs@plt+0xef4c>
   18344:	ldr	r1, [r4]
   18348:	add	r0, r4, #20
   1834c:	bl	180bc <fputs@plt+0xed84>
   18350:	ldr	r3, [r4, #8]
   18354:	ldr	r1, [r4]
   18358:	add	r3, r3, r0
   1835c:	mov	r0, #10
   18360:	str	r3, [r4, #8]
   18364:	bl	9254 <fputc@plt>
   18368:	mov	r3, #0
   1836c:	mov	r0, r4
   18370:	str	r3, [r4, #8]
   18374:	pop	{r4, pc}
   18378:	push	{r4, lr}
   1837c:	mov	r4, r0
   18380:	bl	18284 <fputs@plt+0xef4c>
   18384:	ldr	r1, [r4]
   18388:	add	r0, r4, #20
   1838c:	bl	180bc <fputs@plt+0xed84>
   18390:	ldr	r3, [r4, #8]
   18394:	ldr	r1, [r4]
   18398:	add	r3, r3, r0
   1839c:	mov	r0, #10
   183a0:	str	r3, [r4, #8]
   183a4:	bl	9254 <fputc@plt>
   183a8:	mov	r3, #0
   183ac:	mov	r0, r4
   183b0:	str	r3, [r4, #8]
   183b4:	pop	{r4, pc}
   183b8:	cmp	r1, #10
   183bc:	push	{r3, r4, r5, lr}
   183c0:	mov	r5, r1
   183c4:	mov	r4, r0
   183c8:	bls	183dc <fputs@plt+0xf0a4>
   183cc:	movw	r1, #23056	; 0x5a10
   183d0:	mov	r0, #284	; 0x11c
   183d4:	movt	r1, #2
   183d8:	bl	1b474 <fputs@plt+0x1213c>
   183dc:	str	r5, [r4, #12]
   183e0:	mov	r0, r4
   183e4:	pop	{r3, r4, r5, pc}
   183e8:	push	{r3, r4, r5, lr}
   183ec:	mov	r4, r0
   183f0:	mov	r5, r1
   183f4:	add	r0, r0, #20
   183f8:	ldr	r1, [r4]
   183fc:	bl	180bc <fputs@plt+0xed84>
   18400:	ldr	r3, [r4, #8]
   18404:	ldr	r1, [r4]
   18408:	add	r3, r3, r0
   1840c:	mov	r0, r5
   18410:	str	r3, [r4, #8]
   18414:	bl	92fc <_IO_putc@plt>
   18418:	ldr	r3, [r4, #8]
   1841c:	mov	r0, r4
   18420:	add	r3, r3, #1
   18424:	str	r3, [r4, #8]
   18428:	pop	{r3, r4, r5, pc}
   1842c:	push	{r4, lr}
   18430:	mov	r4, r0
   18434:	add	r0, r0, #20
   18438:	bl	18128 <fputs@plt+0xedf0>
   1843c:	mov	r0, r4
   18440:	pop	{r4, pc}
   18444:	push	{r3, r4, r5, lr}
   18448:	mov	r4, r0
   1844c:	mov	r0, r1
   18450:	mov	r5, r1
   18454:	bl	9170 <strlen@plt>
   18458:	mov	r1, r5
   1845c:	mov	r2, r0
   18460:	add	r0, r4, #20
   18464:	bl	18128 <fputs@plt+0xedf0>
   18468:	mov	r0, r4
   1846c:	pop	{r3, r4, r5, pc}
   18470:	mov	r3, r1
   18474:	ldr	r1, [r1]
   18478:	push	{r4, lr}
   1847c:	mov	r4, r0
   18480:	ldr	r2, [r3, #4]
   18484:	add	r0, r0, #20
   18488:	bl	18128 <fputs@plt+0xedf0>
   1848c:	mov	r0, r4
   18490:	pop	{r4, pc}
   18494:	push	{r4, r5, lr}
   18498:	movw	r4, #12328	; 0x3028
   1849c:	movt	r4, #3
   184a0:	sub	sp, sp, #28
   184a4:	mov	r5, r0
   184a8:	mov	r2, #12
   184ac:	ldr	ip, [r4]
   184b0:	movw	r3, #21040	; 0x5230
   184b4:	str	r1, [sp]
   184b8:	movt	r3, #2
   184bc:	mov	r1, #1
   184c0:	add	r0, sp, #8
   184c4:	str	ip, [sp, #20]
   184c8:	bl	92b4 <__sprintf_chk@plt>
   184cc:	mov	r0, r5
   184d0:	add	r1, sp, #8
   184d4:	bl	18444 <fputs@plt+0xf10c>
   184d8:	ldr	r2, [sp, #20]
   184dc:	ldr	r3, [r4]
   184e0:	mov	r0, r5
   184e4:	cmp	r2, r3
   184e8:	bne	184f4 <fputs@plt+0xf1bc>
   184ec:	add	sp, sp, #28
   184f0:	pop	{r4, r5, pc}
   184f4:	bl	923c <__stack_chk_fail@plt>
   184f8:	push	{r4, r5, lr}
   184fc:	movw	r4, #12328	; 0x3028
   18500:	movt	r4, #3
   18504:	sub	sp, sp, #148	; 0x94
   18508:	mov	r5, r0
   1850c:	mov	r2, #128	; 0x80
   18510:	ldr	ip, [r4]
   18514:	vstr	d0, [sp]
   18518:	mov	r1, #1
   1851c:	add	r0, sp, #12
   18520:	movw	r3, #23068	; 0x5a1c
   18524:	movt	r3, #2
   18528:	str	ip, [sp, #140]	; 0x8c
   1852c:	bl	92b4 <__sprintf_chk@plt>
   18530:	mov	r0, r5
   18534:	add	r1, sp, #12
   18538:	bl	18444 <fputs@plt+0xf10c>
   1853c:	ldr	r2, [sp, #140]	; 0x8c
   18540:	ldr	r3, [r4]
   18544:	mov	r0, r5
   18548:	cmp	r2, r3
   1854c:	bne	18558 <fputs@plt+0xf220>
   18550:	add	sp, sp, #148	; 0x94
   18554:	pop	{r4, r5, pc}
   18558:	bl	923c <__stack_chk_fail@plt>
   1855c:	push	{r3, r4, r5, lr}
   18560:	mov	r4, r0
   18564:	mov	r5, r1
   18568:	mov	r1, #0
   1856c:	bl	1822c <fputs@plt+0xeef4>
   18570:	str	r5, [r4, #16]
   18574:	mov	r0, r4
   18578:	mov	r1, #0
   1857c:	bl	1822c <fputs@plt+0xeef4>
   18580:	mov	r0, r4
   18584:	pop	{r3, r4, r5, pc}
   18588:	ldr	r3, [r0, #20]
   1858c:	push	{r4, lr}
   18590:	cmp	r3, #0
   18594:	mov	r4, r0
   18598:	pople	{r4, pc}
   1859c:	ldr	r2, [r0, #16]
   185a0:	cmp	r2, #0
   185a4:	beq	18608 <fputs@plt+0xf2d0>
   185a8:	ldr	r1, [r0, #8]
   185ac:	ldr	r2, [r0, #4]
   185b0:	add	r3, r3, r1
   185b4:	cmp	r3, r2
   185b8:	bge	185e4 <fputs@plt+0xf2ac>
   185bc:	ldr	r1, [r4]
   185c0:	mov	r0, #32
   185c4:	bl	9254 <fputc@plt>
   185c8:	ldr	r3, [r4, #8]
   185cc:	add	r0, r4, #20
   185d0:	ldr	r1, [r4]
   185d4:	add	r3, r3, #1
   185d8:	str	r3, [r4, #8]
   185dc:	pop	{r4, lr}
   185e0:	b	180bc <fputs@plt+0xed84>
   185e4:	ldr	r1, [r4]
   185e8:	mov	r0, #10
   185ec:	bl	9254 <fputc@plt>
   185f0:	mov	r3, #0
   185f4:	add	r0, r4, #20
   185f8:	str	r3, [r4, #8]
   185fc:	ldr	r1, [r4]
   18600:	pop	{r4, lr}
   18604:	b	180bc <fputs@plt+0xed84>
   18608:	ldr	r1, [r4]
   1860c:	mov	r0, #32
   18610:	bl	9254 <fputc@plt>
   18614:	ldr	r3, [r4, #8]
   18618:	add	r0, r4, #20
   1861c:	ldr	r1, [r4]
   18620:	add	r3, r3, #1
   18624:	str	r3, [r4, #8]
   18628:	bl	180bc <fputs@plt+0xed84>
   1862c:	ldr	r3, [r4, #8]
   18630:	add	r0, r3, r0
   18634:	str	r0, [r4, #8]
   18638:	pop	{r4, pc}
   1863c:	push	{r4, lr}
   18640:	mov	r4, r0
   18644:	bl	18588 <fputs@plt+0xf250>
   18648:	ldr	r3, [r4, #8]
   1864c:	cmp	r3, #0
   18650:	beq	18668 <fputs@plt+0xf330>
   18654:	mov	r0, #10
   18658:	ldr	r1, [r4]
   1865c:	bl	92fc <_IO_putc@plt>
   18660:	mov	r3, #0
   18664:	str	r3, [r4, #8]
   18668:	mov	r0, r4
   1866c:	pop	{r4, pc}
   18670:	push	{r3, r4, r5, lr}
   18674:	mov	r4, r0
   18678:	mov	r5, r1
   1867c:	bl	18588 <fputs@plt+0xf250>
   18680:	ldr	r3, [r4, #8]
   18684:	cmp	r3, #0
   18688:	beq	18698 <fputs@plt+0xf360>
   1868c:	mov	r0, #10
   18690:	ldr	r1, [r4]
   18694:	bl	92fc <_IO_putc@plt>
   18698:	ldr	r3, [r4]
   1869c:	mov	r2, #5
   186a0:	mov	r1, #1
   186a4:	movw	r0, #23076	; 0x5a24
   186a8:	movt	r0, #2
   186ac:	bl	91f4 <fwrite@plt>
   186b0:	ldr	r1, [r4]
   186b4:	mov	r0, r5
   186b8:	bl	9338 <fputs@plt>
   186bc:	ldr	r3, [r4]
   186c0:	mov	r1, #1
   186c4:	mov	r2, #5
   186c8:	movw	r0, #23084	; 0x5a2c
   186cc:	movt	r0, #2
   186d0:	bl	91f4 <fwrite@plt>
   186d4:	mov	r3, #0
   186d8:	mov	r0, r4
   186dc:	str	r3, [r4, #8]
   186e0:	pop	{r3, r4, r5, pc}
   186e4:	push	{r3, r4, r5, lr}
   186e8:	mov	r4, r0
   186ec:	mov	r5, r1
   186f0:	bl	18588 <fputs@plt+0xf250>
   186f4:	ldr	r3, [r4, #8]
   186f8:	cmp	r3, #0
   186fc:	beq	1870c <fputs@plt+0xf3d4>
   18700:	mov	r0, #10
   18704:	ldr	r1, [r4]
   18708:	bl	92fc <_IO_putc@plt>
   1870c:	mov	r3, #0
   18710:	mov	r0, r4
   18714:	str	r3, [r4, #8]
   18718:	movw	r1, #23092	; 0x5a34
   1871c:	movt	r1, #2
   18720:	bl	18444 <fputs@plt+0xf10c>
   18724:	mov	r0, r4
   18728:	bl	18284 <fputs@plt+0xef4c>
   1872c:	mov	r0, r5
   18730:	bl	9170 <strlen@plt>
   18734:	mov	r1, r5
   18738:	mov	r2, r0
   1873c:	add	r0, r4, #20
   18740:	bl	18128 <fputs@plt+0xedf0>
   18744:	mov	r0, r4
   18748:	pop	{r3, r4, r5, pc}
   1874c:	push	{r4, lr}
   18750:	mov	r4, r0
   18754:	bl	18588 <fputs@plt+0xf250>
   18758:	mov	r0, r4
   1875c:	bl	18284 <fputs@plt+0xef4c>
   18760:	add	r0, r4, #20
   18764:	mov	r2, #3
   18768:	movw	r1, #23100	; 0x5a3c
   1876c:	movt	r1, #2
   18770:	bl	18128 <fputs@plt+0xedf0>
   18774:	mov	r0, r4
   18778:	bl	18378 <fputs@plt+0xf040>
   1877c:	mov	r0, r4
   18780:	pop	{r4, pc}
   18784:	push	{r4, lr}
   18788:	mov	r4, r0
   1878c:	mov	r3, #4
   18790:	mov	r0, #16
   18794:	str	r3, [r4]
   18798:	bl	9200 <_Znaj@plt>
   1879c:	mov	r3, #0
   187a0:	str	r3, [r4, #4]
   187a4:	str	r0, [r4, #8]
   187a8:	mov	r0, r4
   187ac:	pop	{r4, pc}
   187b0:	push	{r3, r4, r5, lr}
   187b4:	subs	r5, r1, #0
   187b8:	mov	r4, r0
   187bc:	beq	187e8 <fputs@plt+0xf4b0>
   187c0:	cmp	r5, #532676608	; 0x1fc00000
   187c4:	str	r5, [r0]
   187c8:	mvnhi	r0, #0
   187cc:	bls	18808 <fputs@plt+0xf4d0>
   187d0:	bl	9200 <_Znaj@plt>
   187d4:	mov	r3, #0
   187d8:	str	r3, [r4, #4]
   187dc:	str	r0, [r4, #8]
   187e0:	mov	r0, r4
   187e4:	pop	{r3, r4, r5, pc}
   187e8:	movw	r1, #23584	; 0x5c20
   187ec:	movt	r1, #3
   187f0:	movw	r0, #23104	; 0x5a40
   187f4:	movt	r0, #2
   187f8:	mov	r2, r1
   187fc:	mov	r3, r1
   18800:	bl	1c848 <fputs@plt+0x13510>
   18804:	str	r5, [r4]
   18808:	lsl	r0, r5, #2
   1880c:	b	187d0 <fputs@plt+0xf498>
   18810:	push	{r4, lr}
   18814:	mov	r4, r0
   18818:	ldr	r0, [r0, #8]
   1881c:	cmp	r0, #0
   18820:	beq	18828 <fputs@plt+0xf4f0>
   18824:	bl	9278 <_ZdaPv@plt>
   18828:	mov	r0, r4
   1882c:	pop	{r4, pc}
   18830:	push	{r4, r5, r6, lr}
   18834:	mov	r4, r0
   18838:	ldm	r0, {r0, ip}
   1883c:	mov	r6, r1
   18840:	cmp	ip, r0
   18844:	bcc	188c4 <fputs@plt+0xf58c>
   18848:	lsl	r3, r0, #1
   1884c:	str	r3, [r4]
   18850:	cmp	r3, #532676608	; 0x1fc00000
   18854:	ldr	r5, [r4, #8]
   18858:	lslls	r0, r0, #3
   1885c:	mvnhi	r0, #0
   18860:	bl	9200 <_Znaj@plt>
   18864:	ldr	ip, [r4, #4]
   18868:	cmp	ip, #0
   1886c:	movne	r3, #0
   18870:	str	r0, [r4, #8]
   18874:	movne	r2, r3
   18878:	beq	18898 <fputs@plt+0xf560>
   1887c:	ldr	ip, [r5, r3]
   18880:	add	r2, r2, #1
   18884:	str	ip, [r0, r3]
   18888:	add	r3, r3, #4
   1888c:	ldr	ip, [r4, #4]
   18890:	cmp	ip, r2
   18894:	bhi	1887c <fputs@plt+0xf544>
   18898:	cmp	r5, #0
   1889c:	beq	188b0 <fputs@plt+0xf578>
   188a0:	mov	r0, r5
   188a4:	bl	9278 <_ZdaPv@plt>
   188a8:	ldr	r0, [r4, #8]
   188ac:	ldr	ip, [r4, #4]
   188b0:	str	r6, [r0, ip, lsl #2]
   188b4:	ldr	r3, [r4, #4]
   188b8:	add	r3, r3, #1
   188bc:	str	r3, [r4, #4]
   188c0:	pop	{r4, r5, r6, pc}
   188c4:	ldr	r0, [r4, #8]
   188c8:	b	188b0 <fputs@plt+0xf578>
   188cc:	push	{r3, r4, r5, lr}
   188d0:	mov	r3, #128	; 0x80
   188d4:	mov	r5, #0
   188d8:	mov	r4, r0
   188dc:	stm	r0, {r3, r5}
   188e0:	mov	r0, #512	; 0x200
   188e4:	bl	9200 <_Znaj@plt>
   188e8:	mov	r2, r5
   188ec:	add	r1, r0, #512	; 0x200
   188f0:	mov	r3, r0
   188f4:	str	r2, [r3], #4
   188f8:	cmp	r3, r1
   188fc:	bne	188f4 <fputs@plt+0xf5bc>
   18900:	str	r0, [r4, #8]
   18904:	mov	r0, r4
   18908:	pop	{r3, r4, r5, pc}
   1890c:	push	{r4, lr}
   18910:	mov	r4, r0
   18914:	ldr	r0, [r0, #8]
   18918:	cmp	r0, #0
   1891c:	beq	18924 <fputs@plt+0xf5ec>
   18920:	bl	9278 <_ZdaPv@plt>
   18924:	mov	r0, r4
   18928:	pop	{r4, pc}
   1892c:	push	{r3, r4, r5, r6, r7, lr}
   18930:	mov	r6, r0
   18934:	ldm	r0, {r0, r3}
   18938:	mov	r7, r1
   1893c:	cmp	r3, r0
   18940:	bcc	189dc <fputs@plt+0xf6a4>
   18944:	lsl	r4, r0, #1
   18948:	str	r4, [r6]
   1894c:	cmp	r4, #532676608	; 0x1fc00000
   18950:	ldr	r5, [r6, #8]
   18954:	lslls	r0, r0, #3
   18958:	mvnhi	r0, #0
   1895c:	bl	9200 <_Znaj@plt>
   18960:	cmp	r4, #0
   18964:	movne	r3, #0
   18968:	mov	ip, r0
   1896c:	movne	r2, r0
   18970:	movne	r1, r3
   18974:	beq	18988 <fputs@plt+0xf650>
   18978:	add	r3, r3, #1
   1897c:	str	r1, [r2], #4
   18980:	cmp	r3, r4
   18984:	bne	18978 <fputs@plt+0xf640>
   18988:	ldr	r0, [r6, #4]
   1898c:	str	ip, [r6, #8]
   18990:	cmp	r0, #0
   18994:	lslne	r1, r0, #2
   18998:	movne	r3, #0
   1899c:	beq	189b4 <fputs@plt+0xf67c>
   189a0:	ldr	r2, [r5, r3]
   189a4:	str	r2, [ip, r3]
   189a8:	add	r3, r3, #4
   189ac:	cmp	r3, r1
   189b0:	bne	189a0 <fputs@plt+0xf668>
   189b4:	cmp	r5, #0
   189b8:	moveq	r3, r0
   189bc:	beq	189cc <fputs@plt+0xf694>
   189c0:	mov	r0, r5
   189c4:	bl	9278 <_ZdaPv@plt>
   189c8:	ldmib	r6, {r3, ip}
   189cc:	str	r7, [ip, r3, lsl #2]
   189d0:	add	r3, r3, #1
   189d4:	str	r3, [r6, #4]
   189d8:	pop	{r3, r4, r5, r6, r7, pc}
   189dc:	ldr	ip, [r6, #8]
   189e0:	b	189cc <fputs@plt+0xf694>
   189e4:	push	{r4, lr}
   189e8:	mov	r4, r0
   189ec:	ldr	r0, [r0, #4]
   189f0:	add	r0, r0, #1
   189f4:	bl	9200 <_Znaj@plt>
   189f8:	ldr	r2, [r4, #4]
   189fc:	cmp	r2, #0
   18a00:	mov	r1, r0
   18a04:	beq	18a28 <fputs@plt+0xf6f0>
   18a08:	mov	r3, #0
   18a0c:	ldr	r2, [r4, #8]
   18a10:	ldr	r2, [r2, r3, lsl #2]
   18a14:	strb	r2, [r1, r3]
   18a18:	add	r3, r3, #1
   18a1c:	ldr	r2, [r4, #4]
   18a20:	cmp	r2, r3
   18a24:	bhi	18a0c <fputs@plt+0xf6d4>
   18a28:	mov	r3, #0
   18a2c:	mov	r0, r1
   18a30:	strb	r3, [r1, r2]
   18a34:	pop	{r4, pc}
   18a38:	mov	r3, #0
   18a3c:	str	r3, [r0, #4]
   18a40:	bx	lr
   18a44:	rsb	r0, r0, #1000	; 0x3e8
   18a48:	movw	r3, #19923	; 0x4dd3
   18a4c:	movt	r3, #4194	; 0x1062
   18a50:	lsl	r0, r0, #16
   18a54:	umull	r2, r0, r3, r0
   18a58:	lsr	r0, r0, #6
   18a5c:	bx	lr
   18a60:	push	{r3, r4, r5, lr}
   18a64:	movw	r4, #20692	; 0x50d4
   18a68:	movt	r4, #3
   18a6c:	ldr	r3, [r4]
   18a70:	ldr	r5, [r3, #24]
   18a74:	cmp	r5, #0
   18a78:	moveq	r0, r3
   18a7c:	beq	18a94 <fputs@plt+0xf75c>
   18a80:	mov	r0, r5
   18a84:	bl	1b4e0 <fputs@plt+0x121a8>
   18a88:	mov	r0, r5
   18a8c:	bl	1b558 <fputs@plt+0x12220>
   18a90:	ldr	r0, [r4]
   18a94:	ldr	r5, [r0, #28]
   18a98:	cmp	r5, #0
   18a9c:	beq	18ab4 <fputs@plt+0xf77c>
   18aa0:	mov	r0, r5
   18aa4:	bl	1b4e0 <fputs@plt+0x121a8>
   18aa8:	mov	r0, r5
   18aac:	bl	1b558 <fputs@plt+0x12220>
   18ab0:	ldr	r0, [r4]
   18ab4:	bl	21e30 <_ZdlPv@@Base>
   18ab8:	mov	r3, #0
   18abc:	str	r3, [r4]
   18ac0:	pop	{r3, r4, r5, pc}
   18ac4:	push	{r4, lr}
   18ac8:	movw	r4, #12328	; 0x3028
   18acc:	movt	r4, #3
   18ad0:	sub	sp, sp, #24
   18ad4:	mov	r1, r0
   18ad8:	ldr	r3, [r4]
   18adc:	mov	r0, sp
   18ae0:	str	r3, [sp, #20]
   18ae4:	bl	1c390 <fputs@plt+0x13058>
   18ae8:	movw	r2, #23584	; 0x5c20
   18aec:	movt	r2, #3
   18af0:	mov	r1, sp
   18af4:	movw	r0, #23152	; 0x5a70
   18af8:	mov	r3, r2
   18afc:	movt	r0, #2
   18b00:	bl	1c848 <fputs@plt+0x13510>
   18b04:	ldr	r2, [sp, #20]
   18b08:	ldr	r3, [r4]
   18b0c:	cmp	r2, r3
   18b10:	bne	18b1c <fputs@plt+0xf7e4>
   18b14:	add	sp, sp, #24
   18b18:	pop	{r4, pc}
   18b1c:	bl	923c <__stack_chk_fail@plt>
   18b20:	push	{r3, r4, r5, lr}
   18b24:	movw	r4, #20692	; 0x50d4
   18b28:	movt	r4, #3
   18b2c:	ldr	r0, [r4, #4]
   18b30:	bl	90d4 <_IO_getc@plt>
   18b34:	add	r3, r0, #1
   18b38:	mov	r5, r0
   18b3c:	cmp	r3, #33	; 0x21
   18b40:	ldrls	pc, [pc, r3, lsl #2]
   18b44:	b	18bec <fputs@plt+0xf8b4>
   18b48:	ldrdeq	r8, [r1], -r0
   18b4c:	andeq	r8, r1, ip, ror #23
   18b50:	andeq	r8, r1, ip, ror #23
   18b54:	andeq	r8, r1, ip, ror #23
   18b58:	andeq	r8, r1, ip, ror #23
   18b5c:	andeq	r8, r1, ip, ror #23
   18b60:	andeq	r8, r1, ip, ror #23
   18b64:	andeq	r8, r1, ip, ror #23
   18b68:	andeq	r8, r1, ip, ror #23
   18b6c:	andeq	r8, r1, ip, ror #23
   18b70:	andeq	r8, r1, ip, lsr #22
   18b74:	ldrdeq	r8, [r1], -r0
   18b78:	andeq	r8, r1, ip, ror #23
   18b7c:	andeq	r8, r1, ip, ror #23
   18b80:	andeq	r8, r1, ip, ror #23
   18b84:	andeq	r8, r1, ip, ror #23
   18b88:	andeq	r8, r1, ip, ror #23
   18b8c:	andeq	r8, r1, ip, ror #23
   18b90:	andeq	r8, r1, ip, ror #23
   18b94:	andeq	r8, r1, ip, ror #23
   18b98:	andeq	r8, r1, ip, ror #23
   18b9c:	andeq	r8, r1, ip, ror #23
   18ba0:	andeq	r8, r1, ip, ror #23
   18ba4:	andeq	r8, r1, ip, ror #23
   18ba8:	andeq	r8, r1, ip, ror #23
   18bac:	andeq	r8, r1, ip, ror #23
   18bb0:	andeq	r8, r1, ip, ror #23
   18bb4:	andeq	r8, r1, ip, ror #23
   18bb8:	andeq	r8, r1, ip, ror #23
   18bbc:	andeq	r8, r1, ip, ror #23
   18bc0:	andeq	r8, r1, ip, ror #23
   18bc4:	andeq	r8, r1, ip, ror #23
   18bc8:	andeq	r8, r1, ip, ror #23
   18bcc:	andeq	r8, r1, ip, lsr #22
   18bd0:	movw	r1, #23584	; 0x5c20
   18bd4:	movt	r1, #3
   18bd8:	movw	r0, #23200	; 0x5aa0
   18bdc:	movt	r0, #2
   18be0:	mov	r2, r1
   18be4:	mov	r3, r1
   18be8:	bl	1c7e8 <fputs@plt+0x134b0>
   18bec:	mov	r0, r5
   18bf0:	pop	{r3, r4, r5, pc}
   18bf4:	push	{r4, r5, r6, lr}
   18bf8:	movw	r6, #12328	; 0x3028
   18bfc:	movt	r6, #3
   18c00:	sub	sp, sp, #16
   18c04:	ldr	r3, [r6]
   18c08:	mov	r0, sp
   18c0c:	str	r3, [sp, #12]
   18c10:	bl	188cc <fputs@plt+0xf594>
   18c14:	bl	18b20 <fputs@plt+0xf7e8>
   18c18:	cmn	r0, #1
   18c1c:	mov	r1, r0
   18c20:	movwne	r5, #20692	; 0x50d4
   18c24:	movtne	r5, #3
   18c28:	bne	18c54 <fputs@plt+0xf91c>
   18c2c:	b	18cc4 <fputs@plt+0xf98c>
   18c30:	mov	r0, sp
   18c34:	bl	1892c <fputs@plt+0xf5f4>
   18c38:	movw	r4, #20692	; 0x50d4
   18c3c:	movt	r4, #3
   18c40:	ldr	r0, [r4, #4]
   18c44:	bl	90d4 <_IO_getc@plt>
   18c48:	cmn	r0, #1
   18c4c:	mov	r1, r0
   18c50:	beq	18cc4 <fputs@plt+0xf98c>
   18c54:	cmp	r0, #10
   18c58:	bne	18c30 <fputs@plt+0xf8f8>
   18c5c:	ldr	r3, [r5, #8]
   18c60:	movw	r4, #20692	; 0x50d4
   18c64:	ldr	r0, [r5, #4]
   18c68:	movt	r4, #3
   18c6c:	add	r3, r3, #1
   18c70:	str	r3, [r5, #8]
   18c74:	bl	90d4 <_IO_getc@plt>
   18c78:	cmp	r0, #43	; 0x2b
   18c7c:	bne	18c90 <fputs@plt+0xf958>
   18c80:	mov	r0, sp
   18c84:	mov	r1, #10
   18c88:	bl	1892c <fputs@plt+0xf5f4>
   18c8c:	b	18c40 <fputs@plt+0xf908>
   18c90:	cmn	r0, #1
   18c94:	beq	18cc4 <fputs@plt+0xf98c>
   18c98:	ldr	r1, [r4, #4]
   18c9c:	bl	911c <ungetc@plt>
   18ca0:	cmn	r0, #1
   18ca4:	bne	18cc4 <fputs@plt+0xf98c>
   18ca8:	movw	r1, #23584	; 0x5c20
   18cac:	movt	r1, #3
   18cb0:	movw	r0, #23220	; 0x5ab4
   18cb4:	movt	r0, #2
   18cb8:	mov	r2, r1
   18cbc:	mov	r3, r1
   18cc0:	bl	1c848 <fputs@plt+0x13510>
   18cc4:	mov	r0, sp
   18cc8:	bl	189e4 <fputs@plt+0xf6ac>
   18ccc:	mov	r4, r0
   18cd0:	ldr	r0, [sp, #8]
   18cd4:	cmp	r0, #0
   18cd8:	beq	18ce0 <fputs@plt+0xf9a8>
   18cdc:	bl	9278 <_ZdaPv@plt>
   18ce0:	ldr	r2, [sp, #12]
   18ce4:	mov	r0, r4
   18ce8:	ldr	r3, [r6]
   18cec:	cmp	r2, r3
   18cf0:	bne	18d10 <fputs@plt+0xf9d8>
   18cf4:	add	sp, sp, #16
   18cf8:	pop	{r4, r5, r6, pc}
   18cfc:	ldr	r0, [sp, #8]
   18d00:	cmp	r0, #0
   18d04:	beq	18d0c <fputs@plt+0xf9d4>
   18d08:	bl	9278 <_ZdaPv@plt>
   18d0c:	bl	9110 <__cxa_end_cleanup@plt>
   18d10:	bl	923c <__stack_chk_fail@plt>
   18d14:	push	{r4, r5, r6, r7, lr}
   18d18:	movw	r6, #12328	; 0x3028
   18d1c:	movt	r6, #3
   18d20:	sub	sp, sp, #20
   18d24:	ldr	r3, [r6]
   18d28:	mov	r0, sp
   18d2c:	str	r3, [sp, #12]
   18d30:	bl	188cc <fputs@plt+0xf594>
   18d34:	bl	18b20 <fputs@plt+0xf7e8>
   18d38:	cmp	r0, #45	; 0x2d
   18d3c:	mov	r4, r0
   18d40:	beq	18e80 <fputs@plt+0xfb48>
   18d44:	sub	r3, r4, #48	; 0x30
   18d48:	cmp	r3, #9
   18d4c:	movwls	r5, #20692	; 0x50d4
   18d50:	movtls	r5, #3
   18d54:	bhi	18e40 <fputs@plt+0xfb08>
   18d58:	mov	r1, r4
   18d5c:	mov	r0, sp
   18d60:	bl	1892c <fputs@plt+0xf5f4>
   18d64:	ldr	r0, [r5, #4]
   18d68:	bl	90d4 <_IO_getc@plt>
   18d6c:	sub	r3, r0, #48	; 0x30
   18d70:	mov	r4, r0
   18d74:	cmp	r3, #9
   18d78:	bls	18d58 <fputs@plt+0xfa20>
   18d7c:	cmn	r4, #1
   18d80:	beq	18da0 <fputs@plt+0xfa68>
   18d84:	movw	r3, #20692	; 0x50d4
   18d88:	movt	r3, #3
   18d8c:	mov	r0, r4
   18d90:	ldr	r1, [r3, #4]
   18d94:	bl	911c <ungetc@plt>
   18d98:	cmn	r0, #1
   18d9c:	beq	18e60 <fputs@plt+0xfb28>
   18da0:	mov	r0, sp
   18da4:	bl	189e4 <fputs@plt+0xf6ac>
   18da8:	mov	r4, r0
   18dac:	bl	932c <__errno_location@plt>
   18db0:	mov	r1, #0
   18db4:	mov	r2, #10
   18db8:	mov	r7, r0
   18dbc:	mov	r0, r4
   18dc0:	str	r1, [r7]
   18dc4:	bl	91a0 <strtol@plt>
   18dc8:	ldr	r3, [r7]
   18dcc:	cmp	r3, #0
   18dd0:	mov	r5, r0
   18dd4:	bne	18e1c <fputs@plt+0xfae4>
   18dd8:	cmp	r0, #-2147483648	; 0x80000000
   18ddc:	beq	18e1c <fputs@plt+0xfae4>
   18de0:	cmp	r4, #0
   18de4:	beq	18df0 <fputs@plt+0xfab8>
   18de8:	mov	r0, r4
   18dec:	bl	9278 <_ZdaPv@plt>
   18df0:	ldr	r0, [sp, #8]
   18df4:	cmp	r0, #0
   18df8:	beq	18e00 <fputs@plt+0xfac8>
   18dfc:	bl	9278 <_ZdaPv@plt>
   18e00:	ldr	r2, [sp, #12]
   18e04:	mov	r0, r5
   18e08:	ldr	r3, [r6]
   18e0c:	cmp	r2, r3
   18e10:	bne	18eb8 <fputs@plt+0xfb80>
   18e14:	add	sp, sp, #20
   18e18:	pop	{r4, r5, r6, r7, pc}
   18e1c:	movw	r1, #23584	; 0x5c20
   18e20:	movt	r1, #3
   18e24:	movw	r0, #23276	; 0x5aec
   18e28:	movt	r0, #2
   18e2c:	mov	r2, r1
   18e30:	mov	r3, r1
   18e34:	bl	1c7e8 <fputs@plt+0x134b0>
   18e38:	mov	r5, #0
   18e3c:	b	18de0 <fputs@plt+0xfaa8>
   18e40:	movw	r1, #23584	; 0x5c20
   18e44:	movt	r1, #3
   18e48:	movw	r0, #23248	; 0x5ad0
   18e4c:	movt	r0, #2
   18e50:	mov	r2, r1
   18e54:	mov	r3, r1
   18e58:	bl	1c848 <fputs@plt+0x13510>
   18e5c:	b	18d7c <fputs@plt+0xfa44>
   18e60:	movw	r1, #23584	; 0x5c20
   18e64:	movt	r1, #3
   18e68:	movw	r0, #23220	; 0x5ab4
   18e6c:	movt	r0, #2
   18e70:	mov	r2, r1
   18e74:	mov	r3, r1
   18e78:	bl	1c848 <fputs@plt+0x13510>
   18e7c:	b	18da0 <fputs@plt+0xfa68>
   18e80:	mov	r1, r0
   18e84:	mov	r0, sp
   18e88:	bl	1892c <fputs@plt+0xf5f4>
   18e8c:	movw	r3, #20692	; 0x50d4
   18e90:	movt	r3, #3
   18e94:	ldr	r0, [r3, #4]
   18e98:	bl	90d4 <_IO_getc@plt>
   18e9c:	mov	r4, r0
   18ea0:	b	18d44 <fputs@plt+0xfa0c>
   18ea4:	ldr	r0, [sp, #8]
   18ea8:	cmp	r0, #0
   18eac:	beq	18eb4 <fputs@plt+0xfb7c>
   18eb0:	bl	9278 <_ZdaPv@plt>
   18eb4:	bl	9110 <__cxa_end_cleanup@plt>
   18eb8:	bl	923c <__stack_chk_fail@plt>
   18ebc:	push	{r3, lr}
   18ec0:	bl	18d14 <fputs@plt+0xf9dc>
   18ec4:	cmp	r0, #65536	; 0x10000
   18ec8:	popls	{r3, pc}
   18ecc:	movw	r1, #23584	; 0x5c20
   18ed0:	movt	r1, #3
   18ed4:	movw	r0, #23304	; 0x5b08
   18ed8:	movt	r0, #2
   18edc:	mov	r2, r1
   18ee0:	mov	r3, r1
   18ee4:	bl	1c7e8 <fputs@plt+0x134b0>
   18ee8:	mov	r0, #0
   18eec:	pop	{r3, pc}
   18ef0:	push	{r4, r5, r6, lr}
   18ef4:	movw	r6, #12328	; 0x3028
   18ef8:	movt	r6, #3
   18efc:	sub	sp, sp, #16
   18f00:	ldr	r3, [r6]
   18f04:	mov	r0, sp
   18f08:	str	r3, [sp, #12]
   18f0c:	bl	188cc <fputs@plt+0xf594>
   18f10:	bl	18b20 <fputs@plt+0xf7e8>
   18f14:	cmp	r0, #32
   18f18:	mov	r3, r0
   18f1c:	beq	18fec <fputs@plt+0xfcb4>
   18f20:	sub	r2, r0, #9
   18f24:	cmp	r2, #1
   18f28:	bls	18fe4 <fputs@plt+0xfcac>
   18f2c:	cmn	r0, #1
   18f30:	movwne	r5, #20692	; 0x50d4
   18f34:	movtne	r5, #3
   18f38:	bne	18f88 <fputs@plt+0xfc50>
   18f3c:	mov	r0, sp
   18f40:	bl	189e4 <fputs@plt+0xf6ac>
   18f44:	mov	r4, r0
   18f48:	ldr	r0, [sp, #8]
   18f4c:	cmp	r0, #0
   18f50:	beq	18f58 <fputs@plt+0xfc20>
   18f54:	bl	9278 <_ZdaPv@plt>
   18f58:	ldr	r2, [sp, #12]
   18f5c:	mov	r0, r4
   18f60:	ldr	r3, [r6]
   18f64:	cmp	r2, r3
   18f68:	bne	18ff8 <fputs@plt+0xfcc0>
   18f6c:	add	sp, sp, #16
   18f70:	pop	{r4, r5, r6, pc}
   18f74:	sub	r3, r0, #9
   18f78:	cmp	r3, #1
   18f7c:	bls	18fac <fputs@plt+0xfc74>
   18f80:	cmn	r0, #1
   18f84:	beq	18f3c <fputs@plt+0xfc04>
   18f88:	mov	r1, r0
   18f8c:	mov	r0, sp
   18f90:	bl	1892c <fputs@plt+0xf5f4>
   18f94:	ldr	r0, [r5, #4]
   18f98:	movw	r4, #20692	; 0x50d4
   18f9c:	movt	r4, #3
   18fa0:	bl	90d4 <_IO_getc@plt>
   18fa4:	cmp	r0, #32
   18fa8:	bne	18f74 <fputs@plt+0xfc3c>
   18fac:	mov	r3, r0
   18fb0:	mov	r0, r3
   18fb4:	ldr	r1, [r4, #4]
   18fb8:	bl	911c <ungetc@plt>
   18fbc:	cmn	r0, #1
   18fc0:	bne	18f3c <fputs@plt+0xfc04>
   18fc4:	movw	r1, #23584	; 0x5c20
   18fc8:	movt	r1, #3
   18fcc:	movw	r0, #23220	; 0x5ab4
   18fd0:	movt	r0, #2
   18fd4:	mov	r2, r1
   18fd8:	mov	r3, r1
   18fdc:	bl	1c848 <fputs@plt+0x13510>
   18fe0:	b	18f3c <fputs@plt+0xfc04>
   18fe4:	cmn	r0, #1
   18fe8:	beq	18f3c <fputs@plt+0xfc04>
   18fec:	movw	r4, #20692	; 0x50d4
   18ff0:	movt	r4, #3
   18ff4:	b	18fb0 <fputs@plt+0xfc78>
   18ff8:	bl	923c <__stack_chk_fail@plt>
   18ffc:	ldr	r0, [sp, #8]
   19000:	cmp	r0, #0
   19004:	beq	1900c <fputs@plt+0xfcd4>
   19008:	bl	9278 <_ZdaPv@plt>
   1900c:	bl	9110 <__cxa_end_cleanup@plt>
   19010:	push	{r3, r4, r5, r6, r7, lr}
   19014:	mov	r5, r0
   19018:	ldr	r6, [r0, #4]
   1901c:	cmp	r6, #0
   19020:	popeq	{r3, r4, r5, r6, r7, pc}
   19024:	movw	r7, #20692	; 0x50d4
   19028:	mov	r3, r6
   1902c:	movt	r7, #3
   19030:	mov	r4, #0
   19034:	b	1903c <fputs@plt+0xfd04>
   19038:	ldr	r3, [r5, #4]
   1903c:	cmp	r4, r3
   19040:	bcc	19060 <fputs@plt+0xfd28>
   19044:	movw	r1, #23584	; 0x5c20
   19048:	movt	r1, #3
   1904c:	movw	r0, #23344	; 0x5b30
   19050:	movt	r0, #2
   19054:	mov	r2, r1
   19058:	mov	r3, r1
   1905c:	bl	1c848 <fputs@plt+0x13510>
   19060:	ldr	r3, [r5, #8]
   19064:	ldr	r2, [r7]
   19068:	ldr	r1, [r3, r4, lsl #2]
   1906c:	add	r4, r4, #2
   19070:	ldr	r0, [r2, #8]
   19074:	cmp	r6, r4
   19078:	add	r1, r0, r1
   1907c:	str	r1, [r2, #8]
   19080:	bhi	19038 <fputs@plt+0xfd00>
   19084:	cmp	r6, #1
   19088:	popeq	{r3, r4, r5, r6, r7, pc}
   1908c:	mov	r4, #1
   19090:	ldr	r2, [r5, #4]
   19094:	cmp	r2, r4
   19098:	bhi	190bc <fputs@plt+0xfd84>
   1909c:	movw	r1, #23584	; 0x5c20
   190a0:	movt	r1, #3
   190a4:	movw	r0, #23344	; 0x5b30
   190a8:	movt	r0, #2
   190ac:	mov	r3, r1
   190b0:	mov	r2, r1
   190b4:	bl	1c848 <fputs@plt+0x13510>
   190b8:	ldr	r3, [r5, #8]
   190bc:	ldr	r2, [r7]
   190c0:	ldr	r1, [r3, r4, lsl #2]
   190c4:	add	r4, r4, #2
   190c8:	cmp	r6, r4
   190cc:	ldr	r0, [r2, #12]
   190d0:	add	r1, r0, r1
   190d4:	str	r1, [r2, #12]
   190d8:	bhi	19090 <fputs@plt+0xfd58>
   190dc:	pop	{r3, r4, r5, r6, r7, pc}
   190e0:	push	{r3, r4, r5, r6, r7, lr}
   190e4:	movw	r1, #21996	; 0x55ec
   190e8:	movt	r1, #2
   190ec:	mov	r5, r0
   190f0:	bl	9314 <strcmp@plt>
   190f4:	cmp	r0, #0
   190f8:	beq	1914c <fputs@plt+0xfe14>
   190fc:	mov	r0, r5
   19100:	bl	9170 <strlen@plt>
   19104:	add	r7, r0, #1
   19108:	movw	r4, #20692	; 0x50d4
   1910c:	movt	r4, #3
   19110:	ldr	r0, [r4, #12]
   19114:	cmp	r0, #0
   19118:	beq	19120 <fputs@plt+0xfde8>
   1911c:	bl	9134 <free@plt>
   19120:	mov	r0, r7
   19124:	movw	r6, #20692	; 0x50d4
   19128:	bl	9230 <malloc@plt>
   1912c:	movt	r6, #3
   19130:	cmp	r0, #0
   19134:	str	r0, [r4, #12]
   19138:	beq	1915c <fputs@plt+0xfe24>
   1913c:	mov	r1, r5
   19140:	mov	r2, r7
   19144:	pop	{r3, r4, r5, r6, r7, lr}
   19148:	b	9098 <strncpy@plt>
   1914c:	movw	r5, #21852	; 0x555c
   19150:	mov	r7, #17
   19154:	movt	r5, #2
   19158:	b	19108 <fputs@plt+0xfdd0>
   1915c:	movw	r1, #23584	; 0x5c20
   19160:	movt	r1, #3
   19164:	movw	r0, #23364	; 0x5b44
   19168:	movt	r0, #2
   1916c:	mov	r2, r1
   19170:	mov	r3, r1
   19174:	bl	1c848 <fputs@plt+0x13510>
   19178:	ldr	r0, [r6, #12]
   1917c:	mov	r1, r5
   19180:	mov	r2, r7
   19184:	pop	{r3, r4, r5, r6, r7, lr}
   19188:	b	9098 <strncpy@plt>
   1918c:	push	{r3, r4, r5, r6, r7, lr}
   19190:	movw	r1, #21996	; 0x55ec
   19194:	movt	r1, #2
   19198:	mov	r5, r0
   1919c:	bl	9314 <strcmp@plt>
   191a0:	cmp	r0, #0
   191a4:	beq	191f8 <fputs@plt+0xfec0>
   191a8:	mov	r0, r5
   191ac:	bl	9170 <strlen@plt>
   191b0:	add	r7, r0, #1
   191b4:	movw	r4, #20692	; 0x50d4
   191b8:	movt	r4, #3
   191bc:	ldr	r0, [r4, #16]
   191c0:	cmp	r0, #0
   191c4:	beq	191cc <fputs@plt+0xfe94>
   191c8:	bl	9134 <free@plt>
   191cc:	mov	r0, r7
   191d0:	movw	r6, #20692	; 0x50d4
   191d4:	bl	9230 <malloc@plt>
   191d8:	movt	r6, #3
   191dc:	cmp	r0, #0
   191e0:	str	r0, [r4, #16]
   191e4:	beq	19208 <fputs@plt+0xfed0>
   191e8:	mov	r1, r5
   191ec:	mov	r2, r7
   191f0:	pop	{r3, r4, r5, r6, r7, lr}
   191f4:	b	9098 <strncpy@plt>
   191f8:	movw	r5, #21852	; 0x555c
   191fc:	mov	r7, #17
   19200:	movt	r5, #2
   19204:	b	191b4 <fputs@plt+0xfe7c>
   19208:	movw	r1, #23584	; 0x5c20
   1920c:	movt	r1, #3
   19210:	movw	r0, #23364	; 0x5b44
   19214:	movt	r0, #2
   19218:	mov	r2, r1
   1921c:	mov	r3, r1
   19220:	bl	1c848 <fputs@plt+0x13510>
   19224:	ldr	r0, [r6, #16]
   19228:	mov	r1, r5
   1922c:	mov	r2, r7
   19230:	pop	{r3, r4, r5, r6, r7, lr}
   19234:	b	9098 <strncpy@plt>
   19238:	movw	r3, #20692	; 0x50d4
   1923c:	movt	r3, #3
   19240:	mov	ip, r1
   19244:	mov	r1, r0
   19248:	ldr	r0, [r3, #20]
   1924c:	push	{r4, lr}
   19250:	sub	sp, sp, #8
   19254:	ldr	r4, [r3]
   19258:	ldr	lr, [r0]
   1925c:	ldr	r2, [ip, #8]
   19260:	ldr	r3, [ip, #4]
   19264:	str	r4, [sp]
   19268:	ldr	ip, [lr, #12]
   1926c:	blx	ip
   19270:	add	sp, sp, #8
   19274:	pop	{r4, pc}
   19278:	push	{r4, lr}
   1927c:	movw	r4, #20692	; 0x50d4
   19280:	movt	r4, #3
   19284:	ldr	r0, [r4, #4]
   19288:	bl	90d4 <_IO_getc@plt>
   1928c:	cmp	r0, #10
   19290:	beq	192b8 <fputs@plt+0xff80>
   19294:	cmn	r0, #1
   19298:	bne	192a8 <fputs@plt+0xff70>
   1929c:	pop	{r4, pc}
   192a0:	cmn	r0, #1
   192a4:	beq	192c8 <fputs@plt+0xff90>
   192a8:	ldr	r0, [r4, #4]
   192ac:	bl	90d4 <_IO_getc@plt>
   192b0:	cmp	r0, #10
   192b4:	bne	192a0 <fputs@plt+0xff68>
   192b8:	ldr	r3, [r4, #8]
   192bc:	add	r3, r3, #1
   192c0:	str	r3, [r4, #8]
   192c4:	pop	{r4, pc}
   192c8:	pop	{r4, pc}
   192cc:	push	{r4, lr}
   192d0:	movw	r4, #20692	; 0x50d4
   192d4:	movt	r4, #3
   192d8:	ldr	r0, [r4, #4]
   192dc:	bl	90d4 <_IO_getc@plt>
   192e0:	sub	r3, r0, #9
   192e4:	cmp	r3, #26
   192e8:	ldrls	pc, [pc, r3, lsl #2]
   192ec:	b	19374 <fputs@plt+0x1003c>
   192f0:	ldrdeq	r9, [r1], -r8
   192f4:	andeq	r9, r1, r4, ror #6
   192f8:	andeq	r9, r1, r4, ror r3
   192fc:	andeq	r9, r1, r4, ror r3
   19300:	andeq	r9, r1, r4, ror r3
   19304:	andeq	r9, r1, r4, ror r3
   19308:	andeq	r9, r1, r4, ror r3
   1930c:	andeq	r9, r1, r4, ror r3
   19310:	andeq	r9, r1, r4, ror r3
   19314:	andeq	r9, r1, r4, ror r3
   19318:	andeq	r9, r1, r4, ror r3
   1931c:	andeq	r9, r1, r4, ror r3
   19320:	andeq	r9, r1, r4, ror r3
   19324:	andeq	r9, r1, r4, ror r3
   19328:	andeq	r9, r1, r4, ror r3
   1932c:	andeq	r9, r1, r4, ror r3
   19330:	andeq	r9, r1, r4, ror r3
   19334:	andeq	r9, r1, r4, ror r3
   19338:	andeq	r9, r1, r4, ror r3
   1933c:	andeq	r9, r1, r4, ror r3
   19340:	andeq	r9, r1, r4, ror r3
   19344:	andeq	r9, r1, r4, ror r3
   19348:	andeq	r9, r1, r4, ror r3
   1934c:	ldrdeq	r9, [r1], -r8
   19350:	andeq	r9, r1, r4, ror r3
   19354:	andeq	r9, r1, r4, ror r3
   19358:	andeq	r9, r1, ip, asr r3
   1935c:	bl	19278 <fputs@plt+0xff40>
   19360:	b	192d8 <fputs@plt+0xffa0>
   19364:	ldr	r3, [r4, #8]
   19368:	add	r3, r3, #1
   1936c:	str	r3, [r4, #8]
   19370:	b	192d8 <fputs@plt+0xffa0>
   19374:	pop	{r4, pc}
   19378:	push	{r4, lr}
   1937c:	movw	r4, #20692	; 0x50d4
   19380:	movt	r4, #3
   19384:	ldr	r0, [r4, #4]
   19388:	bl	90d4 <_IO_getc@plt>
   1938c:	cmp	r0, #32
   19390:	beq	19384 <fputs@plt+0x1004c>
   19394:	cmp	r0, #9
   19398:	beq	19384 <fputs@plt+0x1004c>
   1939c:	cmp	r0, #10
   193a0:	beq	193cc <fputs@plt+0x10094>
   193a4:	cmp	r0, #35	; 0x23
   193a8:	beq	193c0 <fputs@plt+0x10088>
   193ac:	cmn	r0, #1
   193b0:	beq	193e0 <fputs@plt+0x100a8>
   193b4:	bl	19278 <fputs@plt+0xff40>
   193b8:	mov	r0, #0
   193bc:	pop	{r4, pc}
   193c0:	bl	19278 <fputs@plt+0xff40>
   193c4:	mov	r0, #1
   193c8:	pop	{r4, pc}
   193cc:	ldr	r3, [r4, #8]
   193d0:	mov	r0, #1
   193d4:	add	r3, r3, r0
   193d8:	str	r3, [r4, #8]
   193dc:	pop	{r4, pc}
   193e0:	mov	r0, #1
   193e4:	pop	{r4, pc}
   193e8:	push	{r4, lr}
   193ec:	bl	19378 <fputs@plt+0x10040>
   193f0:	cmp	r0, #0
   193f4:	popne	{r4, pc}
   193f8:	movw	r4, #20692	; 0x50d4
   193fc:	movt	r4, #3
   19400:	movw	r1, #23584	; 0x5c20
   19404:	movt	r1, #3
   19408:	ldr	ip, [r4, #8]
   1940c:	movw	r0, #23396	; 0x5b64
   19410:	mov	r3, r1
   19414:	mov	r2, r1
   19418:	movt	r0, #2
   1941c:	sub	ip, ip, #1
   19420:	str	ip, [r4, #8]
   19424:	bl	1c7e8 <fputs@plt+0x134b0>
   19428:	ldr	r3, [r4, #8]
   1942c:	add	r3, r3, #1
   19430:	str	r3, [r4, #8]
   19434:	pop	{r4, pc}
   19438:	push	{r4, lr}
   1943c:	bl	19378 <fputs@plt+0x10040>
   19440:	cmp	r0, #0
   19444:	popne	{r4, pc}
   19448:	movw	r4, #20692	; 0x50d4
   1944c:	movt	r4, #3
   19450:	movw	r1, #23584	; 0x5c20
   19454:	movt	r1, #3
   19458:	ldr	ip, [r4, #8]
   1945c:	movw	r0, #23416	; 0x5b78
   19460:	mov	r3, r1
   19464:	mov	r2, r1
   19468:	movt	r0, #2
   1946c:	sub	ip, ip, #1
   19470:	str	ip, [r4, #8]
   19474:	bl	1c818 <fputs@plt+0x134e0>
   19478:	ldr	r3, [r4, #8]
   1947c:	add	r3, r3, #1
   19480:	str	r3, [r4, #8]
   19484:	pop	{r4, pc}
   19488:	push	{r4, r5, r6, lr}
   1948c:	subs	r6, r0, #0
   19490:	beq	194dc <fputs@plt+0x101a4>
   19494:	mov	r0, #12
   19498:	bl	21de0 <_Znwj@@Base>
   1949c:	mov	r1, r6
   194a0:	mov	r5, r0
   194a4:	bl	187b0 <fputs@plt+0xf478>
   194a8:	cmp	r6, #0
   194ac:	beq	194d0 <fputs@plt+0x10198>
   194b0:	mov	r4, #0
   194b4:	bl	18d14 <fputs@plt+0xf9dc>
   194b8:	add	r4, r4, #1
   194bc:	mov	r1, r0
   194c0:	mov	r0, r5
   194c4:	bl	18830 <fputs@plt+0xf4f8>
   194c8:	cmp	r4, r6
   194cc:	bne	194b4 <fputs@plt+0x1017c>
   194d0:	bl	19438 <fputs@plt+0x10100>
   194d4:	mov	r0, r5
   194d8:	pop	{r4, r5, r6, pc}
   194dc:	movw	r1, #23584	; 0x5c20
   194e0:	movt	r1, #3
   194e4:	movw	r0, #23452	; 0x5b9c
   194e8:	movt	r0, #2
   194ec:	mov	r2, r1
   194f0:	mov	r3, r1
   194f4:	bl	1c848 <fputs@plt+0x13510>
   194f8:	b	19494 <fputs@plt+0x1015c>
   194fc:	mov	r0, r5
   19500:	bl	21e30 <_ZdlPv@@Base>
   19504:	bl	9110 <__cxa_end_cleanup@plt>
   19508:	b	19438 <fputs@plt+0x10100>
   1950c:	b	19438 <fputs@plt+0x10100>
   19510:	push	{r4, lr}
   19514:	movw	r4, #20692	; 0x50d4
   19518:	movt	r4, #3
   1951c:	ldr	r0, [r4, #4]
   19520:	bl	90d4 <_IO_getc@plt>
   19524:	cmp	r0, #10
   19528:	beq	19550 <fputs@plt+0x10218>
   1952c:	cmn	r0, #1
   19530:	bne	19540 <fputs@plt+0x10208>
   19534:	pop	{r4, pc}
   19538:	cmn	r0, #1
   1953c:	beq	19584 <fputs@plt+0x1024c>
   19540:	ldr	r0, [r4, #4]
   19544:	bl	90d4 <_IO_getc@plt>
   19548:	cmp	r0, #10
   1954c:	bne	19538 <fputs@plt+0x10200>
   19550:	ldr	r1, [r4, #4]
   19554:	mov	r0, #10
   19558:	bl	911c <ungetc@plt>
   1955c:	cmn	r0, #1
   19560:	popne	{r4, pc}
   19564:	movw	r1, #23584	; 0x5c20
   19568:	movt	r1, #3
   1956c:	movw	r0, #23220	; 0x5ab4
   19570:	movt	r0, #2
   19574:	mov	r2, r1
   19578:	mov	r3, r1
   1957c:	pop	{r4, lr}
   19580:	b	1c848 <fputs@plt+0x13510>
   19584:	pop	{r4, pc}
   19588:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1958c:	movw	r9, #12328	; 0x3028
   19590:	movt	r9, #3
   19594:	sub	sp, sp, #16
   19598:	movw	r6, #20692	; 0x50d4
   1959c:	movt	r6, #3
   195a0:	ldr	r3, [r9]
   195a4:	mov	r0, sp
   195a8:	str	r3, [sp, #12]
   195ac:	bl	188cc <fputs@plt+0xf594>
   195b0:	ldr	r0, [r6, #4]
   195b4:	bl	90d4 <_IO_getc@plt>
   195b8:	mov	r4, r0
   195bc:	mov	r0, #12
   195c0:	bl	21de0 <_Znwj@@Base>
   195c4:	mov	r8, r0
   195c8:	mov	r3, #4
   195cc:	mov	r0, #16
   195d0:	str	r3, [r8]
   195d4:	bl	9200 <_Znaj@plt>
   195d8:	mov	r3, #0
   195dc:	str	r0, [r8, #8]
   195e0:	mov	r7, r3
   195e4:	str	r3, [r8, #4]
   195e8:	str	r7, [sp, #4]
   195ec:	b	195fc <fputs@plt+0x102c4>
   195f0:	ldr	r0, [r6, #4]
   195f4:	bl	90d4 <_IO_getc@plt>
   195f8:	mov	r4, r0
   195fc:	cmp	r4, #32
   19600:	beq	195f0 <fputs@plt+0x102b8>
   19604:	cmp	r4, #9
   19608:	beq	195f0 <fputs@plt+0x102b8>
   1960c:	cmp	r4, #45	; 0x2d
   19610:	mov	sl, r4
   19614:	bne	19634 <fputs@plt+0x102fc>
   19618:	b	197f4 <fputs@plt+0x104bc>
   1961c:	mov	r1, r4
   19620:	mov	r0, sp
   19624:	bl	1892c <fputs@plt+0xf5f4>
   19628:	ldr	r0, [r6, #4]
   1962c:	bl	90d4 <_IO_getc@plt>
   19630:	mov	r4, r0
   19634:	sub	r5, r4, #48	; 0x30
   19638:	cmp	r5, #9
   1963c:	bls	1961c <fputs@plt+0x102e4>
   19640:	ldr	r3, [sp, #4]
   19644:	cmp	r3, #0
   19648:	bne	19774 <fputs@plt+0x1043c>
   1964c:	add	r3, r4, #1
   19650:	cmp	r3, #36	; 0x24
   19654:	ldrls	pc, [pc, r3, lsl #2]
   19658:	b	19754 <fputs@plt+0x1041c>
   1965c:	strdeq	r9, [r1], -r4
   19660:	andeq	r9, r1, r4, asr r7
   19664:	andeq	r9, r1, r4, asr r7
   19668:	andeq	r9, r1, r4, asr r7
   1966c:	andeq	r9, r1, r4, asr r7
   19670:	andeq	r9, r1, r4, asr r7
   19674:	andeq	r9, r1, r4, asr r7
   19678:	andeq	r9, r1, r4, asr r7
   1967c:	andeq	r9, r1, r4, asr r7
   19680:	andeq	r9, r1, r4, asr r7
   19684:	andeq	r9, r1, r8, ror #11
   19688:	andeq	r9, r1, r0, lsr #14
   1968c:	andeq	r9, r1, r4, asr r7
   19690:	andeq	r9, r1, r4, asr r7
   19694:	andeq	r9, r1, r4, asr r7
   19698:	andeq	r9, r1, r4, asr r7
   1969c:	andeq	r9, r1, r4, asr r7
   196a0:	andeq	r9, r1, r4, asr r7
   196a4:	andeq	r9, r1, r4, asr r7
   196a8:	andeq	r9, r1, r4, asr r7
   196ac:	andeq	r9, r1, r4, asr r7
   196b0:	andeq	r9, r1, r4, asr r7
   196b4:	andeq	r9, r1, r4, asr r7
   196b8:	andeq	r9, r1, r4, asr r7
   196bc:	andeq	r9, r1, r4, asr r7
   196c0:	andeq	r9, r1, r4, asr r7
   196c4:	andeq	r9, r1, r4, asr r7
   196c8:	andeq	r9, r1, r4, asr r7
   196cc:	andeq	r9, r1, r4, asr r7
   196d0:	andeq	r9, r1, r4, asr r7
   196d4:	andeq	r9, r1, r4, asr r7
   196d8:	andeq	r9, r1, r4, asr r7
   196dc:	andeq	r9, r1, r4, asr r7
   196e0:	andeq	r9, r1, r8, ror #11
   196e4:	andeq	r9, r1, r4, asr r7
   196e8:	andeq	r9, r1, r4, asr r7
   196ec:	strdeq	r9, [r1], -r0
   196f0:	bl	19510 <fputs@plt+0x101d8>
   196f4:	ldr	r0, [sp, #8]
   196f8:	cmp	r0, #0
   196fc:	beq	19704 <fputs@plt+0x103cc>
   19700:	bl	9278 <_ZdaPv@plt>
   19704:	ldr	r2, [sp, #12]
   19708:	mov	r0, r8
   1970c:	ldr	r3, [r9]
   19710:	cmp	r2, r3
   19714:	bne	19880 <fputs@plt+0x10548>
   19718:	add	sp, sp, #16
   1971c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19720:	ldr	r1, [r6, #4]
   19724:	mov	r0, #10
   19728:	bl	911c <ungetc@plt>
   1972c:	cmn	r0, #1
   19730:	bne	196f4 <fputs@plt+0x103bc>
   19734:	movw	r1, #23584	; 0x5c20
   19738:	movt	r1, #3
   1973c:	movw	r0, #23220	; 0x5ab4
   19740:	movt	r0, #2
   19744:	mov	r2, r1
   19748:	mov	r3, r1
   1974c:	bl	1c848 <fputs@plt+0x13510>
   19750:	b	196f4 <fputs@plt+0x103bc>
   19754:	movw	r1, #23584	; 0x5c20
   19758:	movt	r1, #3
   1975c:	movw	r0, #23248	; 0x5ad0
   19760:	movt	r0, #2
   19764:	mov	r2, r1
   19768:	mov	r3, r1
   1976c:	bl	1c7e8 <fputs@plt+0x134b0>
   19770:	b	196f4 <fputs@plt+0x103bc>
   19774:	mov	r0, sp
   19778:	bl	189e4 <fputs@plt+0xf6ac>
   1977c:	mov	r5, r0
   19780:	bl	932c <__errno_location@plt>
   19784:	mov	r1, #0
   19788:	mov	r2, #10
   1978c:	mov	sl, r0
   19790:	mov	r0, r5
   19794:	str	r7, [sl]
   19798:	bl	91a0 <strtol@plt>
   1979c:	ldr	r3, [sl]
   197a0:	cmp	r3, #0
   197a4:	mov	r1, r0
   197a8:	bne	197d0 <fputs@plt+0x10498>
   197ac:	cmp	r0, #-2147483648	; 0x80000000
   197b0:	beq	197d0 <fputs@plt+0x10498>
   197b4:	mov	r0, r8
   197b8:	bl	18830 <fputs@plt+0xf4f8>
   197bc:	cmp	r5, #0
   197c0:	beq	1964c <fputs@plt+0x10314>
   197c4:	mov	r0, r5
   197c8:	bl	9278 <_ZdaPv@plt>
   197cc:	b	1964c <fputs@plt+0x10314>
   197d0:	movw	r1, #23584	; 0x5c20
   197d4:	movt	r1, #3
   197d8:	movw	r0, #23496	; 0x5bc8
   197dc:	movt	r0, #2
   197e0:	mov	r2, r1
   197e4:	mov	r3, r1
   197e8:	bl	1c7e8 <fputs@plt+0x134b0>
   197ec:	mov	r1, #0
   197f0:	b	197b4 <fputs@plt+0x1047c>
   197f4:	ldr	r0, [r6, #4]
   197f8:	bl	90d4 <_IO_getc@plt>
   197fc:	sub	r5, r0, #48	; 0x30
   19800:	mov	r4, r0
   19804:	cmp	r5, #9
   19808:	bhi	1981c <fputs@plt+0x104e4>
   1980c:	mov	r0, sp
   19810:	mov	r1, #45	; 0x2d
   19814:	bl	1892c <fputs@plt+0xf5f4>
   19818:	b	19638 <fputs@plt+0x10300>
   1981c:	cmn	r0, #1
   19820:	beq	19834 <fputs@plt+0x104fc>
   19824:	ldr	r1, [r6, #4]
   19828:	bl	911c <ungetc@plt>
   1982c:	cmn	r0, #1
   19830:	beq	19840 <fputs@plt+0x10508>
   19834:	mov	r4, sl
   19838:	sub	r5, sl, #48	; 0x30
   1983c:	b	19638 <fputs@plt+0x10300>
   19840:	movw	r1, #23584	; 0x5c20
   19844:	movt	r1, #3
   19848:	movw	r0, #23220	; 0x5ab4
   1984c:	movt	r0, #2
   19850:	mov	r2, r1
   19854:	mov	r3, r1
   19858:	bl	1c848 <fputs@plt+0x13510>
   1985c:	b	19834 <fputs@plt+0x104fc>
   19860:	ldr	r0, [sp, #8]
   19864:	cmp	r0, #0
   19868:	beq	19870 <fputs@plt+0x10538>
   1986c:	bl	9278 <_ZdaPv@plt>
   19870:	bl	9110 <__cxa_end_cleanup@plt>
   19874:	mov	r0, r8
   19878:	bl	21e30 <_ZdlPv@@Base>
   1987c:	b	19860 <fputs@plt+0x10528>
   19880:	bl	923c <__stack_chk_fail@plt>
   19884:	push	{r4, r5, r6, lr}
   19888:	subs	r6, r0, #0
   1988c:	beq	1992c <fputs@plt+0x105f4>
   19890:	mov	r0, #12
   19894:	bl	21de0 <_Znwj@@Base>
   19898:	mov	r1, r6
   1989c:	mov	r5, r0
   198a0:	bl	187b0 <fputs@plt+0xf478>
   198a4:	cmp	r6, #0
   198a8:	beq	198d4 <fputs@plt+0x1059c>
   198ac:	mov	r4, #0
   198b0:	bl	18d14 <fputs@plt+0xf9dc>
   198b4:	add	r4, r4, #1
   198b8:	mov	r1, r0
   198bc:	mov	r0, r5
   198c0:	bl	18830 <fputs@plt+0xf4f8>
   198c4:	cmp	r4, r6
   198c8:	bne	198b0 <fputs@plt+0x10578>
   198cc:	tst	r4, #1
   198d0:	bne	198e0 <fputs@plt+0x105a8>
   198d4:	bl	19438 <fputs@plt+0x10100>
   198d8:	mov	r0, r5
   198dc:	pop	{r4, r5, r6, pc}
   198e0:	bl	19588 <fputs@plt+0x10250>
   198e4:	ldr	r3, [r0, #4]
   198e8:	mov	r4, r0
   198ec:	cmp	r3, #1
   198f0:	bls	19910 <fputs@plt+0x105d8>
   198f4:	movw	r1, #23584	; 0x5c20
   198f8:	movt	r1, #3
   198fc:	movw	r0, #23396	; 0x5b64
   19900:	movt	r0, #2
   19904:	mov	r2, r1
   19908:	mov	r3, r1
   1990c:	bl	1c7e8 <fputs@plt+0x134b0>
   19910:	ldr	r0, [r4, #8]
   19914:	cmp	r0, #0
   19918:	beq	19920 <fputs@plt+0x105e8>
   1991c:	bl	9278 <_ZdaPv@plt>
   19920:	mov	r0, r4
   19924:	bl	21e30 <_ZdlPv@@Base>
   19928:	b	198d4 <fputs@plt+0x1059c>
   1992c:	movw	r1, #23584	; 0x5c20
   19930:	movt	r1, #3
   19934:	movw	r0, #23452	; 0x5b9c
   19938:	movt	r0, #2
   1993c:	mov	r2, r1
   19940:	mov	r3, r1
   19944:	bl	1c848 <fputs@plt+0x13510>
   19948:	b	19890 <fputs@plt+0x10558>
   1994c:	mov	r0, r5
   19950:	bl	21e30 <_ZdlPv@@Base>
   19954:	bl	9110 <__cxa_end_cleanup@plt>
   19958:	push	{r4, lr}
   1995c:	bl	19588 <fputs@plt+0x10250>
   19960:	ldr	r3, [r0, #4]
   19964:	mov	r4, r0
   19968:	cmp	r3, #0
   1996c:	beq	199a0 <fputs@plt+0x10668>
   19970:	tst	r3, #1
   19974:	beq	19994 <fputs@plt+0x1065c>
   19978:	movw	r1, #23584	; 0x5c20
   1997c:	movt	r1, #3
   19980:	movw	r0, #23552	; 0x5c00
   19984:	movt	r0, #2
   19988:	mov	r2, r1
   1998c:	mov	r3, r1
   19990:	bl	1c7e8 <fputs@plt+0x134b0>
   19994:	bl	19438 <fputs@plt+0x10100>
   19998:	mov	r0, r4
   1999c:	pop	{r4, pc}
   199a0:	movw	r1, #23584	; 0x5c20
   199a4:	movt	r1, #3
   199a8:	movw	r0, #23532	; 0x5bec
   199ac:	movt	r0, #2
   199b0:	mov	r2, r1
   199b4:	mov	r3, r1
   199b8:	bl	1c7e8 <fputs@plt+0x134b0>
   199bc:	b	19994 <fputs@plt+0x1065c>
   199c0:	push	{r4, r5, r6, r7, r8, lr}
   199c4:	movw	r4, #12328	; 0x3028
   199c8:	movt	r4, #3
   199cc:	sub	sp, sp, #32
   199d0:	mov	r5, r0
   199d4:	ldr	r3, [r4]
   199d8:	str	r3, [sp, #28]
   199dc:	bl	18b20 <fputs@plt+0xf7e8>
   199e0:	sub	r3, r0, #99	; 0x63
   199e4:	cmp	r3, #15
   199e8:	ldrls	pc, [pc, r3, lsl #2]
   199ec:	b	19af4 <fputs@plt+0x107bc>
   199f0:	andeq	r9, r1, r0, ror sl
   199f4:	muleq	r1, ip, sl
   199f8:	strdeq	r9, [r1], -r4
   199fc:	strdeq	r9, [r1], -r4
   19a00:	andeq	r9, r1, r8, lsr #21
   19a04:	strdeq	r9, [r1], -r4
   19a08:	strdeq	r9, [r1], -r4
   19a0c:	strdeq	r9, [r1], -r4
   19a10:			; <UNDEFINED> instruction: 0x00019abc
   19a14:	strdeq	r9, [r1], -r4
   19a18:	strdeq	r9, [r1], -r4
   19a1c:	strdeq	r9, [r1], -r4
   19a20:	strdeq	r9, [r1], -r4
   19a24:	strdeq	r9, [r1], -r4
   19a28:	strdeq	r9, [r1], -r4
   19a2c:	andeq	r9, r1, r0, lsr sl
   19a30:	bl	18ebc <fputs@plt+0xfb84>
   19a34:	mov	r7, r0
   19a38:	bl	18ebc <fputs@plt+0xfb84>
   19a3c:	mov	r6, r0
   19a40:	bl	18ebc <fputs@plt+0xfb84>
   19a44:	mov	r1, r7
   19a48:	mov	r2, r6
   19a4c:	mov	r3, r0
   19a50:	mov	r0, r5
   19a54:	bl	1b6d8 <fputs@plt+0x123a0>
   19a58:	ldr	r2, [sp, #28]
   19a5c:	ldr	r3, [r4]
   19a60:	cmp	r2, r3
   19a64:	bne	19b20 <fputs@plt+0x107e8>
   19a68:	add	sp, sp, #32
   19a6c:	pop	{r4, r5, r6, r7, r8, pc}
   19a70:	bl	18ebc <fputs@plt+0xfb84>
   19a74:	mov	r7, r0
   19a78:	bl	18ebc <fputs@plt+0xfb84>
   19a7c:	mov	r6, r0
   19a80:	bl	18ebc <fputs@plt+0xfb84>
   19a84:	mov	r1, r7
   19a88:	mov	r2, r6
   19a8c:	mov	r3, r0
   19a90:	mov	r0, r5
   19a94:	bl	1b714 <fputs@plt+0x123dc>
   19a98:	b	19a58 <fputs@plt+0x10720>
   19a9c:	mov	r0, r5
   19aa0:	bl	1b6cc <fputs@plt+0x12394>
   19aa4:	b	19a58 <fputs@plt+0x10720>
   19aa8:	bl	18ebc <fputs@plt+0xfb84>
   19aac:	mov	r1, r0
   19ab0:	mov	r0, r5
   19ab4:	bl	1b79c <fputs@plt+0x12464>
   19ab8:	b	19a58 <fputs@plt+0x10720>
   19abc:	bl	18ebc <fputs@plt+0xfb84>
   19ac0:	mov	r8, r0
   19ac4:	bl	18ebc <fputs@plt+0xfb84>
   19ac8:	mov	r7, r0
   19acc:	bl	18ebc <fputs@plt+0xfb84>
   19ad0:	mov	r6, r0
   19ad4:	bl	18ebc <fputs@plt+0xfb84>
   19ad8:	mov	r1, r8
   19adc:	mov	r2, r7
   19ae0:	mov	r3, r6
   19ae4:	str	r0, [sp]
   19ae8:	mov	r0, r5
   19aec:	bl	1b750 <fputs@plt+0x12418>
   19af0:	b	19a58 <fputs@plt+0x10720>
   19af4:	mov	r1, r0
   19af8:	add	r0, sp, #8
   19afc:	bl	1c370 <fputs@plt+0x13038>
   19b00:	movw	r2, #23584	; 0x5c20
   19b04:	movt	r2, #3
   19b08:	add	r1, sp, #8
   19b0c:	movw	r0, #23588	; 0x5c24
   19b10:	movt	r0, #2
   19b14:	mov	r3, r2
   19b18:	bl	1c7e8 <fputs@plt+0x134b0>
   19b1c:	b	19a58 <fputs@plt+0x10720>
   19b20:	bl	923c <__stack_chk_fail@plt>
   19b24:	push	{r4, r5, r6, lr}
   19b28:	sub	sp, sp, #8
   19b2c:	bl	18b20 <fputs@plt+0xf7e8>
   19b30:	sub	r3, r0, #67	; 0x43
   19b34:	mov	r5, r0
   19b38:	cmp	r3, #49	; 0x31
   19b3c:	ldrls	pc, [pc, r3, lsl #2]
   19b40:	b	19c0c <fputs@plt+0x108d4>
   19b44:	strdeq	r9, [r1], -r4
   19b48:	andeq	r9, r1, ip, lsl #24
   19b4c:	andeq	r9, r1, r4, lsl lr
   19b50:	andeq	r9, r1, r8, ror #24
   19b54:	andeq	r9, r1, ip, lsl #24
   19b58:	andeq	r9, r1, ip, lsl #24
   19b5c:	andeq	r9, r1, ip, lsl #24
   19b60:	andeq	r9, r1, ip, lsl #24
   19b64:	andeq	r9, r1, ip, lsl #24
   19b68:	andeq	r9, r1, ip, lsl #24
   19b6c:	andeq	r9, r1, ip, lsl #24
   19b70:	andeq	r9, r1, ip, lsl #24
   19b74:	andeq	r9, r1, ip, lsl #24
   19b78:	andeq	r9, r1, ip, lsl #24
   19b7c:	andeq	r9, r1, ip, lsl #24
   19b80:	andeq	r9, r1, ip, lsl #24
   19b84:	andeq	r9, r1, ip, lsl #24
   19b88:	andeq	r9, r1, ip, lsl #24
   19b8c:	andeq	r9, r1, ip, lsl #24
   19b90:	andeq	r9, r1, ip, lsl #24
   19b94:	andeq	r9, r1, ip, lsl #24
   19b98:	andeq	r9, r1, ip, lsl #24
   19b9c:	andeq	r9, r1, ip, lsl #24
   19ba0:	andeq	r9, r1, ip, lsl #24
   19ba4:	andeq	r9, r1, ip, lsl #24
   19ba8:	andeq	r9, r1, ip, lsl #24
   19bac:	andeq	r9, r1, ip, lsl #24
   19bb0:	andeq	r9, r1, ip, lsl #24
   19bb4:	andeq	r9, r1, ip, lsl #24
   19bb8:	andeq	r9, r1, ip, lsl #24
   19bbc:	muleq	r1, ip, ip
   19bc0:	andeq	r9, r1, ip, lsl #24
   19bc4:			; <UNDEFINED> instruction: 0x00019cbc
   19bc8:	andeq	r9, r1, ip, lsl #24
   19bcc:	andeq	r9, r1, r4, lsl lr
   19bd0:	andeq	r9, r1, r8, asr #26
   19bd4:	andeq	r9, r1, ip, lsl #24
   19bd8:	andeq	r9, r1, ip, lsl #24
   19bdc:	andeq	r9, r1, ip, lsl #24
   19be0:	andeq	r9, r1, ip, lsl #24
   19be4:	andeq	r9, r1, ip, lsl #24
   19be8:	ldrdeq	r9, [r1], -r4
   19bec:	andeq	r9, r1, ip, lsl #24
   19bf0:	andeq	r9, r1, ip, lsl #24
   19bf4:	andeq	r9, r1, ip, lsl #24
   19bf8:	andeq	r9, r1, ip, lsl #24
   19bfc:	andeq	r9, r1, ip, lsl #24
   19c00:	andeq	r9, r1, ip, lsl #24
   19c04:	andeq	r9, r1, ip, lsl #24
   19c08:	andeq	r9, r1, r0, lsr #29
   19c0c:	bl	19958 <fputs@plt+0x10620>
   19c10:	movw	r3, #20692	; 0x50d4
   19c14:	movt	r3, #3
   19c18:	mov	r1, r5
   19c1c:	ldr	r2, [r0, #8]
   19c20:	mov	r4, r0
   19c24:	ldr	r0, [r3, #20]
   19c28:	ldr	lr, [r3]
   19c2c:	ldr	r3, [r4, #4]
   19c30:	ldr	ip, [r0]
   19c34:	str	lr, [sp]
   19c38:	ldr	ip, [ip, #12]
   19c3c:	blx	ip
   19c40:	mov	r0, r4
   19c44:	bl	19010 <fputs@plt+0xfcd8>
   19c48:	ldr	r0, [r4, #8]
   19c4c:	cmp	r0, #0
   19c50:	beq	19c58 <fputs@plt+0x10920>
   19c54:	bl	9278 <_ZdaPv@plt>
   19c58:	mov	r0, r4
   19c5c:	add	sp, sp, #8
   19c60:	pop	{r4, r5, r6, lr}
   19c64:	b	21e30 <_ZdlPv@@Base>
   19c68:	movw	r4, #20692	; 0x50d4
   19c6c:	movt	r4, #3
   19c70:	ldr	r3, [r4]
   19c74:	ldr	r0, [r3, #28]
   19c78:	bl	199c0 <fputs@plt+0x10688>
   19c7c:	ldr	r0, [r4, #20]
   19c80:	ldr	r1, [r4]
   19c84:	ldr	r3, [r0]
   19c88:	ldr	r3, [r3, #20]
   19c8c:	blx	r3
   19c90:	add	sp, sp, #8
   19c94:	pop	{r4, r5, r6, lr}
   19c98:	b	19438 <fputs@plt+0x10100>
   19c9c:	mov	r0, #4
   19ca0:	bl	19488 <fputs@plt+0x10150>
   19ca4:	movw	r3, #20692	; 0x50d4
   19ca8:	mov	r1, #97	; 0x61
   19cac:	movt	r3, #3
   19cb0:	mov	r4, r0
   19cb4:	ldr	r2, [r0, #8]
   19cb8:	b	19c24 <fputs@plt+0x108ec>
   19cbc:	mov	r0, #1
   19cc0:	movw	r4, #20692	; 0x50d4
   19cc4:	bl	19488 <fputs@plt+0x10150>
   19cc8:	movt	r4, #3
   19ccc:	mov	r1, #99	; 0x63
   19cd0:	mov	r5, r0
   19cd4:	ldr	r0, [r4, #20]
   19cd8:	ldr	ip, [r0]
   19cdc:	ldr	lr, [r4]
   19ce0:	ldr	r3, [r5, #4]
   19ce4:	ldr	r2, [r5, #8]
   19ce8:	str	lr, [sp]
   19cec:	ldr	ip, [ip, #12]
   19cf0:	blx	ip
   19cf4:	ldr	r3, [r5, #4]
   19cf8:	cmp	r3, #0
   19cfc:	bne	19d1c <fputs@plt+0x109e4>
   19d00:	movw	r1, #23584	; 0x5c20
   19d04:	movt	r1, #3
   19d08:	movw	r0, #23344	; 0x5b30
   19d0c:	movt	r0, #2
   19d10:	mov	r2, r1
   19d14:	mov	r3, r1
   19d18:	bl	1c848 <fputs@plt+0x13510>
   19d1c:	ldr	r0, [r5, #8]
   19d20:	ldr	r3, [r4]
   19d24:	ldr	r2, [r0]
   19d28:	ldr	r1, [r3, #8]
   19d2c:	add	r2, r1, r2
   19d30:	str	r2, [r3, #8]
   19d34:	bl	9278 <_ZdaPv@plt>
   19d38:	mov	r0, r5
   19d3c:	add	sp, sp, #8
   19d40:	pop	{r4, r5, r6, lr}
   19d44:	b	21e30 <_ZdlPv@@Base>
   19d48:	bl	18d14 <fputs@plt+0xf9dc>
   19d4c:	cmp	r0, #1000	; 0x3e8
   19d50:	mov	r5, r0
   19d54:	bls	19ec0 <fputs@plt+0x10b88>
   19d58:	movw	r4, #20692	; 0x50d4
   19d5c:	movt	r4, #3
   19d60:	ldr	r3, [r4]
   19d64:	ldr	r6, [r3, #28]
   19d68:	cmp	r6, #0
   19d6c:	beq	19d80 <fputs@plt+0x10a48>
   19d70:	mov	r0, r6
   19d74:	bl	1b4e0 <fputs@plt+0x121a8>
   19d78:	mov	r0, r6
   19d7c:	bl	1b558 <fputs@plt+0x12220>
   19d80:	mov	r0, #28
   19d84:	bl	1b4e4 <fputs@plt+0x121ac>
   19d88:	ldr	r3, [r4]
   19d8c:	ldr	r1, [r3, #24]
   19d90:	mov	r6, r0
   19d94:	bl	1b574 <fputs@plt+0x1223c>
   19d98:	ldr	r3, [r4]
   19d9c:	mov	r1, r3
   19da0:	str	r6, [r3, #28]
   19da4:	ldr	r0, [r4, #20]
   19da8:	ldr	r3, [r0]
   19dac:	ldr	r3, [r3, #20]
   19db0:	blx	r3
   19db4:	bl	18d14 <fputs@plt+0xf9dc>
   19db8:	ldr	r3, [r4]
   19dbc:	ldr	r2, [r3, #8]
   19dc0:	add	r5, r2, r5
   19dc4:	str	r5, [r3, #8]
   19dc8:	add	sp, sp, #8
   19dcc:	pop	{r4, r5, r6, lr}
   19dd0:	b	19438 <fputs@plt+0x10100>
   19dd4:	mov	r0, #2
   19dd8:	bl	19488 <fputs@plt+0x10150>
   19ddc:	movw	r3, #20692	; 0x50d4
   19de0:	mov	r1, #108	; 0x6c
   19de4:	movt	r3, #3
   19de8:	mov	r4, r0
   19dec:	ldr	r2, [r0, #8]
   19df0:	b	19c24 <fputs@plt+0x108ec>
   19df4:	mov	r0, #1
   19df8:	movw	r4, #20692	; 0x50d4
   19dfc:	bl	19884 <fputs@plt+0x1054c>
   19e00:	movt	r4, #3
   19e04:	mov	r1, #67	; 0x43
   19e08:	mov	r5, r0
   19e0c:	ldr	r0, [r4, #20]
   19e10:	b	19cd8 <fputs@plt+0x109a0>
   19e14:	mov	r0, #2
   19e18:	movw	r4, #20692	; 0x50d4
   19e1c:	bl	19488 <fputs@plt+0x10150>
   19e20:	movt	r4, #3
   19e24:	mov	r1, r5
   19e28:	ldr	lr, [r4]
   19e2c:	mov	r6, r0
   19e30:	ldr	r0, [r4, #20]
   19e34:	ldr	r3, [r6, #4]
   19e38:	ldr	r2, [r6, #8]
   19e3c:	ldr	ip, [r0]
   19e40:	str	lr, [sp]
   19e44:	ldr	ip, [ip, #12]
   19e48:	blx	ip
   19e4c:	ldr	r3, [r6, #4]
   19e50:	cmp	r3, #0
   19e54:	bne	19e74 <fputs@plt+0x10b3c>
   19e58:	movw	r1, #23584	; 0x5c20
   19e5c:	movt	r1, #3
   19e60:	movw	r0, #23344	; 0x5b30
   19e64:	movt	r0, #2
   19e68:	mov	r2, r1
   19e6c:	mov	r3, r1
   19e70:	bl	1c848 <fputs@plt+0x13510>
   19e74:	ldr	r0, [r6, #8]
   19e78:	ldr	r3, [r4]
   19e7c:	ldr	r2, [r0]
   19e80:	ldr	r1, [r3, #8]
   19e84:	add	r2, r1, r2
   19e88:	str	r2, [r3, #8]
   19e8c:	bl	9278 <_ZdaPv@plt>
   19e90:	mov	r0, r6
   19e94:	add	sp, sp, #8
   19e98:	pop	{r4, r5, r6, lr}
   19e9c:	b	21e30 <_ZdlPv@@Base>
   19ea0:	mov	r0, #1
   19ea4:	bl	19884 <fputs@plt+0x1054c>
   19ea8:	movw	r3, #20692	; 0x50d4
   19eac:	mov	r1, #116	; 0x74
   19eb0:	movt	r3, #3
   19eb4:	mov	r4, r0
   19eb8:	ldr	r2, [r0, #8]
   19ebc:	b	19c24 <fputs@plt+0x108ec>
   19ec0:	rsb	r2, r0, #1000	; 0x3e8
   19ec4:	movw	r3, #19923	; 0x4dd3
   19ec8:	movt	r3, #4194	; 0x1062
   19ecc:	movw	r4, #20692	; 0x50d4
   19ed0:	lsl	r2, r2, #16
   19ed4:	movt	r4, #3
   19ed8:	umull	r0, r1, r3, r2
   19edc:	ldr	r2, [r4]
   19ee0:	ldr	r0, [r2, #28]
   19ee4:	lsr	r1, r1, #6
   19ee8:	bl	1b79c <fputs@plt+0x12464>
   19eec:	ldr	r1, [r4]
   19ef0:	b	19da4 <fputs@plt+0x10a6c>
   19ef4:	mov	r0, r6
   19ef8:	bl	1b558 <fputs@plt+0x12220>
   19efc:	bl	9110 <__cxa_end_cleanup@plt>
   19f00:	push	{r4, r5, r6, r7, lr}
   19f04:	movw	r4, #12328	; 0x3028
   19f08:	movt	r4, #3
   19f0c:	sub	sp, sp, #28
   19f10:	ldr	r3, [r4]
   19f14:	str	r3, [sp, #20]
   19f18:	bl	18ef0 <fputs@plt+0xfbb8>
   19f1c:	ldrb	r1, [r0]
   19f20:	mov	r5, r0
   19f24:	sub	r3, r1, #70	; 0x46
   19f28:	cmp	r3, #47	; 0x2f
   19f2c:	ldrls	pc, [pc, r3, lsl #2]
   19f30:	b	1a1e0 <fputs@plt+0x10ea8>
   19f34:	andeq	sl, r1, r4, rrx
   19f38:	andeq	sl, r1, r0, ror #3
   19f3c:	andeq	sl, r1, r4, lsl #1
   19f40:	andeq	sl, r1, r0, ror #3
   19f44:	andeq	sl, r1, r0, ror #3
   19f48:	andeq	sl, r1, r0, ror #3
   19f4c:	andeq	sl, r1, r0, ror #3
   19f50:	andeq	sl, r1, r0, ror #3
   19f54:	andeq	sl, r1, r0, ror #3
   19f58:	andeq	sl, r1, r0, ror #3
   19f5c:	andeq	sl, r1, r0, ror #3
   19f60:	andeq	sl, r1, r0, ror #3
   19f64:	andeq	sl, r1, r0, ror #3
   19f68:	strheq	sl, [r1], -r4
   19f6c:	ldrdeq	sl, [r1], -r4
   19f70:	andeq	sl, r1, r0, ror #3
   19f74:	andeq	sl, r1, r0, ror #3
   19f78:	andeq	sl, r1, r0, ror #3
   19f7c:	strdeq	sl, [r1], -ip
   19f80:	andeq	sl, r1, r0, ror #3
   19f84:	andeq	sl, r1, r0, ror #3
   19f88:	andeq	sl, r1, r0, ror #3
   19f8c:	andeq	sl, r1, r0, ror #3
   19f90:	andeq	sl, r1, r0, ror #3
   19f94:	andeq	sl, r1, r0, ror #3
   19f98:	andeq	sl, r1, r0, ror #3
   19f9c:	andeq	sl, r1, r0, ror #3
   19fa0:	andeq	sl, r1, r0, ror #3
   19fa4:	andeq	sl, r1, r0, ror #3
   19fa8:	andeq	sl, r1, r0, ror #3
   19fac:	andeq	sl, r1, r0, ror #3
   19fb0:	andeq	sl, r1, r0, ror #3
   19fb4:	strdeq	r9, [r1], -r4
   19fb8:	andeq	sl, r1, r0, ror #3
   19fbc:	andeq	sl, r1, r0, ror #3
   19fc0:	andeq	sl, r1, ip, ror #2
   19fc4:	andeq	sl, r1, r0, ror #3
   19fc8:	andeq	sl, r1, r0, ror #3
   19fcc:	andeq	sl, r1, r0, ror #3
   19fd0:	andeq	sl, r1, r0, ror #3
   19fd4:	andeq	sl, r1, r0, ror #3
   19fd8:	andeq	sl, r1, r0, ror #3
   19fdc:	andeq	sl, r1, ip, lsr #32
   19fe0:	andeq	sl, r1, r0, ror #3
   19fe4:	andeq	sl, r1, ip, asr #3
   19fe8:	andeq	sl, r1, r8, asr r0
   19fec:	andeq	sl, r1, ip, lsr #32
   19ff0:	muleq	r1, r4, r1
   19ff4:	bl	18d14 <fputs@plt+0xf9dc>
   19ff8:	mov	r7, r0
   19ffc:	bl	18ef0 <fputs@plt+0xfbb8>
   1a000:	movw	r3, #20692	; 0x50d4
   1a004:	movt	r3, #3
   1a008:	mov	r1, r7
   1a00c:	mov	r6, r0
   1a010:	mov	r2, r0
   1a014:	ldr	r0, [r3, #20]
   1a018:	bl	1b038 <fputs@plt+0x11d00>
   1a01c:	cmp	r6, #0
   1a020:	beq	1a02c <fputs@plt+0x10cf4>
   1a024:	mov	r0, r6
   1a028:	bl	9278 <_ZdaPv@plt>
   1a02c:	bl	19438 <fputs@plt+0x10100>
   1a030:	mov	r6, #0
   1a034:	mov	r0, r5
   1a038:	bl	9278 <_ZdaPv@plt>
   1a03c:	ldr	r2, [sp, #20]
   1a040:	ldr	r3, [r4]
   1a044:	mov	r0, r6
   1a048:	cmp	r2, r3
   1a04c:	bne	1a270 <fputs@plt+0x10f38>
   1a050:	add	sp, sp, #28
   1a054:	pop	{r4, r5, r6, r7, pc}
   1a058:	bl	19438 <fputs@plt+0x10100>
   1a05c:	mov	r6, #1
   1a060:	b	1a034 <fputs@plt+0x10cfc>
   1a064:	bl	18bf4 <fputs@plt+0xf8bc>
   1a068:	subs	r6, r0, #0
   1a06c:	beq	1a230 <fputs@plt+0x10ef8>
   1a070:	bl	1918c <fputs@plt+0xfe54>
   1a074:	mov	r0, r6
   1a078:	bl	9278 <_ZdaPv@plt>
   1a07c:	mov	r6, #0
   1a080:	b	1a034 <fputs@plt+0x10cfc>
   1a084:	movw	r6, #20692	; 0x50d4
   1a088:	movt	r6, #3
   1a08c:	ldr	r7, [r6]
   1a090:	bl	18d14 <fputs@plt+0xf9dc>
   1a094:	ldr	r3, [r6]
   1a098:	ldr	r2, [r3, #4]
   1a09c:	str	r0, [r7, #16]
   1a0a0:	ldr	r1, [r3, #16]
   1a0a4:	cmp	r1, r2
   1a0a8:	moveq	r2, #0
   1a0ac:	streq	r2, [r3, #16]
   1a0b0:	b	1a02c <fputs@plt+0x10cf4>
   1a0b4:	movw	r3, #20692	; 0x50d4
   1a0b8:	movt	r3, #3
   1a0bc:	mov	r6, #0
   1a0c0:	ldr	r7, [r3]
   1a0c4:	bl	18d14 <fputs@plt+0xf9dc>
   1a0c8:	str	r0, [r7, #20]
   1a0cc:	bl	19438 <fputs@plt+0x10100>
   1a0d0:	b	1a034 <fputs@plt+0x10cfc>
   1a0d4:	movw	r1, #23584	; 0x5c20
   1a0d8:	movt	r1, #3
   1a0dc:	movw	r0, #23708	; 0x5c9c
   1a0e0:	movt	r0, #2
   1a0e4:	mov	r2, r1
   1a0e8:	mov	r3, r1
   1a0ec:	bl	1c7e8 <fputs@plt+0x134b0>
   1a0f0:	mov	r6, #0
   1a0f4:	bl	19278 <fputs@plt+0xff40>
   1a0f8:	b	1a034 <fputs@plt+0x10cfc>
   1a0fc:	bl	18bf4 <fputs@plt+0xf8bc>
   1a100:	movw	r7, #20692	; 0x50d4
   1a104:	movt	r7, #3
   1a108:	ldr	r3, [r7, #24]
   1a10c:	cmp	r3, #0
   1a110:	mov	r6, r0
   1a114:	ble	1a250 <fputs@plt+0x10f18>
   1a118:	cmp	r0, #0
   1a11c:	beq	1a138 <fputs@plt+0x10e00>
   1a120:	movw	r1, #18488	; 0x4838
   1a124:	mov	r2, #7
   1a128:	movt	r1, #2
   1a12c:	bl	92cc <strncmp@plt>
   1a130:	cmp	r0, #0
   1a134:	beq	1a210 <fputs@plt+0x10ed8>
   1a138:	ldr	r0, [r7, #20]
   1a13c:	mov	r1, r6
   1a140:	ldr	r2, [r7]
   1a144:	mov	r3, #112	; 0x70
   1a148:	ldr	ip, [r0]
   1a14c:	ldr	ip, [ip, #40]	; 0x28
   1a150:	blx	ip
   1a154:	cmp	r6, #0
   1a158:	beq	1a034 <fputs@plt+0x10cfc>
   1a15c:	mov	r0, r6
   1a160:	mov	r6, #0
   1a164:	bl	9278 <_ZdaPv@plt>
   1a168:	b	1a034 <fputs@plt+0x10cfc>
   1a16c:	movw	r1, #23584	; 0x5c20
   1a170:	movw	r0, #23652	; 0x5c64
   1a174:	movt	r1, #3
   1a178:	movt	r0, #2
   1a17c:	mov	r2, r1
   1a180:	mov	r3, r1
   1a184:	bl	1c7e8 <fputs@plt+0x134b0>
   1a188:	mov	r6, #0
   1a18c:	bl	19438 <fputs@plt+0x10100>
   1a190:	b	1a034 <fputs@plt+0x10cfc>
   1a194:	bl	18ef0 <fputs@plt+0xfbb8>
   1a198:	movw	r2, #20692	; 0x50d4
   1a19c:	movt	r2, #3
   1a1a0:	mov	r3, #117	; 0x75
   1a1a4:	mov	r6, r0
   1a1a8:	mov	r1, r0
   1a1ac:	ldr	r0, [r2, #20]
   1a1b0:	ldr	r2, [r2]
   1a1b4:	ldr	ip, [r0]
   1a1b8:	ldr	ip, [ip, #40]	; 0x28
   1a1bc:	blx	ip
   1a1c0:	cmp	r6, #0
   1a1c4:	bne	1a024 <fputs@plt+0x10cec>
   1a1c8:	b	1a02c <fputs@plt+0x10cf4>
   1a1cc:	movw	r1, #23584	; 0x5c20
   1a1d0:	movw	r0, #23680	; 0x5c80
   1a1d4:	movt	r1, #3
   1a1d8:	movt	r0, #2
   1a1dc:	b	1a17c <fputs@plt+0x10e44>
   1a1e0:	mov	r0, sp
   1a1e4:	mov	r6, #0
   1a1e8:	bl	1c390 <fputs@plt+0x13058>
   1a1ec:	movw	r2, #23584	; 0x5c20
   1a1f0:	movt	r2, #3
   1a1f4:	mov	r1, sp
   1a1f8:	movw	r0, #23780	; 0x5ce4
   1a1fc:	movt	r0, #2
   1a200:	mov	r3, r2
   1a204:	bl	1c818 <fputs@plt+0x134e0>
   1a208:	bl	19278 <fputs@plt+0xff40>
   1a20c:	b	1a034 <fputs@plt+0x10cfc>
   1a210:	ldr	r0, [r7, #20]
   1a214:	mov	r1, r6
   1a218:	ldr	r2, [r7]
   1a21c:	mov	r3, #112	; 0x70
   1a220:	ldr	ip, [r0]
   1a224:	ldr	ip, [ip, #44]	; 0x2c
   1a228:	blx	ip
   1a22c:	b	1a15c <fputs@plt+0x10e24>
   1a230:	movw	r1, #23584	; 0x5c20
   1a234:	movt	r1, #3
   1a238:	movw	r0, #23616	; 0x5c40
   1a23c:	movt	r0, #2
   1a240:	mov	r2, r1
   1a244:	mov	r3, r1
   1a248:	bl	1c818 <fputs@plt+0x134e0>
   1a24c:	b	1a034 <fputs@plt+0x10cfc>
   1a250:	movw	r1, #23584	; 0x5c20
   1a254:	movt	r1, #3
   1a258:	movw	r0, #23732	; 0x5cb4
   1a25c:	movt	r0, #2
   1a260:	mov	r2, r1
   1a264:	mov	r3, r1
   1a268:	bl	1c7e8 <fputs@plt+0x134b0>
   1a26c:	b	1a154 <fputs@plt+0x10e1c>
   1a270:	bl	923c <__stack_chk_fail@plt>
   1a274:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a278:	movw	r4, #20692	; 0x50d4
   1a27c:	movt	r4, #3
   1a280:	movw	r6, #12328	; 0x3028
   1a284:	movt	r6, #3
   1a288:	mov	r2, #0
   1a28c:	mov	r3, #1
   1a290:	str	r2, [r4, #24]
   1a294:	str	r3, [r4, #8]
   1a298:	sub	sp, sp, #24
   1a29c:	ldrb	r2, [r0]
   1a2a0:	mov	r5, r0
   1a2a4:	ldr	r3, [r6]
   1a2a8:	cmp	r2, #45	; 0x2d
   1a2ac:	str	r3, [sp, #20]
   1a2b0:	beq	1abd4 <fputs@plt+0x1189c>
   1a2b4:	bl	932c <__errno_location@plt>
   1a2b8:	mov	r3, #0
   1a2bc:	movw	r1, #23244	; 0x5acc
   1a2c0:	movt	r1, #2
   1a2c4:	str	r3, [r0]
   1a2c8:	mov	r7, r0
   1a2cc:	mov	r0, r5
   1a2d0:	bl	9104 <fopen@plt>
   1a2d4:	ldr	r3, [r7]
   1a2d8:	cmp	r3, #0
   1a2dc:	str	r0, [r4, #4]
   1a2e0:	bne	1aba8 <fputs@plt+0x11870>
   1a2e4:	cmp	r0, #0
   1a2e8:	beq	1aba8 <fputs@plt+0x11870>
   1a2ec:	mov	r0, r5
   1a2f0:	bl	190e0 <fputs@plt+0xfda8>
   1a2f4:	ldr	r3, [r4]
   1a2f8:	cmp	r3, #0
   1a2fc:	beq	1a304 <fputs@plt+0x10fcc>
   1a300:	bl	18a60 <fputs@plt+0xf728>
   1a304:	mov	r0, #32
   1a308:	movw	r7, #26908	; 0x691c
   1a30c:	bl	21de0 <_Znwj@@Base>
   1a310:	movt	r7, #3
   1a314:	mov	r5, #0
   1a318:	ldr	r8, [r7]
   1a31c:	str	r0, [r4]
   1a320:	mov	r0, #28
   1a324:	bl	1b4e4 <fputs@plt+0x121ac>
   1a328:	ldr	r2, [r4]
   1a32c:	ldr	r7, [r7]
   1a330:	mov	r3, r0
   1a334:	mov	r0, #28
   1a338:	str	r8, [r3, #24]
   1a33c:	str	r5, [r3]
   1a340:	str	r3, [r2, #24]
   1a344:	bl	1b4e4 <fputs@plt+0x121ac>
   1a348:	ldr	r3, [r4]
   1a34c:	mvn	r2, #0
   1a350:	str	r7, [r0, #24]
   1a354:	str	r5, [r0]
   1a358:	str	r0, [r3, #28]
   1a35c:	str	r5, [r3, #16]
   1a360:	str	r5, [r3, #20]
   1a364:	stm	r3, {r2, r5}
   1a368:	str	r2, [r3, #8]
   1a36c:	str	r2, [r3, #12]
   1a370:	bl	192cc <fputs@plt+0xff94>
   1a374:	cmn	r0, #1
   1a378:	beq	1a7dc <fputs@plt+0x114a4>
   1a37c:	cmp	r0, #120	; 0x78
   1a380:	beq	1a3a0 <fputs@plt+0x11068>
   1a384:	movw	r1, #23584	; 0x5c20
   1a388:	movt	r1, #3
   1a38c:	movw	r0, #23828	; 0x5d14
   1a390:	movt	r0, #2
   1a394:	mov	r2, r1
   1a398:	mov	r3, r1
   1a39c:	bl	1c848 <fputs@plt+0x13510>
   1a3a0:	bl	18ef0 <fputs@plt+0xfbb8>
   1a3a4:	ldrb	r3, [r0]
   1a3a8:	mov	r5, r0
   1a3ac:	cmp	r3, #84	; 0x54
   1a3b0:	beq	1a3d0 <fputs@plt+0x11098>
   1a3b4:	movw	r1, #23584	; 0x5c20
   1a3b8:	movt	r1, #3
   1a3bc:	movw	r0, #23828	; 0x5d14
   1a3c0:	movt	r0, #2
   1a3c4:	mov	r2, r1
   1a3c8:	mov	r3, r1
   1a3cc:	bl	1c848 <fputs@plt+0x13510>
   1a3d0:	mov	r0, r5
   1a3d4:	bl	9278 <_ZdaPv@plt>
   1a3d8:	bl	18ef0 <fputs@plt+0xfbb8>
   1a3dc:	ldr	r2, [r4, #20]
   1a3e0:	movw	r3, #20692	; 0x50d4
   1a3e4:	movt	r3, #3
   1a3e8:	cmp	r2, #0
   1a3ec:	mov	r5, r0
   1a3f0:	beq	1acd8 <fputs@plt+0x119a0>
   1a3f4:	ldr	r0, [r3, #28]
   1a3f8:	cmp	r0, #0
   1a3fc:	beq	1a410 <fputs@plt+0x110d8>
   1a400:	mov	r1, r5
   1a404:	bl	9314 <strcmp@plt>
   1a408:	cmp	r0, #0
   1a40c:	beq	1a42c <fputs@plt+0x110f4>
   1a410:	movw	r1, #23584	; 0x5c20
   1a414:	movt	r1, #3
   1a418:	movw	r0, #23900	; 0x5d5c
   1a41c:	movt	r0, #2
   1a420:	mov	r2, r1
   1a424:	mov	r3, r1
   1a428:	bl	1c848 <fputs@plt+0x13510>
   1a42c:	cmp	r5, #0
   1a430:	beq	1a43c <fputs@plt+0x11104>
   1a434:	mov	r0, r5
   1a438:	bl	9278 <_ZdaPv@plt>
   1a43c:	bl	19438 <fputs@plt+0x10100>
   1a440:	movw	r3, #8480	; 0x2120
   1a444:	movt	r3, #3
   1a448:	ldr	r2, [r4]
   1a44c:	ldr	r3, [r3]
   1a450:	add	r3, r3, r3, lsl #2
   1a454:	lsl	r3, r3, #1
   1a458:	str	r3, [r2, #4]
   1a45c:	bl	192cc <fputs@plt+0xff94>
   1a460:	cmp	r0, #120	; 0x78
   1a464:	beq	1a484 <fputs@plt+0x1114c>
   1a468:	movw	r1, #23584	; 0x5c20
   1a46c:	movt	r1, #3
   1a470:	movw	r0, #23936	; 0x5d80
   1a474:	movt	r0, #2
   1a478:	mov	r2, r1
   1a47c:	mov	r3, r1
   1a480:	bl	1c848 <fputs@plt+0x13510>
   1a484:	bl	18ef0 <fputs@plt+0xfbb8>
   1a488:	ldrb	r3, [r0]
   1a48c:	mov	r5, r0
   1a490:	cmp	r3, #114	; 0x72
   1a494:	beq	1a4b4 <fputs@plt+0x1117c>
   1a498:	movw	r1, #23584	; 0x5c20
   1a49c:	movt	r1, #3
   1a4a0:	movw	r0, #23936	; 0x5d80
   1a4a4:	movt	r0, #2
   1a4a8:	mov	r2, r1
   1a4ac:	mov	r3, r1
   1a4b0:	bl	1c848 <fputs@plt+0x13510>
   1a4b4:	mov	r0, r5
   1a4b8:	bl	9278 <_ZdaPv@plt>
   1a4bc:	bl	18d14 <fputs@plt+0xf9dc>
   1a4c0:	movw	r3, #23684	; 0x5c84
   1a4c4:	movt	r3, #3
   1a4c8:	ldr	r3, [r3]
   1a4cc:	cmp	r0, r3
   1a4d0:	beq	1a4f0 <fputs@plt+0x111b8>
   1a4d4:	movw	r1, #23584	; 0x5c20
   1a4d8:	movt	r1, #3
   1a4dc:	movw	r0, #23972	; 0x5da4
   1a4e0:	movt	r0, #2
   1a4e4:	mov	r2, r1
   1a4e8:	mov	r3, r1
   1a4ec:	bl	1c848 <fputs@plt+0x13510>
   1a4f0:	bl	18d14 <fputs@plt+0xf9dc>
   1a4f4:	movw	r3, #8488	; 0x2128
   1a4f8:	movt	r3, #3
   1a4fc:	ldr	r3, [r3]
   1a500:	cmp	r0, r3
   1a504:	beq	1a524 <fputs@plt+0x111ec>
   1a508:	movw	r1, #23584	; 0x5c20
   1a50c:	movt	r1, #3
   1a510:	movw	r0, #24000	; 0x5dc0
   1a514:	movt	r0, #2
   1a518:	mov	r2, r1
   1a51c:	mov	r3, r1
   1a520:	bl	1c848 <fputs@plt+0x13510>
   1a524:	bl	18d14 <fputs@plt+0xf9dc>
   1a528:	movw	r3, #8484	; 0x2124
   1a52c:	movt	r3, #3
   1a530:	ldr	r3, [r3]
   1a534:	cmp	r0, r3
   1a538:	beq	1a558 <fputs@plt+0x11220>
   1a53c:	movw	r1, #23584	; 0x5c20
   1a540:	movt	r1, #3
   1a544:	movw	r0, #24044	; 0x5dec
   1a548:	movt	r0, #2
   1a54c:	mov	r2, r1
   1a550:	mov	r3, r1
   1a554:	bl	1c848 <fputs@plt+0x13510>
   1a558:	bl	19438 <fputs@plt+0x10100>
   1a55c:	bl	192cc <fputs@plt+0xff94>
   1a560:	cmp	r0, #120	; 0x78
   1a564:	beq	1a584 <fputs@plt+0x1124c>
   1a568:	movw	r1, #23584	; 0x5c20
   1a56c:	movt	r1, #3
   1a570:	movw	r0, #24084	; 0x5e14
   1a574:	movt	r0, #2
   1a578:	mov	r2, r1
   1a57c:	mov	r3, r1
   1a580:	bl	1c848 <fputs@plt+0x13510>
   1a584:	bl	18ef0 <fputs@plt+0xfbb8>
   1a588:	ldrb	r3, [r0]
   1a58c:	mov	r5, r0
   1a590:	cmp	r3, #105	; 0x69
   1a594:	beq	1a5b4 <fputs@plt+0x1127c>
   1a598:	movw	r1, #23584	; 0x5c20
   1a59c:	movt	r1, #3
   1a5a0:	movw	r0, #24084	; 0x5e14
   1a5a4:	movt	r0, #2
   1a5a8:	mov	r2, r1
   1a5ac:	mov	r3, r1
   1a5b0:	bl	1c848 <fputs@plt+0x13510>
   1a5b4:	mov	r0, r5
   1a5b8:	movw	r5, #20692	; 0x50d4
   1a5bc:	bl	9278 <_ZdaPv@plt>
   1a5c0:	movt	r5, #3
   1a5c4:	bl	19438 <fputs@plt+0x10100>
   1a5c8:	ldr	r3, [r4, #20]
   1a5cc:	cmp	r3, #0
   1a5d0:	beq	1ad08 <fputs@plt+0x119d0>
   1a5d4:	movw	r7, #20692	; 0x50d4
   1a5d8:	movt	r7, #3
   1a5dc:	bl	192cc <fputs@plt+0xff94>
   1a5e0:	cmn	r0, #1
   1a5e4:	mov	r5, r0
   1a5e8:	beq	1a830 <fputs@plt+0x114f8>
   1a5ec:	sub	r3, r0, #35	; 0x23
   1a5f0:	cmp	r3, #85	; 0x55
   1a5f4:	ldrls	pc, [pc, r3, lsl #2]
   1a5f8:	b	1a7f4 <fputs@plt+0x114bc>
   1a5fc:	andeq	sl, r1, ip, lsl r8
   1a600:	strdeq	sl, [r1], -r4
   1a604:	strdeq	sl, [r1], -r4
   1a608:	strdeq	sl, [r1], -r4
   1a60c:	strdeq	sl, [r1], -r4
   1a610:	strdeq	sl, [r1], -r4
   1a614:	strdeq	sl, [r1], -r4
   1a618:	strdeq	sl, [r1], -r4
   1a61c:	strdeq	sl, [r1], -r4
   1a620:	strdeq	sl, [r1], -r4
   1a624:	strdeq	sl, [r1], -r4
   1a628:	strdeq	sl, [r1], -r4
   1a62c:	strdeq	sl, [r1], -r4
   1a630:	andeq	sl, r1, r4, asr #21
   1a634:	andeq	sl, r1, r4, asr #21
   1a638:	andeq	sl, r1, r4, asr #21
   1a63c:	andeq	sl, r1, r4, asr #21
   1a640:	andeq	sl, r1, r4, asr #21
   1a644:	andeq	sl, r1, r4, asr #21
   1a648:	andeq	sl, r1, r4, asr #21
   1a64c:	andeq	sl, r1, r4, asr #21
   1a650:	andeq	sl, r1, r4, asr #21
   1a654:	andeq	sl, r1, r4, asr #21
   1a658:	strdeq	sl, [r1], -r4
   1a65c:	strdeq	sl, [r1], -r4
   1a660:	strdeq	sl, [r1], -r4
   1a664:	strdeq	sl, [r1], -r4
   1a668:	strdeq	sl, [r1], -r4
   1a66c:	strdeq	sl, [r1], -r4
   1a670:	strdeq	sl, [r1], -r4
   1a674:	strdeq	sl, [r1], -r4
   1a678:	strdeq	sl, [r1], -r4
   1a67c:	muleq	r1, r0, sl
   1a680:	andeq	sl, r1, ip, ror sl
   1a684:	strdeq	sl, [r1], -r4
   1a688:	andeq	sl, r1, ip, asr sl
   1a68c:	strdeq	sl, [r1], -r4
   1a690:	muleq	r1, r8, fp
   1a694:	strdeq	sl, [r1], -r4
   1a698:	strdeq	sl, [r1], -r4
   1a69c:	strdeq	sl, [r1], -r4
   1a6a0:	strdeq	sl, [r1], -r4
   1a6a4:	strdeq	sl, [r1], -r4
   1a6a8:	andeq	sl, r1, r4, ror #22
   1a6ac:	strdeq	sl, [r1], -r4
   1a6b0:	strdeq	sl, [r1], -r4
   1a6b4:	strdeq	sl, [r1], -r4
   1a6b8:	strdeq	sl, [r1], -r4
   1a6bc:	strdeq	sl, [r1], -r4
   1a6c0:	strdeq	sl, [r1], -r4
   1a6c4:	strdeq	sl, [r1], -r4
   1a6c8:	andeq	sl, r1, ip, asr #20
   1a6cc:	strdeq	sl, [r1], -r4
   1a6d0:	strdeq	sl, [r1], -r4
   1a6d4:	strdeq	sl, [r1], -r4
   1a6d8:	strdeq	sl, [r1], -r4
   1a6dc:	strdeq	sl, [r1], -r4
   1a6e0:	strdeq	sl, [r1], -r4
   1a6e4:	strdeq	sl, [r1], -r4
   1a6e8:	strdeq	sl, [r1], -r4
   1a6ec:	strdeq	sl, [r1], -r4
   1a6f0:	strdeq	sl, [r1], -r4
   1a6f4:	strdeq	sl, [r1], -r4
   1a6f8:	strdeq	sl, [r1], -r4
   1a6fc:	andeq	sl, r1, r4, lsl sl
   1a700:	strdeq	sl, [r1], -r4
   1a704:	strdeq	sl, [r1], -r4
   1a708:	andeq	sl, r1, r4, lsl #20
   1a70c:	strdeq	sl, [r1], -r4
   1a710:	andeq	sl, r1, ip, ror #19
   1a714:	strdeq	sl, [r1], -r4
   1a718:	strdeq	sl, [r1], -r4
   1a71c:	strdeq	sl, [r1], -r4
   1a720:	strdeq	sl, [r1], -r4
   1a724:	andeq	sl, r1, r8, asr #19
   1a728:	andeq	sl, r1, r0, lsr #19
   1a72c:	strdeq	sl, [r1], -r4
   1a730:	andeq	sl, r1, r4, asr #18
   1a734:	strdeq	sl, [r1], -r4
   1a738:	strdeq	sl, [r1], -r4
   1a73c:	andeq	sl, r1, ip, lsl r9
   1a740:			; <UNDEFINED> instruction: 0x0001a8bc
   1a744:	andeq	sl, r1, r0, asr r8
   1a748:	andeq	sl, r1, r8, lsr r8
   1a74c:	ldrdeq	sl, [r1], -ip
   1a750:	andeq	sl, r1, r4, asr r7
   1a754:	bl	19f00 <fputs@plt+0x10bc8>
   1a758:	subs	r5, r0, #0
   1a75c:	beq	1a5dc <fputs@plt+0x112a4>
   1a760:	ldr	r2, [r4, #24]
   1a764:	movw	r3, #20692	; 0x50d4
   1a768:	movt	r3, #3
   1a76c:	cmp	r2, #0
   1a770:	ble	1a78c <fputs@plt+0x11454>
   1a774:	ldr	r0, [r3, #20]
   1a778:	ldr	r2, [r3]
   1a77c:	ldr	r3, [r0]
   1a780:	ldr	r1, [r2, #12]
   1a784:	ldr	r3, [r3, #28]
   1a788:	blx	r3
   1a78c:	ldr	r0, [r4, #20]
   1a790:	cmp	r0, #0
   1a794:	beq	1a7a4 <fputs@plt+0x1146c>
   1a798:	ldr	r3, [r0]
   1a79c:	ldr	r3, [r3, #4]
   1a7a0:	blx	r3
   1a7a4:	ldr	r0, [r4, #4]
   1a7a8:	mov	r3, #0
   1a7ac:	str	r3, [r4, #20]
   1a7b0:	bl	90a4 <fclose@plt>
   1a7b4:	cmp	r5, #0
   1a7b8:	bne	1a7d8 <fputs@plt+0x114a0>
   1a7bc:	movw	r1, #23584	; 0x5c20
   1a7c0:	movt	r1, #3
   1a7c4:	movw	r0, #24192	; 0x5e80
   1a7c8:	movt	r0, #2
   1a7cc:	mov	r2, r1
   1a7d0:	mov	r3, r1
   1a7d4:	bl	1c818 <fputs@plt+0x134e0>
   1a7d8:	bl	18a60 <fputs@plt+0xf728>
   1a7dc:	ldr	r2, [sp, #20]
   1a7e0:	ldr	r3, [r6]
   1a7e4:	cmp	r2, r3
   1a7e8:	bne	1ad14 <fputs@plt+0x119dc>
   1a7ec:	add	sp, sp, #24
   1a7f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a7f4:	uxtb	r1, r0
   1a7f8:	mov	r0, sp
   1a7fc:	bl	1c3a0 <fputs@plt+0x13068>
   1a800:	movw	r2, #23584	; 0x5c20
   1a804:	movt	r2, #3
   1a808:	movw	r0, #24164	; 0x5e64
   1a80c:	mov	r1, sp
   1a810:	movt	r0, #2
   1a814:	mov	r3, r2
   1a818:	bl	1c818 <fputs@plt+0x134e0>
   1a81c:	bl	19278 <fputs@plt+0xff40>
   1a820:	bl	192cc <fputs@plt+0xff94>
   1a824:	cmn	r0, #1
   1a828:	mov	r5, r0
   1a82c:	bne	1a5ec <fputs@plt+0x112b4>
   1a830:	mov	r5, #0
   1a834:	b	1a760 <fputs@plt+0x11428>
   1a838:	bl	18d14 <fputs@plt+0xf9dc>
   1a83c:	ldr	r3, [r4]
   1a840:	ldr	r2, [r3, #12]
   1a844:	add	r0, r2, r0
   1a848:	str	r0, [r3, #12]
   1a84c:	b	1a5dc <fputs@plt+0x112a4>
   1a850:	ldr	r3, [r4, #24]
   1a854:	cmp	r3, #0
   1a858:	ble	1accc <fputs@plt+0x11994>
   1a85c:	bl	18d14 <fputs@plt+0xf9dc>
   1a860:	mov	r5, r0
   1a864:	bl	18ef0 <fputs@plt+0xfbb8>
   1a868:	ldrb	r1, [r0]
   1a86c:	mov	r9, r0
   1a870:	cmp	r1, #0
   1a874:	ldrne	r2, [r4]
   1a878:	movne	sl, r0
   1a87c:	beq	1a8b0 <fputs@plt+0x11578>
   1a880:	mov	r3, sp
   1a884:	ldr	r0, [r4, #20]
   1a888:	bl	1b32c <fputs@plt+0x11ff4>
   1a88c:	ldr	r2, [r4]
   1a890:	ldr	r3, [sp]
   1a894:	ldr	r1, [r2, #8]
   1a898:	add	r3, r5, r3
   1a89c:	add	r3, r1, r3
   1a8a0:	str	r3, [r2, #8]
   1a8a4:	ldrb	r1, [sl, #1]!
   1a8a8:	cmp	r1, #0
   1a8ac:	bne	1a880 <fputs@plt+0x11548>
   1a8b0:	mov	r0, r9
   1a8b4:	bl	9278 <_ZdaPv@plt>
   1a8b8:	b	1a5dc <fputs@plt+0x112a4>
   1a8bc:	ldr	r3, [r4, #24]
   1a8c0:	cmp	r3, #0
   1a8c4:	ble	1acc0 <fputs@plt+0x11988>
   1a8c8:	bl	18ef0 <fputs@plt+0xfbb8>
   1a8cc:	ldrb	r1, [r0]
   1a8d0:	mov	r9, r0
   1a8d4:	cmp	r1, #0
   1a8d8:	ldrne	r2, [r4]
   1a8dc:	movne	r5, r0
   1a8e0:	beq	1a8b0 <fputs@plt+0x11578>
   1a8e4:	mov	r3, sp
   1a8e8:	ldr	r0, [r4, #20]
   1a8ec:	bl	1b32c <fputs@plt+0x11ff4>
   1a8f0:	ldr	r2, [r4]
   1a8f4:	ldr	r3, [sp]
   1a8f8:	ldr	r1, [r2, #8]
   1a8fc:	add	r3, r1, r3
   1a900:	str	r3, [r2, #8]
   1a904:	ldrb	r1, [r5, #1]!
   1a908:	cmp	r1, #0
   1a90c:	bne	1a8e4 <fputs@plt+0x115ac>
   1a910:	mov	r0, r9
   1a914:	bl	9278 <_ZdaPv@plt>
   1a918:	b	1a5dc <fputs@plt+0x112a4>
   1a91c:	ldr	r5, [r4]
   1a920:	bl	18d14 <fputs@plt+0xf9dc>
   1a924:	ldr	r3, [r4]
   1a928:	ldr	r2, [r3, #16]
   1a92c:	str	r0, [r5, #4]
   1a930:	ldr	r1, [r3, #4]
   1a934:	cmp	r2, r1
   1a938:	moveq	r2, #0
   1a93c:	streq	r2, [r3, #16]
   1a940:	b	1a5dc <fputs@plt+0x112a4>
   1a944:	ldr	r3, [r4, #24]
   1a948:	cmp	r3, #0
   1a94c:	ble	1a96c <fputs@plt+0x11634>
   1a950:	ldr	r0, [r7, #20]
   1a954:	ldr	r2, [r7]
   1a958:	ldr	r3, [r0]
   1a95c:	ldr	r1, [r2, #12]
   1a960:	ldr	r3, [r3, #28]
   1a964:	blx	r3
   1a968:	ldr	r3, [r7, #24]
   1a96c:	ldr	r5, [r4, #20]
   1a970:	add	r3, r3, #1
   1a974:	str	r3, [r4, #24]
   1a978:	ldr	r3, [r5]
   1a97c:	ldr	r8, [r3, #24]
   1a980:	bl	18d14 <fputs@plt+0xf9dc>
   1a984:	mov	r1, r0
   1a988:	mov	r0, r5
   1a98c:	blx	r8
   1a990:	ldr	r3, [r4]
   1a994:	mov	r2, #0
   1a998:	str	r2, [r3, #12]
   1a99c:	b	1a5dc <fputs@plt+0x112a4>
   1a9a0:	ldr	r3, [r4, #24]
   1a9a4:	cmp	r3, #0
   1a9a8:	ble	1acb4 <fputs@plt+0x1197c>
   1a9ac:	ldr	r0, [r4, #20]
   1a9b0:	ldr	r3, [r0]
   1a9b4:	ldr	r3, [r3, #36]	; 0x24
   1a9b8:	blx	r3
   1a9bc:	bl	18d14 <fputs@plt+0xf9dc>
   1a9c0:	bl	18d14 <fputs@plt+0xf9dc>
   1a9c4:	b	1a5dc <fputs@plt+0x112a4>
   1a9c8:	ldr	r3, [r4]
   1a9cc:	ldr	r0, [r3, #24]
   1a9d0:	bl	199c0 <fputs@plt+0x10688>
   1a9d4:	ldr	r0, [r4, #20]
   1a9d8:	ldr	r1, [r4]
   1a9dc:	ldr	r3, [r0]
   1a9e0:	ldr	r3, [r3, #16]
   1a9e4:	blx	r3
   1a9e8:	b	1a5dc <fputs@plt+0x112a4>
   1a9ec:	bl	18d14 <fputs@plt+0xf9dc>
   1a9f0:	ldr	r3, [r4]
   1a9f4:	ldr	r2, [r3, #8]
   1a9f8:	add	r0, r2, r0
   1a9fc:	str	r0, [r3, #8]
   1aa00:	b	1a5dc <fputs@plt+0x112a4>
   1aa04:	ldr	r5, [r4]
   1aa08:	bl	18d14 <fputs@plt+0xf9dc>
   1aa0c:	str	r0, [r5]
   1aa10:	b	1a5dc <fputs@plt+0x112a4>
   1aa14:	ldr	r3, [r4, #24]
   1aa18:	cmp	r3, #0
   1aa1c:	ble	1aca8 <fputs@plt+0x11970>
   1aa20:	bl	18b20 <fputs@plt+0xf7e8>
   1aa24:	cmp	r0, #10
   1aa28:	beq	1ac14 <fputs@plt+0x118dc>
   1aa2c:	cmn	r0, #1
   1aa30:	beq	1ac14 <fputs@plt+0x118dc>
   1aa34:	uxtb	r1, r0
   1aa38:	ldr	r2, [r4]
   1aa3c:	ldr	r0, [r4, #20]
   1aa40:	mov	r3, #0
   1aa44:	bl	1b32c <fputs@plt+0x11ff4>
   1aa48:	b	1a5dc <fputs@plt+0x112a4>
   1aa4c:	ldr	r5, [r4]
   1aa50:	bl	18d14 <fputs@plt+0xf9dc>
   1aa54:	str	r0, [r5, #12]
   1aa58:	b	1a5dc <fputs@plt+0x112a4>
   1aa5c:	bl	18bf4 <fputs@plt+0xf8bc>
   1aa60:	mov	r5, r0
   1aa64:	bl	1918c <fputs@plt+0xfe54>
   1aa68:	cmp	r5, #0
   1aa6c:	beq	1a5dc <fputs@plt+0x112a4>
   1aa70:	mov	r0, r5
   1aa74:	bl	9278 <_ZdaPv@plt>
   1aa78:	b	1a5dc <fputs@plt+0x112a4>
   1aa7c:	ldr	r3, [r4, #24]
   1aa80:	cmp	r3, #0
   1aa84:	ble	1ac9c <fputs@plt+0x11964>
   1aa88:	bl	19b24 <fputs@plt+0x107ec>
   1aa8c:	b	1a5dc <fputs@plt+0x112a4>
   1aa90:	ldr	r3, [r4, #24]
   1aa94:	cmp	r3, #0
   1aa98:	ble	1ac90 <fputs@plt+0x11958>
   1aa9c:	bl	18ef0 <fputs@plt+0xfbb8>
   1aaa0:	ldr	r2, [r4]
   1aaa4:	mov	r3, #0
   1aaa8:	mov	r5, r0
   1aaac:	mov	r1, r0
   1aab0:	ldr	r0, [r4, #20]
   1aab4:	bl	1b3c0 <fputs@plt+0x12088>
   1aab8:	cmp	r5, #0
   1aabc:	bne	1aa70 <fputs@plt+0x11738>
   1aac0:	b	1a5dc <fputs@plt+0x112a4>
   1aac4:	bl	18b20 <fputs@plt+0xf7e8>
   1aac8:	ldr	r3, [r4, #24]
   1aacc:	uxtb	r5, r5
   1aad0:	cmp	r3, #0
   1aad4:	mov	r8, r0
   1aad8:	ble	1ac84 <fputs@plt+0x1194c>
   1aadc:	sub	r3, r8, #48	; 0x30
   1aae0:	cmp	r3, #9
   1aae4:	uxtbls	r8, r8
   1aae8:	bhi	1ac54 <fputs@plt+0x1191c>
   1aaec:	strb	r5, [sp, #16]
   1aaf0:	mov	r5, #0
   1aaf4:	strb	r8, [sp, #17]
   1aaf8:	strb	r5, [sp, #18]
   1aafc:	bl	932c <__errno_location@plt>
   1ab00:	mov	r1, r5
   1ab04:	mov	r2, #10
   1ab08:	mov	r8, r0
   1ab0c:	add	r0, sp, #16
   1ab10:	str	r5, [r8]
   1ab14:	bl	91a0 <strtol@plt>
   1ab18:	ldr	r3, [r8]
   1ab1c:	cmp	r3, #0
   1ab20:	mov	r5, r0
   1ab24:	bne	1ac34 <fputs@plt+0x118fc>
   1ab28:	ldr	r3, [r4]
   1ab2c:	ldr	r2, [r3, #8]
   1ab30:	add	r5, r2, r5
   1ab34:	str	r5, [r3, #8]
   1ab38:	bl	18b20 <fputs@plt+0xf7e8>
   1ab3c:	cmp	r0, #10
   1ab40:	beq	1abf4 <fputs@plt+0x118bc>
   1ab44:	cmn	r0, #1
   1ab48:	beq	1abf4 <fputs@plt+0x118bc>
   1ab4c:	uxtb	r1, r0
   1ab50:	ldr	r2, [r7]
   1ab54:	ldr	r0, [r7, #20]
   1ab58:	mov	r3, #0
   1ab5c:	bl	1b32c <fputs@plt+0x11ff4>
   1ab60:	b	1a5dc <fputs@plt+0x112a4>
   1ab64:	ldr	r3, [r4, #24]
   1ab68:	cmp	r3, #0
   1ab6c:	ble	1ac78 <fputs@plt+0x11940>
   1ab70:	ldr	r5, [r4, #20]
   1ab74:	ldr	r3, [r5]
   1ab78:	ldr	r8, [r3, #8]
   1ab7c:	bl	18d14 <fputs@plt+0xf9dc>
   1ab80:	ldr	r2, [r4]
   1ab84:	mov	r3, #0
   1ab88:	mov	r1, r0
   1ab8c:	mov	r0, r5
   1ab90:	blx	r8
   1ab94:	b	1a5dc <fputs@plt+0x112a4>
   1ab98:	ldr	r5, [r4]
   1ab9c:	bl	18d14 <fputs@plt+0xf9dc>
   1aba0:	str	r0, [r5, #8]
   1aba4:	b	1a5dc <fputs@plt+0x112a4>
   1aba8:	mov	r1, r5
   1abac:	mov	r0, sp
   1abb0:	bl	1c344 <fputs@plt+0x1300c>
   1abb4:	movw	r2, #23584	; 0x5c20
   1abb8:	movt	r2, #3
   1abbc:	mov	r1, sp
   1abc0:	movw	r0, #23804	; 0x5cfc
   1abc4:	movt	r0, #2
   1abc8:	mov	r3, r2
   1abcc:	bl	1c7e8 <fputs@plt+0x134b0>
   1abd0:	b	1a7dc <fputs@plt+0x114a4>
   1abd4:	ldrb	r3, [r0, #1]
   1abd8:	cmp	r3, #0
   1abdc:	bne	1a2b4 <fputs@plt+0x10f7c>
   1abe0:	movw	r3, #12384	; 0x3060
   1abe4:	movt	r3, #3
   1abe8:	ldr	r3, [r3]
   1abec:	str	r3, [r4, #4]
   1abf0:	b	1a2ec <fputs@plt+0x10fb4>
   1abf4:	movw	r1, #23584	; 0x5c20
   1abf8:	movt	r1, #3
   1abfc:	movw	r0, #24220	; 0x5e9c
   1ac00:	movt	r0, #2
   1ac04:	mov	r2, r1
   1ac08:	mov	r3, r1
   1ac0c:	bl	1c7e8 <fputs@plt+0x134b0>
   1ac10:	b	1a5dc <fputs@plt+0x112a4>
   1ac14:	movw	r1, #23584	; 0x5c20
   1ac18:	movt	r1, #3
   1ac1c:	movw	r0, #24248	; 0x5eb8
   1ac20:	movt	r0, #2
   1ac24:	mov	r2, r1
   1ac28:	mov	r3, r1
   1ac2c:	bl	1c7e8 <fputs@plt+0x134b0>
   1ac30:	b	1a5dc <fputs@plt+0x112a4>
   1ac34:	movw	r1, #23584	; 0x5c20
   1ac38:	movt	r1, #3
   1ac3c:	movw	r0, #24136	; 0x5e48
   1ac40:	movt	r0, #2
   1ac44:	mov	r2, r1
   1ac48:	mov	r3, r1
   1ac4c:	bl	1c7e8 <fputs@plt+0x134b0>
   1ac50:	b	1ab28 <fputs@plt+0x117f0>
   1ac54:	movw	r1, #23584	; 0x5c20
   1ac58:	movt	r1, #3
   1ac5c:	movw	r0, #24120	; 0x5e38
   1ac60:	movt	r0, #2
   1ac64:	mov	r2, r1
   1ac68:	mov	r3, r1
   1ac6c:	bl	1c7e8 <fputs@plt+0x134b0>
   1ac70:	mov	r8, #0
   1ac74:	b	1aaec <fputs@plt+0x117b4>
   1ac78:	mov	r0, #78	; 0x4e
   1ac7c:	bl	18ac4 <fputs@plt+0xf78c>
   1ac80:	b	1ab70 <fputs@plt+0x11838>
   1ac84:	mov	r0, r5
   1ac88:	bl	18ac4 <fputs@plt+0xf78c>
   1ac8c:	b	1aadc <fputs@plt+0x117a4>
   1ac90:	mov	r0, #67	; 0x43
   1ac94:	bl	18ac4 <fputs@plt+0xf78c>
   1ac98:	b	1aa9c <fputs@plt+0x11764>
   1ac9c:	mov	r0, #68	; 0x44
   1aca0:	bl	18ac4 <fputs@plt+0xf78c>
   1aca4:	b	1aa88 <fputs@plt+0x11750>
   1aca8:	mov	r0, #99	; 0x63
   1acac:	bl	18ac4 <fputs@plt+0xf78c>
   1acb0:	b	1aa20 <fputs@plt+0x116e8>
   1acb4:	mov	r0, #110	; 0x6e
   1acb8:	bl	18ac4 <fputs@plt+0xf78c>
   1acbc:	b	1a9ac <fputs@plt+0x11674>
   1acc0:	mov	r0, #116	; 0x74
   1acc4:	bl	18ac4 <fputs@plt+0xf78c>
   1acc8:	b	1a8c8 <fputs@plt+0x11590>
   1accc:	mov	r0, #117	; 0x75
   1acd0:	bl	18ac4 <fputs@plt+0xf78c>
   1acd4:	b	1a85c <fputs@plt+0x11524>
   1acd8:	str	r0, [r3, #28]
   1acdc:	bl	1f10c <fputs@plt+0x15dd4>
   1ace0:	cmp	r0, #0
   1ace4:	bne	1a43c <fputs@plt+0x11104>
   1ace8:	movw	r1, #23584	; 0x5c20
   1acec:	movt	r1, #3
   1acf0:	movw	r0, #23860	; 0x5d34
   1acf4:	movt	r0, #2
   1acf8:	mov	r2, r1
   1acfc:	mov	r3, r1
   1ad00:	bl	1c848 <fputs@plt+0x13510>
   1ad04:	b	1a43c <fputs@plt+0x11104>
   1ad08:	bl	11cb8 <fputs@plt+0x8980>
   1ad0c:	str	r0, [r5, #20]
   1ad10:	b	1a5d4 <fputs@plt+0x1129c>
   1ad14:	bl	923c <__stack_chk_fail@plt>
   1ad18:	bx	lr
   1ad1c:	bx	lr
   1ad20:	bx	lr
   1ad24:	bx	lr
   1ad28:	bx	lr
   1ad2c:	bx	lr
   1ad30:	mov	r0, r1
   1ad34:	mov	r1, #0
   1ad38:	mov	r2, r1
   1ad3c:	b	1f09c <fputs@plt+0x15d64>
   1ad40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ad44:	movw	r4, #12328	; 0x3028
   1ad48:	movt	r4, #3
   1ad4c:	mov	r8, r1
   1ad50:	sub	sp, sp, #48	; 0x30
   1ad54:	mov	r5, r0
   1ad58:	ldr	r1, [r4]
   1ad5c:	mov	r0, r8
   1ad60:	mov	r6, r2
   1ad64:	mov	sl, r3
   1ad68:	str	r1, [sp, #44]	; 0x2c
   1ad6c:	bl	21bcc <fputs@plt+0x18894>
   1ad70:	ldr	r1, [r6]
   1ad74:	cmp	r1, #0
   1ad78:	mov	r9, r0
   1ad7c:	blt	1ae08 <fputs@plt+0x11ad0>
   1ad80:	ldr	r3, [r5, #12]
   1ad84:	cmp	r1, r3
   1ad88:	bge	1ae08 <fputs@plt+0x11ad0>
   1ad8c:	ldr	r3, [r5, #8]
   1ad90:	ldr	r7, [r3, r1, lsl #2]
   1ad94:	cmp	r7, #0
   1ad98:	beq	1ae30 <fputs@plt+0x11af8>
   1ad9c:	mov	r0, r7
   1ada0:	mov	r1, r9
   1ada4:	bl	1d280 <fputs@plt+0x13f48>
   1ada8:	cmp	r0, #0
   1adac:	mov	r0, r7
   1adb0:	beq	1ae58 <fputs@plt+0x11b20>
   1adb4:	mov	r1, r9
   1adb8:	ldr	r2, [r6, #4]
   1adbc:	bl	1db44 <fputs@plt+0x1480c>
   1adc0:	ldr	ip, [r5]
   1adc4:	cmp	sl, #0
   1adc8:	mov	lr, #0
   1adcc:	mov	r1, r9
   1add0:	mov	r2, r7
   1add4:	mov	r3, r6
   1add8:	strne	r0, [sl]
   1addc:	str	r0, [sp]
   1ade0:	mov	r0, r5
   1ade4:	str	lr, [sp, #4]
   1ade8:	ldr	ip, [ip, #48]	; 0x30
   1adec:	blx	ip
   1adf0:	ldr	r2, [sp, #44]	; 0x2c
   1adf4:	ldr	r3, [r4]
   1adf8:	cmp	r2, r3
   1adfc:	bne	1ae94 <fputs@plt+0x11b5c>
   1ae00:	add	sp, sp, #48	; 0x30
   1ae04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ae08:	add	r0, sp, #24
   1ae0c:	bl	1c370 <fputs@plt+0x13038>
   1ae10:	movw	r2, #23584	; 0x5c20
   1ae14:	movt	r2, #3
   1ae18:	add	r1, sp, #24
   1ae1c:	movw	r0, #15772	; 0x3d9c
   1ae20:	movt	r0, #2
   1ae24:	mov	r3, r2
   1ae28:	bl	1c7e8 <fputs@plt+0x134b0>
   1ae2c:	b	1adf0 <fputs@plt+0x11ab8>
   1ae30:	add	r0, sp, #24
   1ae34:	bl	1c370 <fputs@plt+0x13038>
   1ae38:	movw	r2, #23584	; 0x5c20
   1ae3c:	movt	r2, #3
   1ae40:	add	r1, sp, #24
   1ae44:	movw	r0, #15796	; 0x3db4
   1ae48:	movt	r0, #2
   1ae4c:	mov	r3, r2
   1ae50:	bl	1c7e8 <fputs@plt+0x134b0>
   1ae54:	b	1adf0 <fputs@plt+0x11ab8>
   1ae58:	bl	1dde0 <fputs@plt+0x14aa8>
   1ae5c:	mov	r1, r0
   1ae60:	add	r0, sp, #8
   1ae64:	bl	1c344 <fputs@plt+0x1300c>
   1ae68:	mov	r1, r8
   1ae6c:	add	r0, sp, #24
   1ae70:	bl	1c370 <fputs@plt+0x13038>
   1ae74:	add	r1, sp, #8
   1ae78:	add	r2, sp, #24
   1ae7c:	movw	r0, #15820	; 0x3dcc
   1ae80:	movw	r3, #23584	; 0x5c20
   1ae84:	movt	r0, #2
   1ae88:	movt	r3, #3
   1ae8c:	bl	1c7e8 <fputs@plt+0x134b0>
   1ae90:	b	1adf0 <fputs@plt+0x11ab8>
   1ae94:	bl	923c <__stack_chk_fail@plt>
   1ae98:	push	{r3, r4, r5, lr}
   1ae9c:	mov	r5, r0
   1aea0:	ldr	r0, [r0, #8]
   1aea4:	ldr	r3, [pc, #156]	; 1af48 <fputs@plt+0x11c10>
   1aea8:	cmp	r0, #0
   1aeac:	str	r3, [r5]
   1aeb0:	beq	1aee8 <fputs@plt+0x11bb0>
   1aeb4:	bl	9278 <_ZdaPv@plt>
   1aeb8:	b	1aee8 <fputs@plt+0x11bb0>
   1aebc:	ldr	r3, [r4]
   1aec0:	ldr	r2, [r4, #4]
   1aec4:	cmp	r3, #0
   1aec8:	mov	r0, r3
   1aecc:	str	r2, [r5, #4]
   1aed0:	beq	1aee0 <fputs@plt+0x11ba8>
   1aed4:	ldr	r3, [r3]
   1aed8:	ldr	r3, [r3, #4]
   1aedc:	blx	r3
   1aee0:	mov	r0, r4
   1aee4:	bl	21e30 <_ZdlPv@@Base>
   1aee8:	ldr	r4, [r5, #4]
   1aeec:	cmp	r4, #0
   1aef0:	bne	1aebc <fputs@plt+0x11b84>
   1aef4:	movw	r4, #12388	; 0x3064
   1aef8:	movt	r4, #3
   1aefc:	ldr	r0, [r4]
   1af00:	bl	92e4 <ferror@plt>
   1af04:	cmp	r0, #0
   1af08:	beq	1af30 <fputs@plt+0x11bf8>
   1af0c:	movw	r1, #23584	; 0x5c20
   1af10:	movt	r1, #3
   1af14:	movw	r0, #24360	; 0x5f28
   1af18:	movt	r0, #2
   1af1c:	mov	r2, r1
   1af20:	mov	r3, r1
   1af24:	bl	1c848 <fputs@plt+0x13510>
   1af28:	mov	r0, r5
   1af2c:	pop	{r3, r4, r5, pc}
   1af30:	ldr	r0, [r4]
   1af34:	bl	9164 <fflush@plt>
   1af38:	cmp	r0, #0
   1af3c:	blt	1af0c <fputs@plt+0x11bd4>
   1af40:	mov	r0, r5
   1af44:	pop	{r3, r4, r5, pc}
   1af48:	andeq	r5, r2, r0, ror #29
   1af4c:	push	{r4, lr}
   1af50:	mov	r4, r0
   1af54:	bl	1ae98 <fputs@plt+0x11b60>
   1af58:	mov	r0, r4
   1af5c:	bl	21e30 <_ZdlPv@@Base>
   1af60:	mov	r0, r4
   1af64:	pop	{r4, pc}
   1af68:	stm	r0, {r1, r2}
   1af6c:	bx	lr
   1af70:	ldr	r1, [pc, #20]	; 1af8c <fputs@plt+0x11c54>
   1af74:	mov	r2, #0
   1af78:	str	r2, [r0, #4]
   1af7c:	str	r2, [r0, #8]
   1af80:	str	r1, [r0]
   1af84:	str	r2, [r0, #12]
   1af88:	bx	lr
   1af8c:	andeq	r5, r2, r0, ror #29
   1af90:	push	{r4, r5, r6, lr}
   1af94:	mov	r6, r0
   1af98:	ldr	r4, [r0, #4]
   1af9c:	mov	r5, r1
   1afa0:	cmp	r4, #0
   1afa4:	bne	1afb8 <fputs@plt+0x11c80>
   1afa8:	b	1afd8 <fputs@plt+0x11ca0>
   1afac:	ldr	r4, [r4, #4]
   1afb0:	cmp	r4, #0
   1afb4:	beq	1afd8 <fputs@plt+0x11ca0>
   1afb8:	ldr	r0, [r4]
   1afbc:	bl	1dde0 <fputs@plt+0x14aa8>
   1afc0:	mov	r1, r5
   1afc4:	bl	9314 <strcmp@plt>
   1afc8:	cmp	r0, #0
   1afcc:	bne	1afac <fputs@plt+0x11c74>
   1afd0:	ldr	r0, [r4]
   1afd4:	pop	{r4, r5, r6, pc}
   1afd8:	ldr	r3, [r6]
   1afdc:	mov	r1, r5
   1afe0:	mov	r0, r6
   1afe4:	ldr	r3, [r3, #32]
   1afe8:	blx	r3
   1afec:	subs	r4, r0, #0
   1aff0:	beq	1b018 <fputs@plt+0x11ce0>
   1aff4:	mov	r0, #8
   1aff8:	bl	21de0 <_Znwj@@Base>
   1affc:	ldr	r2, [r6, #4]
   1b000:	mov	r3, r0
   1b004:	mov	r0, r4
   1b008:	str	r4, [r3]
   1b00c:	str	r2, [r3, #4]
   1b010:	str	r3, [r6, #4]
   1b014:	pop	{r4, r5, r6, pc}
   1b018:	movw	r1, #23584	; 0x5c20
   1b01c:	movt	r1, #3
   1b020:	movw	r0, #24376	; 0x5f38
   1b024:	movt	r0, #2
   1b028:	mov	r2, r1
   1b02c:	mov	r3, r1
   1b030:	bl	1c848 <fputs@plt+0x13510>
   1b034:	b	1aff4 <fputs@plt+0x11cbc>
   1b038:	push	{r4, r5, r6, r7, r8, lr}
   1b03c:	subs	r6, r1, #0
   1b040:	mov	r4, r0
   1b044:	mov	r7, r2
   1b048:	blt	1b170 <fputs@plt+0x11e38>
   1b04c:	ldr	r5, [r4, #12]
   1b050:	cmp	r6, r5
   1b054:	blt	1b0f4 <fputs@plt+0x11dbc>
   1b058:	cmp	r5, #0
   1b05c:	beq	1b10c <fputs@plt+0x11dd4>
   1b060:	lsl	r0, r5, #1
   1b064:	ldr	r8, [r4, #8]
   1b068:	cmp	r6, r0
   1b06c:	addge	r0, r6, #1
   1b070:	str	r0, [r4, #12]
   1b074:	cmp	r0, #532676608	; 0x1fc00000
   1b078:	lslls	r0, r0, #2
   1b07c:	mvnhi	r0, #0
   1b080:	bl	9200 <_Znaj@plt>
   1b084:	cmp	r5, #0
   1b088:	lslgt	r2, r5, #2
   1b08c:	movgt	r3, #0
   1b090:	str	r0, [r4, #8]
   1b094:	movgt	lr, r0
   1b098:	bgt	1b0a4 <fputs@plt+0x11d6c>
   1b09c:	b	1b0b8 <fputs@plt+0x11d80>
   1b0a0:	ldr	lr, [r4, #8]
   1b0a4:	ldr	ip, [r8, r3]
   1b0a8:	str	ip, [lr, r3]
   1b0ac:	add	r3, r3, #4
   1b0b0:	cmp	r3, r2
   1b0b4:	bne	1b0a0 <fputs@plt+0x11d68>
   1b0b8:	ldr	r2, [r4, #12]
   1b0bc:	cmp	r5, r2
   1b0c0:	lsllt	r3, r5, #2
   1b0c4:	movlt	r1, #0
   1b0c8:	bge	1b0e4 <fputs@plt+0x11dac>
   1b0cc:	add	r5, r5, #1
   1b0d0:	ldr	ip, [r4, #8]
   1b0d4:	cmp	r5, r2
   1b0d8:	str	r1, [ip, r3]
   1b0dc:	add	r3, r3, #4
   1b0e0:	bne	1b0cc <fputs@plt+0x11d94>
   1b0e4:	cmp	r8, #0
   1b0e8:	beq	1b0f4 <fputs@plt+0x11dbc>
   1b0ec:	mov	r0, r8
   1b0f0:	bl	9278 <_ZdaPv@plt>
   1b0f4:	mov	r1, r7
   1b0f8:	mov	r0, r4
   1b0fc:	bl	1af90 <fputs@plt+0x11c58>
   1b100:	ldr	r3, [r4, #8]
   1b104:	str	r0, [r3, r6, lsl #2]
   1b108:	pop	{r4, r5, r6, r7, r8, pc}
   1b10c:	cmp	r6, #9
   1b110:	bgt	1b158 <fputs@plt+0x11e20>
   1b114:	mov	r0, #40	; 0x28
   1b118:	mov	r3, #10
   1b11c:	str	r3, [r4, #12]
   1b120:	bl	9200 <_Znaj@plt>
   1b124:	ldr	r2, [r4, #12]
   1b128:	cmp	r2, #0
   1b12c:	str	r0, [r4, #8]
   1b130:	ble	1b0f4 <fputs@plt+0x11dbc>
   1b134:	mov	r3, #0
   1b138:	mov	r1, r3
   1b13c:	b	1b144 <fputs@plt+0x11e0c>
   1b140:	ldr	r0, [r4, #8]
   1b144:	str	r1, [r0, r3, lsl #2]
   1b148:	add	r3, r3, #1
   1b14c:	cmp	r3, r2
   1b150:	bne	1b140 <fputs@plt+0x11e08>
   1b154:	b	1b0f4 <fputs@plt+0x11dbc>
   1b158:	add	r3, r6, #1
   1b15c:	str	r3, [r4, #12]
   1b160:	cmp	r3, #532676608	; 0x1fc00000
   1b164:	lslls	r0, r3, #2
   1b168:	mvnhi	r0, #0
   1b16c:	b	1b120 <fputs@plt+0x11de8>
   1b170:	movw	r1, #24400	; 0x5f50
   1b174:	mov	r0, #104	; 0x68
   1b178:	movt	r1, #2
   1b17c:	bl	1b474 <fputs@plt+0x1213c>
   1b180:	b	1b04c <fputs@plt+0x11d14>
   1b184:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b188:	movw	r4, #12328	; 0x3028
   1b18c:	movt	r4, #3
   1b190:	mov	r5, r1
   1b194:	sub	sp, sp, #44	; 0x2c
   1b198:	mov	r7, r0
   1b19c:	ldr	r1, [r4]
   1b1a0:	mov	r0, r5
   1b1a4:	mov	r9, r2
   1b1a8:	mov	sl, r3
   1b1ac:	ldr	r8, [sp, #80]	; 0x50
   1b1b0:	str	r1, [sp, #36]	; 0x24
   1b1b4:	bl	21c84 <fputs@plt+0x1894c>
   1b1b8:	ldr	r1, [r9]
   1b1bc:	cmp	r1, #0
   1b1c0:	mov	fp, r0
   1b1c4:	blt	1b2d0 <fputs@plt+0x11f98>
   1b1c8:	ldr	r3, [r7, #12]
   1b1cc:	cmp	r1, r3
   1b1d0:	bge	1b2d0 <fputs@plt+0x11f98>
   1b1d4:	ldr	r3, [r7, #8]
   1b1d8:	ldr	r6, [r3, r1, lsl #2]
   1b1dc:	cmp	r6, #0
   1b1e0:	str	r6, [r8]
   1b1e4:	beq	1b2fc <fputs@plt+0x11fc4>
   1b1e8:	mov	r0, r6
   1b1ec:	mov	r1, fp
   1b1f0:	bl	1d280 <fputs@plt+0x13f48>
   1b1f4:	cmp	r0, #0
   1b1f8:	bne	1b26c <fputs@plt+0x11f34>
   1b1fc:	ldrb	r3, [r5]
   1b200:	cmp	r3, #0
   1b204:	beq	1b214 <fputs@plt+0x11edc>
   1b208:	ldrb	r6, [r5, #1]
   1b20c:	cmp	r6, #0
   1b210:	beq	1b28c <fputs@plt+0x11f54>
   1b214:	ldr	r0, [r8]
   1b218:	bl	1dde0 <fputs@plt+0x14aa8>
   1b21c:	mov	r1, r0
   1b220:	mov	r0, sp
   1b224:	bl	1c344 <fputs@plt+0x1300c>
   1b228:	mov	r1, r5
   1b22c:	add	r0, sp, #16
   1b230:	bl	1c344 <fputs@plt+0x1300c>
   1b234:	mov	r1, sp
   1b238:	add	r2, sp, #16
   1b23c:	movw	r0, #19676	; 0x4cdc
   1b240:	movw	r3, #23584	; 0x5c20
   1b244:	movt	r0, #2
   1b248:	movt	r3, #3
   1b24c:	bl	1c7e8 <fputs@plt+0x134b0>
   1b250:	mov	r0, #0
   1b254:	ldr	r2, [sp, #36]	; 0x24
   1b258:	ldr	r3, [r4]
   1b25c:	cmp	r2, r3
   1b260:	bne	1b328 <fputs@plt+0x11ff0>
   1b264:	add	sp, sp, #44	; 0x2c
   1b268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b26c:	ldr	r0, [r8]
   1b270:	mov	r1, fp
   1b274:	ldr	r2, [r9, #4]
   1b278:	bl	1db44 <fputs@plt+0x1480c>
   1b27c:	cmp	sl, #0
   1b280:	strne	r0, [sl]
   1b284:	mov	r0, fp
   1b288:	b	1b254 <fputs@plt+0x11f1c>
   1b28c:	ldr	r0, [r8]
   1b290:	bl	1dde0 <fputs@plt+0x14aa8>
   1b294:	mov	r1, r0
   1b298:	mov	r0, sp
   1b29c:	bl	1c344 <fputs@plt+0x1300c>
   1b2a0:	ldrb	r1, [r5]
   1b2a4:	add	r0, sp, #16
   1b2a8:	bl	1c390 <fputs@plt+0x13058>
   1b2ac:	mov	r1, sp
   1b2b0:	add	r2, sp, #16
   1b2b4:	movw	r0, #19628	; 0x4cac
   1b2b8:	movw	r3, #23584	; 0x5c20
   1b2bc:	movt	r0, #2
   1b2c0:	movt	r3, #3
   1b2c4:	bl	1c7e8 <fputs@plt+0x134b0>
   1b2c8:	mov	r0, r6
   1b2cc:	b	1b254 <fputs@plt+0x11f1c>
   1b2d0:	add	r0, sp, #16
   1b2d4:	bl	1c370 <fputs@plt+0x13038>
   1b2d8:	movw	r2, #23584	; 0x5c20
   1b2dc:	movt	r2, #3
   1b2e0:	add	r1, sp, #16
   1b2e4:	movw	r0, #15772	; 0x3d9c
   1b2e8:	movt	r0, #2
   1b2ec:	mov	r3, r2
   1b2f0:	bl	1c7e8 <fputs@plt+0x134b0>
   1b2f4:	mov	r0, #0
   1b2f8:	b	1b254 <fputs@plt+0x11f1c>
   1b2fc:	add	r0, sp, #16
   1b300:	bl	1c370 <fputs@plt+0x13038>
   1b304:	movw	r2, #23584	; 0x5c20
   1b308:	movt	r2, #3
   1b30c:	add	r1, sp, #16
   1b310:	movw	r0, #15796	; 0x3db4
   1b314:	movt	r0, #2
   1b318:	mov	r3, r2
   1b31c:	bl	1c7e8 <fputs@plt+0x134b0>
   1b320:	mov	r0, r6
   1b324:	b	1b254 <fputs@plt+0x11f1c>
   1b328:	bl	923c <__stack_chk_fail@plt>
   1b32c:	push	{r4, r5, r6, r7, r8, lr}
   1b330:	movw	r4, #12328	; 0x3028
   1b334:	movt	r4, #3
   1b338:	sub	sp, sp, #24
   1b33c:	mov	r7, r3
   1b340:	add	r3, sp, #12
   1b344:	ldr	ip, [r4]
   1b348:	mov	r6, r0
   1b34c:	strb	r1, [sp, #16]
   1b350:	add	r1, sp, #16
   1b354:	str	r3, [sp]
   1b358:	add	r3, sp, #8
   1b35c:	mov	r5, #0
   1b360:	mov	r8, r2
   1b364:	str	ip, [sp, #20]
   1b368:	strb	r5, [sp, #17]
   1b36c:	bl	1b184 <fputs@plt+0x11e4c>
   1b370:	ldr	ip, [r6]
   1b374:	mov	r3, r8
   1b378:	ldr	lr, [sp, #8]
   1b37c:	ldr	r2, [sp, #12]
   1b380:	str	r5, [sp, #4]
   1b384:	str	lr, [sp]
   1b388:	ldr	ip, [ip, #48]	; 0x30
   1b38c:	mov	r1, r0
   1b390:	mov	r0, r6
   1b394:	blx	ip
   1b398:	cmp	r7, r5
   1b39c:	ldr	r2, [sp, #20]
   1b3a0:	ldrne	r3, [sp, #8]
   1b3a4:	strne	r3, [r7]
   1b3a8:	ldr	r3, [r4]
   1b3ac:	cmp	r2, r3
   1b3b0:	bne	1b3bc <fputs@plt+0x12084>
   1b3b4:	add	sp, sp, #24
   1b3b8:	pop	{r4, r5, r6, r7, r8, pc}
   1b3bc:	bl	923c <__stack_chk_fail@plt>
   1b3c0:	push	{r4, r5, r6, r7, r8, lr}
   1b3c4:	movw	r4, #12328	; 0x3028
   1b3c8:	movt	r4, #3
   1b3cc:	sub	sp, sp, #24
   1b3d0:	add	lr, sp, #12
   1b3d4:	mov	r6, r3
   1b3d8:	ldr	ip, [r4]
   1b3dc:	add	r3, sp, #16
   1b3e0:	str	lr, [sp]
   1b3e4:	mov	r7, r1
   1b3e8:	mov	r5, r0
   1b3ec:	mov	r8, r2
   1b3f0:	str	ip, [sp, #20]
   1b3f4:	bl	1b184 <fputs@plt+0x11e4c>
   1b3f8:	subs	r1, r0, #0
   1b3fc:	beq	1b430 <fputs@plt+0x120f8>
   1b400:	ldr	ip, [r5]
   1b404:	mov	r3, r8
   1b408:	ldr	lr, [sp, #16]
   1b40c:	mov	r0, r5
   1b410:	str	r7, [sp, #4]
   1b414:	ldr	r2, [sp, #12]
   1b418:	str	lr, [sp]
   1b41c:	ldr	ip, [ip, #48]	; 0x30
   1b420:	blx	ip
   1b424:	cmp	r6, #0
   1b428:	ldrne	r3, [sp, #16]
   1b42c:	strne	r3, [r6]
   1b430:	ldr	r2, [sp, #20]
   1b434:	ldr	r3, [r4]
   1b438:	cmp	r2, r3
   1b43c:	bne	1b448 <fputs@plt+0x12110>
   1b440:	add	sp, sp, #24
   1b444:	pop	{r4, r5, r6, r7, r8, pc}
   1b448:	bl	923c <__stack_chk_fail@plt>
   1b44c:	cmp	r1, #0
   1b450:	blt	1b46c <fputs@plt+0x12134>
   1b454:	ldr	r3, [r0, #12]
   1b458:	cmp	r1, r3
   1b45c:	bge	1b46c <fputs@plt+0x12134>
   1b460:	ldr	r3, [r0, #8]
   1b464:	ldr	r0, [r3, r1, lsl #2]
   1b468:	bx	lr
   1b46c:	mov	r0, #0
   1b470:	bx	lr
   1b474:	movw	r2, #26864	; 0x68f0
   1b478:	movt	r2, #3
   1b47c:	push	{r4, r5, r6, lr}
   1b480:	movw	r4, #12392	; 0x3068
   1b484:	ldr	r3, [r2]
   1b488:	sub	sp, sp, #8
   1b48c:	mov	r6, r0
   1b490:	mov	r5, r1
   1b494:	cmp	r3, #0
   1b498:	movt	r4, #3
   1b49c:	beq	1b4b4 <fputs@plt+0x1217c>
   1b4a0:	movw	r2, #24412	; 0x5f5c
   1b4a4:	ldr	r0, [r4]
   1b4a8:	movt	r2, #2
   1b4ac:	mov	r1, #1
   1b4b0:	bl	9248 <__fprintf_chk@plt>
   1b4b4:	mov	r3, r6
   1b4b8:	mov	r1, #1
   1b4bc:	ldr	r0, [r4]
   1b4c0:	movw	r2, #24420	; 0x5f64
   1b4c4:	str	r5, [sp]
   1b4c8:	movt	r2, #2
   1b4cc:	bl	9248 <__fprintf_chk@plt>
   1b4d0:	ldr	r0, [r4]
   1b4d4:	bl	9164 <fflush@plt>
   1b4d8:	bl	905c <abort@plt>
   1b4dc:	andeq	r0, r0, r0
   1b4e0:	bx	lr
   1b4e4:	cmp	r0, #28
   1b4e8:	push	{r4, lr}
   1b4ec:	beq	1b500 <fputs@plt+0x121c8>
   1b4f0:	movw	r1, #24464	; 0x5f90
   1b4f4:	mov	r0, #53	; 0x35
   1b4f8:	movt	r1, #2
   1b4fc:	bl	1b474 <fputs@plt+0x1213c>
   1b500:	movw	r4, #20724	; 0x50f4
   1b504:	movt	r4, #3
   1b508:	ldr	r3, [r4]
   1b50c:	cmp	r3, #0
   1b510:	beq	1b52c <fputs@plt+0x121f4>
   1b514:	ldr	r2, [r3, #20]
   1b518:	mov	r1, #0
   1b51c:	mov	r0, r3
   1b520:	str	r1, [r3, #20]
   1b524:	str	r2, [r4]
   1b528:	pop	{r4, pc}
   1b52c:	mov	r0, #3584	; 0xe00
   1b530:	bl	9200 <_Znaj@plt>
   1b534:	mov	r2, #127	; 0x7f
   1b538:	add	r3, r0, #28
   1b53c:	subs	r2, r2, #1
   1b540:	str	r3, [r3, #-8]
   1b544:	add	r3, r3, #28
   1b548:	bne	1b53c <fputs@plt+0x12204>
   1b54c:	str	r2, [r0, #3576]	; 0xdf8
   1b550:	mov	r3, r0
   1b554:	b	1b514 <fputs@plt+0x121dc>
   1b558:	cmp	r0, #0
   1b55c:	movwne	r3, #20724	; 0x50f4
   1b560:	movtne	r3, #3
   1b564:	ldrne	r2, [r3]
   1b568:	strne	r0, [r3]
   1b56c:	strne	r2, [r0, #20]
   1b570:	bx	lr
   1b574:	ldr	r2, [r1, #4]
   1b578:	ldr	ip, [r1]
   1b57c:	push	{r4}		; (str r4, [sp, #-4]!)
   1b580:	mov	r4, #0
   1b584:	str	r4, [r0, #24]
   1b588:	ldr	r4, [r1, #24]
   1b58c:	str	r2, [r0, #4]
   1b590:	ldr	r2, [r1, #8]
   1b594:	str	r4, [r0, #24]
   1b598:	str	ip, [r0]
   1b59c:	str	r2, [r0, #8]
   1b5a0:	ldr	r2, [r1, #12]
   1b5a4:	pop	{r4}		; (ldr r4, [sp], #4)
   1b5a8:	str	r2, [r0, #12]
   1b5ac:	ldr	r2, [r1, #16]
   1b5b0:	str	r2, [r0, #16]
   1b5b4:	bx	lr
   1b5b8:	ldr	r3, [r0]
   1b5bc:	ldr	r2, [r1]
   1b5c0:	cmp	r3, r2
   1b5c4:	beq	1b5d0 <fputs@plt+0x12298>
   1b5c8:	mov	r0, #0
   1b5cc:	bx	lr
   1b5d0:	sub	r3, r3, #1
   1b5d4:	cmp	r3, #3
   1b5d8:	ldrls	pc, [pc, r3, lsl #2]
   1b5dc:	b	1b688 <fputs@plt+0x12350>
   1b5e0:	strdeq	fp, [r1], -r0
   1b5e4:	andeq	fp, r1, r0, asr #12
   1b5e8:	strdeq	fp, [r1], -r0
   1b5ec:	andeq	fp, r1, r8, lsr #12
   1b5f0:	ldr	r2, [r0, #4]
   1b5f4:	ldr	r3, [r1, #4]
   1b5f8:	cmp	r2, r3
   1b5fc:	bne	1b5c8 <fputs@plt+0x12290>
   1b600:	ldr	r2, [r0, #8]
   1b604:	ldr	r3, [r1, #8]
   1b608:	cmp	r2, r3
   1b60c:	bne	1b5c8 <fputs@plt+0x12290>
   1b610:	ldr	r0, [r0, #12]
   1b614:	ldr	r3, [r1, #12]
   1b618:	subs	r1, r0, r3
   1b61c:	rsbs	r0, r1, #0
   1b620:	adcs	r0, r0, r1
   1b624:	bx	lr
   1b628:	ldr	r0, [r0, #4]
   1b62c:	ldr	r3, [r1, #4]
   1b630:	subs	r3, r0, r3
   1b634:	rsbs	r0, r3, #0
   1b638:	adcs	r0, r0, r3
   1b63c:	bx	lr
   1b640:	ldr	r2, [r0, #4]
   1b644:	ldr	r3, [r1, #4]
   1b648:	cmp	r2, r3
   1b64c:	bne	1b5c8 <fputs@plt+0x12290>
   1b650:	ldr	r2, [r0, #8]
   1b654:	ldr	r3, [r1, #8]
   1b658:	cmp	r2, r3
   1b65c:	bne	1b5c8 <fputs@plt+0x12290>
   1b660:	ldr	r2, [r0, #12]
   1b664:	ldr	r3, [r1, #12]
   1b668:	cmp	r2, r3
   1b66c:	bne	1b5c8 <fputs@plt+0x12290>
   1b670:	ldr	r0, [r0, #16]
   1b674:	ldr	r3, [r1, #16]
   1b678:	subs	r2, r0, r3
   1b67c:	rsbs	r0, r2, #0
   1b680:	adcs	r0, r0, r2
   1b684:	bx	lr
   1b688:	mov	r0, #1
   1b68c:	bx	lr
   1b690:	push	{r3, lr}
   1b694:	bl	1b5b8 <fputs@plt+0x12280>
   1b698:	rsbs	r0, r0, #1
   1b69c:	movcc	r0, #0
   1b6a0:	pop	{r3, pc}
   1b6a4:	mov	r3, r0
   1b6a8:	ldm	r0, {r0, r2}
   1b6ac:	str	r2, [r1]
   1b6b0:	ldr	r2, [r3, #8]
   1b6b4:	str	r2, [r1, #4]
   1b6b8:	ldr	r2, [r3, #12]
   1b6bc:	str	r2, [r1, #8]
   1b6c0:	ldr	r3, [r3, #16]
   1b6c4:	str	r3, [r1, #12]
   1b6c8:	bx	lr
   1b6cc:	mov	r3, #0
   1b6d0:	str	r3, [r0]
   1b6d4:	bx	lr
   1b6d8:	push	{r4}		; (str r4, [sp, #-4]!)
   1b6dc:	movw	ip, #65535	; 0xffff
   1b6e0:	mov	r4, #3
   1b6e4:	cmp	r1, ip
   1b6e8:	strls	r1, [r0, #4]
   1b6ec:	strhi	ip, [r0, #4]
   1b6f0:	str	r4, [r0]
   1b6f4:	cmp	r2, ip
   1b6f8:	strls	r2, [r0, #8]
   1b6fc:	strhi	ip, [r0, #8]
   1b700:	cmp	r3, ip
   1b704:	strls	r3, [r0, #12]
   1b708:	strhi	ip, [r0, #12]
   1b70c:	pop	{r4}		; (ldr r4, [sp], #4)
   1b710:	bx	lr
   1b714:	push	{r4}		; (str r4, [sp, #-4]!)
   1b718:	movw	ip, #65535	; 0xffff
   1b71c:	mov	r4, #1
   1b720:	cmp	r1, ip
   1b724:	strls	r1, [r0, #4]
   1b728:	strhi	ip, [r0, #4]
   1b72c:	str	r4, [r0]
   1b730:	cmp	r2, ip
   1b734:	strls	r2, [r0, #8]
   1b738:	strhi	ip, [r0, #8]
   1b73c:	cmp	r3, ip
   1b740:	strls	r3, [r0, #12]
   1b744:	strhi	ip, [r0, #12]
   1b748:	pop	{r4}		; (ldr r4, [sp], #4)
   1b74c:	bx	lr
   1b750:	push	{r4, r5}
   1b754:	movw	ip, #65535	; 0xffff
   1b758:	ldr	r4, [sp, #8]
   1b75c:	mov	r5, #2
   1b760:	cmp	r1, ip
   1b764:	strls	r1, [r0, #4]
   1b768:	strhi	ip, [r0, #4]
   1b76c:	str	r5, [r0]
   1b770:	cmp	r4, ip
   1b774:	strls	r4, [r0, #16]
   1b778:	strhi	ip, [r0, #16]
   1b77c:	cmp	r2, ip
   1b780:	strls	r2, [r0, #8]
   1b784:	strhi	ip, [r0, #8]
   1b788:	cmp	r3, ip
   1b78c:	strls	r3, [r0, #12]
   1b790:	strhi	ip, [r0, #12]
   1b794:	pop	{r4, r5}
   1b798:	bx	lr
   1b79c:	mov	r2, #4
   1b7a0:	movw	r3, #65535	; 0xffff
   1b7a4:	str	r2, [r0]
   1b7a8:	cmp	r1, r3
   1b7ac:	strls	r1, [r0, #4]
   1b7b0:	strhi	r3, [r0, #4]
   1b7b4:	bx	lr
   1b7b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1b7bc:	str	r1, [r0]
   1b7c0:	ldrb	r1, [r2, #1]
   1b7c4:	cmp	r1, #35	; 0x23
   1b7c8:	addne	r6, r2, #1
   1b7cc:	addeq	r6, r2, #2
   1b7d0:	movne	r4, #2
   1b7d4:	moveq	r4, #4
   1b7d8:	cmp	r3, #0
   1b7dc:	beq	1b880 <fputs@plt+0x12548>
   1b7e0:	movw	r7, #21532	; 0x541c
   1b7e4:	movw	r9, #21276	; 0x531c
   1b7e8:	movw	r8, #20764	; 0x511c
   1b7ec:	movt	r7, #3
   1b7f0:	movt	r9, #3
   1b7f4:	movt	r8, #3
   1b7f8:	mov	sl, #0
   1b7fc:	mov	ip, #0
   1b800:	mov	r2, ip
   1b804:	ldrb	r1, [r6, r2]
   1b808:	ldrb	r5, [r7, r1]
   1b80c:	cmp	r5, #0
   1b810:	beq	1b84c <fputs@plt+0x12514>
   1b814:	ldrb	fp, [r9, r1]
   1b818:	add	r5, r1, ip, lsl #4
   1b81c:	cmp	fp, #0
   1b820:	subne	ip, r5, #48	; 0x30
   1b824:	bne	1b840 <fputs@plt+0x12508>
   1b828:	add	r5, r1, ip, lsl #4
   1b82c:	ldrb	r1, [r8, r1]
   1b830:	cmp	r1, #0
   1b834:	mov	ip, r5
   1b838:	subne	ip, r5, #55	; 0x37
   1b83c:	subeq	ip, ip, #87	; 0x57
   1b840:	add	r2, r2, #1
   1b844:	cmp	r4, r2
   1b848:	bhi	1b804 <fputs@plt+0x124cc>
   1b84c:	cmp	r4, r2
   1b850:	beq	1b860 <fputs@plt+0x12528>
   1b854:	mov	r0, #0
   1b858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1b85c:	bx	lr
   1b860:	cmp	r4, #2
   1b864:	add	sl, sl, #1
   1b868:	str	ip, [r0, #4]!
   1b86c:	addeq	ip, ip, ip, lsl #8
   1b870:	streq	ip, [r0]
   1b874:	cmp	sl, r3
   1b878:	add	r6, r6, r4
   1b87c:	bne	1b7fc <fputs@plt+0x124c4>
   1b880:	mov	r0, #1
   1b884:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1b888:	bx	lr
   1b88c:	mov	r2, r1
   1b890:	mov	r1, #3
   1b894:	mov	r3, r1
   1b898:	b	1b7b8 <fputs@plt+0x12480>
   1b89c:	mov	r2, r1
   1b8a0:	mov	r3, #3
   1b8a4:	mov	r1, #1
   1b8a8:	b	1b7b8 <fputs@plt+0x12480>
   1b8ac:	mov	r2, r1
   1b8b0:	mov	r3, #4
   1b8b4:	mov	r1, #2
   1b8b8:	b	1b7b8 <fputs@plt+0x12480>
   1b8bc:	mov	r2, r1
   1b8c0:	mov	r3, #1
   1b8c4:	mov	r1, #4
   1b8c8:	b	1b7b8 <fputs@plt+0x12480>
   1b8cc:	ldr	ip, [r0]
   1b8d0:	push	{r4, r5, r6, r7}
   1b8d4:	sub	ip, ip, #1
   1b8d8:	cmp	ip, #3
   1b8dc:	ldrls	pc, [pc, ip, lsl #2]
   1b8e0:	b	1ba08 <fputs@plt+0x126d0>
   1b8e4:	ldrdeq	fp, [r1], -r0
   1b8e8:	andeq	fp, r1, ip, lsr #18
   1b8ec:	andeq	fp, r1, ip, lsl #18
   1b8f0:	strdeq	fp, [r1], -r4
   1b8f4:	ldr	r0, [r0, #4]
   1b8f8:	pop	{r4, r5, r6, r7}
   1b8fc:	str	r0, [r3]
   1b900:	str	r0, [r2]
   1b904:	str	r0, [r1]
   1b908:	bx	lr
   1b90c:	ldr	ip, [r0, #4]
   1b910:	pop	{r4, r5, r6, r7}
   1b914:	str	ip, [r1]
   1b918:	ldr	r1, [r0, #8]
   1b91c:	str	r1, [r2]
   1b920:	ldr	r2, [r0, #12]
   1b924:	str	r2, [r3]
   1b928:	bx	lr
   1b92c:	ldr	r6, [r0, #16]
   1b930:	movw	ip, #32769	; 0x8001
   1b934:	ldr	r7, [r0, #4]
   1b938:	movt	ip, #32768	; 0x8000
   1b93c:	rsb	r5, r6, #65280	; 0xff00
   1b940:	movw	r4, #65535	; 0xffff
   1b944:	add	r5, r5, #255	; 0xff
   1b948:	mul	r5, r7, r5
   1b94c:	umull	r7, r5, ip, r5
   1b950:	add	r5, r6, r5, lsr #15
   1b954:	cmp	r5, r4
   1b958:	movcs	r5, r4
   1b95c:	rsb	r5, r5, #65280	; 0xff00
   1b960:	add	r5, r5, #255	; 0xff
   1b964:	str	r5, [r1]
   1b968:	ldr	r5, [r0, #16]
   1b96c:	ldr	r6, [r0, #8]
   1b970:	rsb	r1, r5, #65280	; 0xff00
   1b974:	add	r1, r1, #255	; 0xff
   1b978:	mul	r1, r6, r1
   1b97c:	umull	r6, r1, ip, r1
   1b980:	add	r1, r5, r1, lsr #15
   1b984:	cmp	r1, r4
   1b988:	movcs	r1, r4
   1b98c:	rsb	r1, r1, #65280	; 0xff00
   1b990:	add	r1, r1, #255	; 0xff
   1b994:	str	r1, [r2]
   1b998:	ldr	r2, [r0, #16]
   1b99c:	ldr	r0, [r0, #12]
   1b9a0:	rsb	r1, r2, #65280	; 0xff00
   1b9a4:	add	r1, r1, #255	; 0xff
   1b9a8:	mul	r1, r0, r1
   1b9ac:	umull	r7, ip, ip, r1
   1b9b0:	add	ip, r2, ip, lsr #15
   1b9b4:	cmp	ip, r4
   1b9b8:	movcs	ip, r4
   1b9bc:	rsb	ip, ip, #65280	; 0xff00
   1b9c0:	add	ip, ip, #255	; 0xff
   1b9c4:	str	ip, [r3]
   1b9c8:	pop	{r4, r5, r6, r7}
   1b9cc:	bx	lr
   1b9d0:	ldr	ip, [r0, #4]
   1b9d4:	pop	{r4, r5, r6, r7}
   1b9d8:	rsb	ip, ip, #65280	; 0xff00
   1b9dc:	add	ip, ip, #255	; 0xff
   1b9e0:	str	ip, [r1]
   1b9e4:	ldr	r1, [r0, #8]
   1b9e8:	rsb	r1, r1, #65280	; 0xff00
   1b9ec:	add	r1, r1, #255	; 0xff
   1b9f0:	str	r1, [r2]
   1b9f4:	ldr	r2, [r0, #12]
   1b9f8:	rsb	r2, r2, #65280	; 0xff00
   1b9fc:	add	r2, r2, #255	; 0xff
   1ba00:	str	r2, [r3]
   1ba04:	bx	lr
   1ba08:	movw	r1, #24464	; 0x5f90
   1ba0c:	mov	r0, #284	; 0x11c
   1ba10:	movt	r1, #2
   1ba14:	pop	{r4, r5, r6, r7}
   1ba18:	b	1b474 <fputs@plt+0x1213c>
   1ba1c:	ldr	ip, [r0]
   1ba20:	push	{r4, r5, r6, r7}
   1ba24:	sub	ip, ip, #1
   1ba28:	cmp	ip, #3
   1ba2c:	ldrls	pc, [pc, ip, lsl #2]
   1ba30:	b	1bb48 <fputs@plt+0x12810>
   1ba34:	andeq	fp, r1, r8, lsr #22
   1ba38:	muleq	r1, ip, sl
   1ba3c:	andeq	fp, r1, r4, ror #20
   1ba40:	andeq	fp, r1, r4, asr #20
   1ba44:	ldr	r0, [r0, #4]
   1ba48:	pop	{r4, r5, r6, r7}
   1ba4c:	rsb	r0, r0, #65280	; 0xff00
   1ba50:	add	r0, r0, #255	; 0xff
   1ba54:	str	r0, [r3]
   1ba58:	str	r0, [r2]
   1ba5c:	str	r0, [r1]
   1ba60:	bx	lr
   1ba64:	ldr	ip, [r0, #4]
   1ba68:	pop	{r4, r5, r6, r7}
   1ba6c:	rsb	ip, ip, #65280	; 0xff00
   1ba70:	add	ip, ip, #255	; 0xff
   1ba74:	str	ip, [r1]
   1ba78:	ldr	r1, [r0, #8]
   1ba7c:	rsb	r1, r1, #65280	; 0xff00
   1ba80:	add	r1, r1, #255	; 0xff
   1ba84:	str	r1, [r2]
   1ba88:	ldr	r2, [r0, #12]
   1ba8c:	rsb	r2, r2, #65280	; 0xff00
   1ba90:	add	r2, r2, #255	; 0xff
   1ba94:	str	r2, [r3]
   1ba98:	bx	lr
   1ba9c:	ldr	r5, [r0, #16]
   1baa0:	movw	ip, #32769	; 0x8001
   1baa4:	ldr	r7, [r0, #4]
   1baa8:	movt	ip, #32768	; 0x8000
   1baac:	rsb	r6, r5, #65280	; 0xff00
   1bab0:	movw	r4, #65535	; 0xffff
   1bab4:	add	r6, r6, #255	; 0xff
   1bab8:	mul	r6, r7, r6
   1babc:	umull	r7, r6, ip, r6
   1bac0:	add	r5, r5, r6, lsr #15
   1bac4:	cmp	r5, r4
   1bac8:	strls	r5, [r1]
   1bacc:	strhi	r4, [r1]
   1bad0:	ldr	r1, [r0, #16]
   1bad4:	ldr	r6, [r0, #8]
   1bad8:	rsb	r5, r1, #65280	; 0xff00
   1badc:	add	r5, r5, #255	; 0xff
   1bae0:	mul	r5, r6, r5
   1bae4:	umull	r6, r5, ip, r5
   1bae8:	add	r1, r1, r5, lsr #15
   1baec:	cmp	r1, r4
   1baf0:	strls	r1, [r2]
   1baf4:	strhi	r4, [r2]
   1baf8:	ldr	r2, [r0, #16]
   1bafc:	ldr	r0, [r0, #12]
   1bb00:	rsb	r1, r2, #65280	; 0xff00
   1bb04:	add	r1, r1, #255	; 0xff
   1bb08:	mul	r1, r0, r1
   1bb0c:	umull	r7, ip, ip, r1
   1bb10:	add	r2, r2, ip, lsr #15
   1bb14:	cmp	r2, r4
   1bb18:	strls	r2, [r3]
   1bb1c:	strhi	r4, [r3]
   1bb20:	pop	{r4, r5, r6, r7}
   1bb24:	bx	lr
   1bb28:	ldr	ip, [r0, #4]
   1bb2c:	pop	{r4, r5, r6, r7}
   1bb30:	str	ip, [r1]
   1bb34:	ldr	r1, [r0, #8]
   1bb38:	str	r1, [r2]
   1bb3c:	ldr	r2, [r0, #12]
   1bb40:	str	r2, [r3]
   1bb44:	bx	lr
   1bb48:	movw	r1, #24464	; 0x5f90
   1bb4c:	movw	r0, #315	; 0x13b
   1bb50:	movt	r1, #2
   1bb54:	pop	{r4, r5, r6, r7}
   1bb58:	b	1b474 <fputs@plt+0x1213c>
   1bb5c:	push	{r4, r5, r6, r7, r8, lr}
   1bb60:	mov	r4, r0
   1bb64:	ldr	r0, [r0]
   1bb68:	mov	r6, r1
   1bb6c:	mov	r7, r2
   1bb70:	mov	r8, r3
   1bb74:	sub	r0, r0, #1
   1bb78:	ldr	r5, [sp, #24]
   1bb7c:	cmp	r0, #3
   1bb80:	ldrls	pc, [pc, r0, lsl #2]
   1bb84:	b	1bd40 <fputs@plt+0x12a08>
   1bb88:			; <UNDEFINED> instruction: 0x0001bcb4
   1bb8c:	muleq	r1, r0, ip
   1bb90:			; <UNDEFINED> instruction: 0x0001bbbc
   1bb94:	muleq	r1, r8, fp
   1bb98:	mov	r3, #0
   1bb9c:	str	r3, [r8]
   1bba0:	str	r3, [r2]
   1bba4:	str	r3, [r1]
   1bba8:	ldr	r3, [r4, #4]
   1bbac:	rsb	r3, r3, #65280	; 0xff00
   1bbb0:	add	r3, r3, #255	; 0xff
   1bbb4:	str	r3, [r5]
   1bbb8:	pop	{r4, r5, r6, r7, r8, pc}
   1bbbc:	ldr	r3, [r4, #8]
   1bbc0:	movw	r2, #65535	; 0xffff
   1bbc4:	ldr	r0, [r4, #4]
   1bbc8:	ldr	r1, [r4, #12]
   1bbcc:	rsb	r3, r3, #65280	; 0xff00
   1bbd0:	rsb	r0, r0, #65280	; 0xff00
   1bbd4:	add	r3, r3, #255	; 0xff
   1bbd8:	add	r0, r0, #255	; 0xff
   1bbdc:	rsb	r1, r1, #65280	; 0xff00
   1bbe0:	cmp	r3, r0
   1bbe4:	movcs	r3, r0
   1bbe8:	add	r1, r1, #255	; 0xff
   1bbec:	cmp	r3, r1
   1bbf0:	movcs	r3, r1
   1bbf4:	str	r3, [r5]
   1bbf8:	cmp	r3, r2
   1bbfc:	beq	1bd54 <fputs@plt+0x12a1c>
   1bc00:	ldr	r2, [r4, #4]
   1bc04:	rsb	r1, r3, #65280	; 0xff00
   1bc08:	mov	r0, #1
   1bc0c:	movt	r0, #65534	; 0xfffe
   1bc10:	add	r3, r3, r2
   1bc14:	add	r1, r1, #255	; 0xff
   1bc18:	rsb	r3, r3, #0
   1bc1c:	rsb	r3, r3, r3, lsl #16
   1bc20:	add	r0, r3, r0
   1bc24:	bl	91c4 <__aeabi_uidiv@plt>
   1bc28:	str	r0, [r6]
   1bc2c:	mov	r0, #1
   1bc30:	ldr	r2, [r4, #8]
   1bc34:	movt	r0, #65534	; 0xfffe
   1bc38:	ldr	r3, [r5]
   1bc3c:	rsb	r1, r3, #65280	; 0xff00
   1bc40:	add	r3, r3, r2
   1bc44:	rsb	r3, r3, #0
   1bc48:	add	r1, r1, #255	; 0xff
   1bc4c:	rsb	r3, r3, r3, lsl #16
   1bc50:	add	r0, r3, r0
   1bc54:	bl	91c4 <__aeabi_uidiv@plt>
   1bc58:	str	r0, [r7]
   1bc5c:	mov	r0, #1
   1bc60:	ldr	r3, [r5]
   1bc64:	movt	r0, #65534	; 0xfffe
   1bc68:	ldr	r2, [r4, #12]
   1bc6c:	rsb	r1, r3, #65280	; 0xff00
   1bc70:	add	r3, r3, r2
   1bc74:	add	r1, r1, #255	; 0xff
   1bc78:	rsb	r3, r3, #0
   1bc7c:	rsb	r3, r3, r3, lsl #16
   1bc80:	add	r0, r3, r0
   1bc84:	bl	91c4 <__aeabi_uidiv@plt>
   1bc88:	str	r0, [r8]
   1bc8c:	pop	{r4, r5, r6, r7, r8, pc}
   1bc90:	ldr	r3, [r4, #4]
   1bc94:	str	r3, [r1]
   1bc98:	ldr	r3, [r4, #8]
   1bc9c:	str	r3, [r2]
   1bca0:	ldr	r3, [r4, #12]
   1bca4:	str	r3, [r8]
   1bca8:	ldr	r3, [r4, #16]
   1bcac:	str	r3, [r5]
   1bcb0:	pop	{r4, r5, r6, r7, r8, pc}
   1bcb4:	ldr	r0, [r4, #8]
   1bcb8:	movw	r2, #65535	; 0xffff
   1bcbc:	ldr	r3, [r4, #4]
   1bcc0:	ldr	r1, [r4, #12]
   1bcc4:	cmp	r0, r3
   1bcc8:	movcc	r3, r0
   1bccc:	cmp	r3, r1
   1bcd0:	movcs	r3, r1
   1bcd4:	str	r3, [r5]
   1bcd8:	cmp	r3, r2
   1bcdc:	beq	1bd54 <fputs@plt+0x12a1c>
   1bce0:	ldr	r0, [r4, #4]
   1bce4:	rsb	r1, r3, #65280	; 0xff00
   1bce8:	add	r1, r1, #255	; 0xff
   1bcec:	rsb	r0, r3, r0
   1bcf0:	rsb	r0, r0, r0, lsl #16
   1bcf4:	bl	91c4 <__aeabi_uidiv@plt>
   1bcf8:	str	r0, [r6]
   1bcfc:	ldr	r3, [r5]
   1bd00:	ldr	r0, [r4, #8]
   1bd04:	rsb	r1, r3, #65280	; 0xff00
   1bd08:	rsb	r0, r3, r0
   1bd0c:	add	r1, r1, #255	; 0xff
   1bd10:	rsb	r0, r0, r0, lsl #16
   1bd14:	bl	91c4 <__aeabi_uidiv@plt>
   1bd18:	str	r0, [r7]
   1bd1c:	ldr	r3, [r5]
   1bd20:	ldr	r0, [r4, #12]
   1bd24:	rsb	r1, r3, #65280	; 0xff00
   1bd28:	rsb	r0, r3, r0
   1bd2c:	add	r1, r1, #255	; 0xff
   1bd30:	rsb	r0, r0, r0, lsl #16
   1bd34:	bl	91c4 <__aeabi_uidiv@plt>
   1bd38:	str	r0, [r8]
   1bd3c:	pop	{r4, r5, r6, r7, r8, pc}
   1bd40:	movw	r1, #24464	; 0x5f90
   1bd44:	movw	r0, #365	; 0x16d
   1bd48:	movt	r1, #2
   1bd4c:	pop	{r4, r5, r6, r7, r8, lr}
   1bd50:	b	1b474 <fputs@plt+0x1213c>
   1bd54:	movw	r3, #65535	; 0xffff
   1bd58:	str	r3, [r6]
   1bd5c:	str	r3, [r7]
   1bd60:	str	r3, [r8]
   1bd64:	pop	{r4, r5, r6, r7, r8, pc}
   1bd68:	ldr	r3, [r0]
   1bd6c:	push	{r4, r5, r6}
   1bd70:	sub	r3, r3, #1
   1bd74:	cmp	r3, #3
   1bd78:	ldrls	pc, [pc, r3, lsl #2]
   1bd7c:	b	1be8c <fputs@plt+0x12b54>
   1bd80:	andeq	fp, r1, r0, asr #28
   1bd84:	andeq	fp, r1, r4, ror #27
   1bd88:	andeq	fp, r1, r0, lsr #27
   1bd8c:	muleq	r1, r0, sp
   1bd90:	ldr	r3, [r0, #4]
   1bd94:	pop	{r4, r5, r6}
   1bd98:	str	r3, [r1]
   1bd9c:	bx	lr
   1bda0:	ldr	ip, [r0, #4]
   1bda4:	mov	r6, #222	; 0xde
   1bda8:	ldr	r4, [r0, #8]
   1bdac:	movw	r5, #707	; 0x2c3
   1bdb0:	ldr	r3, [r0, #12]
   1bdb4:	movw	r2, #19923	; 0x4dd3
   1bdb8:	mul	ip, r6, ip
   1bdbc:	movt	r2, #4194	; 0x1062
   1bdc0:	mla	r0, r5, r4, ip
   1bdc4:	add	ip, r3, r3, lsl #3
   1bdc8:	pop	{r4, r5, r6}
   1bdcc:	rsb	r3, r3, ip, lsl #3
   1bdd0:	add	r3, r0, r3
   1bdd4:	umull	r0, r2, r2, r3
   1bdd8:	lsr	r2, r2, #6
   1bddc:	str	r2, [r1]
   1bde0:	bx	lr
   1bde4:	ldr	r4, [r0, #4]
   1bde8:	mov	r6, #222	; 0xde
   1bdec:	ldr	r5, [r0, #8]
   1bdf0:	movw	ip, #707	; 0x2c3
   1bdf4:	ldr	r3, [r0, #12]
   1bdf8:	movw	r2, #19923	; 0x4dd3
   1bdfc:	mul	r4, r6, r4
   1be00:	movt	r2, #4194	; 0x1062
   1be04:	mla	ip, ip, r5, r4
   1be08:	add	r4, r3, r3, lsl #3
   1be0c:	ldr	r0, [r0, #16]
   1be10:	rsb	r3, r3, r4, lsl #3
   1be14:	add	r3, ip, r3
   1be18:	rsb	r0, r0, #65280	; 0xff00
   1be1c:	add	r0, r0, #255	; 0xff
   1be20:	umull	ip, r3, r2, r3
   1be24:	pop	{r4, r5, r6}
   1be28:	lsr	r3, r3, #6
   1be2c:	rsb	r3, r3, #65280	; 0xff00
   1be30:	add	r3, r3, #255	; 0xff
   1be34:	mul	r3, r0, r3
   1be38:	str	r3, [r1]
   1be3c:	bx	lr
   1be40:	ldr	ip, [r0, #4]
   1be44:	mov	r6, #222	; 0xde
   1be48:	ldr	r4, [r0, #8]
   1be4c:	movw	r5, #707	; 0x2c3
   1be50:	ldr	r3, [r0, #12]
   1be54:	movw	r2, #19923	; 0x4dd3
   1be58:	mul	ip, r6, ip
   1be5c:	movt	r2, #4194	; 0x1062
   1be60:	mla	r0, r5, r4, ip
   1be64:	add	ip, r3, r3, lsl #3
   1be68:	pop	{r4, r5, r6}
   1be6c:	rsb	r3, r3, ip, lsl #3
   1be70:	add	r3, r0, r3
   1be74:	umull	ip, r3, r2, r3
   1be78:	lsr	r3, r3, #6
   1be7c:	rsb	r3, r3, #65280	; 0xff00
   1be80:	add	r3, r3, #255	; 0xff
   1be84:	str	r3, [r1]
   1be88:	bx	lr
   1be8c:	movw	r1, #24464	; 0x5f90
   1be90:	movw	r0, #390	; 0x186
   1be94:	movt	r1, #2
   1be98:	pop	{r4, r5, r6}
   1be9c:	b	1b474 <fputs@plt+0x1213c>
   1bea0:	push	{r4, r5, lr}
   1bea4:	mov	r4, r0
   1bea8:	sub	sp, sp, #36	; 0x24
   1beac:	mov	r0, #30
   1beb0:	bl	9200 <_Znaj@plt>
   1beb4:	ldr	r3, [r4]
   1beb8:	mov	r5, r0
   1bebc:	cmp	r3, #4
   1bec0:	ldrls	pc, [pc, r3, lsl #2]
   1bec4:	b	1bf28 <fputs@plt+0x12bf0>
   1bec8:	andeq	fp, r1, r8, ror #30
   1becc:	ldrdeq	fp, [r1], -ip
   1bed0:	andeq	fp, r1, r8, lsl #31
   1bed4:	andeq	fp, r1, ip, ror #31
   1bed8:	andeq	fp, r1, r4, lsr pc
   1bedc:	movw	r3, #24508	; 0x5fbc
   1bee0:	movt	r3, #2
   1bee4:	vldr	s8, [r4, #4]
   1bee8:	vldr	d7, [pc, #280]	; 1c008 <fputs@plt+0x12cd0>
   1beec:	vldr	s12, [r4, #8]
   1bef0:	vldr	s10, [r4, #12]
   1bef4:	vcvt.f64.u32	d4, s8
   1bef8:	mov	r0, r5
   1befc:	mov	r1, #1
   1bf00:	mov	r2, #30
   1bf04:	vcvt.f64.u32	d6, s12
   1bf08:	vcvt.f64.u32	d5, s10
   1bf0c:	vdiv.f64	d4, d4, d7
   1bf10:	vdiv.f64	d6, d6, d7
   1bf14:	vstr	d4, [sp]
   1bf18:	vdiv.f64	d7, d5, d7
   1bf1c:	vstr	d6, [sp, #8]
   1bf20:	vstr	d7, [sp, #16]
   1bf24:	bl	92b4 <__sprintf_chk@plt>
   1bf28:	mov	r0, r5
   1bf2c:	add	sp, sp, #36	; 0x24
   1bf30:	pop	{r4, r5, pc}
   1bf34:	vldr	s14, [r4, #4]
   1bf38:	vcvt.f64.u32	d7, s14
   1bf3c:	vldr	d6, [pc, #196]	; 1c008 <fputs@plt+0x12cd0>
   1bf40:	mov	r1, #1
   1bf44:	mov	r2, #30
   1bf48:	movw	r3, #24564	; 0x5ff4
   1bf4c:	movt	r3, #2
   1bf50:	vdiv.f64	d7, d7, d6
   1bf54:	vstr	d7, [sp]
   1bf58:	bl	92b4 <__sprintf_chk@plt>
   1bf5c:	mov	r0, r5
   1bf60:	add	sp, sp, #36	; 0x24
   1bf64:	pop	{r4, r5, pc}
   1bf68:	movw	r3, #24476	; 0x5f9c
   1bf6c:	movt	r3, #2
   1bf70:	ldm	r3!, {r0, r1}
   1bf74:	str	r0, [r5]
   1bf78:	mov	r0, r5
   1bf7c:	str	r1, [r5, #4]
   1bf80:	add	sp, sp, #36	; 0x24
   1bf84:	pop	{r4, r5, pc}
   1bf88:	vldr	s6, [r4, #4]
   1bf8c:	vldr	s8, [r4, #8]
   1bf90:	vldr	s12, [r4, #12]
   1bf94:	vldr	s10, [r4, #16]
   1bf98:	vcvt.f64.u32	d3, s6
   1bf9c:	vldr	d7, [pc, #100]	; 1c008 <fputs@plt+0x12cd0>
   1bfa0:	mov	r1, #1
   1bfa4:	mov	r2, #30
   1bfa8:	movw	r3, #24532	; 0x5fd4
   1bfac:	movt	r3, #2
   1bfb0:	vcvt.f64.u32	d5, s10
   1bfb4:	vcvt.f64.u32	d4, s8
   1bfb8:	vcvt.f64.u32	d6, s12
   1bfbc:	vdiv.f64	d3, d3, d7
   1bfc0:	vdiv.f64	d4, d4, d7
   1bfc4:	vstr	d3, [sp]
   1bfc8:	vdiv.f64	d6, d6, d7
   1bfcc:	vstr	d4, [sp, #8]
   1bfd0:	vdiv.f64	d7, d5, d7
   1bfd4:	vstr	d6, [sp, #16]
   1bfd8:	vstr	d7, [sp, #24]
   1bfdc:	bl	92b4 <__sprintf_chk@plt>
   1bfe0:	mov	r0, r5
   1bfe4:	add	sp, sp, #36	; 0x24
   1bfe8:	pop	{r4, r5, pc}
   1bfec:	movw	r3, #24484	; 0x5fa4
   1bff0:	vldr	s8, [r4, #4]
   1bff4:	vldr	d7, [pc, #12]	; 1c008 <fputs@plt+0x12cd0>
   1bff8:	vldr	s12, [r4, #8]
   1bffc:	vldr	s10, [r4, #12]
   1c000:	movt	r3, #2
   1c004:	b	1bef4 <fputs@plt+0x12bbc>
   1c008:	andeq	r0, r0, r0
   1c00c:	rscmi	pc, pc, r0, ror #31
   1c010:	mov	r3, #0
   1c014:	mov	r2, r3
   1c018:	strb	r2, [r0, r3]
   1c01c:	add	r3, r3, #1
   1c020:	cmp	r3, #256	; 0x100
   1c024:	bne	1c018 <fputs@plt+0x12ce0>
   1c028:	bx	lr
   1c02c:	mov	r3, #0
   1c030:	mov	r2, r3
   1c034:	strb	r2, [r0, r3]
   1c038:	add	r3, r3, #1
   1c03c:	cmp	r3, #256	; 0x100
   1c040:	bne	1c034 <fputs@plt+0x12cfc>
   1c044:	bx	lr
   1c048:	mov	r3, #0
   1c04c:	mov	r2, r3
   1c050:	strb	r2, [r0, r3]
   1c054:	add	r3, r3, #1
   1c058:	cmp	r3, #256	; 0x100
   1c05c:	bne	1c050 <fputs@plt+0x12d18>
   1c060:	ldrb	r3, [r1]
   1c064:	cmp	r3, #0
   1c068:	bxeq	lr
   1c06c:	mov	r2, #1
   1c070:	strb	r2, [r0, r3]
   1c074:	ldrb	r3, [r1, #1]!
   1c078:	cmp	r3, #0
   1c07c:	bne	1c070 <fputs@plt+0x12d38>
   1c080:	bx	lr
   1c084:	mov	r3, #0
   1c088:	mov	r2, r3
   1c08c:	strb	r2, [r0, r3]
   1c090:	add	r3, r3, #1
   1c094:	cmp	r3, #256	; 0x100
   1c098:	bne	1c08c <fputs@plt+0x12d54>
   1c09c:	ldrb	r3, [r1]
   1c0a0:	cmp	r3, #0
   1c0a4:	bxeq	lr
   1c0a8:	mov	r2, #1
   1c0ac:	strb	r2, [r0, r3]
   1c0b0:	ldrb	r3, [r1, #1]!
   1c0b4:	cmp	r3, #0
   1c0b8:	bne	1c0ac <fputs@plt+0x12d74>
   1c0bc:	bx	lr
   1c0c0:	bx	lr
   1c0c4:	mov	r3, #0
   1c0c8:	mov	ip, #1
   1c0cc:	ldrb	r2, [r1, r3]
   1c0d0:	cmp	r2, #0
   1c0d4:	strbne	ip, [r0, r3]
   1c0d8:	add	r3, r3, #1
   1c0dc:	cmp	r3, #256	; 0x100
   1c0e0:	bne	1c0cc <fputs@plt+0x12d94>
   1c0e4:	bx	lr
   1c0e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c0ec:	movw	fp, #20760	; 0x5118
   1c0f0:	movt	fp, #3
   1c0f4:	sub	sp, sp, #28
   1c0f8:	ldr	r4, [fp]
   1c0fc:	str	r0, [sp, #20]
   1c100:	cmp	r4, #0
   1c104:	bne	1c334 <fputs@plt+0x12ffc>
   1c108:	add	r3, fp, #1792	; 0x700
   1c10c:	str	r3, [sp, #12]
   1c110:	add	ip, fp, #2048	; 0x800
   1c114:	add	r3, fp, #2304	; 0x900
   1c118:	str	ip, [sp, #4]
   1c11c:	add	ip, fp, #2560	; 0xa00
   1c120:	str	r3, [sp, #16]
   1c124:	add	sl, fp, #1024	; 0x400
   1c128:	ldr	r3, [sp, #12]
   1c12c:	add	r9, fp, #1280	; 0x500
   1c130:	str	ip, [sp, #8]
   1c134:	add	r8, fp, #1536	; 0x600
   1c138:	ldr	ip, [sp, #4]
   1c13c:	add	r3, r3, #4
   1c140:	str	r3, [sp, #12]
   1c144:	mov	r7, fp
   1c148:	ldr	r3, [sp, #16]
   1c14c:	add	ip, ip, #4
   1c150:	str	ip, [sp, #4]
   1c154:	add	sl, sl, #4
   1c158:	ldr	ip, [sp, #8]
   1c15c:	add	r3, r3, #4
   1c160:	str	r3, [sp, #16]
   1c164:	mov	r3, #1
   1c168:	add	ip, ip, #4
   1c16c:	add	r9, r9, #4
   1c170:	add	r8, r8, #4
   1c174:	str	ip, [sp, #8]
   1c178:	mov	r5, r4
   1c17c:	mov	r6, r3
   1c180:	add	fp, fp, #772	; 0x304
   1c184:	str	r3, [r7], #4
   1c188:	b	1c2ec <fputs@plt+0x12fb4>
   1c18c:	bl	9224 <__ctype_b_loc@plt>
   1c190:	lsl	r3, r4, #1
   1c194:	sub	ip, r4, #48	; 0x30
   1c198:	str	ip, [sp]
   1c19c:	ldr	ip, [sp, #8]
   1c1a0:	mov	r2, #1
   1c1a4:	ldr	r1, [r0]
   1c1a8:	ldrh	r1, [r1, r3]
   1c1ac:	and	r1, r1, #1024	; 0x400
   1c1b0:	uxth	r1, r1
   1c1b4:	cmp	r1, #0
   1c1b8:	movne	r1, r6
   1c1bc:	strb	r1, [ip, r4]
   1c1c0:	ldr	r1, [r0]
   1c1c4:	ldr	ip, [sp]
   1c1c8:	ldrh	r1, [r1, r3]
   1c1cc:	and	r1, r1, #256	; 0x100
   1c1d0:	uxth	r1, r1
   1c1d4:	cmp	r1, #0
   1c1d8:	movne	r1, r6
   1c1dc:	strb	r1, [r7, r4]
   1c1e0:	ldr	r1, [r0]
   1c1e4:	ldrh	r1, [r1, r3]
   1c1e8:	and	r1, r1, #512	; 0x200
   1c1ec:	uxth	r1, r1
   1c1f0:	cmp	r1, #0
   1c1f4:	movne	r1, r6
   1c1f8:	cmp	ip, #10
   1c1fc:	ldr	ip, [pc, #316]	; 1c340 <fputs@plt+0x13008>
   1c200:	strb	r1, [ip, r4]
   1c204:	add	ip, ip, #256	; 0x100
   1c208:	movcc	r1, r6
   1c20c:	movcs	r1, r5
   1c210:	strb	r1, [ip, r4]
   1c214:	ldr	r1, [r0]
   1c218:	ldr	ip, [sp, #12]
   1c21c:	ldrh	r1, [r1, r3]
   1c220:	and	r1, r1, #4096	; 0x1000
   1c224:	uxth	r1, r1
   1c228:	cmp	r1, #0
   1c22c:	movne	r1, r6
   1c230:	strb	r1, [fp, r4]
   1c234:	ldr	r1, [r0]
   1c238:	ldrh	r1, [r1, r3]
   1c23c:	and	r1, r1, #8192	; 0x2000
   1c240:	uxth	r1, r1
   1c244:	cmp	r1, #0
   1c248:	movne	r1, r6
   1c24c:	strb	r1, [sl, r4]
   1c250:	ldr	r1, [r0]
   1c254:	ldrh	r1, [r1, r3]
   1c258:	and	r1, r1, #4
   1c25c:	uxth	r1, r1
   1c260:	cmp	r1, #0
   1c264:	movne	r1, r6
   1c268:	strb	r1, [r9, r4]
   1c26c:	ldr	r1, [r0]
   1c270:	ldrh	r1, [r1, r3]
   1c274:	and	r1, r1, #8
   1c278:	uxth	r1, r1
   1c27c:	cmp	r1, #0
   1c280:	movne	r1, r6
   1c284:	strb	r1, [r8, r4]
   1c288:	ldr	r1, [r0]
   1c28c:	ldrh	r1, [r1, r3]
   1c290:	and	r1, r1, #16384	; 0x4000
   1c294:	uxth	r1, r1
   1c298:	cmp	r1, #0
   1c29c:	movne	r1, r6
   1c2a0:	strb	r1, [ip, r4]
   1c2a4:	ldr	r1, [r0]
   1c2a8:	ldr	ip, [sp, #4]
   1c2ac:	ldrh	r1, [r1, r3]
   1c2b0:	and	r1, r1, #32768	; 0x8000
   1c2b4:	uxth	r1, r1
   1c2b8:	cmp	r1, #0
   1c2bc:	movne	r1, r6
   1c2c0:	strb	r1, [ip, r4]
   1c2c4:	ldr	r1, [r0]
   1c2c8:	ldrh	r3, [r1, r3]
   1c2cc:	tst	r3, #2
   1c2d0:	bne	1c2d8 <fputs@plt+0x12fa0>
   1c2d4:	mov	r2, #0
   1c2d8:	ldr	r3, [sp, #16]
   1c2dc:	strb	r2, [r3, r4]
   1c2e0:	add	r4, r4, #1
   1c2e4:	cmp	r4, #256	; 0x100
   1c2e8:	beq	1c334 <fputs@plt+0x12ffc>
   1c2ec:	bics	r3, r4, #127	; 0x7f
   1c2f0:	beq	1c18c <fputs@plt+0x12e54>
   1c2f4:	ldr	ip, [sp, #8]
   1c2f8:	ldr	r3, [pc, #64]	; 1c340 <fputs@plt+0x13008>
   1c2fc:	strb	r5, [r7, r4]
   1c300:	strb	r5, [ip, r4]
   1c304:	add	ip, r3, #256	; 0x100
   1c308:	strb	r5, [r3, r4]
   1c30c:	strb	r5, [ip, r4]
   1c310:	ldr	r3, [sp, #12]
   1c314:	ldr	ip, [sp, #4]
   1c318:	strb	r5, [fp, r4]
   1c31c:	strb	r5, [sl, r4]
   1c320:	strb	r5, [r9, r4]
   1c324:	strb	r5, [r8, r4]
   1c328:	strb	r5, [r3, r4]
   1c32c:	strb	r5, [ip, r4]
   1c330:	b	1c2d4 <fputs@plt+0x12f9c>
   1c334:	ldr	r0, [sp, #20]
   1c338:	add	sp, sp, #28
   1c33c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c340:	andeq	r5, r3, ip, lsl r2
   1c344:	cmp	r1, #0
   1c348:	movw	r3, #24576	; 0x6000
   1c34c:	movt	r3, #2
   1c350:	mov	ip, #1
   1c354:	str	ip, [r0]
   1c358:	moveq	r1, r3
   1c35c:	str	r1, [r0, #8]
   1c360:	bx	lr
   1c364:	mov	r2, #0
   1c368:	str	r2, [r0]
   1c36c:	bx	lr
   1c370:	mov	r2, #3
   1c374:	str	r1, [r0, #8]
   1c378:	str	r2, [r0]
   1c37c:	bx	lr
   1c380:	mov	r2, #4
   1c384:	str	r1, [r0, #8]
   1c388:	str	r2, [r0]
   1c38c:	bx	lr
   1c390:	mov	r2, #2
   1c394:	strb	r1, [r0, #8]
   1c398:	str	r2, [r0]
   1c39c:	bx	lr
   1c3a0:	mov	r2, #2
   1c3a4:	strb	r1, [r0, #8]
   1c3a8:	str	r2, [r0]
   1c3ac:	bx	lr
   1c3b0:	mov	r2, #5
   1c3b4:	vstr	d0, [r0, #8]
   1c3b8:	str	r2, [r0]
   1c3bc:	bx	lr
   1c3c0:	ldr	r0, [r0]
   1c3c4:	rsbs	r0, r0, #1
   1c3c8:	movcc	r0, #0
   1c3cc:	bx	lr
   1c3d0:	ldr	r3, [r0]
   1c3d4:	push	{r4, r5, lr}
   1c3d8:	sub	r3, r3, #1
   1c3dc:	sub	sp, sp, #12
   1c3e0:	cmp	r3, #4
   1c3e4:	ldrls	pc, [pc, r3, lsl #2]
   1c3e8:	b	1c424 <fputs@plt+0x130ec>
   1c3ec:	andeq	ip, r1, ip, asr #8
   1c3f0:	andeq	ip, r1, r8, ror #8
   1c3f4:	andeq	ip, r1, r4, lsl #9
   1c3f8:	andeq	ip, r1, ip, lsr #8
   1c3fc:	andeq	ip, r1, r0, lsl #8
   1c400:	ldrd	r4, [r0, #8]
   1c404:	movw	r3, #12392	; 0x3068
   1c408:	movt	r3, #3
   1c40c:	movw	r2, #24584	; 0x6008
   1c410:	mov	r1, #1
   1c414:	movt	r2, #2
   1c418:	ldr	r0, [r3]
   1c41c:	strd	r4, [sp]
   1c420:	bl	9248 <__fprintf_chk@plt>
   1c424:	add	sp, sp, #12
   1c428:	pop	{r4, r5, pc}
   1c42c:	ldr	r0, [r0, #8]
   1c430:	bl	211e0 <fputs@plt+0x17ea8>
   1c434:	movw	r3, #12392	; 0x3068
   1c438:	movt	r3, #3
   1c43c:	ldr	r1, [r3]
   1c440:	add	sp, sp, #12
   1c444:	pop	{r4, r5, lr}
   1c448:	b	9338 <fputs@plt>
   1c44c:	movw	r3, #12392	; 0x3068
   1c450:	movt	r3, #3
   1c454:	ldr	r0, [r0, #8]
   1c458:	ldr	r1, [r3]
   1c45c:	add	sp, sp, #12
   1c460:	pop	{r4, r5, lr}
   1c464:	b	9338 <fputs@plt>
   1c468:	movw	r3, #12392	; 0x3068
   1c46c:	movt	r3, #3
   1c470:	ldrb	r0, [r0, #8]
   1c474:	ldr	r1, [r3]
   1c478:	add	sp, sp, #12
   1c47c:	pop	{r4, r5, lr}
   1c480:	b	92fc <_IO_putc@plt>
   1c484:	ldr	r0, [r0, #8]
   1c488:	bl	21158 <fputs@plt+0x17e20>
   1c48c:	movw	r3, #12392	; 0x3068
   1c490:	movt	r3, #3
   1c494:	ldr	r1, [r3]
   1c498:	add	sp, sp, #12
   1c49c:	pop	{r4, r5, lr}
   1c4a0:	b	9338 <fputs@plt>
   1c4a4:	push	{r4, r5, r6, r7, r8, lr}
   1c4a8:	subs	r4, r0, #0
   1c4ac:	mov	r6, r1
   1c4b0:	mov	r7, r2
   1c4b4:	mov	r8, r3
   1c4b8:	beq	1c5f0 <fputs@plt+0x132b8>
   1c4bc:	movw	r5, #12392	; 0x3068
   1c4c0:	movt	r5, #3
   1c4c4:	ldrb	r0, [r4]
   1c4c8:	cmp	r0, #0
   1c4cc:	beq	1c54c <fputs@plt+0x13214>
   1c4d0:	cmp	r0, #37	; 0x25
   1c4d4:	bne	1c5a4 <fputs@plt+0x1326c>
   1c4d8:	ldrb	ip, [r4, #1]
   1c4dc:	add	r4, r4, #2
   1c4e0:	sub	ip, ip, #37	; 0x25
   1c4e4:	cmp	ip, #14
   1c4e8:	ldrls	pc, [pc, ip, lsl #2]
   1c4ec:	b	1c590 <fputs@plt+0x13258>
   1c4f0:	andeq	ip, r1, r0, lsl #11
   1c4f4:	muleq	r1, r0, r5
   1c4f8:	muleq	r1, r0, r5
   1c4fc:	muleq	r1, r0, r5
   1c500:	muleq	r1, r0, r5
   1c504:	muleq	r1, r0, r5
   1c508:	muleq	r1, r0, r5
   1c50c:	muleq	r1, r0, r5
   1c510:	muleq	r1, r0, r5
   1c514:	muleq	r1, r0, r5
   1c518:	muleq	r1, r0, r5
   1c51c:	muleq	r1, r0, r5
   1c520:	andeq	ip, r1, r8, ror #10
   1c524:	andeq	ip, r1, r0, asr r5
   1c528:	andeq	ip, r1, ip, lsr #10
   1c52c:	ldr	r3, [r8]
   1c530:	cmp	r3, #0
   1c534:	beq	1c5b4 <fputs@plt+0x1327c>
   1c538:	mov	r0, r8
   1c53c:	bl	1c3d0 <fputs@plt+0x13098>
   1c540:	ldrb	r0, [r4]
   1c544:	cmp	r0, #0
   1c548:	bne	1c4d0 <fputs@plt+0x13198>
   1c54c:	pop	{r4, r5, r6, r7, r8, pc}
   1c550:	ldr	r3, [r7]
   1c554:	cmp	r3, #0
   1c558:	beq	1c5dc <fputs@plt+0x132a4>
   1c55c:	mov	r0, r7
   1c560:	bl	1c3d0 <fputs@plt+0x13098>
   1c564:	b	1c4c4 <fputs@plt+0x1318c>
   1c568:	ldr	r3, [r6]
   1c56c:	cmp	r3, #0
   1c570:	beq	1c5c8 <fputs@plt+0x13290>
   1c574:	mov	r0, r6
   1c578:	bl	1c3d0 <fputs@plt+0x13098>
   1c57c:	b	1c4c4 <fputs@plt+0x1318c>
   1c580:	ldr	r1, [r5]
   1c584:	mov	r0, #37	; 0x25
   1c588:	bl	9254 <fputc@plt>
   1c58c:	b	1c4c4 <fputs@plt+0x1318c>
   1c590:	movw	r1, #24588	; 0x600c
   1c594:	mov	r0, #121	; 0x79
   1c598:	movt	r1, #2
   1c59c:	bl	1b474 <fputs@plt+0x1213c>
   1c5a0:	b	1c4c4 <fputs@plt+0x1318c>
   1c5a4:	ldr	r1, [r5]
   1c5a8:	add	r4, r4, #1
   1c5ac:	bl	92fc <_IO_putc@plt>
   1c5b0:	b	1c4c4 <fputs@plt+0x1318c>
   1c5b4:	movw	r1, #24588	; 0x600c
   1c5b8:	mov	r0, #117	; 0x75
   1c5bc:	movt	r1, #2
   1c5c0:	bl	1b474 <fputs@plt+0x1213c>
   1c5c4:	b	1c538 <fputs@plt+0x13200>
   1c5c8:	movw	r1, #24588	; 0x600c
   1c5cc:	mov	r0, #109	; 0x6d
   1c5d0:	movt	r1, #2
   1c5d4:	bl	1b474 <fputs@plt+0x1213c>
   1c5d8:	b	1c574 <fputs@plt+0x1323c>
   1c5dc:	movw	r1, #24588	; 0x600c
   1c5e0:	mov	r0, #113	; 0x71
   1c5e4:	movt	r1, #2
   1c5e8:	bl	1b474 <fputs@plt+0x1213c>
   1c5ec:	b	1c55c <fputs@plt+0x13224>
   1c5f0:	movw	r1, #24588	; 0x600c
   1c5f4:	mov	r0, #99	; 0x63
   1c5f8:	movt	r1, #2
   1c5fc:	bl	1b474 <fputs@plt+0x1213c>
   1c600:	b	1c4bc <fputs@plt+0x13184>
   1c604:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c608:	movw	ip, #26864	; 0x68f0
   1c60c:	sub	sp, sp, #20
   1c610:	movt	ip, #3
   1c614:	movw	r4, #12392	; 0x3068
   1c618:	mov	r5, r0
   1c61c:	str	r1, [sp, #12]
   1c620:	mov	sl, r2
   1c624:	ldr	r1, [ip]
   1c628:	mov	r6, r3
   1c62c:	ldr	fp, [sp, #56]	; 0x38
   1c630:	movt	r4, #3
   1c634:	cmp	r1, #0
   1c638:	ldr	r9, [sp, #60]	; 0x3c
   1c63c:	ldr	r8, [sp, #64]	; 0x40
   1c640:	ldr	r7, [sp, #68]	; 0x44
   1c644:	beq	1c664 <fputs@plt+0x1332c>
   1c648:	mov	r3, r1
   1c64c:	movw	r2, #24600	; 0x6018
   1c650:	mov	r1, #1
   1c654:	ldr	r0, [r4]
   1c658:	movt	r2, #2
   1c65c:	bl	9248 <__fprintf_chk@plt>
   1c660:	mov	r1, #1
   1c664:	mvn	r3, sl
   1c668:	cmp	r5, #0
   1c66c:	lsr	r3, r3, #31
   1c670:	moveq	r3, #0
   1c674:	cmp	r3, #0
   1c678:	beq	1c6cc <fputs@plt+0x13394>
   1c67c:	mov	r0, r5
   1c680:	movw	r1, #21996	; 0x55ec
   1c684:	movt	r1, #2
   1c688:	bl	9314 <strcmp@plt>
   1c68c:	movw	r3, #21852	; 0x555c
   1c690:	ldr	r2, [sp, #12]
   1c694:	movt	r3, #2
   1c698:	cmp	r0, #0
   1c69c:	ldr	r0, [r4]
   1c6a0:	moveq	r5, r3
   1c6a4:	cmp	r2, #0
   1c6a8:	mov	r3, r5
   1c6ac:	beq	1c760 <fputs@plt+0x13428>
   1c6b0:	str	r2, [sp]
   1c6b4:	mov	r1, #1
   1c6b8:	movw	r2, #24604	; 0x601c
   1c6bc:	str	sl, [sp, #4]
   1c6c0:	movt	r2, #2
   1c6c4:	bl	9248 <__fprintf_chk@plt>
   1c6c8:	mov	r1, #1
   1c6cc:	cmp	r6, #0
   1c6d0:	beq	1c744 <fputs@plt+0x1340c>
   1c6d4:	cmp	r6, #2
   1c6d8:	beq	1c71c <fputs@plt+0x133e4>
   1c6dc:	cmp	r1, #0
   1c6e0:	bne	1c734 <fputs@plt+0x133fc>
   1c6e4:	mov	r2, r8
   1c6e8:	mov	r3, r7
   1c6ec:	mov	r0, fp
   1c6f0:	mov	r1, r9
   1c6f4:	bl	1c4a4 <fputs@plt+0x1316c>
   1c6f8:	ldr	r1, [r4]
   1c6fc:	mov	r0, #10
   1c700:	bl	9254 <fputc@plt>
   1c704:	ldr	r0, [r4]
   1c708:	bl	9164 <fflush@plt>
   1c70c:	cmp	r6, #2
   1c710:	beq	1c77c <fputs@plt+0x13444>
   1c714:	add	sp, sp, #20
   1c718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c71c:	movw	r0, #24624	; 0x6030
   1c720:	mov	r1, #1
   1c724:	movt	r0, #2
   1c728:	mov	r2, #12
   1c72c:	ldr	r3, [r4]
   1c730:	bl	91f4 <fwrite@plt>
   1c734:	ldr	r1, [r4]
   1c738:	mov	r0, #32
   1c73c:	bl	9254 <fputc@plt>
   1c740:	b	1c6e4 <fputs@plt+0x133ac>
   1c744:	movw	r0, #24640	; 0x6040
   1c748:	mov	r1, #1
   1c74c:	mov	r2, #8
   1c750:	ldr	r3, [r4]
   1c754:	movt	r0, #2
   1c758:	bl	91f4 <fwrite@plt>
   1c75c:	b	1c734 <fputs@plt+0x133fc>
   1c760:	mov	r1, #1
   1c764:	str	sl, [sp]
   1c768:	movw	r2, #24616	; 0x6028
   1c76c:	movt	r2, #2
   1c770:	bl	9248 <__fprintf_chk@plt>
   1c774:	mov	r1, #1
   1c778:	b	1c6cc <fputs@plt+0x13394>
   1c77c:	add	sp, sp, #20
   1c780:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c784:	b	1c92c <fputs@plt+0x135f4>
   1c788:	push	{r4, r5, r6, lr}
   1c78c:	movw	ip, #20700	; 0x50dc
   1c790:	sub	sp, sp, #16
   1c794:	movt	ip, #3
   1c798:	movw	r4, #20704	; 0x50e0
   1c79c:	movw	lr, #20708	; 0x50e4
   1c7a0:	movt	r4, #3
   1c7a4:	movt	lr, #3
   1c7a8:	ldr	r6, [r4]
   1c7ac:	mov	r4, r0
   1c7b0:	ldr	r5, [lr]
   1c7b4:	ldr	lr, [ip]
   1c7b8:	ldr	ip, [sp, #32]
   1c7bc:	mov	r0, r6
   1c7c0:	str	r1, [sp]
   1c7c4:	mov	r1, r5
   1c7c8:	str	r2, [sp, #4]
   1c7cc:	mov	r2, lr
   1c7d0:	str	r3, [sp, #8]
   1c7d4:	mov	r3, r4
   1c7d8:	str	ip, [sp, #12]
   1c7dc:	bl	1c604 <fputs@plt+0x132cc>
   1c7e0:	add	sp, sp, #16
   1c7e4:	pop	{r4, r5, r6, pc}
   1c7e8:	push	{lr}		; (str lr, [sp, #-4]!)
   1c7ec:	sub	sp, sp, #12
   1c7f0:	mov	lr, r1
   1c7f4:	mov	ip, r2
   1c7f8:	mov	r1, r0
   1c7fc:	str	r3, [sp]
   1c800:	mov	r2, lr
   1c804:	mov	r0, #1
   1c808:	mov	r3, ip
   1c80c:	bl	1c788 <fputs@plt+0x13450>
   1c810:	add	sp, sp, #12
   1c814:	pop	{pc}		; (ldr pc, [sp], #4)
   1c818:	push	{lr}		; (str lr, [sp, #-4]!)
   1c81c:	sub	sp, sp, #12
   1c820:	mov	lr, r1
   1c824:	mov	ip, r2
   1c828:	mov	r1, r0
   1c82c:	str	r3, [sp]
   1c830:	mov	r2, lr
   1c834:	mov	r0, #0
   1c838:	mov	r3, ip
   1c83c:	bl	1c788 <fputs@plt+0x13450>
   1c840:	add	sp, sp, #12
   1c844:	pop	{pc}		; (ldr pc, [sp], #4)
   1c848:	push	{lr}		; (str lr, [sp, #-4]!)
   1c84c:	sub	sp, sp, #12
   1c850:	mov	lr, r1
   1c854:	mov	ip, r2
   1c858:	mov	r1, r0
   1c85c:	str	r3, [sp]
   1c860:	mov	r2, lr
   1c864:	mov	r0, #2
   1c868:	mov	r3, ip
   1c86c:	bl	1c788 <fputs@plt+0x13450>
   1c870:	add	sp, sp, #12
   1c874:	pop	{pc}		; (ldr pc, [sp], #4)
   1c878:	push	{r4, lr}
   1c87c:	sub	sp, sp, #16
   1c880:	mov	r4, r1
   1c884:	mov	r1, #0
   1c888:	ldr	lr, [sp, #24]
   1c88c:	ldr	ip, [sp, #28]
   1c890:	str	r2, [sp]
   1c894:	mov	r2, r4
   1c898:	str	r3, [sp, #4]
   1c89c:	mov	r3, #1
   1c8a0:	str	lr, [sp, #8]
   1c8a4:	str	ip, [sp, #12]
   1c8a8:	bl	1c604 <fputs@plt+0x132cc>
   1c8ac:	add	sp, sp, #16
   1c8b0:	pop	{r4, pc}
   1c8b4:	push	{r4, lr}
   1c8b8:	sub	sp, sp, #16
   1c8bc:	mov	r4, r1
   1c8c0:	mov	r1, #0
   1c8c4:	ldr	lr, [sp, #24]
   1c8c8:	ldr	ip, [sp, #28]
   1c8cc:	str	r2, [sp]
   1c8d0:	mov	r2, r4
   1c8d4:	str	r3, [sp, #4]
   1c8d8:	mov	r3, r1
   1c8dc:	str	lr, [sp, #8]
   1c8e0:	str	ip, [sp, #12]
   1c8e4:	bl	1c604 <fputs@plt+0x132cc>
   1c8e8:	add	sp, sp, #16
   1c8ec:	pop	{r4, pc}
   1c8f0:	push	{r4, lr}
   1c8f4:	sub	sp, sp, #16
   1c8f8:	mov	r4, r1
   1c8fc:	mov	r1, #0
   1c900:	ldr	lr, [sp, #24]
   1c904:	ldr	ip, [sp, #28]
   1c908:	str	r2, [sp]
   1c90c:	mov	r2, r4
   1c910:	str	r3, [sp, #4]
   1c914:	mov	r3, #2
   1c918:	str	lr, [sp, #8]
   1c91c:	str	ip, [sp, #12]
   1c920:	bl	1c604 <fputs@plt+0x132cc>
   1c924:	add	sp, sp, #16
   1c928:	pop	{r4, pc}
   1c92c:	push	{r3, lr}
   1c930:	mov	r0, #3
   1c934:	bl	9320 <exit@plt>
   1c938:	bx	lr
   1c93c:	push	{r3, r4, r5, lr}
   1c940:	subs	r4, r0, #0
   1c944:	beq	1c9b4 <fputs@plt+0x1367c>
   1c948:	ldrb	r3, [r4]
   1c94c:	movw	r5, #21788	; 0x551c
   1c950:	movt	r5, #3
   1c954:	ldrb	r3, [r5, r3]
   1c958:	cmp	r3, #0
   1c95c:	beq	1c97c <fputs@plt+0x13644>
   1c960:	add	r3, r4, #1
   1c964:	mov	r4, r3
   1c968:	add	r3, r3, #1
   1c96c:	ldrb	r2, [r4]
   1c970:	ldrb	r2, [r5, r2]
   1c974:	cmp	r2, #0
   1c978:	bne	1c964 <fputs@plt+0x1362c>
   1c97c:	mov	r0, r4
   1c980:	mov	r1, #0
   1c984:	bl	90e0 <strchr@plt>
   1c988:	cmp	r0, r4
   1c98c:	bls	1c9ac <fputs@plt+0x13674>
   1c990:	ldrb	r3, [r0, #-1]
   1c994:	ldrb	r3, [r5, r3]
   1c998:	cmp	r3, #0
   1c99c:	beq	1c9ac <fputs@plt+0x13674>
   1c9a0:	sub	r0, r0, #1
   1c9a4:	cmp	r0, r4
   1c9a8:	bne	1c990 <fputs@plt+0x13658>
   1c9ac:	mov	r3, #0
   1c9b0:	strb	r3, [r0]
   1c9b4:	mov	r0, r4
   1c9b8:	pop	{r3, r4, r5, pc}
   1c9bc:	ldr	r1, [r0, #56]	; 0x38
   1c9c0:	push	{r3, r4, r5, r6, r7, lr}
   1c9c4:	cmp	r1, #0
   1c9c8:	ldr	r3, [pc, #276]	; 1cae4 <fputs@plt+0x137ac>
   1c9cc:	mov	r6, r0
   1c9d0:	movgt	r4, #0
   1c9d4:	movgt	r5, r4
   1c9d8:	str	r3, [r0]
   1c9dc:	ldr	r3, [r0, #52]	; 0x34
   1c9e0:	ble	1ca10 <fputs@plt+0x136d8>
   1c9e4:	add	r2, r3, r4
   1c9e8:	add	r5, r5, #1
   1c9ec:	add	r4, r4, #36	; 0x24
   1c9f0:	ldr	r0, [r2, #32]
   1c9f4:	cmp	r0, #0
   1c9f8:	beq	1ca08 <fputs@plt+0x136d0>
   1c9fc:	bl	9278 <_ZdaPv@plt>
   1ca00:	ldr	r3, [r6, #52]	; 0x34
   1ca04:	ldr	r1, [r6, #56]	; 0x38
   1ca08:	cmp	r1, r5
   1ca0c:	bgt	1c9e4 <fputs@plt+0x136ac>
   1ca10:	cmp	r3, #0
   1ca14:	beq	1ca20 <fputs@plt+0x136e8>
   1ca18:	mov	r0, r3
   1ca1c:	bl	9278 <_ZdaPv@plt>
   1ca20:	ldr	r0, [r6, #44]	; 0x2c
   1ca24:	cmp	r0, #0
   1ca28:	beq	1ca30 <fputs@plt+0x136f8>
   1ca2c:	bl	9278 <_ZdaPv@plt>
   1ca30:	ldr	r3, [r6, #8]
   1ca34:	cmp	r3, #0
   1ca38:	beq	1ca84 <fputs@plt+0x1374c>
   1ca3c:	mov	r5, #0
   1ca40:	movw	r7, #2012	; 0x7dc
   1ca44:	ldr	r0, [r3, r5]
   1ca48:	cmp	r0, #0
   1ca4c:	beq	1ca68 <fputs@plt+0x13730>
   1ca50:	ldr	r4, [r0, #12]
   1ca54:	bl	21e30 <_ZdlPv@@Base>
   1ca58:	cmp	r4, #0
   1ca5c:	mov	r0, r4
   1ca60:	bne	1ca50 <fputs@plt+0x13718>
   1ca64:	ldr	r3, [r6, #8]
   1ca68:	add	r5, r5, #4
   1ca6c:	cmp	r5, r7
   1ca70:	bne	1ca44 <fputs@plt+0x1370c>
   1ca74:	cmp	r3, #0
   1ca78:	beq	1ca84 <fputs@plt+0x1374c>
   1ca7c:	mov	r0, r3
   1ca80:	bl	9278 <_ZdaPv@plt>
   1ca84:	ldr	r0, [r6, #20]
   1ca88:	cmp	r0, #0
   1ca8c:	beq	1ca94 <fputs@plt+0x1375c>
   1ca90:	bl	9278 <_ZdaPv@plt>
   1ca94:	ldr	r0, [r6, #24]
   1ca98:	cmp	r0, #0
   1ca9c:	beq	1caa4 <fputs@plt+0x1376c>
   1caa0:	bl	9278 <_ZdaPv@plt>
   1caa4:	ldr	r4, [r6, #64]	; 0x40
   1caa8:	cmp	r4, #0
   1caac:	beq	1cadc <fputs@plt+0x137a4>
   1cab0:	ldr	r0, [r4, #8]
   1cab4:	ldr	r3, [r4]
   1cab8:	cmp	r0, #0
   1cabc:	str	r3, [r6, #64]	; 0x40
   1cac0:	beq	1cac8 <fputs@plt+0x13790>
   1cac4:	bl	9278 <_ZdaPv@plt>
   1cac8:	mov	r0, r4
   1cacc:	bl	21e30 <_ZdlPv@@Base>
   1cad0:	ldr	r4, [r6, #64]	; 0x40
   1cad4:	cmp	r4, #0
   1cad8:	bne	1cab0 <fputs@plt+0x13778>
   1cadc:	mov	r0, r6
   1cae0:	pop	{r3, r4, r5, r6, r7, pc}
   1cae4:	andeq	r6, r2, r8, asr r0
   1cae8:	push	{r4, lr}
   1caec:	mov	r4, r0
   1caf0:	bl	1c9bc <fputs@plt+0x13684>
   1caf4:	mov	r0, r4
   1caf8:	bl	21e30 <_ZdlPv@@Base>
   1cafc:	mov	r0, r4
   1cb00:	pop	{r4, pc}
   1cb04:	cmp	r1, #0
   1cb08:	cmpge	r2, #0
   1cb0c:	push	{r3, r4, r5, r6, r7, lr}
   1cb10:	mov	r4, r1
   1cb14:	mov	r5, r2
   1cb18:	mov	r6, r0
   1cb1c:	ble	1cb6c <fputs@plt+0x13834>
   1cb20:	cmp	r4, #0
   1cb24:	beq	1cb64 <fputs@plt+0x1382c>
   1cb28:	add	r7, r5, r5, lsr #31
   1cb2c:	cmp	r6, #0
   1cb30:	asr	r7, r7, #1
   1cb34:	blt	1cbb4 <fputs@plt+0x1387c>
   1cb38:	movw	r0, #65535	; 0xffff
   1cb3c:	movt	r0, #32767	; 0x7fff
   1cb40:	rsb	r0, r7, r0
   1cb44:	mov	r1, r4
   1cb48:	bl	929c <__aeabi_idiv@plt>
   1cb4c:	cmp	r6, r0
   1cb50:	bgt	1cb80 <fputs@plt+0x13848>
   1cb54:	mla	r0, r4, r6, r7
   1cb58:	mov	r1, r5
   1cb5c:	bl	929c <__aeabi_idiv@plt>
   1cb60:	pop	{r3, r4, r5, r6, r7, pc}
   1cb64:	mov	r0, r4
   1cb68:	pop	{r3, r4, r5, r6, r7, pc}
   1cb6c:	movw	r1, #24776	; 0x60c8
   1cb70:	mov	r0, #236	; 0xec
   1cb74:	movt	r1, #2
   1cb78:	bl	1b474 <fputs@plt+0x1213c>
   1cb7c:	b	1cb20 <fputs@plt+0x137e8>
   1cb80:	vmov	s11, r6
   1cb84:	vcvt.f64.s32	d6, s11
   1cb88:	vmov	s11, r4
   1cb8c:	vcvt.f64.s32	d7, s11
   1cb90:	vmov	s11, r5
   1cb94:	vmul.f64	d7, d6, d7
   1cb98:	vcvt.f64.s32	d6, s11
   1cb9c:	vdiv.f64	d7, d7, d6
   1cba0:	vmov.f64	d6, #96	; 0x3f000000  0.5
   1cba4:	vadd.f64	d7, d7, d6
   1cba8:	vcvt.s32.f64	s13, d7
   1cbac:	vmov	r0, s13
   1cbb0:	pop	{r3, r4, r5, r6, r7, pc}
   1cbb4:	rsb	r0, r7, #-2147483648	; 0x80000000
   1cbb8:	mov	r1, r4
   1cbbc:	bl	91c4 <__aeabi_uidiv@plt>
   1cbc0:	rsb	r3, r6, #0
   1cbc4:	cmp	r3, r0
   1cbc8:	bls	1cc00 <fputs@plt+0x138c8>
   1cbcc:	vmov	s15, r6
   1cbd0:	vmov	s11, r4
   1cbd4:	vcvt.f64.s32	d6, s15
   1cbd8:	vcvt.f64.s32	d7, s11
   1cbdc:	vmov	s11, r5
   1cbe0:	vmul.f64	d7, d6, d7
   1cbe4:	vcvt.f64.s32	d6, s11
   1cbe8:	vdiv.f64	d7, d7, d6
   1cbec:	vmov.f64	d6, #96	; 0x3f000000  0.5
   1cbf0:	vsub.f64	d7, d7, d6
   1cbf4:	vcvt.s32.f64	s13, d7
   1cbf8:	vmov	r0, s13
   1cbfc:	pop	{r3, r4, r5, r6, r7, pc}
   1cc00:	mul	r0, r4, r6
   1cc04:	mov	r1, r5
   1cc08:	rsb	r0, r7, r0
   1cc0c:	bl	929c <__aeabi_idiv@plt>
   1cc10:	pop	{r3, r4, r5, r6, r7, pc}
   1cc14:	cmp	r1, #0
   1cc18:	cmpge	r2, #0
   1cc1c:	push	{r3, r4, r5, r6, r7, lr}
   1cc20:	mov	r4, r1
   1cc24:	mov	r5, r2
   1cc28:	mov	r6, r0
   1cc2c:	mov	r7, r3
   1cc30:	ble	1cc90 <fputs@plt+0x13958>
   1cc34:	cmp	r3, #0
   1cc38:	ble	1cc90 <fputs@plt+0x13958>
   1cc3c:	cmp	r4, #0
   1cc40:	beq	1cca8 <fputs@plt+0x13970>
   1cc44:	cmp	r6, #0
   1cc48:	blt	1ccb0 <fputs@plt+0x13978>
   1cc4c:	vmov	s7, r6
   1cc50:	vldr	d7, [pc, #160]	; 1ccf8 <fputs@plt+0x139c0>
   1cc54:	vmov	s9, r4
   1cc58:	vcvt.f64.s32	d5, s7
   1cc5c:	vmov	s7, r7
   1cc60:	vcvt.f64.s32	d6, s9
   1cc64:	vmul.f64	d5, d5, d6
   1cc68:	vmov	s13, r5
   1cc6c:	vcvt.f64.s32	d4, s13
   1cc70:	vcvt.f64.s32	d6, s7
   1cc74:	vdiv.f64	d5, d5, d4
   1cc78:	vdiv.f64	d6, d6, d7
   1cc7c:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1cc80:	vmla.f64	d7, d5, d6
   1cc84:	vcvt.s32.f64	s9, d7
   1cc88:	vmov	r0, s9
   1cc8c:	pop	{r3, r4, r5, r6, r7, pc}
   1cc90:	movw	r1, #24776	; 0x60c8
   1cc94:	mov	r0, #254	; 0xfe
   1cc98:	movt	r1, #2
   1cc9c:	bl	1b474 <fputs@plt+0x1213c>
   1cca0:	cmp	r4, #0
   1cca4:	bne	1cc44 <fputs@plt+0x1390c>
   1cca8:	mov	r0, r4
   1ccac:	pop	{r3, r4, r5, r6, r7, pc}
   1ccb0:	vmov	s13, r6
   1ccb4:	vldr	d7, [pc, #60]	; 1ccf8 <fputs@plt+0x139c0>
   1ccb8:	vmov	s7, r4
   1ccbc:	vcvt.f64.s32	d5, s13
   1ccc0:	vcvt.f64.s32	d6, s7
   1ccc4:	vmov	s7, r7
   1ccc8:	vmul.f64	d5, d5, d6
   1cccc:	vmov	s13, r5
   1ccd0:	vcvt.f64.s32	d4, s13
   1ccd4:	vcvt.f64.s32	d6, s7
   1ccd8:	vdiv.f64	d5, d5, d4
   1ccdc:	vdiv.f64	d6, d6, d7
   1cce0:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1cce4:	vnmls.f64	d7, d5, d6
   1cce8:	vcvt.s32.f64	s9, d7
   1ccec:	vmov	r0, s9
   1ccf0:	pop	{r3, r4, r5, r6, r7, pc}
   1ccf4:	nop	{0}
   1ccf8:	andeq	r0, r0, r0
   1ccfc:	addmi	r4, pc, r0
   1cd00:	push	{r4, lr}
   1cd04:	sub	sp, sp, #8
   1cd08:	ldr	lr, [r0, #4]
   1cd0c:	mov	r4, r1
   1cd10:	ldr	ip, [sp, #16]
   1cd14:	ldr	r1, [r0, #8]
   1cd18:	mov	r0, r2
   1cd1c:	str	r3, [sp]
   1cd20:	mov	r2, r4
   1cd24:	mov	r3, r0
   1cd28:	str	ip, [sp, #4]
   1cd2c:	mov	r0, lr
   1cd30:	bl	1c878 <fputs@plt+0x13540>
   1cd34:	add	sp, sp, #8
   1cd38:	pop	{r4, pc}
   1cd3c:	mov	ip, #1
   1cd40:	str	r1, [r0]
   1cd44:	str	r2, [r0, #4]
   1cd48:	mov	r1, #0
   1cd4c:	str	ip, [r0, #16]
   1cd50:	str	r1, [r0, #8]
   1cd54:	str	r1, [r0, #12]
   1cd58:	str	r1, [r0, #20]
   1cd5c:	str	r1, [r0, #24]
   1cd60:	bx	lr
   1cd64:	push	{r4, lr}
   1cd68:	mov	r4, r0
   1cd6c:	ldr	r0, [r0, #24]
   1cd70:	cmp	r0, #0
   1cd74:	beq	1cd7c <fputs@plt+0x13a44>
   1cd78:	bl	9278 <_ZdaPv@plt>
   1cd7c:	ldr	r0, [r4, #4]
   1cd80:	cmp	r0, #0
   1cd84:	beq	1cd8c <fputs@plt+0x13a54>
   1cd88:	bl	9278 <_ZdaPv@plt>
   1cd8c:	ldr	r0, [r4]
   1cd90:	cmp	r0, #0
   1cd94:	beq	1cd9c <fputs@plt+0x13a64>
   1cd98:	bl	90a4 <fclose@plt>
   1cd9c:	mov	r0, r4
   1cda0:	pop	{r4, pc}
   1cda4:	movw	r1, #12328	; 0x3028
   1cda8:	movt	r1, #3
   1cdac:	ldr	r3, [r0]
   1cdb0:	ldr	r2, [r1]
   1cdb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cdb8:	cmp	r3, #0
   1cdbc:	sub	sp, sp, #44	; 0x2c
   1cdc0:	mov	r4, r0
   1cdc4:	str	r1, [sp, #8]
   1cdc8:	str	r2, [sp, #36]	; 0x24
   1cdcc:	beq	1cf38 <fputs@plt+0x13c00>
   1cdd0:	ldr	r2, [r0, #24]
   1cdd4:	cmp	r2, #0
   1cdd8:	beq	1cf60 <fputs@plt+0x13c28>
   1cddc:	mov	sl, #0
   1cde0:	movw	r9, #21788	; 0x551c
   1cde4:	movw	r5, #12008	; 0x2ee8
   1cde8:	movw	r2, #23584	; 0x5c20
   1cdec:	mov	r6, sl
   1cdf0:	movt	r2, #3
   1cdf4:	movt	r9, #3
   1cdf8:	movt	r5, #3
   1cdfc:	str	r2, [sp, #12]
   1ce00:	b	1ce34 <fputs@plt+0x13afc>
   1ce04:	cmp	r0, #0
   1ce08:	blt	1ceac <fputs@plt+0x13b74>
   1ce0c:	ldrb	r2, [r5, r0]
   1ce10:	cmp	r2, #0
   1ce14:	beq	1ceac <fputs@plt+0x13b74>
   1ce18:	mov	r1, r0
   1ce1c:	add	r0, sp, #16
   1ce20:	bl	1c370 <fputs@plt+0x13038>
   1ce24:	ldr	r3, [r4, #20]
   1ce28:	cmp	r3, #0
   1ce2c:	beq	1cf10 <fputs@plt+0x13bd8>
   1ce30:	ldr	r3, [r4]
   1ce34:	mov	r0, r3
   1ce38:	bl	90d4 <_IO_getc@plt>
   1ce3c:	cmn	r0, #1
   1ce40:	mov	r8, r0
   1ce44:	bne	1ce04 <fputs@plt+0x13acc>
   1ce48:	cmp	sl, #0
   1ce4c:	beq	1cf38 <fputs@plt+0x13c00>
   1ce50:	ldr	r3, [r4, #24]
   1ce54:	strb	r6, [r3, sl]
   1ce58:	ldr	r2, [r4, #24]
   1ce5c:	ldr	r3, [r4, #8]
   1ce60:	add	r3, r3, #1
   1ce64:	str	r3, [r4, #8]
   1ce68:	ldrb	r3, [r2]
   1ce6c:	ldrb	r1, [r9, r3]
   1ce70:	cmp	r1, #0
   1ce74:	beq	1ce88 <fputs@plt+0x13b50>
   1ce78:	ldrb	r3, [r2, #1]!
   1ce7c:	ldrb	r1, [r9, r3]
   1ce80:	cmp	r1, #0
   1ce84:	bne	1ce78 <fputs@plt+0x13b40>
   1ce88:	cmp	r3, #0
   1ce8c:	beq	1cea4 <fputs@plt+0x13b6c>
   1ce90:	ldr	r2, [r4, #16]
   1ce94:	cmp	r2, #0
   1ce98:	beq	1cf58 <fputs@plt+0x13c20>
   1ce9c:	cmp	r3, #35	; 0x23
   1cea0:	bne	1cf58 <fputs@plt+0x13c20>
   1cea4:	mov	sl, #0
   1cea8:	b	1ce30 <fputs@plt+0x13af8>
   1ceac:	ldr	r0, [r4, #12]
   1ceb0:	add	r7, sl, #1
   1ceb4:	cmp	r7, r0
   1ceb8:	bge	1ced4 <fputs@plt+0x13b9c>
   1cebc:	ldr	r2, [r4, #24]
   1cec0:	cmp	r8, #10
   1cec4:	strb	r8, [r2, sl]
   1cec8:	mov	sl, r7
   1cecc:	bne	1ce30 <fputs@plt+0x13af8>
   1ced0:	b	1ce50 <fputs@plt+0x13b18>
   1ced4:	lsl	r0, r0, #1
   1ced8:	ldr	fp, [r4, #24]
   1cedc:	bl	9200 <_Znaj@plt>
   1cee0:	ldr	r2, [r4, #12]
   1cee4:	mov	r1, fp
   1cee8:	str	r0, [r4, #24]
   1ceec:	bl	9194 <memcpy@plt>
   1cef0:	cmp	fp, #0
   1cef4:	beq	1cf00 <fputs@plt+0x13bc8>
   1cef8:	mov	r0, fp
   1cefc:	bl	9278 <_ZdaPv@plt>
   1cf00:	ldr	r2, [r4, #12]
   1cf04:	lsl	r2, r2, #1
   1cf08:	str	r2, [r4, #12]
   1cf0c:	b	1cebc <fputs@plt+0x13b84>
   1cf10:	ldr	r3, [sp, #12]
   1cf14:	movw	r1, #24788	; 0x60d4
   1cf18:	mov	r0, r4
   1cf1c:	movt	r1, #2
   1cf20:	add	r2, sp, #16
   1cf24:	str	r3, [sp]
   1cf28:	movw	r3, #23584	; 0x5c20
   1cf2c:	movt	r3, #3
   1cf30:	bl	1cd00 <fputs@plt+0x139c8>
   1cf34:	b	1ce30 <fputs@plt+0x13af8>
   1cf38:	mov	r0, #0
   1cf3c:	ldr	r1, [sp, #8]
   1cf40:	ldr	r2, [sp, #36]	; 0x24
   1cf44:	ldr	r3, [r1]
   1cf48:	cmp	r2, r3
   1cf4c:	bne	1cf7c <fputs@plt+0x13c44>
   1cf50:	add	sp, sp, #44	; 0x2c
   1cf54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cf58:	mov	r0, #1
   1cf5c:	b	1cf3c <fputs@plt+0x13c04>
   1cf60:	mov	r0, #128	; 0x80
   1cf64:	bl	9200 <_Znaj@plt>
   1cf68:	mov	r2, #128	; 0x80
   1cf6c:	ldr	r3, [r4]
   1cf70:	str	r2, [r4, #12]
   1cf74:	str	r0, [r4, #24]
   1cf78:	b	1cddc <fputs@plt+0x13aa4>
   1cf7c:	bl	923c <__stack_chk_fail@plt>
   1cf80:	ldr	ip, [r0, #20]
   1cf84:	push	{r4}		; (str r4, [sp, #-4]!)
   1cf88:	cmp	ip, #0
   1cf8c:	beq	1cf98 <fputs@plt+0x13c60>
   1cf90:	pop	{r4}		; (ldr r4, [sp], #4)
   1cf94:	bx	lr
   1cf98:	pop	{r4}		; (ldr r4, [sp], #4)
   1cf9c:	b	1cd00 <fputs@plt+0x139c8>
   1cfa0:	push	{r4, r5, lr}
   1cfa4:	movw	r5, #12328	; 0x3028
   1cfa8:	movt	r5, #3
   1cfac:	sub	sp, sp, #20
   1cfb0:	ldr	r3, [r5]
   1cfb4:	str	r3, [sp, #12]
   1cfb8:	bl	21dd8 <fputs@plt+0x18aa0>
   1cfbc:	subs	r4, r0, #0
   1cfc0:	beq	1d104 <fputs@plt+0x13dcc>
   1cfc4:	ldrb	r3, [r4]
   1cfc8:	cmp	r3, #99	; 0x63
   1cfcc:	beq	1d008 <fputs@plt+0x13cd0>
   1cfd0:	mov	r0, r4
   1cfd4:	bl	23b28 <_ZdlPv@@Base+0x1cf8>
   1cfd8:	cmp	r0, #0
   1cfdc:	beq	1d0ac <fputs@plt+0x13d74>
   1cfe0:	add	r0, r4, #1
   1cfe4:	add	r1, sp, #4
   1cfe8:	mov	r2, #16
   1cfec:	bl	91a0 <strtol@plt>
   1cff0:	ldr	r2, [sp, #12]
   1cff4:	ldr	r3, [r5]
   1cff8:	cmp	r2, r3
   1cffc:	bne	1d10c <fputs@plt+0x13dd4>
   1d000:	add	sp, sp, #20
   1d004:	pop	{r4, r5, pc}
   1d008:	ldrb	r3, [r4, #1]
   1d00c:	cmp	r3, #104	; 0x68
   1d010:	bne	1cfd0 <fputs@plt+0x13c98>
   1d014:	ldrb	r3, [r4, #2]
   1d018:	cmp	r3, #97	; 0x61
   1d01c:	bne	1cfd0 <fputs@plt+0x13c98>
   1d020:	ldrb	r3, [r4, #3]
   1d024:	cmp	r3, #114	; 0x72
   1d028:	bne	1cfd0 <fputs@plt+0x13c98>
   1d02c:	ldrb	r0, [r4, #4]
   1d030:	sub	r0, r0, #48	; 0x30
   1d034:	uxtb	r3, r0
   1d038:	cmp	r3, #9
   1d03c:	bhi	1cfd0 <fputs@plt+0x13c98>
   1d040:	ldrb	r3, [r4, #5]
   1d044:	cmp	r3, #0
   1d048:	beq	1cff0 <fputs@plt+0x13cb8>
   1d04c:	cmp	r0, #0
   1d050:	beq	1cfd0 <fputs@plt+0x13c98>
   1d054:	sub	r3, r3, #48	; 0x30
   1d058:	uxtb	r2, r3
   1d05c:	cmp	r2, #9
   1d060:	bhi	1cfd0 <fputs@plt+0x13c98>
   1d064:	add	r0, r0, r0, lsl #2
   1d068:	ldrb	r2, [r4, #6]
   1d06c:	add	r3, r3, r0, lsl #1
   1d070:	cmp	r2, #0
   1d074:	moveq	r0, r3
   1d078:	beq	1cff0 <fputs@plt+0x13cb8>
   1d07c:	sub	r2, r2, #48	; 0x30
   1d080:	uxtb	r1, r2
   1d084:	cmp	r1, #9
   1d088:	bhi	1cfd0 <fputs@plt+0x13c98>
   1d08c:	ldrb	r1, [r4, #7]
   1d090:	cmp	r1, #0
   1d094:	bne	1cfd0 <fputs@plt+0x13c98>
   1d098:	mov	r0, #10
   1d09c:	mla	r0, r0, r3, r2
   1d0a0:	cmp	r0, #127	; 0x7f
   1d0a4:	ble	1cff0 <fputs@plt+0x13cb8>
   1d0a8:	b	1cfd0 <fputs@plt+0x13c98>
   1d0ac:	strb	r0, [sp, #9]
   1d0b0:	mov	r3, #92	; 0x5c
   1d0b4:	strb	r0, [sp, #10]
   1d0b8:	strb	r3, [sp, #8]
   1d0bc:	ldrb	r3, [r4, #1]
   1d0c0:	cmp	r3, #0
   1d0c4:	ldrbeq	r3, [r4]
   1d0c8:	addeq	r4, sp, #8
   1d0cc:	mov	r0, r4
   1d0d0:	strbeq	r3, [sp, #9]
   1d0d4:	bl	21138 <fputs@plt+0x17e00>
   1d0d8:	subs	r4, r0, #0
   1d0dc:	beq	1d104 <fputs@plt+0x13dcc>
   1d0e0:	mov	r1, #95	; 0x5f
   1d0e4:	bl	90e0 <strchr@plt>
   1d0e8:	cmp	r0, #0
   1d0ec:	bne	1d104 <fputs@plt+0x13dcc>
   1d0f0:	mov	r0, r4
   1d0f4:	add	r1, sp, #4
   1d0f8:	mov	r2, #16
   1d0fc:	bl	91a0 <strtol@plt>
   1d100:	b	1cff0 <fputs@plt+0x13cb8>
   1d104:	mvn	r0, #0
   1d108:	b	1cff0 <fputs@plt+0x13cb8>
   1d10c:	bl	923c <__stack_chk_fail@plt>
   1d110:	ldr	r3, [pc, #108]	; 1d184 <fputs@plt+0x13e4c>
   1d114:	push	{r4, r5, r6, lr}
   1d118:	mov	r4, r0
   1d11c:	mov	r5, #0
   1d120:	mov	r0, r1
   1d124:	stm	r4, {r3, r5}
   1d128:	mov	r6, r1
   1d12c:	str	r5, [r4, #8]
   1d130:	str	r5, [r4, #12]
   1d134:	str	r5, [r4, #16]
   1d138:	str	r5, [r4, #44]	; 0x2c
   1d13c:	str	r5, [r4, #48]	; 0x30
   1d140:	str	r5, [r4, #52]	; 0x34
   1d144:	str	r5, [r4, #56]	; 0x38
   1d148:	str	r5, [r4, #60]	; 0x3c
   1d14c:	str	r5, [r4, #64]	; 0x40
   1d150:	bl	9170 <strlen@plt>
   1d154:	add	r0, r0, #1
   1d158:	bl	9200 <_Znaj@plt>
   1d15c:	mov	r1, r6
   1d160:	str	r0, [r4, #20]
   1d164:	bl	91ac <strcpy@plt>
   1d168:	mov	r2, #0
   1d16c:	mov	r3, #0
   1d170:	str	r5, [r4, #24]
   1d174:	str	r5, [r4, #40]	; 0x28
   1d178:	mov	r0, r4
   1d17c:	strd	r2, [r4, #32]
   1d180:	pop	{r4, r5, r6, pc}
   1d184:	andeq	r6, r2, r8, asr r0
   1d188:	sub	r1, r1, #80	; 0x50
   1d18c:	push	{r3, lr}
   1d190:	mov	r3, r0
   1d194:	cmp	r1, #32
   1d198:	ldrls	pc, [pc, r1, lsl #2]
   1d19c:	b	1d254 <fputs@plt+0x13f1c>
   1d1a0:	andeq	sp, r1, ip, lsr r2
   1d1a4:	andeq	sp, r1, r4, asr r2
   1d1a8:	andeq	sp, r1, r4, asr r2
   1d1ac:	andeq	sp, r1, r4, asr r2
   1d1b0:	andeq	sp, r1, r4, asr r2
   1d1b4:	andeq	sp, r1, r4, asr r2
   1d1b8:	andeq	sp, r1, r4, asr r2
   1d1bc:	andeq	sp, r1, r4, asr r2
   1d1c0:	andeq	sp, r1, r4, asr r2
   1d1c4:	andeq	sp, r1, r4, asr r2
   1d1c8:	andeq	sp, r1, r4, asr r2
   1d1cc:	andeq	sp, r1, r4, asr r2
   1d1d0:	andeq	sp, r1, r4, asr r2
   1d1d4:	andeq	sp, r1, r4, asr r2
   1d1d8:	andeq	sp, r1, r4, asr r2
   1d1dc:	andeq	sp, r1, r4, asr r2
   1d1e0:	andeq	sp, r1, r4, asr r2
   1d1e4:	andeq	sp, r1, r4, asr r2
   1d1e8:	andeq	sp, r1, r4, asr r2
   1d1ec:	andeq	sp, r1, r4, asr #4
   1d1f0:	andeq	sp, r1, r4, asr r2
   1d1f4:	andeq	sp, r1, r4, asr r2
   1d1f8:	andeq	sp, r1, r4, asr r2
   1d1fc:	andeq	sp, r1, r4, asr r2
   1d200:	andeq	sp, r1, r4, asr r2
   1d204:	andeq	sp, r1, r4, lsr #4
   1d208:	andeq	sp, r1, r4, asr r2
   1d20c:	andeq	sp, r1, r4, asr r2
   1d210:	andeq	sp, r1, r4, asr r2
   1d214:	andeq	sp, r1, r4, asr r2
   1d218:	andeq	sp, r1, r4, asr r2
   1d21c:	andeq	sp, r1, r4, asr r2
   1d220:	andeq	sp, r1, ip, asr #4
   1d224:	vmov.f64	d7, #112	; 0x3f800000  1.0
   1d228:	vldr	d6, [r3]
   1d22c:	mov	r0, #1
   1d230:	vdiv.f64	d7, d6, d7
   1d234:	vstr	d7, [r3]
   1d238:	pop	{r3, pc}
   1d23c:	vmov.f64	d7, #24	; 0x40c00000  6.0
   1d240:	b	1d228 <fputs@plt+0x13ef0>
   1d244:	vldr	d7, [pc, #36]	; 1d270 <fputs@plt+0x13f38>
   1d248:	b	1d228 <fputs@plt+0x13ef0>
   1d24c:	vldr	d7, [pc, #36]	; 1d278 <fputs@plt+0x13f40>
   1d250:	b	1d228 <fputs@plt+0x13ef0>
   1d254:	movw	r0, #289	; 0x121
   1d258:	movw	r1, #24776	; 0x60c8
   1d25c:	movt	r1, #2
   1d260:	bl	1b474 <fputs@plt+0x1213c>
   1d264:	mov	r0, #0
   1d268:	pop	{r3, pc}
   1d26c:	nop	{0}
   1d270:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   1d274:	andmi	r5, r4, fp, ror #3
   1d278:	andeq	r0, r0, r0
   1d27c:	subsmi	r0, r2, r0
   1d280:	push	{r4, r5, r6, lr}
   1d284:	mov	r6, r1
   1d288:	ldr	r4, [r1]
   1d28c:	mov	r5, r0
   1d290:	cmp	r4, #0
   1d294:	blt	1d2f0 <fputs@plt+0x13fb8>
   1d298:	ldr	r3, [r5, #48]	; 0x30
   1d29c:	cmp	r4, r3
   1d2a0:	bge	1d2bc <fputs@plt+0x13f84>
   1d2a4:	ldr	r3, [r5, #44]	; 0x2c
   1d2a8:	ldr	r3, [r3, r4, lsl #2]
   1d2ac:	cmp	r3, #0
   1d2b0:	blt	1d2bc <fputs@plt+0x13f84>
   1d2b4:	mov	r0, #1
   1d2b8:	pop	{r4, r5, r6, pc}
   1d2bc:	movw	r3, #23640	; 0x5c58
   1d2c0:	movt	r3, #3
   1d2c4:	ldr	r0, [r3]
   1d2c8:	cmp	r0, #0
   1d2cc:	popeq	{r4, r5, r6, pc}
   1d2d0:	mov	r0, r6
   1d2d4:	bl	1cfa0 <fputs@plt+0x13c68>
   1d2d8:	cmp	r0, #0
   1d2dc:	bge	1d2b4 <fputs@plt+0x13f7c>
   1d2e0:	ldr	r0, [r6, #4]
   1d2e4:	mvn	r0, r0
   1d2e8:	lsr	r0, r0, #31
   1d2ec:	pop	{r4, r5, r6, pc}
   1d2f0:	movw	r1, #24776	; 0x60c8
   1d2f4:	mov	r0, #308	; 0x134
   1d2f8:	movt	r1, #2
   1d2fc:	bl	1b474 <fputs@plt+0x1213c>
   1d300:	b	1d298 <fputs@plt+0x13f60>
   1d304:	ldr	r0, [r0, #16]
   1d308:	bx	lr
   1d30c:	cmp	r2, #532676608	; 0x1fc00000
   1d310:	push	{r3, r4, r5, lr}
   1d314:	mov	r4, r0
   1d318:	str	r3, [r0]
   1d31c:	mov	r5, r2
   1d320:	str	r1, [r0, #4]
   1d324:	lslls	r0, r2, #2
   1d328:	mvnhi	r0, #0
   1d32c:	bl	9200 <_Znaj@plt>
   1d330:	cmp	r5, #0
   1d334:	str	r0, [r4, #8]
   1d338:	ble	1d354 <fputs@plt+0x1401c>
   1d33c:	add	r2, r0, r5, lsl #2
   1d340:	mov	r3, r0
   1d344:	mvn	r1, #0
   1d348:	str	r1, [r3], #4
   1d34c:	cmp	r3, r2
   1d350:	bne	1d348 <fputs@plt+0x14010>
   1d354:	mov	r0, r4
   1d358:	pop	{r3, r4, r5, pc}
   1d35c:	push	{r4, lr}
   1d360:	mov	r4, r0
   1d364:	ldr	r0, [r0, #8]
   1d368:	cmp	r0, #0
   1d36c:	beq	1d374 <fputs@plt+0x1403c>
   1d370:	bl	9278 <_ZdaPv@plt>
   1d374:	mov	r0, r4
   1d378:	pop	{r4, pc}
   1d37c:	push	{r4, r5, lr}
   1d380:	mov	r5, r0
   1d384:	ldr	r4, [r1]
   1d388:	sub	sp, sp, #12
   1d38c:	cmp	r4, #0
   1d390:	blt	1d414 <fputs@plt+0x140dc>
   1d394:	ldr	r3, [r5, #48]	; 0x30
   1d398:	cmp	r4, r3
   1d39c:	bge	1d3b0 <fputs@plt+0x14078>
   1d3a0:	ldr	r3, [r5, #44]	; 0x2c
   1d3a4:	ldr	r3, [r3, r4, lsl #2]
   1d3a8:	cmp	r3, #0
   1d3ac:	bge	1d3d0 <fputs@plt+0x14098>
   1d3b0:	movw	r3, #23640	; 0x5c58
   1d3b4:	movt	r3, #3
   1d3b8:	ldr	r3, [r3]
   1d3bc:	cmp	r3, #0
   1d3c0:	movne	r0, #0
   1d3c4:	beq	1d44c <fputs@plt+0x14114>
   1d3c8:	add	sp, sp, #12
   1d3cc:	pop	{r4, r5, pc}
   1d3d0:	add	r0, r3, r3, lsl #3
   1d3d4:	ldr	r1, [r5, #52]	; 0x34
   1d3d8:	ldr	r3, [r5, #40]	; 0x28
   1d3dc:	add	r1, r1, r0, lsl #2
   1d3e0:	cmp	r3, #0
   1d3e4:	ldr	r0, [r1, #12]
   1d3e8:	bne	1d430 <fputs@plt+0x140f8>
   1d3ec:	movw	r3, #23680	; 0x5c80
   1d3f0:	movt	r3, #3
   1d3f4:	ldr	r3, [r3]
   1d3f8:	cmp	r2, r3
   1d3fc:	beq	1d3c8 <fputs@plt+0x14090>
   1d400:	mov	r1, r2
   1d404:	mov	r2, r3
   1d408:	add	sp, sp, #12
   1d40c:	pop	{r4, r5, lr}
   1d410:	b	1cb04 <fputs@plt+0x137cc>
   1d414:	movw	r1, #24776	; 0x60c8
   1d418:	movw	r0, #402	; 0x192
   1d41c:	movt	r1, #2
   1d420:	str	r2, [sp, #4]
   1d424:	bl	1b474 <fputs@plt+0x1213c>
   1d428:	ldr	r2, [sp, #4]
   1d42c:	b	1d394 <fputs@plt+0x1405c>
   1d430:	movw	ip, #23680	; 0x5c80
   1d434:	movt	ip, #3
   1d438:	mov	r1, r2
   1d43c:	ldr	r2, [ip]
   1d440:	add	sp, sp, #12
   1d444:	pop	{r4, r5, lr}
   1d448:	b	1cc14 <fputs@plt+0x138dc>
   1d44c:	bl	905c <abort@plt>
   1d450:	push	{r4, lr}
   1d454:	sub	sp, sp, #8
   1d458:	mov	r4, r0
   1d45c:	str	r3, [sp, #4]
   1d460:	bl	1d37c <fputs@plt+0x14044>
   1d464:	ldr	r3, [sp, #4]
   1d468:	vldr	d4, [r4, #32]
   1d46c:	vldr	d7, [pc, #68]	; 1d4b8 <fputs@plt+0x14180>
   1d470:	vmov	s11, r3
   1d474:	vcvt.f64.s32	d0, s11
   1d478:	vldr	d5, [pc, #64]	; 1d4c0 <fputs@plt+0x14188>
   1d47c:	vadd.f64	d0, d0, d4
   1d480:	vmul.f64	d0, d0, d5
   1d484:	str	r0, [sp, #4]
   1d488:	vdiv.f64	d0, d0, d7
   1d48c:	bl	92a8 <tan@plt>
   1d490:	ldr	r0, [sp, #4]
   1d494:	vmov	s11, r0
   1d498:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1d49c:	vcvt.f64.s32	d6, s11
   1d4a0:	vmla.f64	d7, d6, d0
   1d4a4:	vcvt.s32.f64	s13, d7
   1d4a8:	vmov	r0, s13
   1d4ac:	add	sp, sp, #8
   1d4b0:	pop	{r4, pc}
   1d4b4:	nop	{0}
   1d4b8:	andeq	r0, r0, r0
   1d4bc:	rsbmi	r8, r6, r0
   1d4c0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   1d4c4:	strdmi	r2, [r9], -fp
   1d4c8:	push	{r4, r5, lr}
   1d4cc:	mov	r5, r0
   1d4d0:	ldr	r4, [r1]
   1d4d4:	sub	sp, sp, #12
   1d4d8:	cmp	r4, #0
   1d4dc:	blt	1d560 <fputs@plt+0x14228>
   1d4e0:	ldr	r3, [r5, #48]	; 0x30
   1d4e4:	cmp	r4, r3
   1d4e8:	bge	1d4fc <fputs@plt+0x141c4>
   1d4ec:	ldr	r3, [r5, #44]	; 0x2c
   1d4f0:	ldr	r3, [r3, r4, lsl #2]
   1d4f4:	cmp	r3, #0
   1d4f8:	bge	1d51c <fputs@plt+0x141e4>
   1d4fc:	movw	r3, #23640	; 0x5c58
   1d500:	movt	r3, #3
   1d504:	ldr	r3, [r3]
   1d508:	cmp	r3, #0
   1d50c:	movne	r0, #0
   1d510:	beq	1d598 <fputs@plt+0x14260>
   1d514:	add	sp, sp, #12
   1d518:	pop	{r4, r5, pc}
   1d51c:	add	r0, r3, r3, lsl #3
   1d520:	ldr	r1, [r5, #52]	; 0x34
   1d524:	ldr	r3, [r5, #40]	; 0x28
   1d528:	add	r1, r1, r0, lsl #2
   1d52c:	cmp	r3, #0
   1d530:	ldr	r0, [r1, #16]
   1d534:	bne	1d57c <fputs@plt+0x14244>
   1d538:	movw	r3, #23680	; 0x5c80
   1d53c:	movt	r3, #3
   1d540:	ldr	r3, [r3]
   1d544:	cmp	r2, r3
   1d548:	beq	1d514 <fputs@plt+0x141dc>
   1d54c:	mov	r1, r2
   1d550:	mov	r2, r3
   1d554:	add	sp, sp, #12
   1d558:	pop	{r4, r5, lr}
   1d55c:	b	1cb04 <fputs@plt+0x137cc>
   1d560:	movw	r1, #24776	; 0x60c8
   1d564:	movw	r0, #417	; 0x1a1
   1d568:	movt	r1, #2
   1d56c:	str	r2, [sp, #4]
   1d570:	bl	1b474 <fputs@plt+0x1213c>
   1d574:	ldr	r2, [sp, #4]
   1d578:	b	1d4e0 <fputs@plt+0x141a8>
   1d57c:	movw	ip, #23680	; 0x5c80
   1d580:	movt	ip, #3
   1d584:	mov	r1, r2
   1d588:	ldr	r2, [ip]
   1d58c:	add	sp, sp, #12
   1d590:	pop	{r4, r5, lr}
   1d594:	b	1cc14 <fputs@plt+0x138dc>
   1d598:	bl	905c <abort@plt>
   1d59c:	push	{r4, r5, lr}
   1d5a0:	mov	r5, r0
   1d5a4:	ldr	r4, [r1]
   1d5a8:	sub	sp, sp, #12
   1d5ac:	cmp	r4, #0
   1d5b0:	blt	1d634 <fputs@plt+0x142fc>
   1d5b4:	ldr	r3, [r5, #48]	; 0x30
   1d5b8:	cmp	r4, r3
   1d5bc:	bge	1d5d0 <fputs@plt+0x14298>
   1d5c0:	ldr	r3, [r5, #44]	; 0x2c
   1d5c4:	ldr	r3, [r3, r4, lsl #2]
   1d5c8:	cmp	r3, #0
   1d5cc:	bge	1d5f0 <fputs@plt+0x142b8>
   1d5d0:	movw	r3, #23640	; 0x5c58
   1d5d4:	movt	r3, #3
   1d5d8:	ldr	r3, [r3]
   1d5dc:	cmp	r3, #0
   1d5e0:	movne	r0, #0
   1d5e4:	beq	1d66c <fputs@plt+0x14334>
   1d5e8:	add	sp, sp, #12
   1d5ec:	pop	{r4, r5, pc}
   1d5f0:	add	r0, r3, r3, lsl #3
   1d5f4:	ldr	r1, [r5, #52]	; 0x34
   1d5f8:	ldr	r3, [r5, #40]	; 0x28
   1d5fc:	add	r1, r1, r0, lsl #2
   1d600:	cmp	r3, #0
   1d604:	ldr	r0, [r1, #24]
   1d608:	bne	1d650 <fputs@plt+0x14318>
   1d60c:	movw	r3, #23680	; 0x5c80
   1d610:	movt	r3, #3
   1d614:	ldr	r3, [r3]
   1d618:	cmp	r2, r3
   1d61c:	beq	1d5e8 <fputs@plt+0x142b0>
   1d620:	mov	r1, r2
   1d624:	mov	r2, r3
   1d628:	add	sp, sp, #12
   1d62c:	pop	{r4, r5, lr}
   1d630:	b	1cb04 <fputs@plt+0x137cc>
   1d634:	movw	r1, #24776	; 0x60c8
   1d638:	mov	r0, #432	; 0x1b0
   1d63c:	movt	r1, #2
   1d640:	str	r2, [sp, #4]
   1d644:	bl	1b474 <fputs@plt+0x1213c>
   1d648:	ldr	r2, [sp, #4]
   1d64c:	b	1d5b4 <fputs@plt+0x1427c>
   1d650:	movw	ip, #23680	; 0x5c80
   1d654:	movt	ip, #3
   1d658:	mov	r1, r2
   1d65c:	ldr	r2, [ip]
   1d660:	add	sp, sp, #12
   1d664:	pop	{r4, r5, lr}
   1d668:	b	1cc14 <fputs@plt+0x138dc>
   1d66c:	bl	905c <abort@plt>
   1d670:	push	{r4, r5, lr}
   1d674:	mov	r5, r0
   1d678:	ldr	r4, [r1]
   1d67c:	sub	sp, sp, #12
   1d680:	cmp	r4, #0
   1d684:	blt	1d708 <fputs@plt+0x143d0>
   1d688:	ldr	r3, [r5, #48]	; 0x30
   1d68c:	cmp	r4, r3
   1d690:	bge	1d6a4 <fputs@plt+0x1436c>
   1d694:	ldr	r3, [r5, #44]	; 0x2c
   1d698:	ldr	r3, [r3, r4, lsl #2]
   1d69c:	cmp	r3, #0
   1d6a0:	bge	1d6c4 <fputs@plt+0x1438c>
   1d6a4:	movw	r3, #23640	; 0x5c58
   1d6a8:	movt	r3, #3
   1d6ac:	ldr	r3, [r3]
   1d6b0:	cmp	r3, #0
   1d6b4:	movne	r0, #0
   1d6b8:	beq	1d740 <fputs@plt+0x14408>
   1d6bc:	add	sp, sp, #12
   1d6c0:	pop	{r4, r5, pc}
   1d6c4:	add	r0, r3, r3, lsl #3
   1d6c8:	ldr	r1, [r5, #52]	; 0x34
   1d6cc:	ldr	r3, [r5, #40]	; 0x28
   1d6d0:	add	r1, r1, r0, lsl #2
   1d6d4:	cmp	r3, #0
   1d6d8:	ldr	r0, [r1, #20]
   1d6dc:	bne	1d724 <fputs@plt+0x143ec>
   1d6e0:	movw	r3, #23680	; 0x5c80
   1d6e4:	movt	r3, #3
   1d6e8:	ldr	r3, [r3]
   1d6ec:	cmp	r2, r3
   1d6f0:	beq	1d6bc <fputs@plt+0x14384>
   1d6f4:	mov	r1, r2
   1d6f8:	mov	r2, r3
   1d6fc:	add	sp, sp, #12
   1d700:	pop	{r4, r5, lr}
   1d704:	b	1cb04 <fputs@plt+0x137cc>
   1d708:	movw	r1, #24776	; 0x60c8
   1d70c:	movw	r0, #447	; 0x1bf
   1d710:	movt	r1, #2
   1d714:	str	r2, [sp, #4]
   1d718:	bl	1b474 <fputs@plt+0x1213c>
   1d71c:	ldr	r2, [sp, #4]
   1d720:	b	1d688 <fputs@plt+0x14350>
   1d724:	movw	ip, #23680	; 0x5c80
   1d728:	movt	ip, #3
   1d72c:	mov	r1, r2
   1d730:	ldr	r2, [ip]
   1d734:	add	sp, sp, #12
   1d738:	pop	{r4, r5, lr}
   1d73c:	b	1cc14 <fputs@plt+0x138dc>
   1d740:	bl	905c <abort@plt>
   1d744:	push	{r4, r5, lr}
   1d748:	mov	r5, r0
   1d74c:	ldr	r4, [r1]
   1d750:	sub	sp, sp, #12
   1d754:	cmp	r4, #0
   1d758:	blt	1d7dc <fputs@plt+0x144a4>
   1d75c:	ldr	r3, [r5, #48]	; 0x30
   1d760:	cmp	r4, r3
   1d764:	bge	1d778 <fputs@plt+0x14440>
   1d768:	ldr	r3, [r5, #44]	; 0x2c
   1d76c:	ldr	r3, [r3, r4, lsl #2]
   1d770:	cmp	r3, #0
   1d774:	bge	1d798 <fputs@plt+0x14460>
   1d778:	movw	r3, #23640	; 0x5c58
   1d77c:	movt	r3, #3
   1d780:	ldr	r3, [r3]
   1d784:	cmp	r3, #0
   1d788:	movne	r0, #0
   1d78c:	beq	1d814 <fputs@plt+0x144dc>
   1d790:	add	sp, sp, #12
   1d794:	pop	{r4, r5, pc}
   1d798:	add	r0, r3, r3, lsl #3
   1d79c:	ldr	r1, [r5, #52]	; 0x34
   1d7a0:	ldr	r3, [r5, #40]	; 0x28
   1d7a4:	add	r1, r1, r0, lsl #2
   1d7a8:	cmp	r3, #0
   1d7ac:	ldr	r0, [r1, #28]
   1d7b0:	bne	1d7f8 <fputs@plt+0x144c0>
   1d7b4:	movw	r3, #23680	; 0x5c80
   1d7b8:	movt	r3, #3
   1d7bc:	ldr	r3, [r3]
   1d7c0:	cmp	r2, r3
   1d7c4:	beq	1d790 <fputs@plt+0x14458>
   1d7c8:	mov	r1, r2
   1d7cc:	mov	r2, r3
   1d7d0:	add	sp, sp, #12
   1d7d4:	pop	{r4, r5, lr}
   1d7d8:	b	1cb04 <fputs@plt+0x137cc>
   1d7dc:	movw	r1, #24776	; 0x60c8
   1d7e0:	movw	r0, #462	; 0x1ce
   1d7e4:	movt	r1, #2
   1d7e8:	str	r2, [sp, #4]
   1d7ec:	bl	1b474 <fputs@plt+0x1213c>
   1d7f0:	ldr	r2, [sp, #4]
   1d7f4:	b	1d75c <fputs@plt+0x14424>
   1d7f8:	movw	ip, #23680	; 0x5c80
   1d7fc:	movt	ip, #3
   1d800:	mov	r1, r2
   1d804:	ldr	r2, [ip]
   1d808:	add	sp, sp, #12
   1d80c:	pop	{r4, r5, lr}
   1d810:	b	1cc14 <fputs@plt+0x138dc>
   1d814:	bl	905c <abort@plt>
   1d818:	push	{r3, r4, r5, lr}
   1d81c:	subs	r4, r1, #0
   1d820:	mov	r5, r0
   1d824:	blt	1d83c <fputs@plt+0x14504>
   1d828:	cmp	r4, #1000	; 0x3e8
   1d82c:	moveq	r3, #0
   1d830:	streq	r3, [r0, #40]	; 0x28
   1d834:	strne	r4, [r5, #40]	; 0x28
   1d838:	pop	{r3, r4, r5, pc}
   1d83c:	movw	r1, #24776	; 0x60c8
   1d840:	mov	r0, #476	; 0x1dc
   1d844:	movt	r1, #2
   1d848:	bl	1b474 <fputs@plt+0x1213c>
   1d84c:	str	r4, [r5, #40]	; 0x28
   1d850:	pop	{r3, r4, r5, pc}
   1d854:	ldr	r0, [r0, #40]	; 0x28
   1d858:	bx	lr
   1d85c:	ldr	r3, [r0, #40]	; 0x28
   1d860:	ldr	r0, [r0, #12]
   1d864:	cmp	r3, #0
   1d868:	bne	1d884 <fputs@plt+0x1454c>
   1d86c:	movw	r3, #23680	; 0x5c80
   1d870:	movt	r3, #3
   1d874:	ldr	r2, [r3]
   1d878:	cmp	r1, r2
   1d87c:	bxeq	lr
   1d880:	b	1cb04 <fputs@plt+0x137cc>
   1d884:	movw	r2, #23680	; 0x5c80
   1d888:	movt	r2, #3
   1d88c:	ldr	r2, [r2]
   1d890:	b	1cc14 <fputs@plt+0x138dc>
   1d894:	push	{r4}		; (str r4, [sp, #-4]!)
   1d898:	ldr	r4, [sp, #4]
   1d89c:	stm	r0, {r1, r2, r3, r4}
   1d8a0:	pop	{r4}		; (ldr r4, [sp], #4)
   1d8a4:	bx	lr
   1d8a8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1d8ac:	mov	r4, r0
   1d8b0:	ldr	r5, [r0, #8]
   1d8b4:	mov	r8, r1
   1d8b8:	mov	r9, r2
   1d8bc:	mov	r7, r3
   1d8c0:	cmp	r5, #0
   1d8c4:	beq	1d920 <fputs@plt+0x145e8>
   1d8c8:	ldr	lr, [r8]
   1d8cc:	movw	r3, #20065	; 0x4e61
   1d8d0:	ldr	r2, [r9]
   1d8d4:	movt	r3, #33354	; 0x824a
   1d8d8:	mov	r0, #16
   1d8dc:	add	lr, r2, lr, lsl #10
   1d8e0:	smull	r2, r3, r3, lr
   1d8e4:	asr	r2, lr, #31
   1d8e8:	add	r3, r3, lr
   1d8ec:	rsb	r3, r2, r3, asr #8
   1d8f0:	rsb	r4, r3, r3, lsl #6
   1d8f4:	rsb	r3, r3, r4, lsl #3
   1d8f8:	rsb	lr, r3, lr
   1d8fc:	eor	r4, lr, lr, asr #31
   1d900:	sub	r4, r4, lr, asr #31
   1d904:	bl	21de0 <_Znwj@@Base>
   1d908:	ldr	r3, [r5, r4, lsl #2]
   1d90c:	stm	r0, {r8, r9}
   1d910:	str	r3, [r0, #12]
   1d914:	str	r7, [r0, #8]
   1d918:	str	r0, [r5, r4, lsl #2]
   1d91c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d920:	movw	r0, #2012	; 0x7dc
   1d924:	mov	r6, r5
   1d928:	bl	9200 <_Znaj@plt>
   1d92c:	mov	ip, r5
   1d930:	movw	r5, #2012	; 0x7dc
   1d934:	mov	lr, r0
   1d938:	str	r0, [r4, #8]
   1d93c:	b	1d944 <fputs@plt+0x1460c>
   1d940:	ldr	lr, [r4, #8]
   1d944:	str	r6, [lr, ip]
   1d948:	add	ip, ip, #4
   1d94c:	cmp	ip, r5
   1d950:	bne	1d940 <fputs@plt+0x14608>
   1d954:	ldr	r5, [r4, #8]
   1d958:	b	1d8c8 <fputs@plt+0x14590>
   1d95c:	ldr	ip, [r0, #8]
   1d960:	push	{r4, r5, r6}
   1d964:	cmp	ip, #0
   1d968:	beq	1da08 <fputs@plt+0x146d0>
   1d96c:	ldr	r6, [r1]
   1d970:	movw	r5, #20065	; 0x4e61
   1d974:	ldr	r4, [r2]
   1d978:	movt	r5, #33354	; 0x824a
   1d97c:	add	r4, r4, r6, lsl #10
   1d980:	smull	r6, r5, r5, r4
   1d984:	asr	r6, r4, #31
   1d988:	add	r5, r5, r4
   1d98c:	rsb	r5, r6, r5, asr #8
   1d990:	rsb	r6, r5, r5, lsl #6
   1d994:	rsb	r5, r5, r6, lsl #3
   1d998:	rsb	r4, r5, r4
   1d99c:	cmp	r4, #0
   1d9a0:	rsblt	r4, r4, #0
   1d9a4:	ldr	ip, [ip, r4, lsl #2]
   1d9a8:	cmp	ip, #0
   1d9ac:	bne	1d9c0 <fputs@plt+0x14688>
   1d9b0:	b	1da08 <fputs@plt+0x146d0>
   1d9b4:	ldr	ip, [ip, #12]
   1d9b8:	cmp	ip, #0
   1d9bc:	beq	1da08 <fputs@plt+0x146d0>
   1d9c0:	ldr	r4, [ip]
   1d9c4:	cmp	r4, r1
   1d9c8:	bne	1d9b4 <fputs@plt+0x1467c>
   1d9cc:	ldr	r4, [ip, #4]
   1d9d0:	cmp	r4, r2
   1d9d4:	bne	1d9b4 <fputs@plt+0x1467c>
   1d9d8:	ldr	r2, [r0, #40]	; 0x28
   1d9dc:	ldr	r0, [ip, #8]
   1d9e0:	cmp	r2, #0
   1d9e4:	bne	1da14 <fputs@plt+0x146dc>
   1d9e8:	movw	r2, #23680	; 0x5c80
   1d9ec:	movt	r2, #3
   1d9f0:	ldr	r2, [r2]
   1d9f4:	cmp	r3, r2
   1d9f8:	beq	1da0c <fputs@plt+0x146d4>
   1d9fc:	mov	r1, r3
   1da00:	pop	{r4, r5, r6}
   1da04:	b	1cb04 <fputs@plt+0x137cc>
   1da08:	mov	r0, ip
   1da0c:	pop	{r4, r5, r6}
   1da10:	bx	lr
   1da14:	movw	ip, #23680	; 0x5c80
   1da18:	movt	ip, #3
   1da1c:	mov	r1, r3
   1da20:	mov	r3, r2
   1da24:	pop	{r4, r5, r6}
   1da28:	ldr	r2, [ip]
   1da2c:	b	1cc14 <fputs@plt+0x138dc>
   1da30:	ldr	r0, [r0, #4]
   1da34:	and	r0, r1, r0
   1da38:	bx	lr
   1da3c:	push	{r3, r4, r5, lr}
   1da40:	mov	r5, r0
   1da44:	ldr	r4, [r1]
   1da48:	cmp	r4, #0
   1da4c:	blt	1da98 <fputs@plt+0x14760>
   1da50:	ldr	r3, [r5, #48]	; 0x30
   1da54:	cmp	r4, r3
   1da58:	bge	1da7c <fputs@plt+0x14744>
   1da5c:	ldr	r3, [r5, #44]	; 0x2c
   1da60:	ldr	r3, [r3, r4, lsl #2]
   1da64:	cmp	r3, #0
   1da68:	blt	1da7c <fputs@plt+0x14744>
   1da6c:	ldr	r2, [r5, #52]	; 0x34
   1da70:	add	r3, r3, r3, lsl #3
   1da74:	ldrb	r0, [r2, r3, lsl #2]
   1da78:	pop	{r3, r4, r5, pc}
   1da7c:	movw	r3, #23640	; 0x5c58
   1da80:	movt	r3, #3
   1da84:	ldr	r3, [r3]
   1da88:	cmp	r3, #0
   1da8c:	beq	1daac <fputs@plt+0x14774>
   1da90:	mov	r0, #0
   1da94:	pop	{r3, r4, r5, pc}
   1da98:	movw	r1, #24776	; 0x60c8
   1da9c:	movw	r0, #535	; 0x217
   1daa0:	movt	r1, #2
   1daa4:	bl	1b474 <fputs@plt+0x1213c>
   1daa8:	b	1da50 <fputs@plt+0x14718>
   1daac:	bl	905c <abort@plt>
   1dab0:	push	{r4, r5, r6, lr}
   1dab4:	mov	r5, r1
   1dab8:	ldr	r4, [r1]
   1dabc:	mov	r6, r0
   1dac0:	cmp	r4, #0
   1dac4:	blt	1db2c <fputs@plt+0x147f4>
   1dac8:	ldr	r3, [r6, #48]	; 0x30
   1dacc:	cmp	r4, r3
   1dad0:	bge	1daf8 <fputs@plt+0x147c0>
   1dad4:	ldr	r3, [r6, #44]	; 0x2c
   1dad8:	ldr	r3, [r3, r4, lsl #2]
   1dadc:	cmp	r3, #0
   1dae0:	blt	1daf8 <fputs@plt+0x147c0>
   1dae4:	ldr	r2, [r6, #52]	; 0x34
   1dae8:	add	r3, r3, r3, lsl #3
   1daec:	add	r3, r2, r3, lsl #2
   1daf0:	ldr	r0, [r3, #4]
   1daf4:	pop	{r4, r5, r6, pc}
   1daf8:	movw	r3, #23640	; 0x5c58
   1dafc:	movt	r3, #3
   1db00:	ldr	r3, [r3]
   1db04:	cmp	r3, #0
   1db08:	beq	1db40 <fputs@plt+0x14808>
   1db0c:	mov	r0, r5
   1db10:	bl	1cfa0 <fputs@plt+0x13c68>
   1db14:	cmp	r0, #0
   1db18:	popge	{r4, r5, r6, pc}
   1db1c:	ldr	r0, [r5, #4]
   1db20:	cmp	r0, #0
   1db24:	blt	1db40 <fputs@plt+0x14808>
   1db28:	pop	{r4, r5, r6, pc}
   1db2c:	movw	r1, #24776	; 0x60c8
   1db30:	movw	r0, #550	; 0x226
   1db34:	movt	r1, #2
   1db38:	bl	1b474 <fputs@plt+0x1213c>
   1db3c:	b	1dac8 <fputs@plt+0x14790>
   1db40:	bl	905c <abort@plt>
   1db44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1db48:	mov	r8, r1
   1db4c:	ldr	r5, [r1]
   1db50:	mov	r4, r0
   1db54:	mov	r7, r2
   1db58:	cmp	r5, #0
   1db5c:	blt	1dd4c <fputs@plt+0x14a14>
   1db60:	ldr	r6, [r4, #40]	; 0x28
   1db64:	cmp	r6, #0
   1db68:	moveq	r6, r7
   1db6c:	beq	1dba4 <fputs@plt+0x1486c>
   1db70:	movw	r0, #65035	; 0xfe0b
   1db74:	mov	r1, r6
   1db78:	movt	r0, #32767	; 0x7fff
   1db7c:	bl	929c <__aeabi_idiv@plt>
   1db80:	cmp	r7, r0
   1db84:	bgt	1dd08 <fputs@plt+0x149d0>
   1db88:	mul	r6, r7, r6
   1db8c:	movw	r2, #19923	; 0x4dd3
   1db90:	movt	r2, #4194	; 0x1062
   1db94:	add	r3, r6, #500	; 0x1f4
   1db98:	smull	r1, r6, r2, r3
   1db9c:	asr	r3, r3, #31
   1dba0:	rsb	r6, r3, r6, asr #6
   1dba4:	ldr	r3, [r4, #48]	; 0x30
   1dba8:	cmp	r5, r3
   1dbac:	bge	1dc8c <fputs@plt+0x14954>
   1dbb0:	ldr	r3, [r4, #44]	; 0x2c
   1dbb4:	ldr	r9, [r3, r5, lsl #2]
   1dbb8:	cmp	r9, #0
   1dbbc:	blt	1dc8c <fputs@plt+0x14954>
   1dbc0:	movw	r8, #23680	; 0x5c80
   1dbc4:	movt	r8, #3
   1dbc8:	ldr	r3, [r8]
   1dbcc:	cmp	r6, r3
   1dbd0:	beq	1dd38 <fputs@plt+0x14a00>
   1dbd4:	movw	r3, #23648	; 0x5c60
   1dbd8:	movt	r3, #3
   1dbdc:	ldr	r3, [r3]
   1dbe0:	cmp	r3, #0
   1dbe4:	bne	1dd38 <fputs@plt+0x14a00>
   1dbe8:	ldr	r5, [r4, #64]	; 0x40
   1dbec:	cmp	r5, #0
   1dbf0:	beq	1dd88 <fputs@plt+0x14a50>
   1dbf4:	ldr	r3, [r5, #4]
   1dbf8:	cmp	r3, r6
   1dbfc:	bne	1dc14 <fputs@plt+0x148dc>
   1dc00:	b	1dc44 <fputs@plt+0x1490c>
   1dc04:	ldr	r3, [ip, #4]
   1dc08:	cmp	r3, r6
   1dc0c:	beq	1dd60 <fputs@plt+0x14a28>
   1dc10:	mov	r5, ip
   1dc14:	ldr	ip, [r5]
   1dc18:	cmp	ip, #0
   1dc1c:	bne	1dc04 <fputs@plt+0x148cc>
   1dc20:	mov	r0, #12
   1dc24:	bl	21de0 <_Znwj@@Base>
   1dc28:	mov	r1, r6
   1dc2c:	ldr	r2, [r4, #60]	; 0x3c
   1dc30:	ldr	r3, [r4, #64]	; 0x40
   1dc34:	mov	sl, r0
   1dc38:	bl	1d30c <fputs@plt+0x13fd4>
   1dc3c:	mov	r5, sl
   1dc40:	str	sl, [r4, #64]	; 0x40
   1dc44:	ldr	r5, [r5, #8]
   1dc48:	ldr	r0, [r5, r9, lsl #2]
   1dc4c:	cmp	r0, #0
   1dc50:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc54:	ldr	r1, [r4, #52]	; 0x34
   1dc58:	add	r2, r9, r9, lsl #3
   1dc5c:	ldr	r3, [r4, #40]	; 0x28
   1dc60:	add	r2, r1, r2, lsl #2
   1dc64:	cmp	r3, #0
   1dc68:	ldr	r0, [r2, #8]
   1dc6c:	bne	1ddb0 <fputs@plt+0x14a78>
   1dc70:	ldr	r2, [r8]
   1dc74:	cmp	r7, r2
   1dc78:	beq	1dc84 <fputs@plt+0x1494c>
   1dc7c:	mov	r1, r7
   1dc80:	bl	1cb04 <fputs@plt+0x137cc>
   1dc84:	str	r0, [r5, r9, lsl #2]
   1dc88:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc8c:	movw	r3, #23640	; 0x5c58
   1dc90:	movt	r3, #3
   1dc94:	ldr	r3, [r3]
   1dc98:	cmp	r3, #0
   1dc9c:	beq	1ddc0 <fputs@plt+0x14a88>
   1dca0:	mov	r1, r8
   1dca4:	mov	r0, r4
   1dca8:	bl	1dab0 <fputs@plt+0x14778>
   1dcac:	bl	92c0 <wcwidth@plt>
   1dcb0:	movw	r3, #23680	; 0x5c80
   1dcb4:	movt	r3, #3
   1dcb8:	ldr	r2, [r3]
   1dcbc:	cmp	r0, #1
   1dcc0:	addgt	r0, r0, r0, lsl #1
   1dcc4:	movle	r0, #24
   1dcc8:	lslgt	r0, r0, #3
   1dccc:	cmp	r6, r2
   1dcd0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dcd4:	movw	r3, #23648	; 0x5c60
   1dcd8:	movt	r3, #3
   1dcdc:	ldr	r3, [r3]
   1dce0:	cmp	r3, #0
   1dce4:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dce8:	ldr	r3, [r4, #40]	; 0x28
   1dcec:	cmp	r3, #0
   1dcf0:	bne	1dd7c <fputs@plt+0x14a44>
   1dcf4:	cmp	r7, r2
   1dcf8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dcfc:	mov	r1, r7
   1dd00:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dd04:	b	1cb04 <fputs@plt+0x137cc>
   1dd08:	vmov	s9, r6
   1dd0c:	vldr	d6, [pc, #196]	; 1ddd8 <fputs@plt+0x14aa0>
   1dd10:	vcvt.f64.s32	d7, s9
   1dd14:	vmov	s9, r7
   1dd18:	vcvt.f64.s32	d5, s9
   1dd1c:	vmul.f64	d7, d5, d7
   1dd20:	vdiv.f64	d7, d7, d6
   1dd24:	vmov.f64	d6, #96	; 0x3f000000  0.5
   1dd28:	vadd.f64	d7, d7, d6
   1dd2c:	vcvt.s32.f64	s11, d7
   1dd30:	vmov	r6, s11
   1dd34:	b	1dba4 <fputs@plt+0x1486c>
   1dd38:	ldr	r3, [r4, #52]	; 0x34
   1dd3c:	add	r9, r9, r9, lsl #3
   1dd40:	add	r9, r3, r9, lsl #2
   1dd44:	ldr	r0, [r9, #8]
   1dd48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dd4c:	movw	r1, #24776	; 0x60c8
   1dd50:	movw	r0, #346	; 0x15a
   1dd54:	movt	r1, #2
   1dd58:	bl	1b474 <fputs@plt+0x1213c>
   1dd5c:	b	1db60 <fputs@plt+0x14828>
   1dd60:	ldr	r3, [ip]
   1dd64:	str	r3, [r5]
   1dd68:	mov	r5, ip
   1dd6c:	ldr	r3, [r4, #64]	; 0x40
   1dd70:	str	r3, [ip]
   1dd74:	str	ip, [r4, #64]	; 0x40
   1dd78:	b	1dc44 <fputs@plt+0x1490c>
   1dd7c:	mov	r1, r7
   1dd80:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dd84:	b	1cc14 <fputs@plt+0x138dc>
   1dd88:	mov	r0, #12
   1dd8c:	bl	21de0 <_Znwj@@Base>
   1dd90:	mov	r1, r6
   1dd94:	mov	r3, r5
   1dd98:	ldr	r2, [r4, #60]	; 0x3c
   1dd9c:	mov	sl, r0
   1dda0:	bl	1d30c <fputs@plt+0x13fd4>
   1dda4:	str	sl, [r4, #64]	; 0x40
   1dda8:	mov	r5, sl
   1ddac:	b	1dc44 <fputs@plt+0x1490c>
   1ddb0:	mov	r1, r7
   1ddb4:	ldr	r2, [r8]
   1ddb8:	bl	1cc14 <fputs@plt+0x138dc>
   1ddbc:	b	1dc84 <fputs@plt+0x1494c>
   1ddc0:	bl	905c <abort@plt>
   1ddc4:	mov	r0, sl
   1ddc8:	bl	21e30 <_ZdlPv@@Base>
   1ddcc:	bl	9110 <__cxa_end_cleanup@plt>
   1ddd0:	b	1ddc4 <fputs@plt+0x14a8c>
   1ddd4:	nop	{0}
   1ddd8:	andeq	r0, r0, r0
   1dddc:	addmi	r4, pc, r0
   1dde0:	ldr	r0, [r0, #20]
   1dde4:	bx	lr
   1dde8:	ldr	r0, [r0, #24]
   1ddec:	bx	lr
   1ddf0:	push	{r3, r4, r5, lr}
   1ddf4:	mov	r5, r0
   1ddf8:	ldr	r4, [r1]
   1ddfc:	cmp	r4, #0
   1de00:	blt	1de50 <fputs@plt+0x14b18>
   1de04:	ldr	r3, [r5, #48]	; 0x30
   1de08:	cmp	r4, r3
   1de0c:	bge	1de34 <fputs@plt+0x14afc>
   1de10:	ldr	r3, [r5, #44]	; 0x2c
   1de14:	ldr	r3, [r3, r4, lsl #2]
   1de18:	cmp	r3, #0
   1de1c:	blt	1de34 <fputs@plt+0x14afc>
   1de20:	ldr	r2, [r5, #52]	; 0x34
   1de24:	add	r3, r3, r3, lsl #3
   1de28:	add	r3, r2, r3, lsl #2
   1de2c:	ldr	r0, [r3, #32]
   1de30:	pop	{r3, r4, r5, pc}
   1de34:	movw	r3, #23640	; 0x5c58
   1de38:	movt	r3, #3
   1de3c:	ldr	r3, [r3]
   1de40:	cmp	r3, #0
   1de44:	beq	1de64 <fputs@plt+0x14b2c>
   1de48:	mov	r0, #0
   1de4c:	pop	{r3, r4, r5, pc}
   1de50:	movw	r1, #24776	; 0x60c8
   1de54:	movw	r0, #583	; 0x247
   1de58:	movt	r1, #2
   1de5c:	bl	1b474 <fputs@plt+0x1213c>
   1de60:	b	1de04 <fputs@plt+0x14acc>
   1de64:	bl	905c <abort@plt>
   1de68:	movw	r3, #23636	; 0x5c54
   1de6c:	movt	r3, #3
   1de70:	ldr	r0, [r3]
   1de74:	bx	lr
   1de78:	push	{r3, r4, r5, r6, r7, lr}
   1de7c:	mov	r5, r0
   1de80:	ldr	r4, [r0, #48]	; 0x30
   1de84:	cmp	r4, #0
   1de88:	bne	1ded8 <fputs@plt+0x14ba0>
   1de8c:	cmp	r1, #127	; 0x7f
   1de90:	bgt	1df54 <fputs@plt+0x14c1c>
   1de94:	mov	r0, #512	; 0x200
   1de98:	mov	r3, #128	; 0x80
   1de9c:	str	r3, [r5, #48]	; 0x30
   1dea0:	bl	9200 <_Znaj@plt>
   1dea4:	ldr	r3, [r5, #48]	; 0x30
   1dea8:	cmp	r3, #0
   1deac:	str	r0, [r5, #44]	; 0x2c
   1deb0:	pople	{r3, r4, r5, r6, r7, pc}
   1deb4:	sub	r0, r0, #4
   1deb8:	mov	r3, #0
   1debc:	mvn	r1, #0
   1dec0:	str	r1, [r0, #4]!
   1dec4:	add	r3, r3, #1
   1dec8:	ldr	r2, [r5, #48]	; 0x30
   1decc:	cmp	r2, r3
   1ded0:	bgt	1dec0 <fputs@plt+0x14b88>
   1ded4:	pop	{r3, r4, r5, r6, r7, pc}
   1ded8:	lsl	r3, r4, #1
   1dedc:	ldr	r6, [r0, #44]	; 0x2c
   1dee0:	cmp	r1, r3
   1dee4:	lsl	r7, r4, #2
   1dee8:	addge	r3, r1, #10
   1deec:	str	r3, [r0, #48]	; 0x30
   1def0:	cmp	r3, #532676608	; 0x1fc00000
   1def4:	lslls	r0, r3, #2
   1def8:	mvnhi	r0, #0
   1defc:	bl	9200 <_Znaj@plt>
   1df00:	mov	r1, r6
   1df04:	mov	r2, r7
   1df08:	str	r0, [r5, #44]	; 0x2c
   1df0c:	bl	9194 <memcpy@plt>
   1df10:	ldr	r3, [r5, #48]	; 0x30
   1df14:	cmp	r4, r3
   1df18:	bge	1df40 <fputs@plt+0x14c08>
   1df1c:	ldr	r3, [r5, #44]	; 0x2c
   1df20:	sub	r7, r7, #4
   1df24:	mvn	ip, #0
   1df28:	add	r3, r3, r7
   1df2c:	str	ip, [r3, #4]!
   1df30:	add	r4, r4, #1
   1df34:	ldr	r2, [r5, #48]	; 0x30
   1df38:	cmp	r2, r4
   1df3c:	bgt	1df2c <fputs@plt+0x14bf4>
   1df40:	cmp	r6, #0
   1df44:	popeq	{r3, r4, r5, r6, r7, pc}
   1df48:	mov	r0, r6
   1df4c:	pop	{r3, r4, r5, r6, r7, lr}
   1df50:	b	9278 <_ZdaPv@plt>
   1df54:	add	r1, r1, #10
   1df58:	str	r1, [r0, #48]	; 0x30
   1df5c:	cmp	r1, #532676608	; 0x1fc00000
   1df60:	lslls	r0, r1, #2
   1df64:	mvnhi	r0, #0
   1df68:	b	1dea0 <fputs@plt+0x14b68>
   1df6c:	push	{r4, r5, r6, lr}
   1df70:	mov	r4, r0
   1df74:	ldr	r6, [r0, #52]	; 0x34
   1df78:	cmp	r6, #0
   1df7c:	beq	1dfc0 <fputs@plt+0x14c88>
   1df80:	ldr	r5, [r0, #60]	; 0x3c
   1df84:	lsl	r0, r5, #1
   1df88:	str	r0, [r4, #60]	; 0x3c
   1df8c:	cmp	r0, #59244544	; 0x3880000
   1df90:	addls	r0, r0, r5, lsl #4
   1df94:	mvnhi	r0, #0
   1df98:	lslls	r0, r0, #2
   1df9c:	bl	9200 <_Znaj@plt>
   1dfa0:	add	r2, r5, r5, lsl #3
   1dfa4:	mov	r1, r6
   1dfa8:	lsl	r2, r2, #2
   1dfac:	str	r0, [r4, #52]	; 0x34
   1dfb0:	bl	9194 <memcpy@plt>
   1dfb4:	mov	r0, r6
   1dfb8:	pop	{r4, r5, r6, lr}
   1dfbc:	b	9278 <_ZdaPv@plt>
   1dfc0:	mov	r3, #16
   1dfc4:	mov	r0, #576	; 0x240
   1dfc8:	str	r3, [r4, #60]	; 0x3c
   1dfcc:	bl	9200 <_Znaj@plt>
   1dfd0:	str	r0, [r4, #52]	; 0x34
   1dfd4:	pop	{r4, r5, r6, pc}
   1dfd8:	push	{r3, r4, r5, r6, r7, lr}
   1dfdc:	mov	r4, r0
   1dfe0:	ldr	r0, [r0, #48]	; 0x30
   1dfe4:	subs	r3, r0, #1
   1dfe8:	bmi	1e01c <fputs@plt+0x14ce4>
   1dfec:	ldr	r2, [r4, #44]	; 0x2c
   1dff0:	lsl	ip, r3, #2
   1dff4:	ldr	r1, [r2, r3, lsl #2]
   1dff8:	cmp	r1, #0
   1dffc:	bge	1e01c <fputs@plt+0x14ce4>
   1e000:	add	r2, r2, ip
   1e004:	b	1e014 <fputs@plt+0x14cdc>
   1e008:	ldr	r1, [r2, #-4]!
   1e00c:	cmp	r1, #0
   1e010:	bge	1e01c <fputs@plt+0x14ce4>
   1e014:	subs	r3, r3, #1
   1e018:	bcs	1e008 <fputs@plt+0x14cd0>
   1e01c:	add	r5, r3, #1
   1e020:	cmp	r0, r5
   1e024:	ble	1e068 <fputs@plt+0x14d30>
   1e028:	cmp	r5, #532676608	; 0x1fc00000
   1e02c:	ldr	r6, [r4, #44]	; 0x2c
   1e030:	lslls	r0, r5, #2
   1e034:	lslhi	r7, r5, #2
   1e038:	mvnhi	r0, #0
   1e03c:	movls	r7, r0
   1e040:	bl	9200 <_Znaj@plt>
   1e044:	mov	r2, r7
   1e048:	mov	r1, r6
   1e04c:	str	r0, [r4, #44]	; 0x2c
   1e050:	bl	9194 <memcpy@plt>
   1e054:	cmp	r6, #0
   1e058:	beq	1e064 <fputs@plt+0x14d2c>
   1e05c:	mov	r0, r6
   1e060:	bl	9278 <_ZdaPv@plt>
   1e064:	str	r5, [r4, #48]	; 0x30
   1e068:	ldr	r3, [r4, #56]	; 0x38
   1e06c:	ldr	r2, [r4, #60]	; 0x3c
   1e070:	cmp	r3, r2
   1e074:	popge	{r3, r4, r5, r6, r7, pc}
   1e078:	cmp	r3, #59244544	; 0x3880000
   1e07c:	ldr	r5, [r4, #52]	; 0x34
   1e080:	addls	r3, r3, r3, lsl #3
   1e084:	mvnhi	r0, #0
   1e088:	lslls	r0, r3, #2
   1e08c:	bl	9200 <_Znaj@plt>
   1e090:	ldr	r3, [r4, #56]	; 0x38
   1e094:	mov	r1, r5
   1e098:	add	r2, r3, r3, lsl #3
   1e09c:	lsl	r2, r2, #2
   1e0a0:	str	r0, [r4, #52]	; 0x34
   1e0a4:	bl	9194 <memcpy@plt>
   1e0a8:	cmp	r5, #0
   1e0ac:	beq	1e0b8 <fputs@plt+0x14d80>
   1e0b0:	mov	r0, r5
   1e0b4:	bl	9278 <_ZdaPv@plt>
   1e0b8:	ldr	r3, [r4, #56]	; 0x38
   1e0bc:	str	r3, [r4, #60]	; 0x3c
   1e0c0:	pop	{r3, r4, r5, r6, r7, pc}
   1e0c4:	push	{r3, r4, r5, r6, r7, lr}
   1e0c8:	mov	r5, r0
   1e0cc:	ldr	r6, [r1]
   1e0d0:	mov	r4, r2
   1e0d4:	cmp	r6, #0
   1e0d8:	blt	1e198 <fputs@plt+0x14e60>
   1e0dc:	ldr	r3, [r5, #48]	; 0x30
   1e0e0:	cmp	r6, r3
   1e0e4:	bge	1e138 <fputs@plt+0x14e00>
   1e0e8:	ldr	r3, [r5, #56]	; 0x38
   1e0ec:	ldr	r2, [r5, #60]	; 0x3c
   1e0f0:	add	r1, r3, #1
   1e0f4:	cmp	r1, r2
   1e0f8:	bge	1e164 <fputs@plt+0x14e2c>
   1e0fc:	ldr	r2, [r5, #44]	; 0x2c
   1e100:	ldr	r7, [r5, #52]	; 0x34
   1e104:	str	r3, [r2, r6, lsl #2]
   1e108:	ldr	r6, [r5, #56]	; 0x38
   1e10c:	add	r3, r6, #1
   1e110:	str	r3, [r5, #56]	; 0x38
   1e114:	ldm	r4!, {r0, r1, r2, r3}
   1e118:	add	r6, r6, r6, lsl #3
   1e11c:	add	ip, r7, r6, lsl #2
   1e120:	stmia	ip!, {r0, r1, r2, r3}
   1e124:	ldm	r4!, {r0, r1, r2, r3}
   1e128:	stmia	ip!, {r0, r1, r2, r3}
   1e12c:	ldr	r3, [r4]
   1e130:	str	r3, [ip]
   1e134:	pop	{r3, r4, r5, r6, r7, pc}
   1e138:	mov	r0, r5
   1e13c:	mov	r1, r6
   1e140:	bl	1de78 <fputs@plt+0x14b40>
   1e144:	ldr	r3, [r5, #48]	; 0x30
   1e148:	cmp	r6, r3
   1e14c:	blt	1e0e8 <fputs@plt+0x14db0>
   1e150:	movw	r1, #24776	; 0x60c8
   1e154:	movw	r0, #667	; 0x29b
   1e158:	movt	r1, #2
   1e15c:	bl	1b474 <fputs@plt+0x1213c>
   1e160:	b	1e0e8 <fputs@plt+0x14db0>
   1e164:	mov	r0, r5
   1e168:	bl	1df6c <fputs@plt+0x14c34>
   1e16c:	ldr	r3, [r5, #56]	; 0x38
   1e170:	ldr	r2, [r5, #60]	; 0x3c
   1e174:	add	r1, r3, #1
   1e178:	cmp	r1, r2
   1e17c:	blt	1e0fc <fputs@plt+0x14dc4>
   1e180:	movw	r1, #24776	; 0x60c8
   1e184:	movw	r0, #670	; 0x29e
   1e188:	movt	r1, #2
   1e18c:	bl	1b474 <fputs@plt+0x1213c>
   1e190:	ldr	r3, [r5, #56]	; 0x38
   1e194:	b	1e0fc <fputs@plt+0x14dc4>
   1e198:	movw	r1, #24776	; 0x60c8
   1e19c:	mov	r0, #664	; 0x298
   1e1a0:	movt	r1, #2
   1e1a4:	bl	1b474 <fputs@plt+0x1213c>
   1e1a8:	b	1e0dc <fputs@plt+0x14da4>
   1e1ac:	push	{r4, r5, r6, lr}
   1e1b0:	mov	r5, r0
   1e1b4:	ldr	r4, [r1]
   1e1b8:	ldr	r6, [r2]
   1e1bc:	cmp	r4, #0
   1e1c0:	cmpge	r6, #0
   1e1c4:	blt	1e1f8 <fputs@plt+0x14ec0>
   1e1c8:	ldr	r3, [r0, #48]	; 0x30
   1e1cc:	cmp	r6, r3
   1e1d0:	bge	1e1f8 <fputs@plt+0x14ec0>
   1e1d4:	cmp	r4, r3
   1e1d8:	blt	1e1e8 <fputs@plt+0x14eb0>
   1e1dc:	mov	r0, r5
   1e1e0:	mov	r1, r4
   1e1e4:	bl	1de78 <fputs@plt+0x14b40>
   1e1e8:	ldr	r3, [r5, #44]	; 0x2c
   1e1ec:	ldr	r2, [r3, r6, lsl #2]
   1e1f0:	str	r2, [r3, r4, lsl #2]
   1e1f4:	pop	{r4, r5, r6, pc}
   1e1f8:	movw	r1, #24776	; 0x60c8
   1e1fc:	movw	r0, #679	; 0x2a7
   1e200:	movt	r1, #2
   1e204:	bl	1b474 <fputs@plt+0x1213c>
   1e208:	ldr	r3, [r5, #48]	; 0x30
   1e20c:	b	1e1d4 <fputs@plt+0x14e9c>
   1e210:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e214:	sub	sp, sp, #324	; 0x144
   1e218:	movw	r8, #12328	; 0x3028
   1e21c:	movt	r8, #3
   1e220:	str	r0, [sp, #24]
   1e224:	movw	r6, #25872	; 0x6510
   1e228:	ldr	r0, [r8]
   1e22c:	movt	r6, #3
   1e230:	ldr	r5, [sp, #24]
   1e234:	movw	ip, #21276	; 0x531c
   1e238:	str	r2, [sp, #16]
   1e23c:	movt	ip, #3
   1e240:	mov	r2, #1
   1e244:	str	ip, [sp, #8]
   1e248:	str	r1, [sp, #12]
   1e24c:	str	r3, [sp, #20]
   1e250:	str	r2, [sp, #28]
   1e254:	str	r0, [sp, #316]	; 0x13c
   1e258:	ldrb	r3, [r5]
   1e25c:	ldr	ip, [sp, #8]
   1e260:	ldrb	r9, [ip, r3]
   1e264:	cmp	r9, #0
   1e268:	bne	1e38c <fputs@plt+0x15054>
   1e26c:	movw	r7, #25872	; 0x6510
   1e270:	mov	r4, r9
   1e274:	movt	r7, #3
   1e278:	b	1e28c <fputs@plt+0x14f54>
   1e27c:	add	r4, r4, #1
   1e280:	add	r9, r9, #24
   1e284:	cmp	r4, #41	; 0x29
   1e288:	beq	1e308 <fputs@plt+0x14fd0>
   1e28c:	ldr	sl, [r6, r9]
   1e290:	mov	r1, r5
   1e294:	movw	fp, #25872	; 0x6510
   1e298:	movt	fp, #3
   1e29c:	mov	r0, sl
   1e2a0:	bl	90ec <strcasecmp@plt>
   1e2a4:	cmp	r0, #0
   1e2a8:	bne	1e27c <fputs@plt+0x14f44>
   1e2ac:	ldr	ip, [sp, #16]
   1e2b0:	cmp	ip, #0
   1e2b4:	addne	r3, r4, r4, lsl #1
   1e2b8:	addne	r2, fp, r3, lsl #3
   1e2bc:	ldrdne	r2, [r2, #8]
   1e2c0:	strdne	r2, [ip]
   1e2c4:	ldr	ip, [sp, #20]
   1e2c8:	cmp	ip, #0
   1e2cc:	addne	r4, r4, r4, lsl #1
   1e2d0:	addne	r7, r7, r4, lsl #3
   1e2d4:	ldrdne	r2, [r7, #16]
   1e2d8:	strdne	r2, [ip]
   1e2dc:	ldr	ip, [sp, #12]
   1e2e0:	cmp	ip, #0
   1e2e4:	beq	1e384 <fputs@plt+0x1504c>
   1e2e8:	mov	r0, #1
   1e2ec:	str	sl, [ip]
   1e2f0:	ldr	r2, [sp, #316]	; 0x13c
   1e2f4:	ldr	r3, [r8]
   1e2f8:	cmp	r2, r3
   1e2fc:	bne	1e448 <fputs@plt+0x15110>
   1e300:	add	sp, sp, #324	; 0x144
   1e304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e308:	ldr	r2, [sp, #28]
   1e30c:	cmp	r2, #0
   1e310:	beq	1e37c <fputs@plt+0x15044>
   1e314:	movw	r1, #23244	; 0x5acc
   1e318:	ldr	r0, [sp, #24]
   1e31c:	movt	r1, #2
   1e320:	bl	9104 <fopen@plt>
   1e324:	subs	r4, r0, #0
   1e328:	beq	1e37c <fputs@plt+0x15044>
   1e32c:	mov	r2, r4
   1e330:	mov	r1, #254	; 0xfe
   1e334:	add	r0, sp, #60	; 0x3c
   1e338:	bl	90b0 <fgets@plt>
   1e33c:	mov	r0, r4
   1e340:	bl	90a4 <fclose@plt>
   1e344:	add	r0, sp, #60	; 0x3c
   1e348:	mov	r1, #0
   1e34c:	bl	90e0 <strchr@plt>
   1e350:	ldrb	r3, [r0, #-1]
   1e354:	cmp	r3, #10
   1e358:	addne	r5, sp, #60	; 0x3c
   1e35c:	addeq	r5, sp, #60	; 0x3c
   1e360:	movne	r3, #0
   1e364:	moveq	ip, #0
   1e368:	moveq	r2, #0
   1e36c:	strne	r3, [sp, #28]
   1e370:	strbeq	ip, [r0, #-1]
   1e374:	streq	r2, [sp, #28]
   1e378:	b	1e258 <fputs@plt+0x14f20>
   1e37c:	mov	r0, #0
   1e380:	b	1e2f0 <fputs@plt+0x14fb8>
   1e384:	mov	r0, #1
   1e388:	b	1e2f0 <fputs@plt+0x14fb8>
   1e38c:	add	r3, sp, #56	; 0x38
   1e390:	mov	r0, r5
   1e394:	str	r3, [sp, #4]
   1e398:	add	r4, sp, #40	; 0x28
   1e39c:	add	r2, sp, #32
   1e3a0:	str	r4, [sp]
   1e3a4:	movw	r1, #24824	; 0x60f8
   1e3a8:	add	r3, sp, #52	; 0x34
   1e3ac:	movt	r1, #2
   1e3b0:	bl	917c <sscanf@plt>
   1e3b4:	cmp	r0, #4
   1e3b8:	bne	1e37c <fputs@plt+0x15044>
   1e3bc:	vldr	d7, [sp, #32]
   1e3c0:	vcmpe.f64	d7, #0.0
   1e3c4:	vmrs	APSR_nzcv, fpscr
   1e3c8:	ble	1e37c <fputs@plt+0x15044>
   1e3cc:	vldr	d7, [sp, #40]	; 0x28
   1e3d0:	vcmpe.f64	d7, #0.0
   1e3d4:	vmrs	APSR_nzcv, fpscr
   1e3d8:	ble	1e37c <fputs@plt+0x15044>
   1e3dc:	add	r0, sp, #32
   1e3e0:	ldrb	r1, [sp, #52]	; 0x34
   1e3e4:	bl	1d188 <fputs@plt+0x13e50>
   1e3e8:	cmp	r0, #0
   1e3ec:	beq	1e37c <fputs@plt+0x15044>
   1e3f0:	mov	r0, r4
   1e3f4:	ldrb	r1, [sp, #56]	; 0x38
   1e3f8:	bl	1d188 <fputs@plt+0x13e50>
   1e3fc:	cmp	r0, #0
   1e400:	beq	1e37c <fputs@plt+0x15044>
   1e404:	ldr	ip, [sp, #16]
   1e408:	cmp	ip, #0
   1e40c:	ldrdne	r2, [sp, #32]
   1e410:	ldrne	ip, [sp, #16]
   1e414:	strdne	r2, [ip]
   1e418:	ldr	ip, [sp, #20]
   1e41c:	cmp	ip, #0
   1e420:	ldrdne	r2, [sp, #40]	; 0x28
   1e424:	strdne	r2, [ip]
   1e428:	ldr	ip, [sp, #12]
   1e42c:	cmp	ip, #0
   1e430:	beq	1e384 <fputs@plt+0x1504c>
   1e434:	movw	r3, #24848	; 0x6110
   1e438:	mov	r0, #1
   1e43c:	movt	r3, #2
   1e440:	str	r3, [ip]
   1e444:	b	1e2f0 <fputs@plt+0x14fb8>
   1e448:	bl	923c <__stack_chk_fail@plt>
   1e44c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e450:	vpush	{d8-d9}
   1e454:	movw	r7, #12328	; 0x3028
   1e458:	movt	r7, #3
   1e45c:	ldr	r6, [r0, #20]
   1e460:	sub	sp, sp, #148	; 0x94
   1e464:	mov	r5, r0
   1e468:	ldr	r3, [r7]
   1e46c:	mov	r4, r1
   1e470:	mov	r0, r6
   1e474:	movw	r1, #24856	; 0x6118
   1e478:	movt	r1, #2
   1e47c:	mov	sl, r2
   1e480:	str	r3, [sp, #140]	; 0x8c
   1e484:	bl	9314 <strcmp@plt>
   1e488:	subs	r8, r0, #0
   1e48c:	bne	1e4c4 <fputs@plt+0x1518c>
   1e490:	cmp	r4, #0
   1e494:	beq	1e890 <fputs@plt+0x15558>
   1e498:	mov	r8, #0
   1e49c:	mov	r3, #1
   1e4a0:	str	r3, [r4]
   1e4a4:	ldr	r2, [sp, #140]	; 0x8c
   1e4a8:	mov	r0, r8
   1e4ac:	ldr	r3, [r7]
   1e4b0:	cmp	r2, r3
   1e4b4:	bne	1e9d0 <fputs@plt+0x15698>
   1e4b8:	add	sp, sp, #148	; 0x94
   1e4bc:	vpop	{d8-d9}
   1e4c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e4c4:	mov	r0, r6
   1e4c8:	add	r1, sp, #28
   1e4cc:	bl	1fd10 <fputs@plt+0x169d8>
   1e4d0:	cmp	r0, #0
   1e4d4:	beq	1e8c0 <fputs@plt+0x15588>
   1e4d8:	ldr	r1, [sp, #28]
   1e4dc:	mov	r3, #0
   1e4e0:	mov	r2, #1
   1e4e4:	str	r0, [sp, #76]	; 0x4c
   1e4e8:	str	sl, [sp, #96]	; 0x60
   1e4ec:	vldr	d8, [pc, #956]	; 1e8b0 <fputs@plt+0x15578>
   1e4f0:	str	r1, [sp, #80]	; 0x50
   1e4f4:	vldr	d9, [pc, #956]	; 1e8b8 <fputs@plt+0x15580>
   1e4f8:	str	r3, [sp, #84]	; 0x54
   1e4fc:	str	r3, [sp, #88]	; 0x58
   1e500:	str	r3, [sp, #100]	; 0x64
   1e504:	str	r2, [sp, #92]	; 0x5c
   1e508:	b	1e534 <fputs@plt+0x151fc>
   1e50c:	movw	r1, #24932	; 0x6164
   1e510:	ldr	r0, [sp, #100]	; 0x64
   1e514:	movt	r1, #2
   1e518:	bl	9260 <strtok@plt>
   1e51c:	movw	r1, #24896	; 0x6140
   1e520:	movt	r1, #2
   1e524:	mov	r4, r0
   1e528:	bl	9314 <strcmp@plt>
   1e52c:	cmp	r0, #0
   1e530:	bne	1e5b4 <fputs@plt+0x1527c>
   1e534:	add	r0, sp, #76	; 0x4c
   1e538:	bl	1cda4 <fputs@plt+0x13a6c>
   1e53c:	cmp	r0, #0
   1e540:	bne	1e50c <fputs@plt+0x151d4>
   1e544:	movw	r3, #23640	; 0x5c58
   1e548:	movt	r3, #3
   1e54c:	ldr	r3, [r3]
   1e550:	cmp	r3, #0
   1e554:	beq	1e7e8 <fputs@plt+0x154b0>
   1e558:	ldr	r3, [r5, #12]
   1e55c:	cmp	r3, #0
   1e560:	bne	1e5a4 <fputs@plt+0x1526c>
   1e564:	ldr	r3, [r5, #40]	; 0x28
   1e568:	movw	r2, #8480	; 0x2120
   1e56c:	movt	r2, #3
   1e570:	cmp	r3, #0
   1e574:	beq	1e95c <fputs@plt+0x15624>
   1e578:	ldr	r2, [r2]
   1e57c:	movw	r0, #23680	; 0x5c80
   1e580:	movw	r1, #23684	; 0x5c84
   1e584:	movt	r0, #3
   1e588:	movt	r1, #3
   1e58c:	mov	ip, #216	; 0xd8
   1e590:	ldr	r0, [r0]
   1e594:	mul	r2, ip, r2
   1e598:	ldr	r1, [r1]
   1e59c:	bl	1cc14 <fputs@plt+0x138dc>
   1e5a0:	str	r0, [r5, #12]
   1e5a4:	mov	r8, #1
   1e5a8:	add	r0, sp, #76	; 0x4c
   1e5ac:	bl	1cd64 <fputs@plt+0x13a2c>
   1e5b0:	b	1e4a4 <fputs@plt+0x1516c>
   1e5b4:	movw	r1, #24940	; 0x616c
   1e5b8:	mov	r0, r4
   1e5bc:	movt	r1, #2
   1e5c0:	bl	9314 <strcmp@plt>
   1e5c4:	subs	r8, r0, #0
   1e5c8:	beq	1e718 <fputs@plt+0x153e0>
   1e5cc:	movw	r1, #24992	; 0x61a0
   1e5d0:	mov	r0, r4
   1e5d4:	movt	r1, #2
   1e5d8:	bl	9314 <strcmp@plt>
   1e5dc:	subs	r8, r0, #0
   1e5e0:	beq	1e840 <fputs@plt+0x15508>
   1e5e4:	movw	r1, #25040	; 0x61d0
   1e5e8:	mov	r0, r4
   1e5ec:	movt	r1, #2
   1e5f0:	bl	9314 <strcmp@plt>
   1e5f4:	subs	r8, r0, #0
   1e5f8:	beq	1e6c4 <fputs@plt+0x1538c>
   1e5fc:	movw	r1, #25092	; 0x6204
   1e600:	mov	r0, r4
   1e604:	movt	r1, #2
   1e608:	bl	9314 <strcmp@plt>
   1e60c:	cmp	r0, #0
   1e610:	beq	1e810 <fputs@plt+0x154d8>
   1e614:	movw	r1, #25152	; 0x6240
   1e618:	mov	r0, r4
   1e61c:	movt	r1, #2
   1e620:	bl	9314 <strcmp@plt>
   1e624:	cmp	r0, #0
   1e628:	moveq	r3, #1
   1e62c:	streq	r3, [r5, #16]
   1e630:	beq	1e534 <fputs@plt+0x151fc>
   1e634:	movw	r1, #25160	; 0x6248
   1e638:	mov	r0, r4
   1e63c:	movt	r1, #2
   1e640:	bl	9314 <strcmp@plt>
   1e644:	cmp	r0, #0
   1e648:	beq	1ea10 <fputs@plt+0x156d8>
   1e64c:	movw	r1, #25172	; 0x6254
   1e650:	mov	r0, r4
   1e654:	movt	r1, #2
   1e658:	bl	9314 <strcmp@plt>
   1e65c:	cmp	r0, #0
   1e660:	beq	1ea10 <fputs@plt+0x156d8>
   1e664:	movw	r1, #18864	; 0x49b0
   1e668:	mov	r0, #0
   1e66c:	movt	r1, #2
   1e670:	bl	9260 <strtok@plt>
   1e674:	ldr	r3, [r5]
   1e678:	ldr	r6, [r3, #8]
   1e67c:	bl	1c93c <fputs@plt+0x13604>
   1e680:	ldr	ip, [sp, #84]	; 0x54
   1e684:	mov	r1, r4
   1e688:	ldr	r3, [sp, #80]	; 0x50
   1e68c:	str	ip, [sp]
   1e690:	mov	r2, r0
   1e694:	mov	r0, r5
   1e698:	blx	r6
   1e69c:	b	1e534 <fputs@plt+0x151fc>
   1e6a0:	movw	r1, #25056	; 0x61e0
   1e6a4:	mov	r0, r4
   1e6a8:	movt	r1, #2
   1e6ac:	bl	9314 <strcmp@plt>
   1e6b0:	cmp	r0, #0
   1e6b4:	bne	1e7c0 <fputs@plt+0x15488>
   1e6b8:	ldr	r3, [r5, #4]
   1e6bc:	orr	r3, r3, #8
   1e6c0:	str	r3, [r5, #4]
   1e6c4:	movw	r1, #24932	; 0x6164
   1e6c8:	mov	r0, #0
   1e6cc:	movt	r1, #2
   1e6d0:	bl	9260 <strtok@plt>
   1e6d4:	subs	r4, r0, #0
   1e6d8:	beq	1e534 <fputs@plt+0x151fc>
   1e6dc:	movw	r1, #23492	; 0x5bc4
   1e6e0:	movt	r1, #2
   1e6e4:	bl	9314 <strcmp@plt>
   1e6e8:	cmp	r0, #0
   1e6ec:	beq	1e534 <fputs@plt+0x151fc>
   1e6f0:	movw	r1, #24572	; 0x5ffc
   1e6f4:	mov	r0, r4
   1e6f8:	movt	r1, #2
   1e6fc:	bl	9314 <strcmp@plt>
   1e700:	cmp	r0, #0
   1e704:	bne	1e774 <fputs@plt+0x1543c>
   1e708:	ldr	r3, [r5, #4]
   1e70c:	orr	r3, r3, #1
   1e710:	str	r3, [r5, #4]
   1e714:	b	1e6c4 <fputs@plt+0x1538c>
   1e718:	movw	r1, #24932	; 0x6164
   1e71c:	movt	r1, #2
   1e720:	bl	9260 <strtok@plt>
   1e724:	cmp	r0, #0
   1e728:	beq	1e744 <fputs@plt+0x1540c>
   1e72c:	movw	r1, #21040	; 0x5230
   1e730:	add	r2, sp, #104	; 0x68
   1e734:	movt	r1, #2
   1e738:	bl	917c <sscanf@plt>
   1e73c:	cmp	r0, #1
   1e740:	beq	1e7fc <fputs@plt+0x154c4>
   1e744:	ldr	r3, [sp, #96]	; 0x60
   1e748:	cmp	r3, #0
   1e74c:	bne	1e5a8 <fputs@plt+0x15270>
   1e750:	movw	r2, #23584	; 0x5c20
   1e754:	movt	r2, #3
   1e758:	movw	r1, #24952	; 0x6178
   1e75c:	str	r2, [sp]
   1e760:	movt	r1, #2
   1e764:	mov	r3, r2
   1e768:	add	r0, sp, #76	; 0x4c
   1e76c:	bl	1cd00 <fputs@plt+0x139c8>
   1e770:	b	1e5a8 <fputs@plt+0x15270>
   1e774:	movw	r1, #18504	; 0x4848
   1e778:	mov	r0, r4
   1e77c:	movt	r1, #2
   1e780:	bl	9314 <strcmp@plt>
   1e784:	cmp	r0, #0
   1e788:	ldreq	r3, [r5, #4]
   1e78c:	orreq	r3, r3, #2
   1e790:	streq	r3, [r5, #4]
   1e794:	beq	1e6c4 <fputs@plt+0x1538c>
   1e798:	movw	r1, #25052	; 0x61dc
   1e79c:	mov	r0, r4
   1e7a0:	movt	r1, #2
   1e7a4:	bl	9314 <strcmp@plt>
   1e7a8:	cmp	r0, #0
   1e7ac:	bne	1e6a0 <fputs@plt+0x15368>
   1e7b0:	ldr	r3, [r5, #4]
   1e7b4:	orr	r3, r3, #4
   1e7b8:	str	r3, [r5, #4]
   1e7bc:	b	1e6c4 <fputs@plt+0x1538c>
   1e7c0:	movw	r1, #25060	; 0x61e4
   1e7c4:	mov	r0, r4
   1e7c8:	movt	r1, #2
   1e7cc:	bl	9314 <strcmp@plt>
   1e7d0:	cmp	r0, #0
   1e7d4:	bne	1e990 <fputs@plt+0x15658>
   1e7d8:	ldr	r3, [r5, #4]
   1e7dc:	orr	r3, r3, #16
   1e7e0:	str	r3, [r5, #4]
   1e7e4:	b	1e6c4 <fputs@plt+0x1538c>
   1e7e8:	ldr	r3, [sp, #96]	; 0x60
   1e7ec:	cmp	r3, #0
   1e7f0:	beq	1e938 <fputs@plt+0x15600>
   1e7f4:	mov	r8, #0
   1e7f8:	b	1e5a8 <fputs@plt+0x15270>
   1e7fc:	ldr	r3, [sp, #104]	; 0x68
   1e800:	cmp	r3, #0
   1e804:	ble	1e744 <fputs@plt+0x1540c>
   1e808:	str	r3, [r5, #12]
   1e80c:	b	1e534 <fputs@plt+0x151fc>
   1e810:	movw	r1, #24932	; 0x6164
   1e814:	movt	r1, #2
   1e818:	bl	9260 <strtok@plt>
   1e81c:	subs	r4, r0, #0
   1e820:	beq	1e9d4 <fputs@plt+0x1569c>
   1e824:	bl	9170 <strlen@plt>
   1e828:	add	r0, r0, #1
   1e82c:	bl	9200 <_Znaj@plt>
   1e830:	str	r0, [r5, #24]
   1e834:	mov	r1, r4
   1e838:	bl	91ac <strcpy@plt>
   1e83c:	b	1e534 <fputs@plt+0x151fc>
   1e840:	movw	r1, #24932	; 0x6164
   1e844:	movt	r1, #2
   1e848:	bl	9260 <strtok@plt>
   1e84c:	subs	r4, r0, #0
   1e850:	beq	1e8f8 <fputs@plt+0x155c0>
   1e854:	movw	r1, #25000	; 0x61a8
   1e858:	add	r2, sp, #56	; 0x38
   1e85c:	movt	r1, #2
   1e860:	bl	917c <sscanf@plt>
   1e864:	cmp	r0, #1
   1e868:	bne	1e8f8 <fputs@plt+0x155c0>
   1e86c:	vldr	d7, [sp, #56]	; 0x38
   1e870:	vcmpe.f64	d7, d8
   1e874:	vmrs	APSR_nzcv, fpscr
   1e878:	bge	1e8f8 <fputs@plt+0x155c0>
   1e87c:	vcmpe.f64	d7, d9
   1e880:	vmrs	APSR_nzcv, fpscr
   1e884:	bls	1e8f8 <fputs@plt+0x155c0>
   1e888:	vstr	d7, [r5, #32]
   1e88c:	b	1e534 <fputs@plt+0x151fc>
   1e890:	movw	r1, #23584	; 0x5c20
   1e894:	movt	r1, #3
   1e898:	movw	r0, #24864	; 0x6120
   1e89c:	movt	r0, #2
   1e8a0:	mov	r2, r1
   1e8a4:	mov	r3, r1
   1e8a8:	bl	1c7e8 <fputs@plt+0x134b0>
   1e8ac:	b	1e4a4 <fputs@plt+0x1516c>
   1e8b0:	andeq	r0, r0, r0
   1e8b4:	subsmi	r8, r6, r0
   1e8b8:	andeq	r0, r0, r0
   1e8bc:	subsgt	r8, r6, r0
   1e8c0:	cmp	r4, #0
   1e8c4:	bne	1e498 <fputs@plt+0x15160>
   1e8c8:	ldr	r1, [r5, #20]
   1e8cc:	add	r0, sp, #104	; 0x68
   1e8d0:	bl	1c344 <fputs@plt+0x1300c>
   1e8d4:	movw	r2, #23584	; 0x5c20
   1e8d8:	movt	r2, #3
   1e8dc:	add	r1, sp, #104	; 0x68
   1e8e0:	movw	r0, #24904	; 0x6148
   1e8e4:	movt	r0, #2
   1e8e8:	mov	r3, r2
   1e8ec:	mov	r8, r4
   1e8f0:	bl	1c7e8 <fputs@plt+0x134b0>
   1e8f4:	b	1e4a4 <fputs@plt+0x1516c>
   1e8f8:	add	r5, sp, #104	; 0x68
   1e8fc:	mov	r1, r4
   1e900:	mov	r0, r5
   1e904:	bl	1c344 <fputs@plt+0x1300c>
   1e908:	ldr	r3, [sp, #96]	; 0x60
   1e90c:	cmp	r3, #0
   1e910:	bne	1e5a8 <fputs@plt+0x15270>
   1e914:	movw	r3, #23584	; 0x5c20
   1e918:	movw	r1, #25004	; 0x61ac
   1e91c:	movt	r3, #3
   1e920:	mov	r2, r5
   1e924:	str	r3, [sp]
   1e928:	add	r0, sp, #76	; 0x4c
   1e92c:	movt	r1, #2
   1e930:	bl	1cd00 <fputs@plt+0x139c8>
   1e934:	b	1e5a8 <fputs@plt+0x15270>
   1e938:	movw	r2, #23584	; 0x5c20
   1e93c:	movt	r2, #3
   1e940:	movw	r1, #25180	; 0x625c
   1e944:	str	r2, [sp]
   1e948:	movt	r1, #2
   1e94c:	mov	r3, r2
   1e950:	add	r0, sp, #76	; 0x4c
   1e954:	bl	1cd00 <fputs@plt+0x139c8>
   1e958:	b	1e7f4 <fputs@plt+0x154bc>
   1e95c:	ldr	r2, [r2]
   1e960:	movw	r1, #23680	; 0x5c80
   1e964:	movw	r3, #23684	; 0x5c84
   1e968:	movt	r1, #3
   1e96c:	movt	r3, #3
   1e970:	mov	ip, #216	; 0xd8
   1e974:	ldr	r0, [r1]
   1e978:	mul	r2, ip, r2
   1e97c:	ldr	r1, [r3]
   1e980:	bl	1cb04 <fputs@plt+0x137cc>
   1e984:	mov	r8, #1
   1e988:	str	r0, [r5, #12]
   1e98c:	b	1e5a8 <fputs@plt+0x15270>
   1e990:	add	r5, sp, #104	; 0x68
   1e994:	mov	r1, r4
   1e998:	mov	r0, r5
   1e99c:	bl	1c344 <fputs@plt+0x1300c>
   1e9a0:	ldr	r3, [sp, #96]	; 0x60
   1e9a4:	cmp	r3, #0
   1e9a8:	bne	1e5a8 <fputs@plt+0x15270>
   1e9ac:	movw	r3, #23584	; 0x5c20
   1e9b0:	movw	r1, #25064	; 0x61e8
   1e9b4:	movt	r3, #3
   1e9b8:	mov	r2, r5
   1e9bc:	str	r3, [sp]
   1e9c0:	add	r0, sp, #76	; 0x4c
   1e9c4:	movt	r1, #2
   1e9c8:	bl	1cd00 <fputs@plt+0x139c8>
   1e9cc:	b	1e5a8 <fputs@plt+0x15270>
   1e9d0:	bl	923c <__stack_chk_fail@plt>
   1e9d4:	ldr	r3, [sp, #96]	; 0x60
   1e9d8:	cmp	r3, #0
   1e9dc:	bne	1e7f4 <fputs@plt+0x154bc>
   1e9e0:	movw	r2, #23584	; 0x5c20
   1e9e4:	movt	r2, #3
   1e9e8:	movw	r1, #25108	; 0x6214
   1e9ec:	str	r2, [sp]
   1e9f0:	movt	r1, #2
   1e9f4:	mov	r3, r2
   1e9f8:	add	r0, sp, #76	; 0x4c
   1e9fc:	bl	1cd00 <fputs@plt+0x139c8>
   1ea00:	b	1e7f4 <fputs@plt+0x154bc>
   1ea04:	add	r0, sp, #76	; 0x4c
   1ea08:	bl	1cd64 <fputs@plt+0x13a2c>
   1ea0c:	bl	9110 <__cxa_end_cleanup@plt>
   1ea10:	cmp	r4, #0
   1ea14:	beq	1e544 <fputs@plt+0x1520c>
   1ea18:	movw	fp, #23640	; 0x5c58
   1ea1c:	movt	fp, #3
   1ea20:	mov	r3, #0
   1ea24:	str	r3, [sp, #20]
   1ea28:	str	r3, [sp, #92]	; 0x5c
   1ea2c:	movw	r1, #25160	; 0x6248
   1ea30:	mov	r0, r4
   1ea34:	movt	r1, #2
   1ea38:	bl	9314 <strcmp@plt>
   1ea3c:	subs	r8, r0, #0
   1ea40:	bne	1eae8 <fputs@plt+0x157b0>
   1ea44:	cmp	sl, #0
   1ea48:	bne	1e5a4 <fputs@plt+0x1526c>
   1ea4c:	add	r0, sp, #76	; 0x4c
   1ea50:	bl	1cda4 <fputs@plt+0x13a6c>
   1ea54:	cmp	r0, #0
   1ea58:	beq	1eb54 <fputs@plt+0x1581c>
   1ea5c:	movw	r1, #24932	; 0x6164
   1ea60:	ldr	r0, [sp, #100]	; 0x64
   1ea64:	movt	r1, #2
   1ea68:	bl	9260 <strtok@plt>
   1ea6c:	subs	r4, r0, #0
   1ea70:	beq	1ea4c <fputs@plt+0x15714>
   1ea74:	movw	r1, #24932	; 0x6164
   1ea78:	mov	r0, #0
   1ea7c:	movt	r1, #2
   1ea80:	bl	9260 <strtok@plt>
   1ea84:	subs	r6, r0, #0
   1ea88:	beq	1eb4c <fputs@plt+0x15814>
   1ea8c:	movw	r1, #24932	; 0x6164
   1ea90:	mov	r0, #0
   1ea94:	movt	r1, #2
   1ea98:	bl	9260 <strtok@plt>
   1ea9c:	subs	r9, r0, #0
   1eaa0:	beq	1ed4c <fputs@plt+0x15a14>
   1eaa4:	movw	r1, #21040	; 0x5230
   1eaa8:	add	r2, sp, #56	; 0x38
   1eaac:	movt	r1, #2
   1eab0:	bl	917c <sscanf@plt>
   1eab4:	cmp	r0, #1
   1eab8:	bne	1ed7c <fputs@plt+0x15a44>
   1eabc:	mov	r0, r4
   1eac0:	bl	21c84 <fputs@plt+0x1894c>
   1eac4:	mov	r4, r0
   1eac8:	mov	r0, r6
   1eacc:	bl	21c84 <fputs@plt+0x1894c>
   1ead0:	mov	r2, r0
   1ead4:	mov	r1, r4
   1ead8:	mov	r0, r5
   1eadc:	ldr	r3, [sp, #56]	; 0x38
   1eae0:	bl	1d8a8 <fputs@plt+0x14570>
   1eae4:	b	1ea4c <fputs@plt+0x15714>
   1eae8:	movw	r1, #25172	; 0x6254
   1eaec:	mov	r0, r4
   1eaf0:	movt	r1, #2
   1eaf4:	bl	9314 <strcmp@plt>
   1eaf8:	subs	r8, r0, #0
   1eafc:	bne	1ee2c <fputs@plt+0x15af4>
   1eb00:	cmp	sl, #0
   1eb04:	bne	1e5a4 <fputs@plt+0x1526c>
   1eb08:	mov	r6, sl
   1eb0c:	b	1eb28 <fputs@plt+0x157f0>
   1eb10:	movw	r1, #24932	; 0x6164
   1eb14:	ldr	r0, [sp, #100]	; 0x64
   1eb18:	movt	r1, #2
   1eb1c:	bl	9260 <strtok@plt>
   1eb20:	subs	r4, r0, #0
   1eb24:	bne	1eba4 <fputs@plt+0x1586c>
   1eb28:	add	r0, sp, #76	; 0x4c
   1eb2c:	bl	1cda4 <fputs@plt+0x13a6c>
   1eb30:	cmp	r0, #0
   1eb34:	bne	1eb10 <fputs@plt+0x157d8>
   1eb38:	mov	r4, r0
   1eb3c:	cmp	r6, #0
   1eb40:	beq	1ee6c <fputs@plt+0x15b34>
   1eb44:	mov	r2, #1
   1eb48:	str	r2, [sp, #20]
   1eb4c:	cmp	r4, #0
   1eb50:	bne	1ea2c <fputs@plt+0x156f4>
   1eb54:	mov	r0, r5
   1eb58:	bl	1dfd8 <fputs@plt+0x14ca0>
   1eb5c:	movw	r3, #23640	; 0x5c58
   1eb60:	movt	r3, #3
   1eb64:	ldr	r2, [sp, #20]
   1eb68:	ldr	r3, [r3]
   1eb6c:	orrs	r2, r2, r3
   1eb70:	bne	1e558 <fputs@plt+0x15220>
   1eb74:	ldr	r3, [sp, #96]	; 0x60
   1eb78:	cmp	r3, #0
   1eb7c:	bne	1e7f4 <fputs@plt+0x154bc>
   1eb80:	movw	r2, #23584	; 0x5c20
   1eb84:	movt	r2, #3
   1eb88:	movw	r1, #25636	; 0x6424
   1eb8c:	str	r2, [sp]
   1eb90:	movt	r1, #2
   1eb94:	mov	r3, r2
   1eb98:	add	r0, sp, #76	; 0x4c
   1eb9c:	bl	1cd00 <fputs@plt+0x139c8>
   1eba0:	b	1e7f4 <fputs@plt+0x154bc>
   1eba4:	movw	r1, #24932	; 0x6164
   1eba8:	mov	r0, #0
   1ebac:	movt	r1, #2
   1ebb0:	bl	9260 <strtok@plt>
   1ebb4:	subs	r3, r0, #0
   1ebb8:	beq	1eb3c <fputs@plt+0x15804>
   1ebbc:	ldrb	r3, [r3]
   1ebc0:	cmp	r3, #34	; 0x22
   1ebc4:	bne	1ec04 <fputs@plt+0x158cc>
   1ebc8:	cmp	r6, #0
   1ebcc:	beq	1eecc <fputs@plt+0x15b94>
   1ebd0:	movw	r1, #25284	; 0x62c4
   1ebd4:	mov	r0, r4
   1ebd8:	movt	r1, #2
   1ebdc:	bl	9314 <strcmp@plt>
   1ebe0:	cmp	r0, #0
   1ebe4:	beq	1ee9c <fputs@plt+0x15b64>
   1ebe8:	mov	r0, r4
   1ebec:	bl	21c84 <fputs@plt+0x1894c>
   1ebf0:	mov	r1, r0
   1ebf4:	mov	r2, r6
   1ebf8:	mov	r0, r5
   1ebfc:	bl	1e1ac <fputs@plt+0x14e74>
   1ec00:	b	1eb28 <fputs@plt+0x157f0>
   1ec04:	add	r2, sp, #120	; 0x78
   1ec08:	add	r3, sp, #128	; 0x80
   1ec0c:	str	r2, [sp]
   1ec10:	movw	r1, #25328	; 0x62f0
   1ec14:	add	r2, sp, #124	; 0x7c
   1ec18:	str	r3, [sp, #4]
   1ec1c:	str	r2, [sp, #8]
   1ec20:	add	r3, sp, #132	; 0x84
   1ec24:	movt	r1, #2
   1ec28:	str	r3, [sp, #12]
   1ec2c:	add	r2, sp, #112	; 0x70
   1ec30:	add	r3, sp, #116	; 0x74
   1ec34:	mov	r6, #0
   1ec38:	str	r6, [sp, #116]	; 0x74
   1ec3c:	str	r6, [sp, #120]	; 0x78
   1ec40:	str	r6, [sp, #124]	; 0x7c
   1ec44:	str	r6, [sp, #128]	; 0x80
   1ec48:	str	r6, [sp, #132]	; 0x84
   1ec4c:	bl	917c <sscanf@plt>
   1ec50:	cmp	r0, r6
   1ec54:	ble	1effc <fputs@plt+0x15cc4>
   1ec58:	movw	r1, #24932	; 0x6164
   1ec5c:	mov	r0, r6
   1ec60:	movt	r1, #2
   1ec64:	bl	9260 <strtok@plt>
   1ec68:	cmp	r0, #0
   1ec6c:	beq	1efbc <fputs@plt+0x15c84>
   1ec70:	movw	r1, #21040	; 0x5230
   1ec74:	add	r2, sp, #32
   1ec78:	movt	r1, #2
   1ec7c:	bl	917c <sscanf@plt>
   1ec80:	cmp	r0, #1
   1ec84:	bne	1ef7c <fputs@plt+0x15c44>
   1ec88:	ldr	ip, [sp, #32]
   1ec8c:	cmp	ip, #255	; 0xff
   1ec90:	bhi	1ef3c <fputs@plt+0x15c04>
   1ec94:	movw	r1, #24932	; 0x6164
   1ec98:	mov	r0, r6
   1ec9c:	movt	r1, #2
   1eca0:	strb	ip, [sp, #104]	; 0x68
   1eca4:	bl	9260 <strtok@plt>
   1eca8:	subs	r9, r0, #0
   1ecac:	beq	1eefc <fputs@plt+0x15bc4>
   1ecb0:	mov	r2, r6
   1ecb4:	add	r1, sp, #36	; 0x24
   1ecb8:	bl	91a0 <strtol@plt>
   1ecbc:	cmp	r0, #0
   1ecc0:	str	r0, [sp, #108]	; 0x6c
   1ecc4:	bne	1ecd4 <fputs@plt+0x1599c>
   1ecc8:	ldr	r3, [sp, #36]	; 0x24
   1eccc:	cmp	r3, r9
   1ecd0:	beq	1f03c <fputs@plt+0x15d04>
   1ecd4:	ldr	r3, [fp]
   1ecd8:	cmp	r3, #0
   1ecdc:	bne	1edf4 <fputs@plt+0x15abc>
   1ece0:	movw	r1, #24932	; 0x6164
   1ece4:	mov	r0, #0
   1ece8:	movt	r1, #2
   1ecec:	bl	9260 <strtok@plt>
   1ecf0:	subs	r6, r0, #0
   1ecf4:	beq	1ed0c <fputs@plt+0x159d4>
   1ecf8:	movw	r1, #25524	; 0x63b4
   1ecfc:	movt	r1, #2
   1ed00:	bl	9314 <strcmp@plt>
   1ed04:	cmp	r0, #0
   1ed08:	bne	1ee0c <fputs@plt+0x15ad4>
   1ed0c:	mov	r3, #0
   1ed10:	str	r3, [sp, #136]	; 0x88
   1ed14:	movw	r1, #25284	; 0x62c4
   1ed18:	mov	r0, r4
   1ed1c:	movt	r1, #2
   1ed20:	bl	9314 <strcmp@plt>
   1ed24:	cmp	r0, #0
   1ed28:	bne	1edbc <fputs@plt+0x15a84>
   1ed2c:	ldr	r0, [sp, #108]	; 0x6c
   1ed30:	bl	21bcc <fputs@plt+0x18894>
   1ed34:	mov	r6, r0
   1ed38:	add	r2, sp, #104	; 0x68
   1ed3c:	mov	r0, r5
   1ed40:	mov	r1, r6
   1ed44:	bl	1e0c4 <fputs@plt+0x14d8c>
   1ed48:	b	1eb28 <fputs@plt+0x157f0>
   1ed4c:	ldr	r3, [sp, #96]	; 0x60
   1ed50:	cmp	r3, #0
   1ed54:	bne	1e5a8 <fputs@plt+0x15270>
   1ed58:	movw	r2, #23584	; 0x5c20
   1ed5c:	movt	r2, #3
   1ed60:	movw	r1, #25204	; 0x6274
   1ed64:	str	r2, [sp]
   1ed68:	movt	r1, #2
   1ed6c:	mov	r3, r2
   1ed70:	add	r0, sp, #76	; 0x4c
   1ed74:	bl	1cd00 <fputs@plt+0x139c8>
   1ed78:	b	1e5a8 <fputs@plt+0x15270>
   1ed7c:	add	r5, sp, #104	; 0x68
   1ed80:	mov	r1, r9
   1ed84:	mov	r0, r5
   1ed88:	bl	1c344 <fputs@plt+0x1300c>
   1ed8c:	ldr	r3, [sp, #96]	; 0x60
   1ed90:	cmp	r3, #0
   1ed94:	bne	1e5a8 <fputs@plt+0x15270>
   1ed98:	movw	r3, #23584	; 0x5c20
   1ed9c:	movw	r1, #25224	; 0x6288
   1eda0:	movt	r3, #3
   1eda4:	mov	r2, r5
   1eda8:	str	r3, [sp]
   1edac:	add	r0, sp, #76	; 0x4c
   1edb0:	movt	r1, #2
   1edb4:	bl	1cd00 <fputs@plt+0x139c8>
   1edb8:	b	1e5a8 <fputs@plt+0x15270>
   1edbc:	mov	r0, r4
   1edc0:	bl	21c84 <fputs@plt+0x1894c>
   1edc4:	mov	r6, r0
   1edc8:	add	r2, sp, #104	; 0x68
   1edcc:	mov	r0, r5
   1edd0:	mov	r1, r6
   1edd4:	bl	1e0c4 <fputs@plt+0x14d8c>
   1edd8:	ldr	r0, [sp, #108]	; 0x6c
   1eddc:	bl	21bcc <fputs@plt+0x18894>
   1ede0:	mov	r1, r0
   1ede4:	mov	r2, r6
   1ede8:	mov	r0, r5
   1edec:	bl	1e1ac <fputs@plt+0x14e74>
   1edf0:	b	1eb28 <fputs@plt+0x157f0>
   1edf4:	bl	92c0 <wcwidth@plt>
   1edf8:	cmp	r0, #1
   1edfc:	ldrgt	r3, [sp, #112]	; 0x70
   1ee00:	mulgt	r0, r0, r3
   1ee04:	strgt	r0, [sp, #112]	; 0x70
   1ee08:	b	1ece0 <fputs@plt+0x159a8>
   1ee0c:	mov	r0, r6
   1ee10:	bl	9170 <strlen@plt>
   1ee14:	add	r0, r0, #1
   1ee18:	bl	9200 <_Znaj@plt>
   1ee1c:	mov	r1, r6
   1ee20:	bl	91ac <strcpy@plt>
   1ee24:	str	r0, [sp, #136]	; 0x88
   1ee28:	b	1ed14 <fputs@plt+0x159dc>
   1ee2c:	add	r5, sp, #104	; 0x68
   1ee30:	mov	r1, r4
   1ee34:	mov	r0, r5
   1ee38:	bl	1c344 <fputs@plt+0x1300c>
   1ee3c:	ldr	r3, [sp, #96]	; 0x60
   1ee40:	cmp	r3, #0
   1ee44:	bne	1e7f4 <fputs@plt+0x154bc>
   1ee48:	movw	r3, #23584	; 0x5c20
   1ee4c:	movw	r1, #25568	; 0x63e0
   1ee50:	movt	r3, #3
   1ee54:	mov	r2, r5
   1ee58:	str	r3, [sp]
   1ee5c:	add	r0, sp, #76	; 0x4c
   1ee60:	movt	r1, #2
   1ee64:	bl	1cd00 <fputs@plt+0x139c8>
   1ee68:	b	1e7f4 <fputs@plt+0x154bc>
   1ee6c:	ldr	r3, [sp, #96]	; 0x60
   1ee70:	cmp	r3, #0
   1ee74:	bne	1e7f4 <fputs@plt+0x154bc>
   1ee78:	movw	r2, #23584	; 0x5c20
   1ee7c:	movt	r2, #3
   1ee80:	movw	r1, #25528	; 0x63b8
   1ee84:	str	r2, [sp]
   1ee88:	movt	r1, #2
   1ee8c:	mov	r3, r2
   1ee90:	add	r0, sp, #76	; 0x4c
   1ee94:	bl	1cd00 <fputs@plt+0x139c8>
   1ee98:	b	1e7f4 <fputs@plt+0x154bc>
   1ee9c:	ldr	r3, [sp, #96]	; 0x60
   1eea0:	cmp	r3, #0
   1eea4:	bne	1e7f4 <fputs@plt+0x154bc>
   1eea8:	movw	r2, #23584	; 0x5c20
   1eeac:	movt	r2, #3
   1eeb0:	movw	r1, #25288	; 0x62c8
   1eeb4:	str	r2, [sp]
   1eeb8:	movt	r1, #2
   1eebc:	mov	r3, r2
   1eec0:	add	r0, sp, #76	; 0x4c
   1eec4:	bl	1cd00 <fputs@plt+0x139c8>
   1eec8:	b	1e7f4 <fputs@plt+0x154bc>
   1eecc:	ldr	r3, [sp, #96]	; 0x60
   1eed0:	cmp	r3, #0
   1eed4:	bne	1e7f4 <fputs@plt+0x154bc>
   1eed8:	movw	r2, #23584	; 0x5c20
   1eedc:	movt	r2, #3
   1eee0:	movw	r1, #25248	; 0x62a0
   1eee4:	str	r2, [sp]
   1eee8:	movt	r1, #2
   1eeec:	mov	r3, r2
   1eef0:	add	r0, sp, #76	; 0x4c
   1eef4:	bl	1cd00 <fputs@plt+0x139c8>
   1eef8:	b	1e7f4 <fputs@plt+0x154bc>
   1eefc:	add	r5, sp, #56	; 0x38
   1ef00:	mov	r1, r4
   1ef04:	mov	r0, r5
   1ef08:	bl	1c344 <fputs@plt+0x1300c>
   1ef0c:	ldr	r3, [sp, #96]	; 0x60
   1ef10:	cmp	r3, #0
   1ef14:	bne	1e5a8 <fputs@plt+0x15270>
   1ef18:	movw	r3, #23584	; 0x5c20
   1ef1c:	movw	r1, #25464	; 0x6378
   1ef20:	movt	r3, #3
   1ef24:	mov	r2, r5
   1ef28:	str	r3, [sp]
   1ef2c:	add	r0, sp, #76	; 0x4c
   1ef30:	movt	r1, #2
   1ef34:	bl	1cd00 <fputs@plt+0x139c8>
   1ef38:	b	1e5a8 <fputs@plt+0x15270>
   1ef3c:	add	r5, sp, #56	; 0x38
   1ef40:	mov	r1, ip
   1ef44:	mov	r0, r5
   1ef48:	bl	1c370 <fputs@plt+0x13038>
   1ef4c:	ldr	r3, [sp, #96]	; 0x60
   1ef50:	cmp	r3, #0
   1ef54:	bne	1e5a8 <fputs@plt+0x15270>
   1ef58:	movw	r3, #23584	; 0x5c20
   1ef5c:	movw	r1, #25428	; 0x6354
   1ef60:	movt	r3, #3
   1ef64:	mov	r2, r5
   1ef68:	str	r3, [sp]
   1ef6c:	add	r0, sp, #76	; 0x4c
   1ef70:	movt	r1, #2
   1ef74:	bl	1cd00 <fputs@plt+0x139c8>
   1ef78:	b	1e5a8 <fputs@plt+0x15270>
   1ef7c:	add	r5, sp, #56	; 0x38
   1ef80:	mov	r1, r4
   1ef84:	mov	r0, r5
   1ef88:	bl	1c344 <fputs@plt+0x1300c>
   1ef8c:	ldr	r3, [sp, #96]	; 0x60
   1ef90:	cmp	r3, #0
   1ef94:	bne	1e5a8 <fputs@plt+0x15270>
   1ef98:	movw	r3, #23584	; 0x5c20
   1ef9c:	movw	r1, #25400	; 0x6338
   1efa0:	movt	r3, #3
   1efa4:	mov	r2, r5
   1efa8:	str	r3, [sp]
   1efac:	add	r0, sp, #76	; 0x4c
   1efb0:	movt	r1, #2
   1efb4:	bl	1cd00 <fputs@plt+0x139c8>
   1efb8:	b	1e5a8 <fputs@plt+0x15270>
   1efbc:	add	r5, sp, #56	; 0x38
   1efc0:	mov	r1, r4
   1efc4:	mov	r0, r5
   1efc8:	bl	1c344 <fputs@plt+0x1300c>
   1efcc:	ldr	r3, [sp, #96]	; 0x60
   1efd0:	cmp	r3, #0
   1efd4:	bne	1e5a8 <fputs@plt+0x15270>
   1efd8:	movw	r3, #23584	; 0x5c20
   1efdc:	movw	r1, #25368	; 0x6318
   1efe0:	movt	r3, #3
   1efe4:	mov	r2, r5
   1efe8:	str	r3, [sp]
   1efec:	add	r0, sp, #76	; 0x4c
   1eff0:	movt	r1, #2
   1eff4:	bl	1cd00 <fputs@plt+0x139c8>
   1eff8:	b	1e5a8 <fputs@plt+0x15270>
   1effc:	add	r5, sp, #56	; 0x38
   1f000:	mov	r1, r4
   1f004:	mov	r0, r5
   1f008:	bl	1c344 <fputs@plt+0x1300c>
   1f00c:	ldr	r3, [sp, #96]	; 0x60
   1f010:	cmp	r3, r6
   1f014:	bne	1e5a8 <fputs@plt+0x15270>
   1f018:	movw	r3, #23584	; 0x5c20
   1f01c:	movw	r1, #25348	; 0x6304
   1f020:	movt	r3, #3
   1f024:	mov	r2, r5
   1f028:	str	r3, [sp]
   1f02c:	add	r0, sp, #76	; 0x4c
   1f030:	movt	r1, #2
   1f034:	bl	1cd00 <fputs@plt+0x139c8>
   1f038:	b	1e5a8 <fputs@plt+0x15270>
   1f03c:	mov	r1, r9
   1f040:	add	r0, sp, #40	; 0x28
   1f044:	bl	1c344 <fputs@plt+0x1300c>
   1f048:	add	r5, sp, #56	; 0x38
   1f04c:	mov	r1, r4
   1f050:	mov	r0, r5
   1f054:	bl	1c344 <fputs@plt+0x1300c>
   1f058:	ldr	r3, [sp, #96]	; 0x60
   1f05c:	cmp	r3, #0
   1f060:	bne	1e5a8 <fputs@plt+0x15270>
   1f064:	movw	r0, #23584	; 0x5c20
   1f068:	movw	r1, #25488	; 0x6390
   1f06c:	movt	r0, #3
   1f070:	add	r2, sp, #40	; 0x28
   1f074:	str	r0, [sp]
   1f078:	mov	r3, r5
   1f07c:	movt	r1, #2
   1f080:	add	r0, sp, #76	; 0x4c
   1f084:	bl	1cd00 <fputs@plt+0x139c8>
   1f088:	b	1e5a8 <fputs@plt+0x15270>
   1f08c:	b	1ea04 <fputs@plt+0x156cc>
   1f090:	b	1ea04 <fputs@plt+0x156cc>
   1f094:	b	1ea04 <fputs@plt+0x156cc>
   1f098:	b	1ea04 <fputs@plt+0x156cc>
   1f09c:	push	{r3, r4, r5, r6, r7, lr}
   1f0a0:	mov	r7, r0
   1f0a4:	mov	r0, #72	; 0x48
   1f0a8:	mov	r6, r1
   1f0ac:	mov	r5, r2
   1f0b0:	bl	21de0 <_Znwj@@Base>
   1f0b4:	mov	r1, r7
   1f0b8:	mov	r4, r0
   1f0bc:	bl	1d110 <fputs@plt+0x13dd8>
   1f0c0:	mov	r2, r5
   1f0c4:	mov	r0, r4
   1f0c8:	mov	r1, r6
   1f0cc:	bl	1e44c <fputs@plt+0x15114>
   1f0d0:	subs	r5, r0, #0
   1f0d4:	bne	1f0f8 <fputs@plt+0x15dc0>
   1f0d8:	cmp	r4, #0
   1f0dc:	beq	1f0f8 <fputs@plt+0x15dc0>
   1f0e0:	ldr	r3, [r4]
   1f0e4:	mov	r0, r4
   1f0e8:	ldr	r3, [r3, #4]
   1f0ec:	blx	r3
   1f0f0:	mov	r0, r5
   1f0f4:	pop	{r3, r4, r5, r6, r7, pc}
   1f0f8:	mov	r0, r4
   1f0fc:	pop	{r3, r4, r5, r6, r7, pc}
   1f100:	mov	r0, r4
   1f104:	bl	21e30 <_ZdlPv@@Base>
   1f108:	bl	9110 <__cxa_end_cleanup@plt>
   1f10c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f110:	sub	sp, sp, #108	; 0x6c
   1f114:	movw	r1, #12328	; 0x3028
   1f118:	movt	r1, #3
   1f11c:	str	r1, [sp, #20]
   1f120:	movw	r0, #24856	; 0x6118
   1f124:	ldr	r2, [sp, #20]
   1f128:	add	r1, sp, #40	; 0x28
   1f12c:	movt	r0, #2
   1f130:	mov	r5, #0
   1f134:	str	r5, [sp, #36]	; 0x24
   1f138:	ldr	r3, [r2]
   1f13c:	str	r3, [sp, #100]	; 0x64
   1f140:	bl	1fd10 <fputs@plt+0x169d8>
   1f144:	subs	r4, r0, #0
   1f148:	beq	1f9fc <fputs@plt+0x166c4>
   1f14c:	movw	r3, #23684	; 0x5c84
   1f150:	movt	r3, #3
   1f154:	str	r3, [sp, #24]
   1f158:	mov	r3, #1
   1f15c:	ldr	r2, [sp, #40]	; 0x28
   1f160:	ldr	r1, [sp, #24]
   1f164:	ldr	r6, [pc, #2932]	; 1fce0 <fputs@plt+0x169a8>
   1f168:	str	r4, [sp, #72]	; 0x48
   1f16c:	str	r5, [sp, #80]	; 0x50
   1f170:	str	r5, [sp, #84]	; 0x54
   1f174:	str	r5, [sp, #92]	; 0x5c
   1f178:	str	r5, [sp, #96]	; 0x60
   1f17c:	str	r5, [r1]
   1f180:	str	r2, [sp, #76]	; 0x4c
   1f184:	str	r3, [sp, #88]	; 0x58
   1f188:	add	r0, sp, #72	; 0x48
   1f18c:	bl	1cda4 <fputs@plt+0x13a6c>
   1f190:	cmp	r0, #0
   1f194:	beq	1f6e0 <fputs@plt+0x163a8>
   1f198:	movw	r1, #24932	; 0x6164
   1f19c:	ldr	r0, [sp, #96]	; 0x60
   1f1a0:	movt	r1, #2
   1f1a4:	mov	r4, #0
   1f1a8:	bl	9260 <strtok@plt>
   1f1ac:	mov	r7, r0
   1f1b0:	ldr	r0, [r6, r4, lsl #3]
   1f1b4:	mov	r1, r7
   1f1b8:	bl	9314 <strcmp@plt>
   1f1bc:	movw	r5, #24656	; 0x6050
   1f1c0:	lsl	r8, r4, #3
   1f1c4:	movt	r5, #2
   1f1c8:	add	r4, r4, #1
   1f1cc:	subs	r3, r0, #0
   1f1d0:	beq	1f250 <fputs@plt+0x15f18>
   1f1d4:	cmp	r4, #10
   1f1d8:	bne	1f1b0 <fputs@plt+0x15e78>
   1f1dc:	movw	r0, #26368	; 0x6700
   1f1e0:	mov	r1, r7
   1f1e4:	movt	r0, #2
   1f1e8:	bl	9314 <strcmp@plt>
   1f1ec:	cmp	r0, #0
   1f1f0:	beq	1f2e8 <fputs@plt+0x15fb0>
   1f1f4:	movw	r0, #25876	; 0x6514
   1f1f8:	mov	r1, r7
   1f1fc:	movt	r0, #2
   1f200:	bl	9314 <strcmp@plt>
   1f204:	subs	r4, r0, #0
   1f208:	beq	1f320 <fputs@plt+0x15fe8>
   1f20c:	movw	r0, #25884	; 0x651c
   1f210:	mov	r1, r7
   1f214:	movt	r0, #2
   1f218:	bl	9314 <strcmp@plt>
   1f21c:	cmp	r0, #0
   1f220:	beq	1f400 <fputs@plt+0x160c8>
   1f224:	movw	r0, #25952	; 0x6560
   1f228:	mov	r1, r7
   1f22c:	movt	r0, #2
   1f230:	bl	9314 <strcmp@plt>
   1f234:	cmp	r0, #0
   1f238:	bne	1f38c <fputs@plt+0x16054>
   1f23c:	movw	r3, #23648	; 0x5c60
   1f240:	movt	r3, #3
   1f244:	mov	r2, #1
   1f248:	str	r2, [r3]
   1f24c:	b	1f188 <fputs@plt+0x15e50>
   1f250:	movw	r1, #24932	; 0x6164
   1f254:	movt	r1, #2
   1f258:	mov	r4, r3
   1f25c:	bl	9260 <strtok@plt>
   1f260:	subs	r9, r0, #0
   1f264:	beq	1fa1c <fputs@plt+0x166e4>
   1f268:	add	r5, r5, r8
   1f26c:	movw	r1, #21040	; 0x5230
   1f270:	movt	r1, #2
   1f274:	ldr	r2, [r5, #24]
   1f278:	bl	917c <sscanf@plt>
   1f27c:	cmp	r0, #1
   1f280:	beq	1f188 <fputs@plt+0x15e50>
   1f284:	add	r5, sp, #56	; 0x38
   1f288:	mov	r1, r9
   1f28c:	mov	r0, r5
   1f290:	bl	1c344 <fputs@plt+0x1300c>
   1f294:	ldr	r3, [sp, #92]	; 0x5c
   1f298:	cmp	r3, #0
   1f29c:	bne	1f2c0 <fputs@plt+0x15f88>
   1f2a0:	movw	r3, #23584	; 0x5c20
   1f2a4:	movw	r1, #25720	; 0x6478
   1f2a8:	movt	r3, #3
   1f2ac:	mov	r2, r5
   1f2b0:	str	r3, [sp]
   1f2b4:	add	r0, sp, #72	; 0x48
   1f2b8:	movt	r1, #2
   1f2bc:	bl	1cd00 <fputs@plt+0x139c8>
   1f2c0:	add	r0, sp, #72	; 0x48
   1f2c4:	bl	1cd64 <fputs@plt+0x13a2c>
   1f2c8:	ldr	r1, [sp, #20]
   1f2cc:	mov	r0, r4
   1f2d0:	ldr	r2, [sp, #100]	; 0x64
   1f2d4:	ldr	r3, [r1]
   1f2d8:	cmp	r2, r3
   1f2dc:	bne	1fc34 <fputs@plt+0x168fc>
   1f2e0:	add	sp, sp, #108	; 0x6c
   1f2e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f2e8:	movw	r1, #24932	; 0x6164
   1f2ec:	movt	r1, #2
   1f2f0:	bl	9260 <strtok@plt>
   1f2f4:	subs	r4, r0, #0
   1f2f8:	beq	1fb10 <fputs@plt+0x167d8>
   1f2fc:	bl	9170 <strlen@plt>
   1f300:	add	r0, r0, #1
   1f304:	bl	9200 <_Znaj@plt>
   1f308:	mov	r1, r4
   1f30c:	bl	91ac <strcpy@plt>
   1f310:	movw	r3, #23624	; 0x5c48
   1f314:	movt	r3, #3
   1f318:	str	r0, [r3]
   1f31c:	b	1f188 <fputs@plt+0x15e50>
   1f320:	movw	r1, #24932	; 0x6164
   1f324:	movt	r1, #2
   1f328:	bl	9260 <strtok@plt>
   1f32c:	subs	r7, r0, #0
   1f330:	beq	1f34c <fputs@plt+0x16014>
   1f334:	movw	r1, #21040	; 0x5230
   1f338:	add	r2, sp, #36	; 0x24
   1f33c:	movt	r1, #2
   1f340:	bl	917c <sscanf@plt>
   1f344:	cmp	r0, #1
   1f348:	beq	1f4c0 <fputs@plt+0x16188>
   1f34c:	add	r5, sp, #56	; 0x38
   1f350:	mov	r1, r7
   1f354:	mov	r0, r5
   1f358:	bl	1c344 <fputs@plt+0x1300c>
   1f35c:	ldr	r3, [sp, #92]	; 0x5c
   1f360:	cmp	r3, #0
   1f364:	bne	1f2c0 <fputs@plt+0x15f88>
   1f368:	movw	r3, #23584	; 0x5c20
   1f36c:	movw	r1, #25772	; 0x64ac
   1f370:	movt	r3, #3
   1f374:	mov	r2, r5
   1f378:	str	r3, [sp]
   1f37c:	add	r0, sp, #72	; 0x48
   1f380:	movt	r1, #2
   1f384:	bl	1cd00 <fputs@plt+0x139c8>
   1f388:	b	1f2c0 <fputs@plt+0x15f88>
   1f38c:	movw	r0, #25972	; 0x6574
   1f390:	mov	r1, r7
   1f394:	movt	r0, #2
   1f398:	bl	9314 <strcmp@plt>
   1f39c:	cmp	r0, #0
   1f3a0:	beq	1f45c <fputs@plt+0x16124>
   1f3a4:	movw	r0, #25988	; 0x6584
   1f3a8:	mov	r1, r7
   1f3ac:	movt	r0, #2
   1f3b0:	bl	9314 <strcmp@plt>
   1f3b4:	subs	r4, r0, #0
   1f3b8:	beq	1f720 <fputs@plt+0x163e8>
   1f3bc:	movw	r0, #26088	; 0x65e8
   1f3c0:	mov	r1, r7
   1f3c4:	movt	r0, #2
   1f3c8:	bl	9314 <strcmp@plt>
   1f3cc:	cmp	r0, #0
   1f3d0:	beq	1f574 <fputs@plt+0x1623c>
   1f3d4:	movw	r0, #26096	; 0x65f0
   1f3d8:	mov	r1, r7
   1f3dc:	movt	r0, #2
   1f3e0:	bl	9314 <strcmp@plt>
   1f3e4:	cmp	r0, #0
   1f3e8:	bne	1f7b4 <fputs@plt+0x1647c>
   1f3ec:	movw	r3, #23656	; 0x5c68
   1f3f0:	movt	r3, #3
   1f3f4:	mov	r2, #1
   1f3f8:	str	r2, [r3]
   1f3fc:	b	1f188 <fputs@plt+0x15e50>
   1f400:	movw	r1, #24932	; 0x6164
   1f404:	movt	r1, #2
   1f408:	bl	9260 <strtok@plt>
   1f40c:	cmp	r0, #0
   1f410:	beq	1f9cc <fputs@plt+0x16694>
   1f414:	add	r5, sp, #56	; 0x38
   1f418:	movw	r1, #23668	; 0x5c74
   1f41c:	mov	r2, r5
   1f420:	movt	r1, #3
   1f424:	add	r3, sp, #48	; 0x30
   1f428:	bl	1e210 <fputs@plt+0x14ed8>
   1f42c:	cmp	r0, #0
   1f430:	bne	1f470 <fputs@plt+0x16138>
   1f434:	movw	r1, #24932	; 0x6164
   1f438:	movt	r1, #2
   1f43c:	bl	9260 <strtok@plt>
   1f440:	cmp	r0, #0
   1f444:	bne	1f418 <fputs@plt+0x160e0>
   1f448:	ldr	r3, [sp, #92]	; 0x5c
   1f44c:	cmp	r3, #0
   1f450:	beq	1f954 <fputs@plt+0x1661c>
   1f454:	mov	r4, #0
   1f458:	b	1f2c0 <fputs@plt+0x15f88>
   1f45c:	movw	r3, #23652	; 0x5c64
   1f460:	movt	r3, #3
   1f464:	mov	r2, #1
   1f468:	str	r2, [r3]
   1f46c:	b	1f188 <fputs@plt+0x15e50>
   1f470:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1f474:	ldr	r2, [sp, #24]
   1f478:	vldr	d4, [sp, #48]	; 0x30
   1f47c:	vldr	d5, [sp, #56]	; 0x38
   1f480:	movw	r3, #23672	; 0x5c78
   1f484:	movt	r3, #3
   1f488:	ldr	r2, [r2]
   1f48c:	str	r2, [sp, #12]
   1f490:	movw	r2, #23676	; 0x5c7c
   1f494:	vldr	s6, [sp, #12]
   1f498:	movt	r2, #3
   1f49c:	vcvt.f64.s32	d6, s6
   1f4a0:	vmov.f64	d3, d7
   1f4a4:	vmla.f64	d7, d6, d5
   1f4a8:	vmla.f64	d3, d6, d4
   1f4ac:	vcvt.s32.f64	s14, d7
   1f4b0:	vcvt.s32.f64	s8, d3
   1f4b4:	vstr	s14, [r3]
   1f4b8:	vstr	s8, [r2]
   1f4bc:	b	1f188 <fputs@plt+0x15e50>
   1f4c0:	ldr	r0, [sp, #36]	; 0x24
   1f4c4:	cmp	r0, #0
   1f4c8:	ble	1f34c <fputs@plt+0x16014>
   1f4cc:	add	r0, r0, #1
   1f4d0:	cmp	r0, #532676608	; 0x1fc00000
   1f4d4:	mvnhi	r0, #0
   1f4d8:	lslls	r0, r0, #2
   1f4dc:	bl	9200 <_Znaj@plt>
   1f4e0:	ldr	r3, [sp, #36]	; 0x24
   1f4e4:	movw	r5, #23632	; 0x5c50
   1f4e8:	movt	r5, #3
   1f4ec:	cmp	r3, #0
   1f4f0:	str	r0, [r5]
   1f4f4:	movgt	r7, #0
   1f4f8:	ble	1f6b8 <fputs@plt+0x16380>
   1f4fc:	movw	r1, #24932	; 0x6164
   1f500:	mov	r0, #0
   1f504:	movt	r1, #2
   1f508:	bl	9260 <strtok@plt>
   1f50c:	subs	r4, r0, #0
   1f510:	beq	1f530 <fputs@plt+0x161f8>
   1f514:	b	1f688 <fputs@plt+0x16350>
   1f518:	movw	r1, #24932	; 0x6164
   1f51c:	ldr	r0, [sp, #96]	; 0x60
   1f520:	movt	r1, #2
   1f524:	bl	9260 <strtok@plt>
   1f528:	subs	r4, r0, #0
   1f52c:	bne	1f688 <fputs@plt+0x16350>
   1f530:	add	r0, sp, #72	; 0x48
   1f534:	bl	1cda4 <fputs@plt+0x13a6c>
   1f538:	cmp	r0, #0
   1f53c:	bne	1f518 <fputs@plt+0x161e0>
   1f540:	ldr	r3, [sp, #92]	; 0x5c
   1f544:	cmp	r3, #0
   1f548:	bne	1f454 <fputs@plt+0x1611c>
   1f54c:	movw	r2, #23584	; 0x5c20
   1f550:	movt	r2, #3
   1f554:	movw	r1, #25800	; 0x64c8
   1f558:	str	r2, [sp]
   1f55c:	movt	r1, #2
   1f560:	mov	r3, r2
   1f564:	add	r0, sp, #72	; 0x48
   1f568:	bl	1cd00 <fputs@plt+0x139c8>
   1f56c:	mov	r4, #0
   1f570:	b	1f2c0 <fputs@plt+0x15f88>
   1f574:	mov	r0, #20
   1f578:	bl	9200 <_Znaj@plt>
   1f57c:	movw	r5, #23620	; 0x5c44
   1f580:	movt	r5, #3
   1f584:	mov	r3, #0
   1f588:	mov	r2, r0
   1f58c:	mov	r1, r3
   1f590:	str	r0, [r5]
   1f594:	b	1f59c <fputs@plt+0x16264>
   1f598:	ldr	r2, [r5]
   1f59c:	str	r1, [r2, r3]
   1f5a0:	add	r3, r3, #4
   1f5a4:	cmp	r3, #20
   1f5a8:	bne	1f598 <fputs@plt+0x16260>
   1f5ac:	mov	r8, #0
   1f5b0:	mov	r7, #5
   1f5b4:	mov	fp, r8
   1f5b8:	mov	sl, r8
   1f5bc:	movw	r1, #24932	; 0x6164
   1f5c0:	mov	r0, #0
   1f5c4:	movt	r1, #2
   1f5c8:	bl	9260 <strtok@plt>
   1f5cc:	cmp	r0, #0
   1f5d0:	str	r0, [sp, #16]
   1f5d4:	beq	1f188 <fputs@plt+0x15e50>
   1f5d8:	add	r4, fp, #1
   1f5dc:	str	r4, [sp, #28]
   1f5e0:	cmp	r7, r4
   1f5e4:	bgt	1f65c <fputs@plt+0x16324>
   1f5e8:	lsl	r7, r7, #1
   1f5ec:	ldr	r9, [r5]
   1f5f0:	cmp	r7, #532676608	; 0x1fc00000
   1f5f4:	lslls	r0, r7, #2
   1f5f8:	mvnhi	r0, #0
   1f5fc:	bl	9200 <_Znaj@plt>
   1f600:	str	r0, [r5]
   1f604:	mov	r3, #0
   1f608:	b	1f610 <fputs@plt+0x162d8>
   1f60c:	ldr	r0, [r5]
   1f610:	ldr	r2, [r9, r3]
   1f614:	str	r2, [r0, r3]
   1f618:	add	r3, r3, #4
   1f61c:	cmp	r3, r8
   1f620:	bne	1f60c <fputs@plt+0x162d4>
   1f624:	cmp	fp, r7
   1f628:	lsllt	r3, fp, #2
   1f62c:	blt	1f638 <fputs@plt+0x16300>
   1f630:	b	1f64c <fputs@plt+0x16314>
   1f634:	add	r4, r4, #1
   1f638:	ldr	r2, [r5]
   1f63c:	cmp	r4, r7
   1f640:	str	sl, [r2, r3]
   1f644:	add	r3, r3, #4
   1f648:	bne	1f634 <fputs@plt+0x162fc>
   1f64c:	cmp	r9, #0
   1f650:	beq	1f65c <fputs@plt+0x16324>
   1f654:	mov	r0, r9
   1f658:	bl	9278 <_ZdaPv@plt>
   1f65c:	ldr	r0, [sp, #16]
   1f660:	bl	9170 <strlen@plt>
   1f664:	add	r0, r0, #1
   1f668:	bl	9200 <_Znaj@plt>
   1f66c:	ldr	r1, [sp, #16]
   1f670:	bl	91ac <strcpy@plt>
   1f674:	ldr	r2, [r5]
   1f678:	ldr	fp, [sp, #28]
   1f67c:	str	r0, [r2, r8]
   1f680:	add	r8, r8, #4
   1f684:	b	1f5bc <fputs@plt+0x16284>
   1f688:	mov	r0, r4
   1f68c:	bl	9170 <strlen@plt>
   1f690:	add	r0, r0, #1
   1f694:	bl	9200 <_Znaj@plt>
   1f698:	mov	r1, r4
   1f69c:	bl	91ac <strcpy@plt>
   1f6a0:	ldr	r1, [r5]
   1f6a4:	ldr	r2, [sp, #36]	; 0x24
   1f6a8:	str	r0, [r1, r7, lsl #2]
   1f6ac:	add	r7, r7, #1
   1f6b0:	cmp	r2, r7
   1f6b4:	bgt	1f4fc <fputs@plt+0x161c4>
   1f6b8:	movw	r1, #24932	; 0x6164
   1f6bc:	mov	r0, #0
   1f6c0:	movt	r1, #2
   1f6c4:	bl	9260 <strtok@plt>
   1f6c8:	cmp	r0, #0
   1f6cc:	bne	1fcac <fputs@plt+0x16974>
   1f6d0:	ldr	r3, [r5]
   1f6d4:	ldr	r2, [sp, #36]	; 0x24
   1f6d8:	str	r0, [r3, r2, lsl #2]
   1f6dc:	b	1f188 <fputs@plt+0x15e50>
   1f6e0:	ldr	r1, [sp, #24]
   1f6e4:	ldr	r3, [r1]
   1f6e8:	cmp	r3, #0
   1f6ec:	bne	1f8a8 <fputs@plt+0x16570>
   1f6f0:	ldr	r3, [sp, #92]	; 0x5c
   1f6f4:	cmp	r3, #0
   1f6f8:	bne	1f454 <fputs@plt+0x1611c>
   1f6fc:	movw	r2, #23584	; 0x5c20
   1f700:	movt	r2, #3
   1f704:	movw	r1, #26208	; 0x6660
   1f708:	str	r2, [sp]
   1f70c:	movt	r1, #2
   1f710:	mov	r3, r2
   1f714:	add	r0, sp, #72	; 0x48
   1f718:	bl	1cd00 <fputs@plt+0x139c8>
   1f71c:	b	1f454 <fputs@plt+0x1611c>
   1f720:	mov	r0, #64	; 0x40
   1f724:	bl	9200 <_Znaj@plt>
   1f728:	movw	r5, #23628	; 0x5c4c
   1f72c:	movt	r5, #3
   1f730:	mov	sl, #1
   1f734:	mov	fp, #0
   1f738:	mov	r7, #16
   1f73c:	str	r0, [r5]
   1f740:	movw	r1, #24932	; 0x6164
   1f744:	mov	r0, #0
   1f748:	movt	r1, #2
   1f74c:	bl	9260 <strtok@plt>
   1f750:	subs	r8, r0, #0
   1f754:	beq	1f774 <fputs@plt+0x1643c>
   1f758:	b	1f7f8 <fputs@plt+0x164c0>
   1f75c:	movw	r1, #24932	; 0x6164
   1f760:	ldr	r0, [sp, #96]	; 0x60
   1f764:	movt	r1, #2
   1f768:	bl	9260 <strtok@plt>
   1f76c:	subs	r8, r0, #0
   1f770:	bne	1f7f8 <fputs@plt+0x164c0>
   1f774:	add	r0, sp, #72	; 0x48
   1f778:	bl	1cda4 <fputs@plt+0x13a6c>
   1f77c:	cmp	r0, #0
   1f780:	bne	1f75c <fputs@plt+0x16424>
   1f784:	ldr	r3, [sp, #92]	; 0x5c
   1f788:	cmp	r3, #0
   1f78c:	bne	1f2c0 <fputs@plt+0x15f88>
   1f790:	movw	r2, #23584	; 0x5c20
   1f794:	movt	r2, #3
   1f798:	movw	r1, #25996	; 0x658c
   1f79c:	str	r2, [sp]
   1f7a0:	movt	r1, #2
   1f7a4:	mov	r3, r2
   1f7a8:	add	r0, sp, #72	; 0x48
   1f7ac:	bl	1cd00 <fputs@plt+0x139c8>
   1f7b0:	b	1f2c0 <fputs@plt+0x15f88>
   1f7b4:	movw	r0, #26108	; 0x65fc
   1f7b8:	mov	r1, r7
   1f7bc:	movt	r0, #2
   1f7c0:	bl	9314 <strcmp@plt>
   1f7c4:	cmp	r0, #0
   1f7c8:	beq	1f978 <fputs@plt+0x16640>
   1f7cc:	movw	r0, #26136	; 0x6618
   1f7d0:	mov	r1, r7
   1f7d4:	movt	r0, #2
   1f7d8:	bl	9314 <strcmp@plt>
   1f7dc:	cmp	r0, #0
   1f7e0:	bne	1fa9c <fputs@plt+0x16764>
   1f7e4:	movw	r3, #23640	; 0x5c58
   1f7e8:	movt	r3, #3
   1f7ec:	mov	r2, #1
   1f7f0:	str	r2, [r3]
   1f7f4:	b	1f188 <fputs@plt+0x15e50>
   1f7f8:	movw	r1, #26036	; 0x65b4
   1f7fc:	mov	r0, r8
   1f800:	movt	r1, #2
   1f804:	add	r2, sp, #44	; 0x2c
   1f808:	add	r3, sp, #48	; 0x30
   1f80c:	bl	917c <sscanf@plt>
   1f810:	cmp	r0, #1
   1f814:	beq	1f9bc <fputs@plt+0x16684>
   1f818:	cmp	r0, #2
   1f81c:	bne	1fa5c <fputs@plt+0x16724>
   1f820:	ldr	r3, [sp, #44]	; 0x2c
   1f824:	ldr	r2, [sp, #48]	; 0x30
   1f828:	cmp	r2, r3
   1f82c:	blt	1fa5c <fputs@plt+0x16724>
   1f830:	cmp	r3, #0
   1f834:	blt	1fa5c <fputs@plt+0x16724>
   1f838:	cmp	r7, sl
   1f83c:	bgt	1f880 <fputs@plt+0x16548>
   1f840:	lsl	r8, r7, #1
   1f844:	ldr	r9, [r5]
   1f848:	cmp	r8, #532676608	; 0x1fc00000
   1f84c:	lslls	r0, r7, #3
   1f850:	mvnhi	r0, #0
   1f854:	bl	9200 <_Znaj@plt>
   1f858:	lsl	r2, r7, #2
   1f85c:	mov	r1, r9
   1f860:	str	r0, [r5]
   1f864:	bl	9194 <memcpy@plt>
   1f868:	cmp	r9, #0
   1f86c:	beq	1fb40 <fputs@plt+0x16808>
   1f870:	mov	r0, r9
   1f874:	mov	r7, r8
   1f878:	bl	9278 <_ZdaPv@plt>
   1f87c:	ldr	r3, [sp, #44]	; 0x2c
   1f880:	ldr	r2, [r5]
   1f884:	str	r3, [r2, fp]
   1f888:	add	fp, fp, #8
   1f88c:	ldr	r3, [sp, #44]	; 0x2c
   1f890:	cmp	r3, #0
   1f894:	beq	1fc68 <fputs@plt+0x16930>
   1f898:	ldr	r3, [sp, #48]	; 0x30
   1f89c:	str	r3, [r2, sl, lsl #2]
   1f8a0:	add	sl, sl, #2
   1f8a4:	b	1f740 <fputs@plt+0x16408>
   1f8a8:	movw	r3, #23680	; 0x5c80
   1f8ac:	movt	r3, #3
   1f8b0:	ldr	r3, [r3]
   1f8b4:	cmp	r3, #0
   1f8b8:	beq	1f98c <fputs@plt+0x16654>
   1f8bc:	movw	r3, #23632	; 0x5c50
   1f8c0:	movt	r3, #3
   1f8c4:	ldr	r3, [r3]
   1f8c8:	cmp	r3, #0
   1f8cc:	beq	1fbd4 <fputs@plt+0x1689c>
   1f8d0:	movw	r3, #23628	; 0x5c4c
   1f8d4:	movt	r3, #3
   1f8d8:	ldr	r3, [r3]
   1f8dc:	cmp	r3, #0
   1f8e0:	beq	1fba4 <fputs@plt+0x1686c>
   1f8e4:	movw	r3, #8480	; 0x2120
   1f8e8:	movt	r3, #3
   1f8ec:	ldr	r3, [r3]
   1f8f0:	cmp	r3, #0
   1f8f4:	ble	1fc04 <fputs@plt+0x168cc>
   1f8f8:	movw	r3, #8488	; 0x2128
   1f8fc:	movt	r3, #3
   1f900:	ldr	r3, [r3]
   1f904:	cmp	r3, #0
   1f908:	ble	1fb74 <fputs@plt+0x1683c>
   1f90c:	movw	r3, #8484	; 0x2124
   1f910:	movt	r3, #3
   1f914:	ldr	r3, [r3]
   1f918:	cmp	r3, #0
   1f91c:	movgt	r4, #1
   1f920:	bgt	1f2c0 <fputs@plt+0x15f88>
   1f924:	ldr	r3, [sp, #92]	; 0x5c
   1f928:	cmp	r3, #0
   1f92c:	bne	1f454 <fputs@plt+0x1611c>
   1f930:	movw	r2, #23584	; 0x5c20
   1f934:	movt	r2, #3
   1f938:	movw	r1, #26348	; 0x66ec
   1f93c:	str	r2, [sp]
   1f940:	movt	r1, #2
   1f944:	mov	r3, r2
   1f948:	add	r0, sp, #72	; 0x48
   1f94c:	bl	1cd00 <fputs@plt+0x139c8>
   1f950:	b	1f454 <fputs@plt+0x1611c>
   1f954:	movw	r2, #23584	; 0x5c20
   1f958:	movt	r2, #3
   1f95c:	movw	r1, #25936	; 0x6550
   1f960:	str	r2, [sp]
   1f964:	movt	r1, #2
   1f968:	mov	r3, r2
   1f96c:	add	r0, sp, #72	; 0x48
   1f970:	bl	1cd00 <fputs@plt+0x139c8>
   1f974:	b	1f454 <fputs@plt+0x1611c>
   1f978:	movw	r3, #23644	; 0x5c5c
   1f97c:	movt	r3, #3
   1f980:	mov	r2, #1
   1f984:	str	r2, [r3]
   1f988:	b	1f188 <fputs@plt+0x15e50>
   1f98c:	ldr	r3, [sp, #92]	; 0x5c
   1f990:	cmp	r3, #0
   1f994:	bne	1f454 <fputs@plt+0x1611c>
   1f998:	movw	r2, #23584	; 0x5c20
   1f99c:	movt	r2, #3
   1f9a0:	movw	r1, #26232	; 0x6678
   1f9a4:	str	r2, [sp]
   1f9a8:	movt	r1, #2
   1f9ac:	mov	r3, r2
   1f9b0:	add	r0, sp, #72	; 0x48
   1f9b4:	bl	1cd00 <fputs@plt+0x139c8>
   1f9b8:	b	1f454 <fputs@plt+0x1611c>
   1f9bc:	ldr	r2, [sp, #44]	; 0x2c
   1f9c0:	mov	r3, r2
   1f9c4:	str	r2, [sp, #48]	; 0x30
   1f9c8:	b	1f830 <fputs@plt+0x164f8>
   1f9cc:	ldr	r3, [sp, #92]	; 0x5c
   1f9d0:	cmp	r3, #0
   1f9d4:	bne	1f454 <fputs@plt+0x1611c>
   1f9d8:	movw	r2, #23584	; 0x5c20
   1f9dc:	movt	r2, #3
   1f9e0:	movw	r1, #25896	; 0x6528
   1f9e4:	str	r2, [sp]
   1f9e8:	movt	r1, #2
   1f9ec:	mov	r3, r2
   1f9f0:	add	r0, sp, #72	; 0x48
   1f9f4:	bl	1cd00 <fputs@plt+0x139c8>
   1f9f8:	b	1f454 <fputs@plt+0x1611c>
   1f9fc:	movw	r1, #23584	; 0x5c20
   1fa00:	movt	r1, #3
   1fa04:	movw	r0, #25664	; 0x6440
   1fa08:	movt	r0, #2
   1fa0c:	mov	r2, r1
   1fa10:	mov	r3, r1
   1fa14:	bl	1c7e8 <fputs@plt+0x134b0>
   1fa18:	b	1f2c8 <fputs@plt+0x15f90>
   1fa1c:	add	r5, sp, #56	; 0x38
   1fa20:	mov	r1, r7
   1fa24:	mov	r0, r5
   1fa28:	bl	1c344 <fputs@plt+0x1300c>
   1fa2c:	ldr	r3, [sp, #92]	; 0x5c
   1fa30:	cmp	r3, #0
   1fa34:	bne	1f2c0 <fputs@plt+0x15f88>
   1fa38:	movw	r3, #23584	; 0x5c20
   1fa3c:	movw	r1, #25688	; 0x6458
   1fa40:	movt	r3, #3
   1fa44:	mov	r2, r5
   1fa48:	str	r3, [sp]
   1fa4c:	add	r0, sp, #72	; 0x48
   1fa50:	movt	r1, #2
   1fa54:	bl	1cd00 <fputs@plt+0x139c8>
   1fa58:	b	1f2c0 <fputs@plt+0x15f88>
   1fa5c:	add	r5, sp, #56	; 0x38
   1fa60:	mov	r1, r8
   1fa64:	mov	r0, r5
   1fa68:	bl	1c344 <fputs@plt+0x1300c>
   1fa6c:	ldr	r3, [sp, #92]	; 0x5c
   1fa70:	cmp	r3, #0
   1fa74:	bne	1f2c0 <fputs@plt+0x15f88>
   1fa78:	movw	r3, #23584	; 0x5c20
   1fa7c:	movw	r1, #26044	; 0x65bc
   1fa80:	movt	r3, #3
   1fa84:	mov	r2, r5
   1fa88:	str	r3, [sp]
   1fa8c:	add	r0, sp, #72	; 0x48
   1fa90:	movt	r1, #2
   1fa94:	bl	1cd00 <fputs@plt+0x139c8>
   1fa98:	b	1f2c0 <fputs@plt+0x15f88>
   1fa9c:	movw	r0, #26144	; 0x6620
   1faa0:	mov	r1, r7
   1faa4:	movt	r0, #2
   1faa8:	bl	9314 <strcmp@plt>
   1faac:	cmp	r0, #0
   1fab0:	beq	1fb4c <fputs@plt+0x16814>
   1fab4:	movw	r0, #25172	; 0x6254
   1fab8:	mov	r1, r7
   1fabc:	movt	r0, #2
   1fac0:	bl	9314 <strcmp@plt>
   1fac4:	cmp	r0, #0
   1fac8:	beq	1f6e0 <fputs@plt+0x163a8>
   1facc:	movw	r4, #23616	; 0x5c40
   1fad0:	movt	r4, #3
   1fad4:	ldr	r3, [r4]
   1fad8:	cmp	r3, #0
   1fadc:	beq	1f188 <fputs@plt+0x15e50>
   1fae0:	movw	r1, #18864	; 0x49b0
   1fae4:	mov	r0, #0
   1fae8:	movt	r1, #2
   1faec:	bl	9260 <strtok@plt>
   1faf0:	ldr	r4, [r4]
   1faf4:	bl	1c93c <fputs@plt+0x13604>
   1faf8:	ldr	r2, [sp, #76]	; 0x4c
   1fafc:	ldr	r3, [sp, #80]	; 0x50
   1fb00:	mov	r1, r0
   1fb04:	mov	r0, r7
   1fb08:	blx	r4
   1fb0c:	b	1f188 <fputs@plt+0x15e50>
   1fb10:	ldr	r3, [sp, #92]	; 0x5c
   1fb14:	cmp	r3, #0
   1fb18:	bne	1f454 <fputs@plt+0x1611c>
   1fb1c:	movw	r2, #23584	; 0x5c20
   1fb20:	movt	r2, #3
   1fb24:	movw	r1, #25736	; 0x6488
   1fb28:	str	r2, [sp]
   1fb2c:	movt	r1, #2
   1fb30:	mov	r3, r2
   1fb34:	add	r0, sp, #72	; 0x48
   1fb38:	bl	1cd00 <fputs@plt+0x139c8>
   1fb3c:	b	1f454 <fputs@plt+0x1611c>
   1fb40:	mov	r7, r8
   1fb44:	ldr	r3, [sp, #44]	; 0x2c
   1fb48:	b	1f880 <fputs@plt+0x16548>
   1fb4c:	movw	r1, #24932	; 0x6164
   1fb50:	movt	r1, #2
   1fb54:	bl	9260 <strtok@plt>
   1fb58:	cmp	r0, #0
   1fb5c:	beq	1fc38 <fputs@plt+0x16900>
   1fb60:	bl	23254 <_ZdlPv@@Base+0x1424>
   1fb64:	movw	r3, #23636	; 0x5c54
   1fb68:	movt	r3, #3
   1fb6c:	str	r0, [r3]
   1fb70:	b	1f188 <fputs@plt+0x15e50>
   1fb74:	ldr	r3, [sp, #92]	; 0x5c
   1fb78:	cmp	r3, #0
   1fb7c:	bne	1f454 <fputs@plt+0x1611c>
   1fb80:	movw	r2, #23584	; 0x5c20
   1fb84:	movt	r2, #3
   1fb88:	movw	r1, #26332	; 0x66dc
   1fb8c:	str	r2, [sp]
   1fb90:	movt	r1, #2
   1fb94:	mov	r3, r2
   1fb98:	add	r0, sp, #72	; 0x48
   1fb9c:	bl	1cd00 <fputs@plt+0x139c8>
   1fba0:	b	1f454 <fputs@plt+0x1611c>
   1fba4:	ldr	r3, [sp, #92]	; 0x5c
   1fba8:	cmp	r3, #0
   1fbac:	bne	1f454 <fputs@plt+0x1611c>
   1fbb0:	movw	r2, #23584	; 0x5c20
   1fbb4:	movt	r2, #3
   1fbb8:	movw	r1, #26284	; 0x66ac
   1fbbc:	str	r2, [sp]
   1fbc0:	movt	r1, #2
   1fbc4:	mov	r3, r2
   1fbc8:	add	r0, sp, #72	; 0x48
   1fbcc:	bl	1cd00 <fputs@plt+0x139c8>
   1fbd0:	b	1f454 <fputs@plt+0x1611c>
   1fbd4:	ldr	r3, [sp, #92]	; 0x5c
   1fbd8:	cmp	r3, #0
   1fbdc:	bne	1f454 <fputs@plt+0x1611c>
   1fbe0:	movw	r2, #23584	; 0x5c20
   1fbe4:	movt	r2, #3
   1fbe8:	movw	r1, #26260	; 0x6694
   1fbec:	str	r2, [sp]
   1fbf0:	movt	r1, #2
   1fbf4:	mov	r3, r2
   1fbf8:	add	r0, sp, #72	; 0x48
   1fbfc:	bl	1cd00 <fputs@plt+0x139c8>
   1fc00:	b	1f454 <fputs@plt+0x1611c>
   1fc04:	ldr	r3, [sp, #92]	; 0x5c
   1fc08:	cmp	r3, #0
   1fc0c:	bne	1f454 <fputs@plt+0x1611c>
   1fc10:	movw	r2, #23584	; 0x5c20
   1fc14:	movt	r2, #3
   1fc18:	movw	r1, #26308	; 0x66c4
   1fc1c:	str	r2, [sp]
   1fc20:	movt	r1, #2
   1fc24:	mov	r3, r2
   1fc28:	add	r0, sp, #72	; 0x48
   1fc2c:	bl	1cd00 <fputs@plt+0x139c8>
   1fc30:	b	1f454 <fputs@plt+0x1611c>
   1fc34:	bl	923c <__stack_chk_fail@plt>
   1fc38:	ldr	r3, [sp, #92]	; 0x5c
   1fc3c:	cmp	r3, #0
   1fc40:	bne	1f454 <fputs@plt+0x1611c>
   1fc44:	movw	r2, #23584	; 0x5c20
   1fc48:	movt	r2, #3
   1fc4c:	movw	r1, #26160	; 0x6630
   1fc50:	str	r2, [sp]
   1fc54:	movt	r1, #2
   1fc58:	mov	r3, r2
   1fc5c:	add	r0, sp, #72	; 0x48
   1fc60:	bl	1cd00 <fputs@plt+0x139c8>
   1fc64:	b	1f454 <fputs@plt+0x1611c>
   1fc68:	cmp	sl, #1
   1fc6c:	bne	1f188 <fputs@plt+0x15e50>
   1fc70:	ldr	r3, [sp, #92]	; 0x5c
   1fc74:	cmp	r3, #0
   1fc78:	bne	1f454 <fputs@plt+0x1611c>
   1fc7c:	movw	r2, #23584	; 0x5c20
   1fc80:	movt	r2, #3
   1fc84:	movw	r1, #26064	; 0x65d0
   1fc88:	str	r2, [sp]
   1fc8c:	movt	r1, #2
   1fc90:	mov	r3, r2
   1fc94:	add	r0, sp, #72	; 0x48
   1fc98:	bl	1cd00 <fputs@plt+0x139c8>
   1fc9c:	b	1f454 <fputs@plt+0x1611c>
   1fca0:	add	r0, sp, #72	; 0x48
   1fca4:	bl	1cd64 <fputs@plt+0x13a2c>
   1fca8:	bl	9110 <__cxa_end_cleanup@plt>
   1fcac:	ldr	r3, [sp, #92]	; 0x5c
   1fcb0:	cmp	r3, #0
   1fcb4:	bne	1f454 <fputs@plt+0x1611c>
   1fcb8:	movw	r2, #23584	; 0x5c20
   1fcbc:	movt	r2, #3
   1fcc0:	movw	r1, #25840	; 0x64f0
   1fcc4:	str	r2, [sp]
   1fcc8:	movt	r1, #2
   1fccc:	mov	r3, r2
   1fcd0:	add	r0, sp, #72	; 0x48
   1fcd4:	bl	1cd00 <fputs@plt+0x139c8>
   1fcd8:	b	1f454 <fputs@plt+0x1611c>
   1fcdc:	b	1fca0 <fputs@plt+0x16968>
   1fce0:	andeq	r6, r2, r4, rrx
   1fce4:	movw	r3, #23616	; 0x5c40
   1fce8:	movt	r3, #3
   1fcec:	ldr	r2, [r3]
   1fcf0:	str	r0, [r3]
   1fcf4:	mov	r0, r2
   1fcf8:	bx	lr
   1fcfc:	nop	{0}
   1fd00:	mov	r1, r0
   1fd04:	movw	r0, #23608	; 0x5c38
   1fd08:	movt	r0, #3
   1fd0c:	b	22348 <_ZdlPv@@Base+0x518>
   1fd10:	push	{r4, r5, r6, r7, lr}
   1fd14:	sub	sp, sp, #12
   1fd18:	mov	r6, r1
   1fd1c:	mov	r7, r0
   1fd20:	bl	9170 <strlen@plt>
   1fd24:	movw	r4, #20720	; 0x50f0
   1fd28:	movt	r4, #3
   1fd2c:	mov	r5, r0
   1fd30:	ldr	r0, [r4]
   1fd34:	bl	9170 <strlen@plt>
   1fd38:	add	r0, r5, r0
   1fd3c:	add	r0, r0, #5
   1fd40:	bl	9200 <_Znaj@plt>
   1fd44:	ldr	ip, [r4]
   1fd48:	mov	r1, #1
   1fd4c:	mvn	r2, #0
   1fd50:	movw	r3, #26468	; 0x6764
   1fd54:	str	r7, [sp, #4]
   1fd58:	movt	r3, #2
   1fd5c:	str	ip, [sp]
   1fd60:	mov	r5, r0
   1fd64:	bl	92b4 <__sprintf_chk@plt>
   1fd68:	mov	r2, r6
   1fd6c:	mov	r1, r5
   1fd70:	movw	r0, #23608	; 0x5c38
   1fd74:	movt	r0, #3
   1fd78:	bl	22438 <_ZdlPv@@Base+0x608>
   1fd7c:	cmp	r5, #0
   1fd80:	mov	r4, r0
   1fd84:	beq	1fd90 <fputs@plt+0x16a58>
   1fd88:	mov	r0, r5
   1fd8c:	bl	9278 <_ZdaPv@plt>
   1fd90:	mov	r0, r4
   1fd94:	add	sp, sp, #12
   1fd98:	pop	{r4, r5, r6, r7, pc}
   1fd9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1fda0:	sub	sp, sp, #8
   1fda4:	ldr	r6, [r1, #36]	; 0x24
   1fda8:	ldr	fp, [r1, #32]
   1fdac:	ldr	sl, [r1]
   1fdb0:	add	r9, r0, r6, lsl #2
   1fdb4:	mov	r5, fp
   1fdb8:	mov	r7, sl
   1fdbc:	cmp	r6, r5
   1fdc0:	cmpgt	r7, r6
   1fdc4:	ble	1fe18 <fputs@plt+0x16ae0>
   1fdc8:	rsb	r4, r6, r7
   1fdcc:	rsb	r8, r5, r6
   1fdd0:	cmp	r4, r8
   1fdd4:	bgt	1fe34 <fputs@plt+0x16afc>
   1fdd8:	cmp	r4, #0
   1fddc:	add	r4, r5, r4
   1fde0:	addgt	r5, r0, r5, lsl #2
   1fde4:	movgt	r3, r9
   1fde8:	addgt	r8, r0, r4, lsl #2
   1fdec:	ble	1fe08 <fputs@plt+0x16ad0>
   1fdf0:	ldr	ip, [r3]
   1fdf4:	ldr	r2, [r5]
   1fdf8:	str	ip, [r5], #4
   1fdfc:	cmp	r5, r8
   1fe00:	str	r2, [r3], #4
   1fe04:	bne	1fdf0 <fputs@plt+0x16ab8>
   1fe08:	mov	r5, r4
   1fe0c:	cmp	r6, r5
   1fe10:	cmpgt	r7, r6
   1fe14:	bgt	1fdc8 <fputs@plt+0x16a90>
   1fe18:	rsb	r6, r6, sl
   1fe1c:	str	sl, [r1, #36]	; 0x24
   1fe20:	add	fp, fp, r6
   1fe24:	str	fp, [r1, #32]
   1fe28:	add	sp, sp, #8
   1fe2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1fe30:	bx	lr
   1fe34:	cmp	r8, #0
   1fe38:	ble	1fe74 <fputs@plt+0x16b3c>
   1fe3c:	rsb	r2, r6, r5
   1fe40:	add	r4, r8, r5
   1fe44:	add	r2, r7, r2
   1fe48:	add	r3, r0, r5, lsl #2
   1fe4c:	add	r4, r0, r4, lsl #2
   1fe50:	str	r1, [sp, #4]
   1fe54:	add	r2, r0, r2, lsl #2
   1fe58:	ldr	r1, [r2]
   1fe5c:	ldr	ip, [r3]
   1fe60:	str	r1, [r3], #4
   1fe64:	cmp	r3, r4
   1fe68:	str	ip, [r2], #4
   1fe6c:	bne	1fe58 <fputs@plt+0x16b20>
   1fe70:	ldr	r1, [sp, #4]
   1fe74:	rsb	r7, r8, r7
   1fe78:	b	1fdbc <fputs@plt+0x16a84>
   1fe7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fe80:	sub	sp, sp, #68	; 0x44
   1fe84:	mov	r9, r2
   1fe88:	ldrb	r2, [r2]
   1fe8c:	ldr	r4, [sp, #116]	; 0x74
   1fe90:	cmp	r2, #58	; 0x3a
   1fe94:	str	r3, [sp, #24]
   1fe98:	str	r1, [sp, #20]
   1fe9c:	ldr	r3, [r4, #4]
   1fea0:	moveq	r3, #0
   1fea4:	subs	r6, r0, #0
   1fea8:	str	r3, [sp, #8]
   1feac:	ble	20108 <fputs@plt+0x16dd0>
   1feb0:	ldr	r3, [r4]
   1feb4:	mov	r2, #0
   1feb8:	str	r2, [r4, #12]
   1febc:	cmp	r3, r2
   1fec0:	beq	20060 <fputs@plt+0x16d28>
   1fec4:	ldr	r2, [r4, #16]
   1fec8:	cmp	r2, #0
   1fecc:	bne	1ff38 <fputs@plt+0x16c00>
   1fed0:	ldr	r0, [sp, #112]	; 0x70
   1fed4:	str	r3, [r4, #36]	; 0x24
   1fed8:	cmp	r0, #0
   1fedc:	str	r3, [r4, #32]
   1fee0:	mov	r3, #0
   1fee4:	str	r3, [r4, #20]
   1fee8:	movne	r0, #1
   1feec:	beq	20140 <fputs@plt+0x16e08>
   1fef0:	str	r0, [r4, #28]
   1fef4:	ldrb	r3, [r9]
   1fef8:	cmp	r3, #45	; 0x2d
   1fefc:	addeq	r9, r9, #1
   1ff00:	moveq	r3, #2
   1ff04:	streq	r3, [r4, #24]
   1ff08:	beq	1ff30 <fputs@plt+0x16bf8>
   1ff0c:	cmp	r3, #43	; 0x2b
   1ff10:	addeq	r9, r9, #1
   1ff14:	moveq	r3, #0
   1ff18:	streq	r3, [r4, #24]
   1ff1c:	beq	1ff30 <fputs@plt+0x16bf8>
   1ff20:	cmp	r0, #0
   1ff24:	movne	r3, #0
   1ff28:	moveq	r3, #1
   1ff2c:	str	r3, [r4, #24]
   1ff30:	mov	r3, #1
   1ff34:	str	r3, [r4, #16]
   1ff38:	ldr	r7, [r4, #20]
   1ff3c:	cmp	r7, #0
   1ff40:	beq	2006c <fputs@plt+0x16d34>
   1ff44:	ldrb	r3, [r7]
   1ff48:	cmp	r3, #0
   1ff4c:	beq	2006c <fputs@plt+0x16d34>
   1ff50:	ldr	r3, [sp, #24]
   1ff54:	cmp	r3, #0
   1ff58:	beq	1ffc0 <fputs@plt+0x16c88>
   1ff5c:	ldr	r3, [r4]
   1ff60:	ldr	r0, [sp, #20]
   1ff64:	str	r3, [sp, #12]
   1ff68:	ldr	r3, [r0, r3, lsl #2]
   1ff6c:	str	r3, [sp, #28]
   1ff70:	ldr	r3, [sp, #12]
   1ff74:	lsl	r3, r3, #2
   1ff78:	str	r3, [sp, #60]	; 0x3c
   1ff7c:	ldr	r3, [sp, #28]
   1ff80:	ldrb	r3, [r3, #1]
   1ff84:	cmp	r3, #45	; 0x2d
   1ff88:	str	r3, [sp, #32]
   1ff8c:	beq	201d8 <fputs@plt+0x16ea0>
   1ff90:	ldr	r3, [sp, #108]	; 0x6c
   1ff94:	cmp	r3, #0
   1ff98:	beq	1ffc0 <fputs@plt+0x16c88>
   1ff9c:	ldr	r0, [sp, #28]
   1ffa0:	ldrb	r3, [r0, #2]
   1ffa4:	cmp	r3, #0
   1ffa8:	bne	201d8 <fputs@plt+0x16ea0>
   1ffac:	mov	r0, r9
   1ffb0:	ldr	r1, [sp, #32]
   1ffb4:	bl	90e0 <strchr@plt>
   1ffb8:	cmp	r0, #0
   1ffbc:	beq	201d8 <fputs@plt+0x16ea0>
   1ffc0:	add	r8, r7, #1
   1ffc4:	str	r8, [r4, #20]
   1ffc8:	ldrb	r7, [r7]
   1ffcc:	mov	r0, r9
   1ffd0:	mov	r1, r7
   1ffd4:	mov	r5, r7
   1ffd8:	bl	90e0 <strchr@plt>
   1ffdc:	ldrb	r3, [r8]
   1ffe0:	cmp	r3, #0
   1ffe4:	ldreq	r3, [r4]
   1ffe8:	addeq	r3, r3, #1
   1ffec:	streq	r3, [r4]
   1fff0:	cmp	r0, #0
   1fff4:	cmpne	r7, #58	; 0x3a
   1fff8:	bne	2018c <fputs@plt+0x16e54>
   1fffc:	ldr	r3, [sp, #8]
   20000:	cmp	r3, #0
   20004:	beq	2004c <fputs@plt+0x16d14>
   20008:	ldr	r3, [r4, #28]
   2000c:	movw	r1, #12392	; 0x3068
   20010:	movt	r1, #3
   20014:	cmp	r3, #0
   20018:	ldreq	r0, [sp, #20]
   2001c:	movwne	r2, #26808	; 0x68b8
   20020:	ldrne	lr, [sp, #20]
   20024:	movweq	r2, #26836	; 0x68d4
   20028:	ldrne	r0, [r1]
   2002c:	movtne	r2, #2
   20030:	ldreq	r3, [r0]
   20034:	movteq	r2, #2
   20038:	ldreq	r0, [r1]
   2003c:	mov	r1, #1
   20040:	ldrne	r3, [lr]
   20044:	str	r7, [sp]
   20048:	bl	9248 <__fprintf_chk@plt>
   2004c:	str	r7, [r4, #8]
   20050:	mov	r5, #63	; 0x3f
   20054:	mov	r0, r5
   20058:	add	sp, sp, #68	; 0x44
   2005c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20060:	mov	r3, #1
   20064:	str	r3, [r4]
   20068:	b	1fed0 <fputs@plt+0x16b98>
   2006c:	ldr	r2, [r4]
   20070:	ldr	r3, [r4, #36]	; 0x24
   20074:	cmp	r3, r2
   20078:	ldr	r3, [r4, #32]
   2007c:	strgt	r2, [r4, #36]	; 0x24
   20080:	cmp	r2, r3
   20084:	ldr	r3, [r4, #24]
   20088:	strlt	r2, [r4, #32]
   2008c:	cmp	r3, #1
   20090:	beq	2038c <fputs@plt+0x17054>
   20094:	cmp	r6, r2
   20098:	beq	20380 <fputs@plt+0x17048>
   2009c:	ldr	r0, [sp, #20]
   200a0:	ldr	r3, [r0, r2, lsl #2]
   200a4:	ldrb	r1, [r3]
   200a8:	cmp	r1, #45	; 0x2d
   200ac:	bne	20118 <fputs@plt+0x16de0>
   200b0:	ldrb	r1, [r3, #1]
   200b4:	cmp	r1, #45	; 0x2d
   200b8:	bne	20158 <fputs@plt+0x16e20>
   200bc:	ldrb	r1, [r3, #2]
   200c0:	cmp	r1, #0
   200c4:	bne	20158 <fputs@plt+0x16e20>
   200c8:	ldr	r3, [r4, #32]
   200cc:	add	r2, r2, #1
   200d0:	ldr	r1, [r4, #36]	; 0x24
   200d4:	str	r2, [r4]
   200d8:	cmp	r3, r1
   200dc:	beq	20530 <fputs@plt+0x171f8>
   200e0:	cmp	r2, r1
   200e4:	beq	200f4 <fputs@plt+0x16dbc>
   200e8:	mov	r1, r4
   200ec:	bl	1fd9c <fputs@plt+0x16a64>
   200f0:	ldr	r3, [r4, #32]
   200f4:	mov	r2, r6
   200f8:	str	r6, [r4, #36]	; 0x24
   200fc:	str	r6, [r4]
   20100:	cmp	r2, r3
   20104:	strne	r3, [r4]
   20108:	mvn	r5, #0
   2010c:	mov	r0, r5
   20110:	add	sp, sp, #68	; 0x44
   20114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20118:	ldr	r1, [r4, #24]
   2011c:	cmp	r1, #0
   20120:	beq	20108 <fputs@plt+0x16dd0>
   20124:	mov	r5, #1
   20128:	add	r2, r2, #1
   2012c:	str	r3, [r4, #12]
   20130:	str	r2, [r4]
   20134:	mov	r0, r5
   20138:	add	sp, sp, #68	; 0x44
   2013c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20140:	movw	r0, #26560	; 0x67c0
   20144:	movt	r0, #2
   20148:	bl	90bc <getenv@plt>
   2014c:	adds	r0, r0, #0
   20150:	movne	r0, #1
   20154:	b	1fef0 <fputs@plt+0x16bb8>
   20158:	ldrb	r1, [r3, #1]
   2015c:	cmp	r1, #0
   20160:	beq	20118 <fputs@plt+0x16de0>
   20164:	ldr	r2, [sp, #24]
   20168:	cmp	r2, #0
   2016c:	moveq	r7, #1
   20170:	beq	20180 <fputs@plt+0x16e48>
   20174:	cmp	r1, #45	; 0x2d
   20178:	moveq	r7, #2
   2017c:	movne	r7, #1
   20180:	add	r7, r3, r7
   20184:	str	r7, [r4, #20]
   20188:	b	1ff50 <fputs@plt+0x16c18>
   2018c:	ldrb	r3, [r0]
   20190:	cmp	r3, #87	; 0x57
   20194:	ldrb	r3, [r0, #1]
   20198:	beq	2053c <fputs@plt+0x17204>
   2019c:	cmp	r3, #58	; 0x3a
   201a0:	bne	20134 <fputs@plt+0x16dfc>
   201a4:	ldrb	r3, [r0, #2]
   201a8:	cmp	r3, #58	; 0x3a
   201ac:	ldrb	r3, [r8]
   201b0:	beq	20764 <fputs@plt+0x1742c>
   201b4:	cmp	r3, #0
   201b8:	ldr	r3, [r4]
   201bc:	beq	20710 <fputs@plt+0x173d8>
   201c0:	add	r3, r3, #1
   201c4:	str	r8, [r4, #12]
   201c8:	str	r3, [r4]
   201cc:	mov	r3, #0
   201d0:	str	r3, [r4, #20]
   201d4:	b	20134 <fputs@plt+0x16dfc>
   201d8:	ldrb	r3, [r7]
   201dc:	cmp	r3, #61	; 0x3d
   201e0:	cmpne	r3, #0
   201e4:	str	r3, [sp, #36]	; 0x24
   201e8:	beq	20680 <fputs@plt+0x17348>
   201ec:	add	r3, r7, #1
   201f0:	mov	r1, r3
   201f4:	ldrb	r2, [r3], #1
   201f8:	cmp	r2, #61	; 0x3d
   201fc:	cmpne	r2, #0
   20200:	bne	201f0 <fputs@plt+0x16eb8>
   20204:	str	r1, [sp, #40]	; 0x28
   20208:	ldr	r3, [sp, #24]
   2020c:	ldr	fp, [r3]
   20210:	cmp	fp, #0
   20214:	beq	20688 <fputs@plt+0x17350>
   20218:	ldr	sl, [sp, #24]
   2021c:	mov	r5, #0
   20220:	ldr	r3, [sp, #40]	; 0x28
   20224:	mvn	lr, #0
   20228:	str	r6, [sp, #44]	; 0x2c
   2022c:	mov	r6, fp
   20230:	str	r9, [sp, #48]	; 0x30
   20234:	rsb	r8, r7, r3
   20238:	str	r4, [sp, #52]	; 0x34
   2023c:	mov	fp, r5
   20240:	str	lr, [sp, #56]	; 0x38
   20244:	mov	r9, sl
   20248:	mov	r4, r5
   2024c:	b	20280 <fputs@plt+0x16f48>
   20250:	ldr	r3, [sp, #108]	; 0x6c
   20254:	cmp	r3, #0
   20258:	bne	2026c <fputs@plt+0x16f34>
   2025c:	ldr	r2, [fp, #4]
   20260:	ldr	r3, [r9, #4]
   20264:	cmp	r2, r3
   20268:	beq	2035c <fputs@plt+0x17024>
   2026c:	mov	r4, #1
   20270:	ldr	r6, [r9, #16]!
   20274:	add	r5, r5, #1
   20278:	cmp	r6, #0
   2027c:	beq	202cc <fputs@plt+0x16f94>
   20280:	mov	r0, r6
   20284:	mov	r1, r7
   20288:	mov	r2, r8
   2028c:	mov	sl, r9
   20290:	bl	92cc <strncmp@plt>
   20294:	cmp	r0, #0
   20298:	bne	20270 <fputs@plt+0x16f38>
   2029c:	mov	r0, r6
   202a0:	bl	9170 <strlen@plt>
   202a4:	cmp	r0, r8
   202a8:	beq	204cc <fputs@plt+0x17194>
   202ac:	cmp	fp, #0
   202b0:	bne	20250 <fputs@plt+0x16f18>
   202b4:	mov	fp, r9
   202b8:	ldr	r6, [r9, #16]!
   202bc:	str	r5, [sp, #56]	; 0x38
   202c0:	add	r5, r5, #1
   202c4:	cmp	r6, #0
   202c8:	bne	20280 <fputs@plt+0x16f48>
   202cc:	mov	r3, r4
   202d0:	cmp	r3, #0
   202d4:	ldr	r6, [sp, #44]	; 0x2c
   202d8:	ldr	r9, [sp, #48]	; 0x30
   202dc:	ldr	r4, [sp, #52]	; 0x34
   202e0:	beq	20410 <fputs@plt+0x170d8>
   202e4:	ldr	r3, [sp, #8]
   202e8:	cmp	r3, #0
   202ec:	beq	20328 <fputs@plt+0x16ff0>
   202f0:	movw	r1, #12392	; 0x3068
   202f4:	movt	r1, #3
   202f8:	ldr	lr, [sp, #20]
   202fc:	movw	r2, #26576	; 0x67d0
   20300:	ldr	r0, [r1]
   20304:	movt	r2, #2
   20308:	ldr	r1, [sp, #28]
   2030c:	ldr	r3, [lr]
   20310:	str	r1, [sp]
   20314:	mov	r1, #1
   20318:	bl	9248 <__fprintf_chk@plt>
   2031c:	ldr	r3, [r4]
   20320:	ldr	r7, [r4, #20]
   20324:	str	r3, [sp, #12]
   20328:	mov	r0, r7
   2032c:	mov	r5, #63	; 0x3f
   20330:	bl	9170 <strlen@plt>
   20334:	ldr	r3, [sp, #12]
   20338:	add	r2, r3, #1
   2033c:	mov	r3, #0
   20340:	str	r2, [r4]
   20344:	str	r3, [r4, #8]
   20348:	add	r0, r7, r0
   2034c:	str	r0, [r4, #20]
   20350:	mov	r0, r5
   20354:	add	sp, sp, #68	; 0x44
   20358:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2035c:	ldr	r2, [fp, #8]
   20360:	ldr	r3, [r9, #8]
   20364:	cmp	r2, r3
   20368:	bne	2026c <fputs@plt+0x16f34>
   2036c:	ldr	r2, [fp, #12]
   20370:	ldr	r3, [r9, #12]
   20374:	cmp	r2, r3
   20378:	movne	r4, #1
   2037c:	b	20270 <fputs@plt+0x16f38>
   20380:	ldr	r2, [r4, #36]	; 0x24
   20384:	ldr	r3, [r4, #32]
   20388:	b	20100 <fputs@plt+0x16dc8>
   2038c:	ldr	r1, [r4, #32]
   20390:	ldr	r3, [r4, #36]	; 0x24
   20394:	cmp	r1, r3
   20398:	beq	20524 <fputs@plt+0x171ec>
   2039c:	cmp	r2, r3
   203a0:	beq	203b4 <fputs@plt+0x1707c>
   203a4:	ldr	r0, [sp, #20]
   203a8:	mov	r1, r4
   203ac:	bl	1fd9c <fputs@plt+0x16a64>
   203b0:	ldr	r2, [r4]
   203b4:	cmp	r6, r2
   203b8:	ble	2075c <fputs@plt+0x17424>
   203bc:	sub	r1, r2, #-1073741823	; 0xc0000001
   203c0:	mov	r3, r2
   203c4:	ldr	r2, [sp, #20]
   203c8:	add	r1, r2, r1, lsl #2
   203cc:	b	203e0 <fputs@plt+0x170a8>
   203d0:	add	r3, r3, #1
   203d4:	str	r3, [r4]
   203d8:	cmp	r3, r6
   203dc:	beq	20404 <fputs@plt+0x170cc>
   203e0:	ldr	r2, [r1, #4]!
   203e4:	ldrb	r0, [r2]
   203e8:	cmp	r0, #45	; 0x2d
   203ec:	bne	203d0 <fputs@plt+0x17098>
   203f0:	ldrb	r2, [r2, #1]
   203f4:	cmp	r2, #0
   203f8:	beq	203d0 <fputs@plt+0x17098>
   203fc:	ldr	r2, [r4]
   20400:	b	20408 <fputs@plt+0x170d0>
   20404:	mov	r2, r3
   20408:	str	r3, [r4, #36]	; 0x24
   2040c:	b	20094 <fputs@plt+0x16d5c>
   20410:	cmp	fp, #0
   20414:	beq	20688 <fputs@plt+0x17350>
   20418:	ldr	r5, [sp, #56]	; 0x38
   2041c:	mov	sl, fp
   20420:	ldr	r0, [sp, #40]	; 0x28
   20424:	ldr	lr, [sp, #12]
   20428:	add	r3, lr, #1
   2042c:	str	r3, [r4]
   20430:	ldrb	r2, [r0]
   20434:	cmp	r2, #0
   20438:	beq	204dc <fputs@plt+0x171a4>
   2043c:	ldr	r3, [sl, #4]
   20440:	cmp	r3, #0
   20444:	addne	r3, r0, #1
   20448:	strne	r3, [r4, #12]
   2044c:	bne	204e8 <fputs@plt+0x171b0>
   20450:	ldr	r3, [sp, #8]
   20454:	cmp	r3, #0
   20458:	beq	204ac <fputs@plt+0x17174>
   2045c:	ldr	r0, [sp, #20]
   20460:	ldr	lr, [sp, #60]	; 0x3c
   20464:	ldr	r3, [r0, lr]
   20468:	ldrb	r2, [r3, #1]
   2046c:	cmp	r2, #45	; 0x2d
   20470:	beq	207dc <fputs@plt+0x174a4>
   20474:	ldrb	ip, [r3]
   20478:	movw	r0, #12392	; 0x3068
   2047c:	ldr	r1, [sp, #20]
   20480:	movt	r0, #3
   20484:	movw	r2, #26656	; 0x6820
   20488:	movt	r2, #2
   2048c:	ldr	r3, [r1]
   20490:	mov	r1, #1
   20494:	str	ip, [sp]
   20498:	ldr	ip, [sl]
   2049c:	ldr	r0, [r0]
   204a0:	str	ip, [sp, #4]
   204a4:	bl	9248 <__fprintf_chk@plt>
   204a8:	ldr	r7, [r4, #20]
   204ac:	mov	r0, r7
   204b0:	mov	r5, #63	; 0x3f
   204b4:	bl	9170 <strlen@plt>
   204b8:	ldr	r3, [sl, #12]
   204bc:	str	r3, [r4, #8]
   204c0:	add	r0, r7, r0
   204c4:	str	r0, [r4, #20]
   204c8:	b	20134 <fputs@plt+0x16dfc>
   204cc:	ldr	r6, [sp, #44]	; 0x2c
   204d0:	ldr	r9, [sp, #48]	; 0x30
   204d4:	ldr	r4, [sp, #52]	; 0x34
   204d8:	b	20420 <fputs@plt+0x170e8>
   204dc:	ldr	r1, [sl, #4]
   204e0:	cmp	r1, #1
   204e4:	beq	20730 <fputs@plt+0x173f8>
   204e8:	mov	r0, r7
   204ec:	bl	9170 <strlen@plt>
   204f0:	ldr	r1, [sp, #104]	; 0x68
   204f4:	cmp	r1, #0
   204f8:	add	r0, r7, r0
   204fc:	str	r0, [r4, #20]
   20500:	beq	20508 <fputs@plt+0x171d0>
   20504:	str	r5, [r1]
   20508:	ldr	r3, [sl, #8]
   2050c:	cmp	r3, #0
   20510:	ldrne	r2, [sl, #12]
   20514:	movne	r5, #0
   20518:	ldreq	r5, [sl, #12]
   2051c:	strne	r2, [r3]
   20520:	b	20134 <fputs@plt+0x16dfc>
   20524:	cmp	r2, r1
   20528:	strne	r2, [r4, #32]
   2052c:	b	203b4 <fputs@plt+0x1707c>
   20530:	mov	r3, r2
   20534:	str	r2, [r4, #32]
   20538:	b	200f4 <fputs@plt+0x16dbc>
   2053c:	cmp	r3, #59	; 0x3b
   20540:	bne	2019c <fputs@plt+0x16e64>
   20544:	ldrb	r3, [r8]
   20548:	cmp	r3, #0
   2054c:	ldr	r3, [r4]
   20550:	beq	207b8 <fputs@plt+0x17480>
   20554:	add	r3, r3, #1
   20558:	str	r8, [sp, #16]
   2055c:	str	r8, [r4, #12]
   20560:	str	r3, [r4]
   20564:	ldr	r3, [sp, #16]
   20568:	str	r3, [r4, #20]
   2056c:	ldrb	r7, [r3]
   20570:	cmp	r7, #61	; 0x3d
   20574:	cmpne	r7, #0
   20578:	beq	20a20 <fputs@plt+0x176e8>
   2057c:	add	r3, r3, #1
   20580:	mov	r2, r3
   20584:	ldrb	r7, [r3], #1
   20588:	cmp	r7, #61	; 0x3d
   2058c:	cmpne	r7, #0
   20590:	bne	20580 <fputs@plt+0x17248>
   20594:	str	r2, [sp, #12]
   20598:	ldr	r3, [sp, #24]
   2059c:	ldr	sl, [r3]
   205a0:	cmp	sl, #0
   205a4:	beq	20a58 <fputs@plt+0x17720>
   205a8:	ldr	fp, [sp, #24]
   205ac:	mov	r5, #0
   205b0:	ldr	lr, [sp, #16]
   205b4:	ldr	r3, [sp, #12]
   205b8:	str	r7, [sp, #28]
   205bc:	rsb	r8, lr, r3
   205c0:	str	r6, [sp, #32]
   205c4:	str	r9, [sp, #36]	; 0x24
   205c8:	mov	r7, lr
   205cc:	str	r4, [sp, #40]	; 0x28
   205d0:	mov	r6, r5
   205d4:	mov	r4, fp
   205d8:	mov	r9, sl
   205dc:	mov	fp, r5
   205e0:	str	r5, [sp, #24]
   205e4:	mov	r0, r9
   205e8:	mov	r1, r7
   205ec:	mov	r2, r8
   205f0:	mov	sl, r4
   205f4:	bl	92cc <strncmp@plt>
   205f8:	cmp	r0, #0
   205fc:	mov	r0, r9
   20600:	bne	20620 <fputs@plt+0x172e8>
   20604:	bl	9170 <strlen@plt>
   20608:	cmp	r8, r0
   2060c:	beq	20860 <fputs@plt+0x17528>
   20610:	cmp	fp, #0
   20614:	streq	r5, [sp, #24]
   20618:	movne	r6, #1
   2061c:	moveq	fp, r4
   20620:	ldr	r9, [r4, #16]!
   20624:	add	r5, r5, #1
   20628:	cmp	r9, #0
   2062c:	bne	205e4 <fputs@plt+0x172ac>
   20630:	mov	ip, r6
   20634:	cmp	ip, #0
   20638:	ldr	r7, [sp, #28]
   2063c:	ldr	r6, [sp, #32]
   20640:	ldr	r9, [sp, #36]	; 0x24
   20644:	ldr	r4, [sp, #40]	; 0x28
   20648:	beq	208e4 <fputs@plt+0x175ac>
   2064c:	ldr	r3, [sp, #8]
   20650:	cmp	r3, #0
   20654:	bne	208f8 <fputs@plt+0x175c0>
   20658:	ldr	r6, [sp, #16]
   2065c:	mov	r0, r6
   20660:	mov	r5, #63	; 0x3f
   20664:	bl	9170 <strlen@plt>
   20668:	ldr	r3, [r4]
   2066c:	add	r3, r3, #1
   20670:	str	r3, [r4]
   20674:	add	r0, r6, r0
   20678:	str	r0, [r4, #20]
   2067c:	b	20134 <fputs@plt+0x16dfc>
   20680:	str	r7, [sp, #40]	; 0x28
   20684:	b	20208 <fputs@plt+0x16ed0>
   20688:	ldr	r3, [sp, #108]	; 0x6c
   2068c:	cmp	r3, #0
   20690:	bne	2080c <fputs@plt+0x174d4>
   20694:	ldr	r3, [sp, #8]
   20698:	cmp	r3, #0
   2069c:	beq	206e8 <fputs@plt+0x173b0>
   206a0:	ldr	r3, [sp, #32]
   206a4:	cmp	r3, #45	; 0x2d
   206a8:	beq	2093c <fputs@plt+0x17604>
   206ac:	ldr	r0, [sp, #28]
   206b0:	movw	r1, #12392	; 0x3068
   206b4:	ldr	lr, [sp, #20]
   206b8:	movt	r1, #3
   206bc:	movw	r2, #26776	; 0x6898
   206c0:	movt	r2, #2
   206c4:	ldrb	ip, [r0]
   206c8:	ldr	r3, [lr]
   206cc:	ldr	r0, [r1]
   206d0:	mov	r1, #1
   206d4:	str	r7, [sp, #4]
   206d8:	str	ip, [sp]
   206dc:	bl	9248 <__fprintf_chk@plt>
   206e0:	ldr	r3, [r4]
   206e4:	str	r3, [sp, #12]
   206e8:	ldr	r3, [sp, #12]
   206ec:	mov	r5, #63	; 0x3f
   206f0:	add	r2, r3, #1
   206f4:	movw	r3, #19852	; 0x4d8c
   206f8:	str	r2, [r4]
   206fc:	movt	r3, #2
   20700:	mov	r2, #0
   20704:	str	r3, [r4, #20]
   20708:	str	r2, [r4, #8]
   2070c:	b	20134 <fputs@plt+0x16dfc>
   20710:	cmp	r3, r6
   20714:	beq	2083c <fputs@plt+0x17504>
   20718:	ldr	r0, [sp, #20]
   2071c:	ldr	r2, [r0, r3, lsl #2]
   20720:	add	r3, r3, #1
   20724:	str	r3, [r4]
   20728:	str	r2, [r4, #12]
   2072c:	b	201cc <fputs@plt+0x16e94>
   20730:	cmp	r6, r3
   20734:	ble	20780 <fputs@plt+0x17448>
   20738:	ldr	r2, [sp, #20]
   2073c:	ldr	lr, [sp, #60]	; 0x3c
   20740:	ldr	r0, [sp, #12]
   20744:	add	r3, r2, lr
   20748:	add	r2, r0, #2
   2074c:	str	r2, [r4]
   20750:	ldr	r3, [r3, #4]
   20754:	str	r3, [r4, #12]
   20758:	b	204e8 <fputs@plt+0x171b0>
   2075c:	mov	r3, r2
   20760:	b	20408 <fputs@plt+0x170d0>
   20764:	cmp	r3, #0
   20768:	strne	r8, [r4, #12]
   2076c:	streq	r3, [r4, #12]
   20770:	ldrne	r3, [r4]
   20774:	addne	r3, r3, #1
   20778:	strne	r3, [r4]
   2077c:	b	201cc <fputs@plt+0x16e94>
   20780:	ldr	r3, [sp, #8]
   20784:	cmp	r3, #0
   20788:	bne	20970 <fputs@plt+0x17638>
   2078c:	mov	r0, r7
   20790:	bl	9170 <strlen@plt>
   20794:	ldr	r3, [sl, #12]
   20798:	str	r3, [r4, #8]
   2079c:	add	r0, r7, r0
   207a0:	str	r0, [r4, #20]
   207a4:	ldrb	r3, [r9]
   207a8:	cmp	r3, #58	; 0x3a
   207ac:	bne	20050 <fputs@plt+0x16d18>
   207b0:	mov	r5, #58	; 0x3a
   207b4:	b	20134 <fputs@plt+0x16dfc>
   207b8:	cmp	r3, r6
   207bc:	beq	209d4 <fputs@plt+0x1769c>
   207c0:	ldr	r0, [sp, #20]
   207c4:	ldr	r2, [r0, r3, lsl #2]
   207c8:	add	r3, r3, #1
   207cc:	str	r3, [r4]
   207d0:	str	r2, [sp, #16]
   207d4:	str	r2, [r4, #12]
   207d8:	b	20564 <fputs@plt+0x1722c>
   207dc:	ldr	ip, [sl]
   207e0:	movw	r1, #12392	; 0x3068
   207e4:	movt	r1, #3
   207e8:	ldr	r3, [r0]
   207ec:	movw	r2, #26608	; 0x67f0
   207f0:	movt	r2, #2
   207f4:	ldr	r0, [r1]
   207f8:	mov	r1, #1
   207fc:	str	ip, [sp]
   20800:	bl	9248 <__fprintf_chk@plt>
   20804:	ldr	r7, [r4, #20]
   20808:	b	204ac <fputs@plt+0x17174>
   2080c:	ldr	r3, [sp, #32]
   20810:	cmp	r3, #45	; 0x2d
   20814:	beq	20930 <fputs@plt+0x175f8>
   20818:	ldr	r1, [sp, #36]	; 0x24
   2081c:	mov	r0, r9
   20820:	bl	90e0 <strchr@plt>
   20824:	cmp	r0, #0
   20828:	bne	1ffc0 <fputs@plt+0x16c88>
   2082c:	ldr	r3, [sp, #8]
   20830:	cmp	r3, #0
   20834:	bne	206ac <fputs@plt+0x17374>
   20838:	b	206e8 <fputs@plt+0x173b0>
   2083c:	ldr	r3, [sp, #8]
   20840:	cmp	r3, #0
   20844:	bne	20a2c <fputs@plt+0x176f4>
   20848:	str	r7, [r4, #8]
   2084c:	ldrb	r5, [r9]
   20850:	cmp	r5, #58	; 0x3a
   20854:	movne	r5, #63	; 0x3f
   20858:	moveq	r5, #58	; 0x3a
   2085c:	b	201cc <fputs@plt+0x16e94>
   20860:	ldr	r7, [sp, #28]
   20864:	ldr	r6, [sp, #32]
   20868:	ldr	r9, [sp, #36]	; 0x24
   2086c:	ldr	r4, [sp, #40]	; 0x28
   20870:	cmp	r7, #0
   20874:	beq	209a4 <fputs@plt+0x1766c>
   20878:	ldr	r3, [sl, #4]
   2087c:	cmp	r3, #0
   20880:	ldrne	r0, [sp, #12]
   20884:	addne	r3, r0, #1
   20888:	strne	r3, [r4, #12]
   2088c:	bne	209b0 <fputs@plt+0x17678>
   20890:	ldr	r3, [sp, #8]
   20894:	cmp	r3, #0
   20898:	beq	208c8 <fputs@plt+0x17590>
   2089c:	ldr	ip, [sl]
   208a0:	movw	r0, #12392	; 0x3068
   208a4:	ldr	lr, [sp, #20]
   208a8:	movt	r0, #3
   208ac:	movw	r2, #26940	; 0x693c
   208b0:	mov	r1, #1
   208b4:	movt	r2, #2
   208b8:	ldr	r3, [lr]
   208bc:	str	ip, [sp]
   208c0:	ldr	r0, [r0]
   208c4:	bl	9248 <__fprintf_chk@plt>
   208c8:	ldr	r6, [r4, #20]
   208cc:	mov	r5, #63	; 0x3f
   208d0:	mov	r0, r6
   208d4:	bl	9170 <strlen@plt>
   208d8:	add	r0, r6, r0
   208dc:	str	r0, [r4, #20]
   208e0:	b	20134 <fputs@plt+0x16dfc>
   208e4:	cmp	fp, #0
   208e8:	beq	20a58 <fputs@plt+0x17720>
   208ec:	ldr	r5, [sp, #24]
   208f0:	mov	sl, fp
   208f4:	b	20870 <fputs@plt+0x17538>
   208f8:	ldr	ip, [r4]
   208fc:	movw	r0, #12392	; 0x3068
   20900:	ldr	lr, [sp, #20]
   20904:	movt	r0, #3
   20908:	movw	r2, #26904	; 0x6918
   2090c:	mov	r1, #1
   20910:	ldr	r0, [r0]
   20914:	movt	r2, #2
   20918:	ldr	ip, [lr, ip, lsl #2]
   2091c:	ldr	r3, [lr]
   20920:	str	ip, [sp]
   20924:	bl	9248 <__fprintf_chk@plt>
   20928:	ldr	r6, [r4, #20]
   2092c:	b	2065c <fputs@plt+0x17324>
   20930:	ldr	r3, [sp, #8]
   20934:	cmp	r3, #0
   20938:	beq	206e8 <fputs@plt+0x173b0>
   2093c:	ldr	lr, [sp, #20]
   20940:	movw	r1, #12392	; 0x3068
   20944:	movt	r1, #3
   20948:	movw	r2, #26744	; 0x6878
   2094c:	movt	r2, #2
   20950:	ldr	r3, [lr]
   20954:	ldr	r0, [r1]
   20958:	mov	r1, #1
   2095c:	str	r7, [sp]
   20960:	bl	9248 <__fprintf_chk@plt>
   20964:	ldr	r3, [r4]
   20968:	str	r3, [sp, #12]
   2096c:	b	206e8 <fputs@plt+0x173b0>
   20970:	ldr	lr, [sp, #20]
   20974:	movw	r0, #12392	; 0x3068
   20978:	ldr	r3, [sp, #60]	; 0x3c
   2097c:	movt	r0, #3
   20980:	movw	r2, #26704	; 0x6850
   20984:	movt	r2, #2
   20988:	ldr	r0, [r0]
   2098c:	ldr	ip, [lr, r3]
   20990:	ldr	r3, [lr]
   20994:	str	ip, [sp]
   20998:	bl	9248 <__fprintf_chk@plt>
   2099c:	ldr	r7, [r4, #20]
   209a0:	b	2078c <fputs@plt+0x17454>
   209a4:	ldr	r1, [sl, #4]
   209a8:	cmp	r1, #1
   209ac:	beq	20a68 <fputs@plt+0x17730>
   209b0:	ldr	r0, [sp, #16]
   209b4:	bl	9170 <strlen@plt>
   209b8:	ldr	r1, [sp, #104]	; 0x68
   209bc:	ldr	r3, [sp, #16]
   209c0:	cmp	r1, #0
   209c4:	add	r0, r3, r0
   209c8:	str	r0, [r4, #20]
   209cc:	bne	20504 <fputs@plt+0x171cc>
   209d0:	b	20508 <fputs@plt+0x171d0>
   209d4:	ldr	r3, [sp, #8]
   209d8:	cmp	r3, #0
   209dc:	beq	20a08 <fputs@plt+0x176d0>
   209e0:	ldr	lr, [sp, #20]
   209e4:	movw	r1, #12392	; 0x3068
   209e8:	movt	r1, #3
   209ec:	str	r7, [sp]
   209f0:	movw	r2, #26864	; 0x68f0
   209f4:	movt	r2, #2
   209f8:	ldr	r0, [r1]
   209fc:	mov	r1, #1
   20a00:	ldr	r3, [lr]
   20a04:	bl	9248 <__fprintf_chk@plt>
   20a08:	str	r7, [r4, #8]
   20a0c:	ldrb	r5, [r9]
   20a10:	cmp	r5, #58	; 0x3a
   20a14:	movne	r5, #63	; 0x3f
   20a18:	moveq	r5, #58	; 0x3a
   20a1c:	b	20134 <fputs@plt+0x16dfc>
   20a20:	ldr	r3, [sp, #16]
   20a24:	str	r3, [sp, #12]
   20a28:	b	20598 <fputs@plt+0x17260>
   20a2c:	ldr	lr, [sp, #20]
   20a30:	movw	r1, #12392	; 0x3068
   20a34:	movt	r1, #3
   20a38:	str	r7, [sp]
   20a3c:	movw	r2, #26864	; 0x68f0
   20a40:	movt	r2, #2
   20a44:	ldr	r3, [lr]
   20a48:	ldr	r0, [r1]
   20a4c:	mov	r1, #1
   20a50:	bl	9248 <__fprintf_chk@plt>
   20a54:	b	20848 <fputs@plt+0x17510>
   20a58:	mov	r3, #0
   20a5c:	mov	r5, #87	; 0x57
   20a60:	str	r3, [r4, #20]
   20a64:	b	20134 <fputs@plt+0x16dfc>
   20a68:	ldr	r3, [r4]
   20a6c:	cmp	r6, r3
   20a70:	ble	20a8c <fputs@plt+0x17754>
   20a74:	ldr	r0, [sp, #20]
   20a78:	ldr	r2, [r0, r3, lsl #2]
   20a7c:	add	r3, r3, #1
   20a80:	str	r3, [r4]
   20a84:	str	r2, [r4, #12]
   20a88:	b	209b0 <fputs@plt+0x17678>
   20a8c:	ldr	r2, [sp, #8]
   20a90:	cmp	r2, #0
   20a94:	beq	20ac4 <fputs@plt+0x1778c>
   20a98:	ldr	lr, [sp, #20]
   20a9c:	sub	r3, r3, #-1073741823	; 0xc0000001
   20aa0:	movw	r0, #12392	; 0x3068
   20aa4:	movt	r0, #3
   20aa8:	movw	r2, #26704	; 0x6850
   20aac:	movt	r2, #2
   20ab0:	ldr	ip, [lr, r3, lsl #2]
   20ab4:	ldr	r0, [r0]
   20ab8:	ldr	r3, [lr]
   20abc:	str	ip, [sp]
   20ac0:	bl	9248 <__fprintf_chk@plt>
   20ac4:	ldr	r5, [r4, #20]
   20ac8:	mov	r0, r5
   20acc:	bl	9170 <strlen@plt>
   20ad0:	add	r0, r5, r0
   20ad4:	str	r0, [r4, #20]
   20ad8:	ldrb	r3, [r9]
   20adc:	cmp	r3, #58	; 0x3a
   20ae0:	bne	20050 <fputs@plt+0x16d18>
   20ae4:	b	207b0 <fputs@plt+0x17478>
   20ae8:	push	{r4, r5, r6, r7, r8, lr}
   20aec:	sub	sp, sp, #16
   20af0:	movw	r5, #8492	; 0x212c
   20af4:	movt	r5, #3
   20af8:	ldr	r8, [sp, #40]	; 0x28
   20afc:	movw	r4, #23688	; 0x5c88
   20b00:	ldr	r7, [sp, #44]	; 0x2c
   20b04:	movt	r4, #3
   20b08:	ldr	r6, [sp, #48]	; 0x30
   20b0c:	ldr	ip, [r5, #4]
   20b10:	ldr	lr, [r5]
   20b14:	str	r4, [sp, #12]
   20b18:	str	r8, [sp]
   20b1c:	str	r7, [sp, #4]
   20b20:	str	r6, [sp, #8]
   20b24:	str	ip, [r4, #4]
   20b28:	str	lr, [r4]
   20b2c:	bl	1fe7c <fputs@plt+0x16b44>
   20b30:	ldr	ip, [r4]
   20b34:	movw	r3, #26940	; 0x693c
   20b38:	ldr	r1, [r4, #8]
   20b3c:	movt	r3, #3
   20b40:	ldr	r2, [r4, #12]
   20b44:	str	ip, [r5]
   20b48:	str	r1, [r5, #8]
   20b4c:	str	r2, [r3]
   20b50:	add	sp, sp, #16
   20b54:	pop	{r4, r5, r6, r7, r8, pc}
   20b58:	push	{lr}		; (str lr, [sp, #-4]!)
   20b5c:	sub	sp, sp, #20
   20b60:	mov	ip, #0
   20b64:	mov	lr, #1
   20b68:	str	ip, [sp]
   20b6c:	mov	r3, ip
   20b70:	stmib	sp, {ip, lr}
   20b74:	bl	20ae8 <fputs@plt+0x177b0>
   20b78:	add	sp, sp, #20
   20b7c:	pop	{pc}		; (ldr pc, [sp], #4)
   20b80:	push	{lr}		; (str lr, [sp, #-4]!)
   20b84:	sub	sp, sp, #20
   20b88:	mov	ip, #0
   20b8c:	ldr	lr, [sp, #24]
   20b90:	str	ip, [sp, #4]
   20b94:	str	ip, [sp, #8]
   20b98:	str	lr, [sp]
   20b9c:	bl	20ae8 <fputs@plt+0x177b0>
   20ba0:	add	sp, sp, #20
   20ba4:	pop	{pc}		; (ldr pc, [sp], #4)
   20ba8:	push	{r4, lr}
   20bac:	sub	sp, sp, #16
   20bb0:	mov	ip, #0
   20bb4:	ldr	r4, [sp, #24]
   20bb8:	ldr	lr, [sp, #28]
   20bbc:	str	ip, [sp, #8]
   20bc0:	stm	sp, {r4, ip}
   20bc4:	str	lr, [sp, #12]
   20bc8:	bl	1fe7c <fputs@plt+0x16b44>
   20bcc:	add	sp, sp, #16
   20bd0:	pop	{r4, pc}
   20bd4:	push	{r4, lr}
   20bd8:	sub	sp, sp, #16
   20bdc:	mov	lr, #0
   20be0:	mov	r4, #1
   20be4:	ldr	ip, [sp, #24]
   20be8:	stmib	sp, {r4, lr}
   20bec:	str	ip, [sp]
   20bf0:	bl	20ae8 <fputs@plt+0x177b0>
   20bf4:	add	sp, sp, #16
   20bf8:	pop	{r4, pc}
   20bfc:	push	{r4, r5, lr}
   20c00:	sub	sp, sp, #20
   20c04:	mov	ip, #0
   20c08:	mov	r5, #1
   20c0c:	ldr	r4, [sp, #32]
   20c10:	ldr	lr, [sp, #36]	; 0x24
   20c14:	stm	sp, {r4, r5, ip, lr}
   20c18:	bl	1fe7c <fputs@plt+0x16b44>
   20c1c:	add	sp, sp, #20
   20c20:	pop	{r4, r5, pc}
   20c24:	ldr	r3, [r0, #4]
   20c28:	push	{r4, r5, r6, lr}
   20c2c:	cmp	r3, #0
   20c30:	mov	r5, r0
   20c34:	ldr	r3, [r0]
   20c38:	movne	r4, #0
   20c3c:	beq	20c84 <fputs@plt+0x1794c>
   20c40:	ldr	r0, [r3, r4, lsl #3]
   20c44:	lsl	r6, r4, #3
   20c48:	add	r2, r3, r6
   20c4c:	add	r4, r4, #1
   20c50:	cmp	r0, #0
   20c54:	beq	20c64 <fputs@plt+0x1792c>
   20c58:	bl	9278 <_ZdaPv@plt>
   20c5c:	ldr	r3, [r5]
   20c60:	add	r2, r3, r6
   20c64:	ldr	r0, [r2, #4]
   20c68:	cmp	r0, #0
   20c6c:	beq	20c78 <fputs@plt+0x17940>
   20c70:	bl	9278 <_ZdaPv@plt>
   20c74:	ldr	r3, [r5]
   20c78:	ldr	r2, [r5, #4]
   20c7c:	cmp	r2, r4
   20c80:	bhi	20c40 <fputs@plt+0x17908>
   20c84:	cmp	r3, #0
   20c88:	beq	20c94 <fputs@plt+0x1795c>
   20c8c:	mov	r0, r3
   20c90:	bl	9278 <_ZdaPv@plt>
   20c94:	mov	r0, r5
   20c98:	pop	{r4, r5, r6, pc}
   20c9c:	mov	r2, #0
   20ca0:	str	r2, [r0]
   20ca4:	str	r2, [r0, #4]
   20ca8:	bx	lr
   20cac:	push	{r4, lr}
   20cb0:	mov	r4, r0
   20cb4:	mov	r3, #17
   20cb8:	mov	r0, #136	; 0x88
   20cbc:	str	r3, [r4, #4]
   20cc0:	bl	9200 <_Znaj@plt>
   20cc4:	mov	r2, #0
   20cc8:	add	r3, r0, #8
   20ccc:	add	ip, r0, #144	; 0x90
   20cd0:	str	r2, [r3, #-8]
   20cd4:	add	r3, r3, #8
   20cd8:	str	r2, [r3, #-12]
   20cdc:	cmp	r3, ip
   20ce0:	mov	r1, #0
   20ce4:	bne	20cd0 <fputs@plt+0x17998>
   20ce8:	str	r0, [r4]
   20cec:	mov	r0, r4
   20cf0:	str	r1, [r4, #8]
   20cf4:	pop	{r4, pc}
   20cf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20cfc:	subs	r6, r1, #0
   20d00:	sub	sp, sp, #12
   20d04:	mov	r8, r0
   20d08:	str	r2, [sp]
   20d0c:	beq	20f1c <fputs@plt+0x17be4>
   20d10:	mov	r0, r6
   20d14:	bl	220a0 <_ZdlPv@@Base+0x270>
   20d18:	ldr	r7, [r8, #4]
   20d1c:	mov	r1, r7
   20d20:	str	r0, [sp, #4]
   20d24:	bl	920c <__aeabi_uidivmod@plt>
   20d28:	ldr	r9, [r8]
   20d2c:	mov	r4, r1
   20d30:	b	20d4c <fputs@plt+0x17a14>
   20d34:	bl	9314 <strcmp@plt>
   20d38:	cmp	r0, #0
   20d3c:	beq	20dc4 <fputs@plt+0x17a8c>
   20d40:	cmp	r4, #0
   20d44:	sub	r4, r4, #1
   20d48:	subeq	r4, r7, #1
   20d4c:	ldr	r5, [r9, r4, lsl #3]
   20d50:	lsl	sl, r4, #3
   20d54:	mov	r1, r6
   20d58:	add	fp, r9, sl
   20d5c:	cmp	r5, #0
   20d60:	mov	r0, r5
   20d64:	bne	20d34 <fputs@plt+0x179fc>
   20d68:	ldr	r3, [sp]
   20d6c:	cmp	r3, #0
   20d70:	beq	20f30 <fputs@plt+0x17bf8>
   20d74:	ldr	r1, [r8, #8]
   20d78:	cmp	r7, r1, lsl #2
   20d7c:	bls	20df4 <fputs@plt+0x17abc>
   20d80:	mov	r0, r6
   20d84:	bl	9170 <strlen@plt>
   20d88:	add	r0, r0, #1
   20d8c:	bl	9200 <_Znaj@plt>
   20d90:	mov	r1, r6
   20d94:	bl	91ac <strcpy@plt>
   20d98:	ldr	r1, [r8]
   20d9c:	ldr	r4, [r8, #8]
   20da0:	add	ip, r1, sl
   20da4:	add	r3, r4, #1
   20da8:	mov	r2, r0
   20dac:	str	r2, [r1, sl]
   20db0:	ldr	r2, [sp]
   20db4:	str	r2, [ip, #4]
   20db8:	str	r3, [r8, #8]
   20dbc:	add	sp, sp, #12
   20dc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20dc4:	ldr	r0, [fp, #4]
   20dc8:	cmp	r0, #0
   20dcc:	beq	20de0 <fputs@plt+0x17aa8>
   20dd0:	bl	9278 <_ZdaPv@plt>
   20dd4:	ldr	r2, [r8]
   20dd8:	add	fp, r2, sl
   20ddc:	ldr	r5, [r2, sl]
   20de0:	ldr	r2, [sp]
   20de4:	mov	r0, r5
   20de8:	str	r2, [fp, #4]
   20dec:	add	sp, sp, #12
   20df0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20df4:	mov	r0, r7
   20df8:	bl	220ec <_ZdlPv@@Base+0x2bc>
   20dfc:	cmp	r0, #266338304	; 0xfe00000
   20e00:	mov	r4, r0
   20e04:	str	r0, [r8, #4]
   20e08:	lslls	r0, r0, #3
   20e0c:	mvnhi	r0, #0
   20e10:	bl	9200 <_Znaj@plt>
   20e14:	cmp	r4, #0
   20e18:	movne	r1, #0
   20e1c:	addne	r3, r0, #8
   20e20:	movne	ip, r1
   20e24:	beq	20e40 <fputs@plt+0x17b08>
   20e28:	add	r1, r1, #1
   20e2c:	str	ip, [r3, #-8]
   20e30:	cmp	r1, r4
   20e34:	str	ip, [r3, #-4]
   20e38:	add	r3, r3, #8
   20e3c:	bne	20e28 <fputs@plt+0x17af0>
   20e40:	cmp	r7, #0
   20e44:	str	r0, [r8]
   20e48:	moveq	r4, r0
   20e4c:	beq	20ed0 <fputs@plt+0x17b98>
   20e50:	mov	r4, #0
   20e54:	mov	fp, r4
   20e58:	ldr	r0, [r9, r4]
   20e5c:	cmp	r0, #0
   20e60:	beq	20ebc <fputs@plt+0x17b84>
   20e64:	add	sl, r9, r4
   20e68:	ldr	r3, [sl, #4]
   20e6c:	cmp	r3, #0
   20e70:	beq	20f14 <fputs@plt+0x17bdc>
   20e74:	bl	220a0 <_ZdlPv@@Base+0x270>
   20e78:	ldr	r5, [r8, #4]
   20e7c:	mov	r1, r5
   20e80:	bl	920c <__aeabi_uidivmod@plt>
   20e84:	mov	r3, r1
   20e88:	ldr	r1, [r8]
   20e8c:	b	20e9c <fputs@plt+0x17b64>
   20e90:	cmp	r3, #0
   20e94:	sub	r3, r3, #1
   20e98:	subeq	r3, r5, #1
   20e9c:	ldr	r0, [r1, r3, lsl #3]
   20ea0:	add	lr, r1, r3, lsl #3
   20ea4:	cmp	r0, #0
   20ea8:	bne	20e90 <fputs@plt+0x17b58>
   20eac:	ldr	r3, [r9, r4]
   20eb0:	str	r3, [lr]
   20eb4:	ldr	r3, [sl, #4]
   20eb8:	str	r3, [lr, #4]
   20ebc:	add	fp, fp, #1
   20ec0:	add	r4, r4, #8
   20ec4:	cmp	fp, r7
   20ec8:	bne	20e58 <fputs@plt+0x17b20>
   20ecc:	ldr	r4, [r8]
   20ed0:	ldr	r5, [r8, #4]
   20ed4:	ldr	r0, [sp, #4]
   20ed8:	mov	r1, r5
   20edc:	bl	920c <__aeabi_uidivmod@plt>
   20ee0:	b	20ef0 <fputs@plt+0x17bb8>
   20ee4:	cmp	r1, #0
   20ee8:	sub	r1, r1, #1
   20eec:	subeq	r1, r5, #1
   20ef0:	ldr	r0, [r4, r1, lsl #3]
   20ef4:	lsl	sl, r1, #3
   20ef8:	cmp	r0, #0
   20efc:	bne	20ee4 <fputs@plt+0x17bac>
   20f00:	cmp	r9, #0
   20f04:	beq	20d80 <fputs@plt+0x17a48>
   20f08:	mov	r0, r9
   20f0c:	bl	9278 <_ZdaPv@plt>
   20f10:	b	20d80 <fputs@plt+0x17a48>
   20f14:	bl	9278 <_ZdaPv@plt>
   20f18:	b	20ebc <fputs@plt+0x17b84>
   20f1c:	movw	r1, #26988	; 0x696c
   20f20:	mov	r0, #32
   20f24:	movt	r1, #2
   20f28:	bl	1b474 <fputs@plt+0x1213c>
   20f2c:	b	20d10 <fputs@plt+0x179d8>
   20f30:	ldr	r0, [sp]
   20f34:	b	20dbc <fputs@plt+0x17a84>
   20f38:	push	{r4, r5, r6, r7, r8, lr}
   20f3c:	subs	r6, r1, #0
   20f40:	mov	r5, r0
   20f44:	beq	20fa4 <fputs@plt+0x17c6c>
   20f48:	mov	r0, r6
   20f4c:	bl	220a0 <_ZdlPv@@Base+0x270>
   20f50:	ldr	r8, [r5, #4]
   20f54:	mov	r1, r8
   20f58:	bl	920c <__aeabi_uidivmod@plt>
   20f5c:	ldr	r5, [r5]
   20f60:	mov	r4, r1
   20f64:	b	20f80 <fputs@plt+0x17c48>
   20f68:	bl	9314 <strcmp@plt>
   20f6c:	cmp	r0, #0
   20f70:	beq	20f9c <fputs@plt+0x17c64>
   20f74:	cmp	r4, #0
   20f78:	sub	r4, r4, #1
   20f7c:	subeq	r4, r8, #1
   20f80:	ldr	r3, [r5, r4, lsl #3]
   20f84:	mov	r1, r6
   20f88:	add	r7, r5, r4, lsl #3
   20f8c:	cmp	r3, #0
   20f90:	mov	r0, r3
   20f94:	bne	20f68 <fputs@plt+0x17c30>
   20f98:	pop	{r4, r5, r6, r7, r8, pc}
   20f9c:	ldr	r0, [r7, #4]
   20fa0:	pop	{r4, r5, r6, r7, r8, pc}
   20fa4:	movw	r1, #26988	; 0x696c
   20fa8:	mov	r0, #32
   20fac:	movt	r1, #2
   20fb0:	bl	1b474 <fputs@plt+0x1213c>
   20fb4:	b	20f48 <fputs@plt+0x17c10>
   20fb8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20fbc:	mov	fp, r1
   20fc0:	ldr	r6, [r1]
   20fc4:	mov	sl, r0
   20fc8:	cmp	r6, #0
   20fcc:	beq	21038 <fputs@plt+0x17d00>
   20fd0:	mov	r0, r6
   20fd4:	bl	220a0 <_ZdlPv@@Base+0x270>
   20fd8:	ldr	r9, [sl, #4]
   20fdc:	mov	r1, r9
   20fe0:	bl	920c <__aeabi_uidivmod@plt>
   20fe4:	ldr	r7, [sl]
   20fe8:	mov	r4, r1
   20fec:	b	21008 <fputs@plt+0x17cd0>
   20ff0:	bl	9314 <strcmp@plt>
   20ff4:	cmp	r0, #0
   20ff8:	beq	21024 <fputs@plt+0x17cec>
   20ffc:	cmp	r4, #0
   21000:	sub	r4, r4, #1
   21004:	subeq	r4, r9, #1
   21008:	ldr	r5, [r7, r4, lsl #3]
   2100c:	mov	r1, r6
   21010:	lsl	r8, r4, #3
   21014:	cmp	r5, #0
   21018:	mov	r0, r5
   2101c:	bne	20ff0 <fputs@plt+0x17cb8>
   21020:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21024:	str	r5, [fp]
   21028:	ldr	r3, [sl]
   2102c:	add	r8, r3, r8
   21030:	ldr	r0, [r8, #4]
   21034:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21038:	movw	r1, #26988	; 0x696c
   2103c:	mov	r0, #32
   21040:	movt	r1, #2
   21044:	bl	1b474 <fputs@plt+0x1213c>
   21048:	b	20fd0 <fputs@plt+0x17c98>
   2104c:	mov	r2, #0
   21050:	stm	r0, {r1, r2}
   21054:	bx	lr
   21058:	ldr	ip, [r0]
   2105c:	push	{r4, r5, r6, r7}
   21060:	ldr	r3, [r0, #4]
   21064:	ldm	ip, {r6, r7}
   21068:	cmp	r7, r3
   2106c:	bls	210b0 <fputs@plt+0x17d78>
   21070:	ldr	r5, [r6, r3, lsl #3]
   21074:	add	r6, r6, r3, lsl #3
   21078:	cmp	r5, #0
   2107c:	moveq	ip, r6
   21080:	beq	21098 <fputs@plt+0x17d60>
   21084:	b	210c0 <fputs@plt+0x17d88>
   21088:	ldr	r5, [ip, #8]
   2108c:	mov	ip, r4
   21090:	cmp	r5, #0
   21094:	bne	210c0 <fputs@plt+0x17d88>
   21098:	add	r3, r3, #1
   2109c:	add	r4, ip, #8
   210a0:	cmp	r7, r3
   210a4:	mov	r6, r4
   210a8:	bhi	21088 <fputs@plt+0x17d50>
   210ac:	str	r3, [r0, #4]
   210b0:	mov	r1, #0
   210b4:	mov	r0, r1
   210b8:	pop	{r4, r5, r6, r7}
   210bc:	bx	lr
   210c0:	str	r5, [r1]
   210c4:	mov	r1, #1
   210c8:	ldr	ip, [r6, #4]
   210cc:	add	r3, r3, #1
   210d0:	pop	{r4, r5, r6, r7}
   210d4:	str	ip, [r2]
   210d8:	str	r3, [r0, #4]
   210dc:	mov	r0, r1
   210e0:	bx	lr
   210e4:	push	{r4, r5, r6, lr}
   210e8:	movw	r5, #8504	; 0x2138
   210ec:	movt	r5, #3
   210f0:	mov	r6, r0
   210f4:	mov	r4, #0
   210f8:	mov	r0, #4
   210fc:	bl	9200 <_Znaj@plt>
   21100:	add	ip, r5, r4
   21104:	ldr	r1, [r5, r4]
   21108:	add	r4, r4, #8
   2110c:	ldr	ip, [ip, #4]
   21110:	mov	r3, r0
   21114:	mov	r2, r0
   21118:	str	ip, [r3]
   2111c:	movw	r0, #23728	; 0x5cb0
   21120:	movt	r0, #3
   21124:	bl	20cf8 <fputs@plt+0x179c0>
   21128:	cmp	r4, #3504	; 0xdb0
   2112c:	bne	210f8 <fputs@plt+0x17dc0>
   21130:	mov	r0, r6
   21134:	pop	{r4, r5, r6, pc}
   21138:	mov	r1, r0
   2113c:	movw	r0, #23728	; 0x5cb0
   21140:	push	{r3, lr}
   21144:	movt	r0, #3
   21148:	bl	20f38 <fputs@plt+0x17c00>
   2114c:	cmp	r0, #0
   21150:	ldrne	r0, [r0]
   21154:	pop	{r3, pc}
   21158:	subs	r3, r0, #0
   2115c:	ldr	r1, [pc, #120]	; 211dc <fputs@plt+0x17ea4>
   21160:	push	{r4}		; (str r4, [sp, #-4]!)
   21164:	movw	r4, #26215	; 0x6667
   21168:	movt	r4, #26214	; 0x6666
   2116c:	blt	211a0 <fputs@plt+0x17e68>
   21170:	smull	r2, ip, r4, r3
   21174:	asr	r2, r3, #31
   21178:	mov	r0, r1
   2117c:	rsb	r2, r2, ip, asr #2
   21180:	add	ip, r2, r2, lsl #2
   21184:	sub	ip, r3, ip, lsl #1
   21188:	subs	r3, r2, #0
   2118c:	add	r2, ip, #48	; 0x30
   21190:	strb	r2, [r1], #-1
   21194:	bne	21170 <fputs@plt+0x17e38>
   21198:	pop	{r4}		; (ldr r4, [sp], #4)
   2119c:	bx	lr
   211a0:	smull	r2, r0, r4, r3
   211a4:	asr	r2, r3, #31
   211a8:	mov	ip, r1
   211ac:	rsb	r2, r2, r0, asr #2
   211b0:	add	r0, r2, r2, lsl #2
   211b4:	sub	r0, r3, r0, lsl #1
   211b8:	subs	r3, r2, #0
   211bc:	rsb	r2, r0, #48	; 0x30
   211c0:	strb	r2, [r1], #-1
   211c4:	bne	211a0 <fputs@plt+0x17e68>
   211c8:	mov	r3, #45	; 0x2d
   211cc:	strb	r3, [ip, #-1]
   211d0:	mov	r0, r1
   211d4:	pop	{r4}		; (ldr r4, [sp], #4)
   211d8:	bx	lr
   211dc:	ldrdeq	r5, [r3], -r3
   211e0:	ldr	r2, [pc, #56]	; 21220 <fputs@plt+0x17ee8>
   211e4:	mov	r1, r0
   211e8:	push	{r4}		; (str r4, [sp, #-4]!)
   211ec:	movw	r4, #52429	; 0xcccd
   211f0:	movt	r4, #52428	; 0xcccc
   211f4:	umull	r0, r3, r4, r1
   211f8:	mov	r0, r2
   211fc:	lsr	r3, r3, #3
   21200:	add	ip, r3, r3, lsl #2
   21204:	sub	ip, r1, ip, lsl #1
   21208:	subs	r1, r3, #0
   2120c:	add	r3, ip, #48	; 0x30
   21210:	strb	r3, [r2], #-1
   21214:	bne	211f4 <fputs@plt+0x17ebc>
   21218:	pop	{r4}		; (ldr r4, [sp], #4)
   2121c:	bx	lr
   21220:	andeq	r5, r3, fp, ror #25
   21224:	mov	r2, #0
   21228:	str	r2, [r0]
   2122c:	str	r2, [r0, #4]
   21230:	bx	lr
   21234:	push	{r4, lr}
   21238:	mov	r4, r0
   2123c:	mov	r3, #17
   21240:	mov	r0, #136	; 0x88
   21244:	str	r3, [r4, #4]
   21248:	bl	9200 <_Znaj@plt>
   2124c:	mov	r2, #0
   21250:	add	r3, r0, #8
   21254:	add	ip, r0, #144	; 0x90
   21258:	str	r2, [r3, #-8]
   2125c:	add	r3, r3, #8
   21260:	str	r2, [r3, #-12]
   21264:	cmp	r3, ip
   21268:	mov	r1, #0
   2126c:	bne	21258 <fputs@plt+0x17f20>
   21270:	str	r0, [r4]
   21274:	mov	r0, r4
   21278:	str	r1, [r4, #8]
   2127c:	pop	{r4, pc}
   21280:	ldr	r3, [r0, #4]
   21284:	push	{r4, r5, r6, lr}
   21288:	cmp	r3, #0
   2128c:	mov	r5, r0
   21290:	ldr	r3, [r0]
   21294:	movne	r4, #0
   21298:	beq	212e0 <fputs@plt+0x17fa8>
   2129c:	ldr	r0, [r3, r4, lsl #3]
   212a0:	lsl	r6, r4, #3
   212a4:	add	r2, r3, r6
   212a8:	add	r4, r4, #1
   212ac:	cmp	r0, #0
   212b0:	beq	212c0 <fputs@plt+0x17f88>
   212b4:	bl	9278 <_ZdaPv@plt>
   212b8:	ldr	r3, [r5]
   212bc:	add	r2, r3, r6
   212c0:	ldr	r0, [r2, #4]
   212c4:	cmp	r0, #0
   212c8:	beq	212d4 <fputs@plt+0x17f9c>
   212cc:	bl	9278 <_ZdaPv@plt>
   212d0:	ldr	r3, [r5]
   212d4:	ldr	r2, [r5, #4]
   212d8:	cmp	r2, r4
   212dc:	bhi	2129c <fputs@plt+0x17f64>
   212e0:	cmp	r3, #0
   212e4:	beq	212f0 <fputs@plt+0x17fb8>
   212e8:	mov	r0, r3
   212ec:	bl	9278 <_ZdaPv@plt>
   212f0:	mov	r0, r5
   212f4:	pop	{r4, r5, r6, pc}
   212f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   212fc:	subs	r6, r1, #0
   21300:	sub	sp, sp, #12
   21304:	mov	r8, r0
   21308:	str	r2, [sp]
   2130c:	beq	2151c <fputs@plt+0x181e4>
   21310:	mov	r0, r6
   21314:	bl	220a0 <_ZdlPv@@Base+0x270>
   21318:	ldr	r7, [r8, #4]
   2131c:	mov	r1, r7
   21320:	str	r0, [sp, #4]
   21324:	bl	920c <__aeabi_uidivmod@plt>
   21328:	ldr	r9, [r8]
   2132c:	mov	r4, r1
   21330:	b	2134c <fputs@plt+0x18014>
   21334:	bl	9314 <strcmp@plt>
   21338:	cmp	r0, #0
   2133c:	beq	213c4 <fputs@plt+0x1808c>
   21340:	cmp	r4, #0
   21344:	sub	r4, r4, #1
   21348:	subeq	r4, r7, #1
   2134c:	ldr	r5, [r9, r4, lsl #3]
   21350:	lsl	sl, r4, #3
   21354:	mov	r1, r6
   21358:	add	fp, r9, sl
   2135c:	cmp	r5, #0
   21360:	mov	r0, r5
   21364:	bne	21334 <fputs@plt+0x17ffc>
   21368:	ldr	r3, [sp]
   2136c:	cmp	r3, #0
   21370:	beq	21530 <fputs@plt+0x181f8>
   21374:	ldr	r1, [r8, #8]
   21378:	cmp	r7, r1, lsl #2
   2137c:	bls	213f4 <fputs@plt+0x180bc>
   21380:	mov	r0, r6
   21384:	bl	9170 <strlen@plt>
   21388:	add	r0, r0, #1
   2138c:	bl	9200 <_Znaj@plt>
   21390:	mov	r1, r6
   21394:	bl	91ac <strcpy@plt>
   21398:	ldr	r1, [r8]
   2139c:	ldr	r4, [r8, #8]
   213a0:	add	ip, r1, sl
   213a4:	add	r3, r4, #1
   213a8:	mov	r2, r0
   213ac:	str	r2, [r1, sl]
   213b0:	ldr	r2, [sp]
   213b4:	str	r2, [ip, #4]
   213b8:	str	r3, [r8, #8]
   213bc:	add	sp, sp, #12
   213c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   213c4:	ldr	r0, [fp, #4]
   213c8:	cmp	r0, #0
   213cc:	beq	213e0 <fputs@plt+0x180a8>
   213d0:	bl	9278 <_ZdaPv@plt>
   213d4:	ldr	r2, [r8]
   213d8:	add	fp, r2, sl
   213dc:	ldr	r5, [r2, sl]
   213e0:	ldr	r2, [sp]
   213e4:	mov	r0, r5
   213e8:	str	r2, [fp, #4]
   213ec:	add	sp, sp, #12
   213f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   213f4:	mov	r0, r7
   213f8:	bl	220ec <_ZdlPv@@Base+0x2bc>
   213fc:	cmp	r0, #266338304	; 0xfe00000
   21400:	mov	r4, r0
   21404:	str	r0, [r8, #4]
   21408:	lslls	r0, r0, #3
   2140c:	mvnhi	r0, #0
   21410:	bl	9200 <_Znaj@plt>
   21414:	cmp	r4, #0
   21418:	movne	r1, #0
   2141c:	addne	r3, r0, #8
   21420:	movne	ip, r1
   21424:	beq	21440 <fputs@plt+0x18108>
   21428:	add	r1, r1, #1
   2142c:	str	ip, [r3, #-8]
   21430:	cmp	r1, r4
   21434:	str	ip, [r3, #-4]
   21438:	add	r3, r3, #8
   2143c:	bne	21428 <fputs@plt+0x180f0>
   21440:	cmp	r7, #0
   21444:	str	r0, [r8]
   21448:	moveq	r4, r0
   2144c:	beq	214d0 <fputs@plt+0x18198>
   21450:	mov	r4, #0
   21454:	mov	fp, r4
   21458:	ldr	r0, [r9, r4]
   2145c:	cmp	r0, #0
   21460:	beq	214bc <fputs@plt+0x18184>
   21464:	add	sl, r9, r4
   21468:	ldr	r3, [sl, #4]
   2146c:	cmp	r3, #0
   21470:	beq	21514 <fputs@plt+0x181dc>
   21474:	bl	220a0 <_ZdlPv@@Base+0x270>
   21478:	ldr	r5, [r8, #4]
   2147c:	mov	r1, r5
   21480:	bl	920c <__aeabi_uidivmod@plt>
   21484:	mov	r3, r1
   21488:	ldr	r1, [r8]
   2148c:	b	2149c <fputs@plt+0x18164>
   21490:	cmp	r3, #0
   21494:	sub	r3, r3, #1
   21498:	subeq	r3, r5, #1
   2149c:	ldr	r0, [r1, r3, lsl #3]
   214a0:	add	lr, r1, r3, lsl #3
   214a4:	cmp	r0, #0
   214a8:	bne	21490 <fputs@plt+0x18158>
   214ac:	ldr	r3, [r9, r4]
   214b0:	str	r3, [lr]
   214b4:	ldr	r3, [sl, #4]
   214b8:	str	r3, [lr, #4]
   214bc:	add	fp, fp, #1
   214c0:	add	r4, r4, #8
   214c4:	cmp	fp, r7
   214c8:	bne	21458 <fputs@plt+0x18120>
   214cc:	ldr	r4, [r8]
   214d0:	ldr	r5, [r8, #4]
   214d4:	ldr	r0, [sp, #4]
   214d8:	mov	r1, r5
   214dc:	bl	920c <__aeabi_uidivmod@plt>
   214e0:	b	214f0 <fputs@plt+0x181b8>
   214e4:	cmp	r1, #0
   214e8:	sub	r1, r1, #1
   214ec:	subeq	r1, r5, #1
   214f0:	ldr	r0, [r4, r1, lsl #3]
   214f4:	lsl	sl, r1, #3
   214f8:	cmp	r0, #0
   214fc:	bne	214e4 <fputs@plt+0x181ac>
   21500:	cmp	r9, #0
   21504:	beq	21380 <fputs@plt+0x18048>
   21508:	mov	r0, r9
   2150c:	bl	9278 <_ZdaPv@plt>
   21510:	b	21380 <fputs@plt+0x18048>
   21514:	bl	9278 <_ZdaPv@plt>
   21518:	b	214bc <fputs@plt+0x18184>
   2151c:	movw	r1, #32016	; 0x7d10
   21520:	mov	r0, #42	; 0x2a
   21524:	movt	r1, #2
   21528:	bl	1b474 <fputs@plt+0x1213c>
   2152c:	b	21310 <fputs@plt+0x17fd8>
   21530:	ldr	r0, [sp]
   21534:	b	213bc <fputs@plt+0x18084>
   21538:	push	{r4, r5, r6, r7, r8, lr}
   2153c:	subs	r6, r1, #0
   21540:	mov	r5, r0
   21544:	beq	215a4 <fputs@plt+0x1826c>
   21548:	mov	r0, r6
   2154c:	bl	220a0 <_ZdlPv@@Base+0x270>
   21550:	ldr	r8, [r5, #4]
   21554:	mov	r1, r8
   21558:	bl	920c <__aeabi_uidivmod@plt>
   2155c:	ldr	r5, [r5]
   21560:	mov	r4, r1
   21564:	b	21580 <fputs@plt+0x18248>
   21568:	bl	9314 <strcmp@plt>
   2156c:	cmp	r0, #0
   21570:	beq	2159c <fputs@plt+0x18264>
   21574:	cmp	r4, #0
   21578:	sub	r4, r4, #1
   2157c:	subeq	r4, r8, #1
   21580:	ldr	r3, [r5, r4, lsl #3]
   21584:	mov	r1, r6
   21588:	add	r7, r5, r4, lsl #3
   2158c:	cmp	r3, #0
   21590:	mov	r0, r3
   21594:	bne	21568 <fputs@plt+0x18230>
   21598:	pop	{r4, r5, r6, r7, r8, pc}
   2159c:	ldr	r0, [r7, #4]
   215a0:	pop	{r4, r5, r6, r7, r8, pc}
   215a4:	movw	r1, #32016	; 0x7d10
   215a8:	mov	r0, #42	; 0x2a
   215ac:	movt	r1, #2
   215b0:	bl	1b474 <fputs@plt+0x1213c>
   215b4:	b	21548 <fputs@plt+0x18210>
   215b8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   215bc:	mov	fp, r1
   215c0:	ldr	r6, [r1]
   215c4:	mov	sl, r0
   215c8:	cmp	r6, #0
   215cc:	beq	21638 <fputs@plt+0x18300>
   215d0:	mov	r0, r6
   215d4:	bl	220a0 <_ZdlPv@@Base+0x270>
   215d8:	ldr	r9, [sl, #4]
   215dc:	mov	r1, r9
   215e0:	bl	920c <__aeabi_uidivmod@plt>
   215e4:	ldr	r7, [sl]
   215e8:	mov	r4, r1
   215ec:	b	21608 <fputs@plt+0x182d0>
   215f0:	bl	9314 <strcmp@plt>
   215f4:	cmp	r0, #0
   215f8:	beq	21624 <fputs@plt+0x182ec>
   215fc:	cmp	r4, #0
   21600:	sub	r4, r4, #1
   21604:	subeq	r4, r9, #1
   21608:	ldr	r5, [r7, r4, lsl #3]
   2160c:	mov	r1, r6
   21610:	lsl	r8, r4, #3
   21614:	cmp	r5, #0
   21618:	mov	r0, r5
   2161c:	bne	215f0 <fputs@plt+0x182b8>
   21620:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21624:	str	r5, [fp]
   21628:	ldr	r3, [sl]
   2162c:	add	r8, r3, r8
   21630:	ldr	r0, [r8, #4]
   21634:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21638:	movw	r1, #32016	; 0x7d10
   2163c:	mov	r0, #42	; 0x2a
   21640:	movt	r1, #2
   21644:	bl	1b474 <fputs@plt+0x1213c>
   21648:	b	215d0 <fputs@plt+0x18298>
   2164c:	mov	r2, #0
   21650:	stm	r0, {r1, r2}
   21654:	bx	lr
   21658:	ldr	ip, [r0]
   2165c:	push	{r4, r5, r6, r7}
   21660:	ldr	r3, [r0, #4]
   21664:	ldm	ip, {r6, r7}
   21668:	cmp	r7, r3
   2166c:	bls	216b0 <fputs@plt+0x18378>
   21670:	ldr	r5, [r6, r3, lsl #3]
   21674:	add	r6, r6, r3, lsl #3
   21678:	cmp	r5, #0
   2167c:	moveq	ip, r6
   21680:	beq	21698 <fputs@plt+0x18360>
   21684:	b	216c0 <fputs@plt+0x18388>
   21688:	ldr	r5, [ip, #8]
   2168c:	mov	ip, r4
   21690:	cmp	r5, #0
   21694:	bne	216c0 <fputs@plt+0x18388>
   21698:	add	r3, r3, #1
   2169c:	add	r4, ip, #8
   216a0:	cmp	r7, r3
   216a4:	mov	r6, r4
   216a8:	bhi	21688 <fputs@plt+0x18350>
   216ac:	str	r3, [r0, #4]
   216b0:	mov	r1, #0
   216b4:	mov	r0, r1
   216b8:	pop	{r4, r5, r6, r7}
   216bc:	bx	lr
   216c0:	str	r5, [r1]
   216c4:	mov	r1, #1
   216c8:	ldr	ip, [r6, #4]
   216cc:	add	r3, r3, #1
   216d0:	pop	{r4, r5, r6, r7}
   216d4:	str	ip, [r2]
   216d8:	str	r3, [r0, #4]
   216dc:	mov	r0, r1
   216e0:	bx	lr
   216e4:	mvn	r1, #0
   216e8:	mov	r2, #0
   216ec:	stm	r0, {r1, r2}
   216f0:	bx	lr
   216f4:	push	{r3, r4, r5, lr}
   216f8:	mov	r5, r0
   216fc:	mov	r3, #17
   21700:	mov	r0, #136	; 0x88
   21704:	str	r3, [r5, #4]
   21708:	bl	9200 <_Znaj@plt>
   2170c:	mvn	ip, #0
   21710:	mov	r1, #0
   21714:	add	r3, r0, #8
   21718:	add	r4, r0, #144	; 0x90
   2171c:	str	ip, [r3, #-8]
   21720:	add	r3, r3, #8
   21724:	str	r1, [r3, #-12]
   21728:	cmp	r3, r4
   2172c:	mov	r2, #0
   21730:	bne	2171c <fputs@plt+0x183e4>
   21734:	str	r0, [r5]
   21738:	mov	r0, r5
   2173c:	str	r2, [r5, #8]
   21740:	pop	{r3, r4, r5, pc}
   21744:	ldr	r1, [r0, #4]
   21748:	push	{r3, r4, r5, lr}
   2174c:	cmp	r1, #0
   21750:	mov	r5, r0
   21754:	ldr	r2, [r0]
   21758:	movne	r4, #0
   2175c:	beq	21788 <fputs@plt+0x18450>
   21760:	add	r3, r2, r4, lsl #3
   21764:	add	r4, r4, #1
   21768:	ldr	r0, [r3, #4]
   2176c:	cmp	r0, #0
   21770:	beq	21780 <fputs@plt+0x18448>
   21774:	bl	9278 <_ZdaPv@plt>
   21778:	ldr	r2, [r5]
   2177c:	ldr	r1, [r5, #4]
   21780:	cmp	r1, r4
   21784:	bhi	21760 <fputs@plt+0x18428>
   21788:	cmp	r2, #0
   2178c:	beq	21798 <fputs@plt+0x18460>
   21790:	mov	r0, r2
   21794:	bl	9278 <_ZdaPv@plt>
   21798:	mov	r0, r5
   2179c:	pop	{r3, r4, r5, pc}
   217a0:	push	{r4, lr}
   217a4:	mov	r4, r0
   217a8:	add	r0, r0, #1040	; 0x410
   217ac:	bl	21744 <fputs@plt+0x1840c>
   217b0:	add	r0, r4, #4
   217b4:	bl	21280 <fputs@plt+0x17f48>
   217b8:	mov	r0, r4
   217bc:	pop	{r4, pc}
   217c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   217c4:	subs	r8, r1, #0
   217c8:	sub	sp, sp, #12
   217cc:	mov	r6, r0
   217d0:	mov	r7, r2
   217d4:	blt	21994 <fputs@plt+0x1865c>
   217d8:	ldr	sl, [r6, #4]
   217dc:	mov	r0, r8
   217e0:	mov	r1, sl
   217e4:	bl	920c <__aeabi_uidivmod@plt>
   217e8:	ldr	r4, [r6]
   217ec:	b	21804 <fputs@plt+0x184cc>
   217f0:	cmp	r8, r3
   217f4:	beq	21848 <fputs@plt+0x18510>
   217f8:	cmp	r1, #0
   217fc:	sub	r1, r1, #1
   21800:	subeq	r1, sl, #1
   21804:	ldr	r3, [r4, r1, lsl #3]
   21808:	lsl	r5, r1, #3
   2180c:	add	r2, r4, r5
   21810:	cmp	r3, #0
   21814:	bge	217f0 <fputs@plt+0x184b8>
   21818:	cmp	r7, #0
   2181c:	beq	21840 <fputs@plt+0x18508>
   21820:	ldr	r3, [r6, #8]
   21824:	add	r1, r3, r3, lsl #1
   21828:	cmp	r1, sl, lsl #1
   2182c:	bcs	2186c <fputs@plt+0x18534>
   21830:	str	r8, [r2]
   21834:	add	r3, r3, #1
   21838:	str	r7, [r2, #4]
   2183c:	str	r3, [r6, #8]
   21840:	add	sp, sp, #12
   21844:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21848:	ldr	r0, [r2, #4]
   2184c:	cmp	r0, #0
   21850:	beq	21860 <fputs@plt+0x18528>
   21854:	bl	9278 <_ZdaPv@plt>
   21858:	ldr	r2, [r6]
   2185c:	add	r2, r2, r5
   21860:	str	r7, [r2, #4]
   21864:	add	sp, sp, #12
   21868:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2186c:	mov	r0, sl
   21870:	bl	220ec <_ZdlPv@@Base+0x2bc>
   21874:	cmp	r0, #266338304	; 0xfe00000
   21878:	mov	r9, r0
   2187c:	str	r0, [r6, #4]
   21880:	lslls	r0, r0, #3
   21884:	mvnhi	r0, #0
   21888:	bl	9200 <_Znaj@plt>
   2188c:	cmp	r9, #0
   21890:	movne	r2, #0
   21894:	mvnne	r1, #0
   21898:	mov	r5, r0
   2189c:	addne	r3, r0, #8
   218a0:	movne	r0, r2
   218a4:	beq	218c0 <fputs@plt+0x18588>
   218a8:	add	r2, r2, #1
   218ac:	str	r1, [r3, #-8]
   218b0:	cmp	r2, r9
   218b4:	str	r0, [r3, #-4]
   218b8:	add	r3, r3, #8
   218bc:	bne	218a8 <fputs@plt+0x18570>
   218c0:	cmp	sl, #0
   218c4:	str	r5, [r6]
   218c8:	beq	219a8 <fputs@plt+0x18670>
   218cc:	ldr	fp, [r6, #4]
   218d0:	mov	r9, #0
   218d4:	lsl	sl, sl, #3
   218d8:	str	sl, [sp, #4]
   218dc:	ldr	r3, [r4, r9]
   218e0:	cmp	r3, #0
   218e4:	blt	21930 <fputs@plt+0x185f8>
   218e8:	add	r2, r4, r9
   218ec:	ldr	sl, [r2, #4]
   218f0:	cmp	sl, #0
   218f4:	beq	21930 <fputs@plt+0x185f8>
   218f8:	mov	r0, r3
   218fc:	mov	r1, fp
   21900:	str	r3, [sp]
   21904:	bl	920c <__aeabi_uidivmod@plt>
   21908:	ldr	r3, [sp]
   2190c:	b	2191c <fputs@plt+0x185e4>
   21910:	cmp	r1, #0
   21914:	sub	r1, r1, #1
   21918:	subeq	r1, fp, #1
   2191c:	ldr	r0, [r5, r1, lsl #3]
   21920:	add	ip, r5, r1, lsl #3
   21924:	cmp	r0, #0
   21928:	bge	21910 <fputs@plt+0x185d8>
   2192c:	stm	ip, {r3, sl}
   21930:	ldr	r3, [sp, #4]
   21934:	add	r9, r9, #8
   21938:	cmp	r9, r3
   2193c:	bne	218dc <fputs@plt+0x185a4>
   21940:	mov	r0, r8
   21944:	mov	r1, fp
   21948:	bl	920c <__aeabi_uidivmod@plt>
   2194c:	b	2195c <fputs@plt+0x18624>
   21950:	cmp	r1, #0
   21954:	sub	r1, r1, #1
   21958:	subeq	r1, fp, #1
   2195c:	ldr	r3, [r5, r1, lsl #3]
   21960:	lsl	r9, r1, #3
   21964:	add	r2, r5, r9
   21968:	cmp	r3, #0
   2196c:	bge	21950 <fputs@plt+0x18618>
   21970:	cmp	r4, #0
   21974:	ldreq	r3, [r6, #8]
   21978:	beq	21830 <fputs@plt+0x184f8>
   2197c:	mov	r0, r4
   21980:	bl	9278 <_ZdaPv@plt>
   21984:	ldr	r2, [r6]
   21988:	ldr	r3, [r6, #8]
   2198c:	add	r2, r2, r9
   21990:	b	21830 <fputs@plt+0x184f8>
   21994:	movw	r1, #32016	; 0x7d10
   21998:	mov	r0, #46	; 0x2e
   2199c:	movt	r1, #2
   219a0:	bl	1b474 <fputs@plt+0x1213c>
   219a4:	b	217d8 <fputs@plt+0x184a0>
   219a8:	ldr	fp, [r6, #4]
   219ac:	b	21940 <fputs@plt+0x18608>
   219b0:	push	{r4, r5, r6, lr}
   219b4:	subs	r4, r1, #0
   219b8:	mov	r6, r0
   219bc:	blt	21a0c <fputs@plt+0x186d4>
   219c0:	ldr	r5, [r6, #4]
   219c4:	mov	r0, r4
   219c8:	mov	r1, r5
   219cc:	bl	920c <__aeabi_uidivmod@plt>
   219d0:	ldr	r2, [r6]
   219d4:	b	219ec <fputs@plt+0x186b4>
   219d8:	cmp	r4, r3
   219dc:	beq	21a04 <fputs@plt+0x186cc>
   219e0:	cmp	r1, #0
   219e4:	sub	r1, r1, #1
   219e8:	subeq	r1, r5, #1
   219ec:	ldr	r3, [r2, r1, lsl #3]
   219f0:	add	r0, r2, r1, lsl #3
   219f4:	cmp	r3, #0
   219f8:	bge	219d8 <fputs@plt+0x186a0>
   219fc:	mov	r0, #0
   21a00:	pop	{r4, r5, r6, pc}
   21a04:	ldr	r0, [r0, #4]
   21a08:	pop	{r4, r5, r6, pc}
   21a0c:	movw	r1, #32016	; 0x7d10
   21a10:	mov	r0, #46	; 0x2e
   21a14:	movt	r1, #2
   21a18:	bl	1b474 <fputs@plt+0x1213c>
   21a1c:	b	219c0 <fputs@plt+0x18688>
   21a20:	mov	r2, #0
   21a24:	stm	r0, {r1, r2}
   21a28:	bx	lr
   21a2c:	ldr	ip, [r0]
   21a30:	push	{r4, r5, r6}
   21a34:	ldr	r3, [r0, #4]
   21a38:	ldr	r5, [ip, #4]
   21a3c:	ldr	r6, [ip]
   21a40:	cmp	r5, r3
   21a44:	bls	21a78 <fputs@plt+0x18740>
   21a48:	ldr	ip, [r6, r3, lsl #3]
   21a4c:	add	r4, r6, r3, lsl #3
   21a50:	cmp	ip, #0
   21a54:	blt	21a68 <fputs@plt+0x18730>
   21a58:	b	21a8c <fputs@plt+0x18754>
   21a5c:	ldr	ip, [r4, #8]!
   21a60:	cmp	ip, #0
   21a64:	bge	21a88 <fputs@plt+0x18750>
   21a68:	add	r3, r3, #1
   21a6c:	cmp	r5, r3
   21a70:	bhi	21a5c <fputs@plt+0x18724>
   21a74:	str	r3, [r0, #4]
   21a78:	mov	r3, #0
   21a7c:	mov	r0, r3
   21a80:	pop	{r4, r5, r6}
   21a84:	bx	lr
   21a88:	str	r3, [r0, #4]
   21a8c:	str	ip, [r1]
   21a90:	mov	r3, #1
   21a94:	ldr	r1, [r0, #4]
   21a98:	add	ip, r1, r3
   21a9c:	add	r1, r6, r1, lsl #3
   21aa0:	pop	{r4, r5, r6}
   21aa4:	ldr	r1, [r1, #4]
   21aa8:	str	r1, [r2]
   21aac:	str	ip, [r0, #4]
   21ab0:	mov	r0, r3
   21ab4:	bx	lr
   21ab8:	push	{r4, r5, r6, lr}
   21abc:	add	r6, r0, #1040	; 0x410
   21ac0:	mov	r5, r0
   21ac4:	mov	r3, #0
   21ac8:	mov	r4, r0
   21acc:	str	r3, [r5], #4
   21ad0:	mov	r0, r5
   21ad4:	bl	21234 <fputs@plt+0x17efc>
   21ad8:	mov	r0, r6
   21adc:	bl	216f4 <fputs@plt+0x183bc>
   21ae0:	add	r2, r4, #12
   21ae4:	mov	r3, #256	; 0x100
   21ae8:	mov	ip, #0
   21aec:	subs	r3, r3, #1
   21af0:	str	ip, [r2, #4]!
   21af4:	bne	21aec <fputs@plt+0x187b4>
   21af8:	add	r1, r6, #8
   21afc:	mov	r2, #256	; 0x100
   21b00:	subs	r2, r2, #1
   21b04:	str	r3, [r1, #4]!
   21b08:	bne	21b00 <fputs@plt+0x187c8>
   21b0c:	mov	r0, r4
   21b10:	pop	{r4, r5, r6, pc}
   21b14:	mov	r0, r5
   21b18:	bl	21280 <fputs@plt+0x17f48>
   21b1c:	bl	9110 <__cxa_end_cleanup@plt>
   21b20:	push	{r4, r5, r6, r7, lr}
   21b24:	add	r6, r0, r1, lsl #2
   21b28:	movw	r4, #12328	; 0x3028
   21b2c:	movt	r4, #3
   21b30:	ldr	r3, [r6, #16]
   21b34:	sub	sp, sp, #20
   21b38:	ldr	r2, [r4]
   21b3c:	mov	r5, r0
   21b40:	cmp	r3, #0
   21b44:	str	r2, [sp, #12]
   21b48:	beq	21b68 <fputs@plt+0x18830>
   21b4c:	ldr	r2, [sp, #12]
   21b50:	mov	r0, r3
   21b54:	ldr	r3, [r4]
   21b58:	cmp	r2, r3
   21b5c:	bne	21bc8 <fputs@plt+0x18890>
   21b60:	add	sp, sp, #20
   21b64:	pop	{r4, r5, r6, r7, pc}
   21b68:	mov	r0, r1
   21b6c:	movw	r3, #26723	; 0x6863
   21b70:	movt	r3, #29281	; 0x7261
   21b74:	str	r3, [sp, #4]
   21b78:	bl	21158 <fputs@plt+0x17e20>
   21b7c:	mov	r2, #4
   21b80:	mov	r1, r0
   21b84:	add	r0, sp, #8
   21b88:	bl	92f0 <__strcpy_chk@plt>
   21b8c:	mov	r0, #12
   21b90:	bl	21de0 <_Znwj@@Base>
   21b94:	ldr	r3, [r5]
   21b98:	mvn	r2, #0
   21b9c:	add	r1, r3, #1
   21ba0:	str	r1, [r5]
   21ba4:	mov	r7, r0
   21ba8:	add	r0, sp, #4
   21bac:	str	r3, [r7]
   21bb0:	str	r2, [r7, #4]
   21bb4:	bl	23254 <_ZdlPv@@Base+0x1424>
   21bb8:	mov	r3, r7
   21bbc:	str	r0, [r7, #8]
   21bc0:	str	r7, [r6, #16]
   21bc4:	b	21b4c <fputs@plt+0x18814>
   21bc8:	bl	923c <__stack_chk_fail@plt>
   21bcc:	cmp	r0, #255	; 0xff
   21bd0:	push	{r3, r4, r5, r6, r7, lr}
   21bd4:	mov	r4, r0
   21bd8:	bhi	21c04 <fputs@plt+0x188cc>
   21bdc:	add	r3, r0, #260	; 0x104
   21be0:	movw	r5, #23792	; 0x5cf0
   21be4:	add	r3, r3, #2
   21be8:	movt	r5, #3
   21bec:	add	r7, r5, r3, lsl #2
   21bf0:	ldr	r6, [r7, #4]
   21bf4:	cmp	r6, #0
   21bf8:	beq	21c5c <fputs@plt+0x18924>
   21bfc:	mov	r0, r6
   21c00:	pop	{r3, r4, r5, r6, r7, pc}
   21c04:	movw	r5, #23792	; 0x5cf0
   21c08:	movt	r5, #3
   21c0c:	add	r0, r5, #1040	; 0x410
   21c10:	mov	r1, r4
   21c14:	bl	219b0 <fputs@plt+0x18678>
   21c18:	subs	r6, r0, #0
   21c1c:	bne	21bfc <fputs@plt+0x188c4>
   21c20:	mov	r0, #12
   21c24:	bl	9200 <_Znaj@plt>
   21c28:	ldr	ip, [r5]
   21c2c:	mov	r1, r4
   21c30:	add	lr, ip, #1
   21c34:	mov	r3, r0
   21c38:	mov	r0, r5
   21c3c:	str	r6, [r3, #8]
   21c40:	mov	r2, r3
   21c44:	str	lr, [r0], #1040	; 0x410
   21c48:	mov	r6, r3
   21c4c:	str	r4, [r3, #4]
   21c50:	str	ip, [r3]
   21c54:	bl	217c0 <fputs@plt+0x18488>
   21c58:	b	21bfc <fputs@plt+0x188c4>
   21c5c:	mov	r0, #12
   21c60:	bl	21de0 <_Znwj@@Base>
   21c64:	ldr	r3, [r5]
   21c68:	add	r2, r3, #1
   21c6c:	str	r2, [r5]
   21c70:	stmib	r0, {r4, r6}
   21c74:	mov	r6, r0
   21c78:	str	r3, [r0]
   21c7c:	str	r0, [r7, #4]
   21c80:	b	21bfc <fputs@plt+0x188c4>
   21c84:	push	{r4, r5, r6, lr}
   21c88:	movw	r4, #12328	; 0x3028
   21c8c:	movt	r4, #3
   21c90:	sub	sp, sp, #16
   21c94:	subs	r5, r0, #0
   21c98:	ldr	r3, [r4]
   21c9c:	str	r3, [sp, #12]
   21ca0:	beq	21d04 <fputs@plt+0x189cc>
   21ca4:	ldrb	r1, [r5]
   21ca8:	tst	r1, #223	; 0xdf
   21cac:	beq	21d04 <fputs@plt+0x189cc>
   21cb0:	ldrb	r3, [r5, #1]
   21cb4:	cmp	r3, #0
   21cb8:	beq	21d24 <fputs@plt+0x189ec>
   21cbc:	cmp	r1, #99	; 0x63
   21cc0:	str	r5, [sp, #4]
   21cc4:	beq	21d38 <fputs@plt+0x18a00>
   21cc8:	movw	r5, #23792	; 0x5cf0
   21ccc:	movt	r5, #3
   21cd0:	add	r0, r5, #4
   21cd4:	add	r1, sp, #4
   21cd8:	bl	215b8 <fputs@plt+0x18280>
   21cdc:	cmp	r0, #0
   21ce0:	movne	r3, r0
   21ce4:	beq	21d94 <fputs@plt+0x18a5c>
   21ce8:	ldr	r2, [sp, #12]
   21cec:	mov	r0, r3
   21cf0:	ldr	r3, [r4]
   21cf4:	cmp	r2, r3
   21cf8:	bne	21dd4 <fputs@plt+0x18a9c>
   21cfc:	add	sp, sp, #16
   21d00:	pop	{r4, r5, r6, pc}
   21d04:	movw	r1, #32016	; 0x7d10
   21d08:	mov	r0, #152	; 0x98
   21d0c:	movt	r1, #2
   21d10:	bl	1b474 <fputs@plt+0x1213c>
   21d14:	ldrb	r3, [r5, #1]
   21d18:	ldrb	r1, [r5]
   21d1c:	cmp	r3, #0
   21d20:	bne	21cbc <fputs@plt+0x18984>
   21d24:	movw	r0, #23792	; 0x5cf0
   21d28:	movt	r0, #3
   21d2c:	bl	21b20 <fputs@plt+0x187e8>
   21d30:	mov	r3, r0
   21d34:	b	21ce8 <fputs@plt+0x189b0>
   21d38:	cmp	r3, #104	; 0x68
   21d3c:	bne	21cc8 <fputs@plt+0x18990>
   21d40:	ldrb	r3, [r5, #2]
   21d44:	cmp	r3, #97	; 0x61
   21d48:	bne	21cc8 <fputs@plt+0x18990>
   21d4c:	ldrb	r3, [r5, #3]
   21d50:	cmp	r3, #114	; 0x72
   21d54:	bne	21cc8 <fputs@plt+0x18990>
   21d58:	mov	r2, #10
   21d5c:	add	r0, r5, #4
   21d60:	add	r1, sp, #8
   21d64:	bl	91a0 <strtol@plt>
   21d68:	ldmib	sp, {r2, r3}
   21d6c:	add	r2, r2, #4
   21d70:	cmp	r3, r2
   21d74:	beq	21cc8 <fputs@plt+0x18990>
   21d78:	ldrb	r3, [r3]
   21d7c:	cmp	r3, #0
   21d80:	bne	21cc8 <fputs@plt+0x18990>
   21d84:	cmp	r0, #255	; 0xff
   21d88:	bhi	21cc8 <fputs@plt+0x18990>
   21d8c:	uxtb	r1, r0
   21d90:	b	21d24 <fputs@plt+0x189ec>
   21d94:	mov	r0, #12
   21d98:	bl	9200 <_Znaj@plt>
   21d9c:	ldr	r3, [r5]
   21da0:	mvn	r1, #0
   21da4:	add	ip, r3, #1
   21da8:	mov	r6, r0
   21dac:	mov	r0, r5
   21db0:	str	r1, [r6, #4]
   21db4:	mov	r2, r6
   21db8:	ldr	r1, [sp, #4]
   21dbc:	str	ip, [r0], #4
   21dc0:	str	r3, [r6]
   21dc4:	bl	212f8 <fputs@plt+0x17fc0>
   21dc8:	mov	r3, r6
   21dcc:	str	r0, [r6, #8]
   21dd0:	b	21ce8 <fputs@plt+0x189b0>
   21dd4:	bl	923c <__stack_chk_fail@plt>
   21dd8:	ldr	r0, [r0, #8]
   21ddc:	bx	lr

00021de0 <_Znwj@@Base>:
   21de0:	cmp	r0, #0
   21de4:	push	{r3, lr}
   21de8:	moveq	r0, #1
   21dec:	bl	9230 <malloc@plt>
   21df0:	cmp	r0, #0
   21df4:	popne	{r3, pc}
   21df8:	movw	r3, #26864	; 0x68f0
   21dfc:	movt	r3, #3
   21e00:	ldr	r0, [r3]
   21e04:	cmp	r0, #0
   21e08:	beq	21e1c <_Znwj@@Base+0x3c>
   21e0c:	bl	9348 <fputs@plt+0x10>
   21e10:	movw	r0, #22096	; 0x5650
   21e14:	movt	r0, #2
   21e18:	bl	9348 <fputs@plt+0x10>
   21e1c:	movw	r0, #32032	; 0x7d20
   21e20:	movt	r0, #2
   21e24:	bl	9348 <fputs@plt+0x10>
   21e28:	mvn	r0, #0
   21e2c:	bl	9128 <_exit@plt>

00021e30 <_ZdlPv@@Base>:
   21e30:	cmp	r0, #0
   21e34:	bxeq	lr
   21e38:	b	9134 <free@plt>
   21e3c:	andeq	r0, r0, r0
   21e40:	add	r1, r1, r1, lsl #1
   21e44:	movw	ip, #25872	; 0x6510
   21e48:	movt	ip, #3
   21e4c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   21e50:	vpush	{d8}
   21e54:	add	r4, ip, r1, lsl #3
   21e58:	vldr	d8, [pc, #120]	; 21ed8 <_ZdlPv@@Base+0xa8>
   21e5c:	add	r4, r4, #16
   21e60:	mov	r9, r0
   21e64:	mov	r5, r2
   21e68:	mov	r7, r3
   21e6c:	mov	r6, #48	; 0x30
   21e70:	mov	r8, #0
   21e74:	mov	r0, #3
   21e78:	bl	9200 <_Znaj@plt>
   21e7c:	vmov	s11, r5
   21e80:	add	r3, r5, r5, lsr #31
   21e84:	add	r2, r6, #1
   21e88:	vcvt.f64.s32	d6, s11
   21e8c:	mov	r5, r7
   21e90:	vmov	s11, r7
   21e94:	asr	r3, r3, #1
   21e98:	mov	r7, r3
   21e9c:	vcvt.f64.s32	d7, s11
   21ea0:	vdiv.f64	d7, d7, d8
   21ea4:	strb	r6, [r0, #1]
   21ea8:	uxtb	r6, r2
   21eac:	cmp	r6, #56	; 0x38
   21eb0:	strb	r9, [r0]
   21eb4:	strb	r8, [r0, #2]
   21eb8:	str	r0, [r4, #-16]
   21ebc:	vdiv.f64	d6, d6, d8
   21ec0:	vmov	r2, r3, d7
   21ec4:	vstr	d6, [r4, #-8]
   21ec8:	strd	r2, [r4], #24
   21ecc:	bne	21e74 <_ZdlPv@@Base+0x44>
   21ed0:	vpop	{d8}
   21ed4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   21ed8:	strbtvs	r6, [r6], -r6, ror #12
   21edc:	eorsmi	r6, r9, r6, ror #12
   21ee0:	push	{r3, r4, r5, lr}
   21ee4:	vpush	{d8-d9}
   21ee8:	mov	r4, r1
   21eec:	vmov.f64	d9, d0
   21ef0:	mov	r5, r0
   21ef4:	add	r4, r4, r4, lsl #1
   21ef8:	lsl	r4, r4, #3
   21efc:	vmov.f64	d8, d1
   21f00:	bl	9170 <strlen@plt>
   21f04:	add	r0, r0, #1
   21f08:	bl	9200 <_Znaj@plt>
   21f0c:	mov	r1, r5
   21f10:	bl	91ac <strcpy@plt>
   21f14:	movw	r3, #25872	; 0x6510
   21f18:	movt	r3, #3
   21f1c:	add	r2, r3, r4
   21f20:	str	r0, [r3, r4]
   21f24:	vstr	d9, [r2, #8]
   21f28:	vstr	d8, [r2, #16]
   21f2c:	vpop	{d8-d9}
   21f30:	pop	{r3, r4, r5, pc}
   21f34:	movw	ip, #25872	; 0x6510
   21f38:	movt	ip, #3
   21f3c:	push	{r4, lr}
   21f40:	mov	r4, r0
   21f44:	ldr	r1, [ip, #984]	; 0x3d8
   21f48:	cmp	r1, #0
   21f4c:	bne	2207c <_ZdlPv@@Base+0x24c>
   21f50:	mov	r0, #97	; 0x61
   21f54:	movw	r2, #1189	; 0x4a5
   21f58:	movw	r3, #841	; 0x349
   21f5c:	mov	lr, #1
   21f60:	str	lr, [ip, #984]	; 0x3d8
   21f64:	bl	21e40 <_ZdlPv@@Base+0x10>
   21f68:	mov	r0, #98	; 0x62
   21f6c:	mov	r1, #8
   21f70:	movw	r2, #1414	; 0x586
   21f74:	mov	r3, #1000	; 0x3e8
   21f78:	bl	21e40 <_ZdlPv@@Base+0x10>
   21f7c:	mov	r0, #99	; 0x63
   21f80:	mov	r1, #16
   21f84:	movw	r2, #1297	; 0x511
   21f88:	movw	r3, #917	; 0x395
   21f8c:	bl	21e40 <_ZdlPv@@Base+0x10>
   21f90:	movw	r2, #1090	; 0x442
   21f94:	movw	r3, #771	; 0x303
   21f98:	mov	r0, #100	; 0x64
   21f9c:	mov	r1, #24
   21fa0:	bl	21e40 <_ZdlPv@@Base+0x10>
   21fa4:	mov	r1, #32
   21fa8:	vmov.f64	d0, #38	; 0x41300000  11.0
   21fac:	movw	r0, #32048	; 0x7d30
   21fb0:	movt	r0, #2
   21fb4:	vmov.f64	d1, #33	; 0x41080000  8.5
   21fb8:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   21fbc:	mov	r1, #33	; 0x21
   21fc0:	movw	r0, #32056	; 0x7d38
   21fc4:	movt	r0, #2
   21fc8:	vmov.f64	d0, #44	; 0x41600000  14.0
   21fcc:	vmov.f64	d1, #33	; 0x41080000  8.5
   21fd0:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   21fd4:	mov	r1, #34	; 0x22
   21fd8:	movw	r0, #32064	; 0x7d40
   21fdc:	movt	r0, #2
   21fe0:	vmov.f64	d0, #49	; 0x41880000  17.0
   21fe4:	vmov.f64	d1, #38	; 0x41300000  11.0
   21fe8:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   21fec:	mov	r1, #35	; 0x23
   21ff0:	movw	r0, #32072	; 0x7d48
   21ff4:	movt	r0, #2
   21ff8:	vmov.f64	d0, #38	; 0x41300000  11.0
   21ffc:	vmov.f64	d1, #49	; 0x41880000  17.0
   22000:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   22004:	mov	r1, #36	; 0x24
   22008:	movw	r0, #32080	; 0x7d50
   2200c:	movt	r0, #2
   22010:	vmov.f64	d0, #33	; 0x41080000  8.5
   22014:	vmov.f64	d1, #22	; 0x40b00000  5.5
   22018:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   2201c:	mov	r1, #37	; 0x25
   22020:	movw	r0, #32092	; 0x7d5c
   22024:	movt	r0, #2
   22028:	vmov.f64	d0, #36	; 0x41200000  10.0
   2202c:	vmov.f64	d1, #30	; 0x40f00000  7.5
   22030:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   22034:	mov	r1, #38	; 0x26
   22038:	vldr	d1, [pc, #72]	; 22088 <_ZdlPv@@Base+0x258>
   2203c:	movw	r0, #32104	; 0x7d68
   22040:	movt	r0, #2
   22044:	vmov.f64	d0, #35	; 0x41180000  9.5
   22048:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   2204c:	mov	r1, #39	; 0x27
   22050:	movw	r0, #32112	; 0x7d70
   22054:	movt	r0, #2
   22058:	vmov.f64	d0, #30	; 0x40f00000  7.5
   2205c:	vmov.f64	d1, #15	; 0x40780000  3.875
   22060:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   22064:	movw	r0, #32120	; 0x7d78
   22068:	mov	r1, #40	; 0x28
   2206c:	movt	r0, #2
   22070:	vldr	d0, [pc, #24]	; 22090 <_ZdlPv@@Base+0x260>
   22074:	vldr	d1, [pc, #28]	; 22098 <_ZdlPv@@Base+0x268>
   22078:	bl	21ee0 <_ZdlPv@@Base+0xb0>
   2207c:	mov	r0, r4
   22080:	pop	{r4, pc}
   22084:	nop	{0}
   22088:	andeq	r0, r0, r0
   2208c:	andsmi	r8, r0, r0
   22090:	bmi	fe56c9ec <stderr@@GLIBC_2.4+0xfe539984>
   22094:	eormi	r5, r1, r5, lsr #5
   22098:	bmi	fe56c9f4 <stderr@@GLIBC_2.4+0xfe53998c>
   2209c:	andsmi	r5, r1, r5, lsr #5
   220a0:	push	{r4, lr}
   220a4:	subs	r4, r0, #0
   220a8:	beq	220d8 <_ZdlPv@@Base+0x2a8>
   220ac:	sub	r2, r4, #1
   220b0:	mov	r0, #0
   220b4:	b	220c8 <_ZdlPv@@Base+0x298>
   220b8:	add	r0, r3, r0, lsl #4
   220bc:	ands	r3, r0, #-268435456	; 0xf0000000
   220c0:	eor	r1, r3, r0
   220c4:	eorne	r0, r1, r3, lsr #24
   220c8:	ldrb	r3, [r2, #1]!
   220cc:	cmp	r3, #0
   220d0:	bne	220b8 <_ZdlPv@@Base+0x288>
   220d4:	pop	{r4, pc}
   220d8:	movw	r1, #32212	; 0x7dd4
   220dc:	mov	r0, #28
   220e0:	movt	r1, #2
   220e4:	bl	1b474 <fputs@plt+0x1213c>
   220e8:	b	220ac <_ZdlPv@@Base+0x27c>
   220ec:	cmp	r0, #100	; 0x64
   220f0:	push	{r3, r4, r5, lr}
   220f4:	mov	r5, r0
   220f8:	bls	22144 <_ZdlPv@@Base+0x314>
   220fc:	movw	r4, #32124	; 0x7d7c
   22100:	movt	r4, #2
   22104:	ldr	r0, [r4, #4]!
   22108:	cmp	r0, r5
   2210c:	bhi	22140 <_ZdlPv@@Base+0x310>
   22110:	cmp	r0, #0
   22114:	bne	22104 <_ZdlPv@@Base+0x2d4>
   22118:	movw	r1, #23584	; 0x5c20
   2211c:	movt	r1, #3
   22120:	movw	r0, #32224	; 0x7de0
   22124:	movt	r0, #2
   22128:	mov	r2, r1
   2212c:	mov	r3, r1
   22130:	bl	1c848 <fputs@plt+0x13510>
   22134:	ldr	r0, [r4, #4]!
   22138:	cmp	r0, r5
   2213c:	bls	22110 <_ZdlPv@@Base+0x2e0>
   22140:	pop	{r3, r4, r5, pc}
   22144:	mov	r0, #101	; 0x65
   22148:	pop	{r3, r4, r5, pc}
   2214c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22150:	cmp	r3, #0
   22154:	mov	r4, r0
   22158:	mov	r7, r1
   2215c:	mov	r5, r2
   22160:	ldr	r8, [sp, #40]	; 0x28
   22164:	moveq	r6, r3
   22168:	bne	22280 <_ZdlPv@@Base+0x450>
   2216c:	cmp	r7, #0
   22170:	beq	22190 <_ZdlPv@@Base+0x360>
   22174:	mov	r0, r7
   22178:	bl	90bc <getenv@plt>
   2217c:	subs	r7, r0, #0
   22180:	beq	22190 <_ZdlPv@@Base+0x360>
   22184:	ldrb	r3, [r7]
   22188:	cmp	r3, #0
   2218c:	bne	22274 <_ZdlPv@@Base+0x444>
   22190:	mov	r9, #1
   22194:	cmp	r8, #0
   22198:	movne	fp, #2
   2219c:	moveq	fp, #0
   221a0:	cmp	r6, #0
   221a4:	moveq	sl, r6
   221a8:	beq	221bc <_ZdlPv@@Base+0x38c>
   221ac:	ldrb	r0, [r6]
   221b0:	cmp	r0, #0
   221b4:	moveq	sl, r0
   221b8:	bne	22264 <_ZdlPv@@Base+0x434>
   221bc:	cmp	r5, #0
   221c0:	moveq	r0, r5
   221c4:	beq	221d8 <_ZdlPv@@Base+0x3a8>
   221c8:	ldrb	r3, [r5]
   221cc:	cmp	r3, #0
   221d0:	moveq	r0, r3
   221d4:	bne	22258 <_ZdlPv@@Base+0x428>
   221d8:	add	r9, fp, r9
   221dc:	add	sl, r9, sl
   221e0:	add	r0, sl, r0
   221e4:	bl	9200 <_Znaj@plt>
   221e8:	cmp	r7, #0
   221ec:	mov	r3, #0
   221f0:	str	r0, [r4]
   221f4:	strb	r3, [r0]
   221f8:	beq	22208 <_ZdlPv@@Base+0x3d8>
   221fc:	ldrb	r3, [r7]
   22200:	cmp	r3, #0
   22204:	bne	222fc <_ZdlPv@@Base+0x4cc>
   22208:	cmp	r8, #0
   2220c:	bne	22294 <_ZdlPv@@Base+0x464>
   22210:	cmp	r6, #0
   22214:	beq	22224 <_ZdlPv@@Base+0x3f4>
   22218:	ldrb	r3, [r6]
   2221c:	cmp	r3, #0
   22220:	bne	222d0 <_ZdlPv@@Base+0x4a0>
   22224:	cmp	r5, #0
   22228:	beq	22244 <_ZdlPv@@Base+0x414>
   2222c:	ldrb	r3, [r5]
   22230:	cmp	r3, #0
   22234:	beq	22244 <_ZdlPv@@Base+0x414>
   22238:	mov	r1, r5
   2223c:	ldr	r0, [r4]
   22240:	bl	926c <strcat@plt>
   22244:	ldr	r0, [r4]
   22248:	bl	9170 <strlen@plt>
   2224c:	str	r0, [r4, #4]
   22250:	mov	r0, r4
   22254:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22258:	mov	r0, r5
   2225c:	bl	9170 <strlen@plt>
   22260:	b	221d8 <_ZdlPv@@Base+0x3a8>
   22264:	mov	r0, r6
   22268:	bl	9170 <strlen@plt>
   2226c:	add	sl, r0, #1
   22270:	b	221bc <_ZdlPv@@Base+0x38c>
   22274:	bl	9170 <strlen@plt>
   22278:	add	r9, r0, #2
   2227c:	b	22194 <_ZdlPv@@Base+0x364>
   22280:	movw	r0, #32244	; 0x7df4
   22284:	movt	r0, #2
   22288:	bl	90bc <getenv@plt>
   2228c:	mov	r6, r0
   22290:	b	2216c <_ZdlPv@@Base+0x33c>
   22294:	ldr	r7, [r4]
   22298:	mov	r0, r7
   2229c:	bl	9170 <strlen@plt>
   222a0:	movw	r3, #27160	; 0x6a18
   222a4:	movt	r3, #2
   222a8:	ldrh	r3, [r3]
   222ac:	strh	r3, [r7, r0]
   222b0:	ldr	r7, [r4]
   222b4:	mov	r0, r7
   222b8:	bl	9170 <strlen@plt>
   222bc:	movw	r3, #19292	; 0x4b5c
   222c0:	movt	r3, #2
   222c4:	ldrh	r3, [r3]
   222c8:	strh	r3, [r7, r0]
   222cc:	b	22210 <_ZdlPv@@Base+0x3e0>
   222d0:	mov	r1, r6
   222d4:	ldr	r0, [r4]
   222d8:	bl	926c <strcat@plt>
   222dc:	ldr	r6, [r4]
   222e0:	mov	r0, r6
   222e4:	bl	9170 <strlen@plt>
   222e8:	movw	r3, #19292	; 0x4b5c
   222ec:	movt	r3, #2
   222f0:	ldrh	r3, [r3]
   222f4:	strh	r3, [r6, r0]
   222f8:	b	22224 <_ZdlPv@@Base+0x3f4>
   222fc:	mov	r1, r7
   22300:	ldr	r0, [r4]
   22304:	bl	926c <strcat@plt>
   22308:	ldr	r7, [r4]
   2230c:	mov	r0, r7
   22310:	bl	9170 <strlen@plt>
   22314:	movw	r3, #19292	; 0x4b5c
   22318:	movt	r3, #2
   2231c:	ldrh	r3, [r3]
   22320:	strh	r3, [r7, r0]
   22324:	b	22208 <_ZdlPv@@Base+0x3d8>
   22328:	push	{r4, lr}
   2232c:	mov	r4, r0
   22330:	ldr	r0, [r0]
   22334:	cmp	r0, #0
   22338:	beq	22340 <_ZdlPv@@Base+0x510>
   2233c:	bl	9278 <_ZdaPv@plt>
   22340:	mov	r0, r4
   22344:	pop	{r4, pc}
   22348:	push	{r4, r5, r6, r7, r8, lr}
   2234c:	mov	r4, r0
   22350:	ldr	r5, [r0]
   22354:	sub	sp, sp, #8
   22358:	mov	r8, r1
   2235c:	mov	r0, r5
   22360:	bl	9170 <strlen@plt>
   22364:	mov	r6, r0
   22368:	mov	r0, r8
   2236c:	bl	9170 <strlen@plt>
   22370:	mov	r7, r0
   22374:	add	r0, r6, r0
   22378:	add	r0, r0, #2
   2237c:	bl	9200 <_Znaj@plt>
   22380:	ldr	r2, [r4, #4]
   22384:	mov	r1, r5
   22388:	rsb	r2, r2, r6
   2238c:	str	r0, [r4]
   22390:	bl	9194 <memcpy@plt>
   22394:	ldm	r4, {r1, r3}
   22398:	rsb	r2, r3, r6
   2239c:	cmp	r3, #0
   223a0:	add	r3, r1, r2
   223a4:	addeq	r3, r3, #1
   223a8:	moveq	r0, #58	; 0x3a
   223ac:	strbeq	r0, [r1, r2]
   223b0:	mov	r0, r3
   223b4:	mov	r2, r7
   223b8:	mov	r1, r8
   223bc:	bl	9194 <memcpy@plt>
   223c0:	ldr	r2, [r4, #4]
   223c4:	cmp	r2, #0
   223c8:	mov	r3, r0
   223cc:	add	r0, r0, r7
   223d0:	bne	223f4 <_ZdlPv@@Base+0x5c4>
   223d4:	cmp	r5, #0
   223d8:	mov	r3, #0
   223dc:	strb	r3, [r0]
   223e0:	beq	22430 <_ZdlPv@@Base+0x600>
   223e4:	mov	r0, r5
   223e8:	add	sp, sp, #8
   223ec:	pop	{r4, r5, r6, r7, r8, lr}
   223f0:	b	9278 <_ZdaPv@plt>
   223f4:	mov	r2, #58	; 0x3a
   223f8:	strb	r2, [r3, r7]
   223fc:	ldr	r2, [r4, #4]
   22400:	add	r3, r0, #1
   22404:	rsb	r1, r2, r6
   22408:	mov	r0, r3
   2240c:	add	r1, r5, r1
   22410:	bl	9194 <memcpy@plt>
   22414:	cmp	r5, #0
   22418:	mov	r3, r0
   2241c:	ldr	r0, [r4, #4]
   22420:	add	r0, r3, r0
   22424:	mov	r3, #0
   22428:	strb	r3, [r0]
   2242c:	bne	223e4 <_ZdlPv@@Base+0x5b4>
   22430:	add	sp, sp, #8
   22434:	pop	{r4, r5, r6, r7, r8, pc}
   22438:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2243c:	subs	r8, r1, #0
   22440:	mov	r4, r0
   22444:	mov	sl, r2
   22448:	beq	225d4 <_ZdlPv@@Base+0x7a4>
   2244c:	ldrb	r3, [r8]
   22450:	cmp	r3, #47	; 0x2f
   22454:	beq	22548 <_ZdlPv@@Base+0x718>
   22458:	ldr	r5, [r4]
   2245c:	ldrb	r3, [r5]
   22460:	cmp	r3, #0
   22464:	beq	22548 <_ZdlPv@@Base+0x718>
   22468:	mov	r0, r8
   2246c:	mov	fp, #47	; 0x2f
   22470:	bl	9170 <strlen@plt>
   22474:	add	r9, r0, #1
   22478:	b	22520 <_ZdlPv@@Base+0x6f0>
   2247c:	cmp	r5, r4
   22480:	bcs	2249c <_ZdlPv@@Base+0x66c>
   22484:	movw	r0, #27172	; 0x6a24
   22488:	ldrb	r1, [r4, #-1]
   2248c:	movt	r0, #2
   22490:	bl	90e0 <strchr@plt>
   22494:	cmp	r0, #0
   22498:	beq	2257c <_ZdlPv@@Base+0x74c>
   2249c:	rsb	r7, r5, r4
   224a0:	add	r0, r9, r7
   224a4:	bl	9200 <_Znaj@plt>
   224a8:	mov	r1, r5
   224ac:	mov	r2, r7
   224b0:	mov	r6, r0
   224b4:	bl	9194 <memcpy@plt>
   224b8:	mov	r3, #0
   224bc:	add	r0, r7, r3
   224c0:	mov	r1, r8
   224c4:	add	r0, r6, r0
   224c8:	bl	91ac <strcpy@plt>
   224cc:	mov	r0, r6
   224d0:	bl	23254 <_ZdlPv@@Base+0x1424>
   224d4:	cmp	r6, #0
   224d8:	mov	r5, r0
   224dc:	beq	224e8 <_ZdlPv@@Base+0x6b8>
   224e0:	mov	r0, r6
   224e4:	bl	9278 <_ZdaPv@plt>
   224e8:	movw	r1, #23244	; 0x5acc
   224ec:	mov	r0, r5
   224f0:	movt	r1, #2
   224f4:	bl	9104 <fopen@plt>
   224f8:	subs	r6, r0, #0
   224fc:	bne	225b4 <_ZdlPv@@Base+0x784>
   22500:	cmp	r5, #0
   22504:	beq	22510 <_ZdlPv@@Base+0x6e0>
   22508:	mov	r0, r5
   2250c:	bl	9278 <_ZdaPv@plt>
   22510:	ldrb	r3, [r4]
   22514:	cmp	r3, #0
   22518:	beq	225a8 <_ZdlPv@@Base+0x778>
   2251c:	add	r5, r4, #1
   22520:	mov	r0, r5
   22524:	mov	r1, #58	; 0x3a
   22528:	bl	90e0 <strchr@plt>
   2252c:	subs	r4, r0, #0
   22530:	bne	2247c <_ZdlPv@@Base+0x64c>
   22534:	mov	r1, r4
   22538:	mov	r0, r5
   2253c:	bl	90e0 <strchr@plt>
   22540:	mov	r4, r0
   22544:	b	2247c <_ZdlPv@@Base+0x64c>
   22548:	movw	r1, #23244	; 0x5acc
   2254c:	mov	r0, r8
   22550:	movt	r1, #2
   22554:	bl	9104 <fopen@plt>
   22558:	subs	r6, r0, #0
   2255c:	beq	225a8 <_ZdlPv@@Base+0x778>
   22560:	cmp	sl, #0
   22564:	beq	22574 <_ZdlPv@@Base+0x744>
   22568:	mov	r0, r8
   2256c:	bl	23254 <_ZdlPv@@Base+0x1424>
   22570:	str	r0, [sl]
   22574:	mov	r0, r6
   22578:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2257c:	rsb	r7, r5, r4
   22580:	add	r0, r7, #1
   22584:	add	r0, r9, r0
   22588:	bl	9200 <_Znaj@plt>
   2258c:	mov	r1, r5
   22590:	mov	r2, r7
   22594:	mov	r6, r0
   22598:	bl	9194 <memcpy@plt>
   2259c:	strb	fp, [r6, r7]
   225a0:	mov	r3, #1
   225a4:	b	224bc <_ZdlPv@@Base+0x68c>
   225a8:	mov	r6, #0
   225ac:	mov	r0, r6
   225b0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   225b4:	cmp	sl, #0
   225b8:	strne	r5, [sl]
   225bc:	bne	22574 <_ZdlPv@@Base+0x744>
   225c0:	cmp	r5, #0
   225c4:	beq	22574 <_ZdlPv@@Base+0x744>
   225c8:	mov	r0, r5
   225cc:	bl	9278 <_ZdaPv@plt>
   225d0:	b	22574 <_ZdlPv@@Base+0x744>
   225d4:	movw	r1, #32252	; 0x7dfc
   225d8:	mov	r0, #98	; 0x62
   225dc:	movt	r1, #2
   225e0:	bl	1b474 <fputs@plt+0x1213c>
   225e4:	b	2244c <_ZdlPv@@Base+0x61c>
   225e8:	cmp	r3, #0
   225ec:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   225f0:	movw	r8, #23244	; 0x5acc
   225f4:	movt	r8, #2
   225f8:	movne	r8, r3
   225fc:	mov	r7, r1
   22600:	mov	r5, r0
   22604:	mov	r1, #114	; 0x72
   22608:	mov	r0, r8
   2260c:	mov	r9, r2
   22610:	bl	90e0 <strchr@plt>
   22614:	adds	r4, r0, #0
   22618:	movne	r4, #1
   2261c:	cmp	r7, #0
   22620:	beq	2274c <_ZdlPv@@Base+0x91c>
   22624:	movw	r1, #21996	; 0x55ec
   22628:	mov	r0, r7
   2262c:	movt	r1, #2
   22630:	bl	9314 <strcmp@plt>
   22634:	cmp	r0, #0
   22638:	beq	2274c <_ZdlPv@@Base+0x91c>
   2263c:	cmp	r4, #0
   22640:	beq	22794 <_ZdlPv@@Base+0x964>
   22644:	ldrb	r3, [r7]
   22648:	cmp	r3, #47	; 0x2f
   2264c:	beq	22794 <_ZdlPv@@Base+0x964>
   22650:	ldr	r5, [r5]
   22654:	ldrb	r3, [r5]
   22658:	cmp	r3, #0
   2265c:	beq	22794 <_ZdlPv@@Base+0x964>
   22660:	mov	r0, r7
   22664:	bl	9170 <strlen@plt>
   22668:	add	sl, r0, #1
   2266c:	b	22724 <_ZdlPv@@Base+0x8f4>
   22670:	cmp	r5, r4
   22674:	bcs	22690 <_ZdlPv@@Base+0x860>
   22678:	movw	r0, #27172	; 0x6a24
   2267c:	ldrb	r1, [r4, #-1]
   22680:	movt	r0, #2
   22684:	bl	90e0 <strchr@plt>
   22688:	cmp	r0, #0
   2268c:	beq	227c8 <_ZdlPv@@Base+0x998>
   22690:	rsb	fp, r5, r4
   22694:	add	r0, sl, fp
   22698:	bl	9200 <_Znaj@plt>
   2269c:	mov	r2, fp
   226a0:	mov	r1, r5
   226a4:	mov	r6, r0
   226a8:	bl	9194 <memcpy@plt>
   226ac:	mov	r2, #0
   226b0:	add	r0, fp, r2
   226b4:	mov	r1, r7
   226b8:	add	r0, r6, r0
   226bc:	bl	91ac <strcpy@plt>
   226c0:	mov	r0, r6
   226c4:	bl	23254 <_ZdlPv@@Base+0x1424>
   226c8:	cmp	r6, #0
   226cc:	mov	r5, r0
   226d0:	beq	226dc <_ZdlPv@@Base+0x8ac>
   226d4:	mov	r0, r6
   226d8:	bl	9278 <_ZdaPv@plt>
   226dc:	mov	r0, r5
   226e0:	mov	r1, r8
   226e4:	bl	9104 <fopen@plt>
   226e8:	subs	r6, r0, #0
   226ec:	bne	22804 <_ZdlPv@@Base+0x9d4>
   226f0:	bl	932c <__errno_location@plt>
   226f4:	cmp	r5, #0
   226f8:	mov	r6, r0
   226fc:	ldr	fp, [r0]
   22700:	beq	2270c <_ZdlPv@@Base+0x8dc>
   22704:	mov	r0, r5
   22708:	bl	9278 <_ZdaPv@plt>
   2270c:	cmp	fp, #2
   22710:	bne	22818 <_ZdlPv@@Base+0x9e8>
   22714:	ldrb	r3, [r4]
   22718:	cmp	r3, #0
   2271c:	beq	22824 <_ZdlPv@@Base+0x9f4>
   22720:	add	r5, r4, #1
   22724:	mov	r0, r5
   22728:	mov	r1, #58	; 0x3a
   2272c:	bl	90e0 <strchr@plt>
   22730:	subs	r4, r0, #0
   22734:	bne	22670 <_ZdlPv@@Base+0x840>
   22738:	mov	r1, r4
   2273c:	mov	r0, r5
   22740:	bl	90e0 <strchr@plt>
   22744:	mov	r4, r0
   22748:	b	22670 <_ZdlPv@@Base+0x840>
   2274c:	cmp	r9, #0
   22750:	beq	22774 <_ZdlPv@@Base+0x944>
   22754:	cmp	r4, #0
   22758:	movw	r3, #18080	; 0x46a0
   2275c:	movt	r3, #2
   22760:	movw	r0, #32268	; 0x7e0c
   22764:	movt	r0, #2
   22768:	movne	r0, r3
   2276c:	bl	23254 <_ZdlPv@@Base+0x1424>
   22770:	str	r0, [r9]
   22774:	cmp	r4, #0
   22778:	movwne	r3, #12384	; 0x3060
   2277c:	movweq	r3, #12388	; 0x3064
   22780:	movtne	r3, #3
   22784:	movteq	r3, #3
   22788:	ldr	r3, [r3]
   2278c:	mov	r0, r3
   22790:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22794:	mov	r1, r8
   22798:	mov	r0, r7
   2279c:	bl	9104 <fopen@plt>
   227a0:	subs	r4, r0, #0
   227a4:	beq	227fc <_ZdlPv@@Base+0x9cc>
   227a8:	cmp	r9, #0
   227ac:	beq	227fc <_ZdlPv@@Base+0x9cc>
   227b0:	mov	r0, r7
   227b4:	bl	23254 <_ZdlPv@@Base+0x1424>
   227b8:	mov	r3, r4
   227bc:	str	r0, [r9]
   227c0:	mov	r0, r3
   227c4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   227c8:	rsb	r3, r5, r4
   227cc:	add	r0, r3, #1
   227d0:	add	r0, sl, r0
   227d4:	mov	fp, r3
   227d8:	bl	9200 <_Znaj@plt>
   227dc:	mov	r2, fp
   227e0:	mov	r1, r5
   227e4:	mov	r6, r0
   227e8:	bl	9194 <memcpy@plt>
   227ec:	mov	r3, #47	; 0x2f
   227f0:	mov	r2, #1
   227f4:	strb	r3, [r6, fp]
   227f8:	b	226b0 <_ZdlPv@@Base+0x880>
   227fc:	mov	r3, r4
   22800:	b	2278c <_ZdlPv@@Base+0x95c>
   22804:	cmp	r9, #0
   22808:	beq	2282c <_ZdlPv@@Base+0x9fc>
   2280c:	str	r5, [r9]
   22810:	mov	r3, r6
   22814:	b	2278c <_ZdlPv@@Base+0x95c>
   22818:	str	fp, [r6]
   2281c:	mov	r3, #0
   22820:	b	2278c <_ZdlPv@@Base+0x95c>
   22824:	str	fp, [r6]
   22828:	b	2278c <_ZdlPv@@Base+0x95c>
   2282c:	cmp	r5, #0
   22830:	moveq	r3, r6
   22834:	beq	2278c <_ZdlPv@@Base+0x95c>
   22838:	mov	r0, r5
   2283c:	bl	9278 <_ZdaPv@plt>
   22840:	mov	r3, r6
   22844:	b	2278c <_ZdlPv@@Base+0x95c>
   22848:	cmp	r1, r2
   2284c:	push	{r3, r4, r5, lr}
   22850:	mov	r4, r2
   22854:	mov	r5, r3
   22858:	bge	22880 <_ZdlPv@@Base+0xa50>
   2285c:	cmp	r0, #0
   22860:	beq	22868 <_ZdlPv@@Base+0xa38>
   22864:	bl	9278 <_ZdaPv@plt>
   22868:	cmp	r4, #0
   2286c:	beq	22888 <_ZdlPv@@Base+0xa58>
   22870:	lsl	r0, r4, #1
   22874:	str	r0, [r5]
   22878:	pop	{r3, r4, r5, lr}
   2287c:	b	9200 <_Znaj@plt>
   22880:	str	r1, [r3]
   22884:	pop	{r3, r4, r5, pc}
   22888:	str	r4, [r5]
   2288c:	mov	r0, r4
   22890:	pop	{r3, r4, r5, pc}
   22894:	cmp	r1, r3
   22898:	push	{r3, r4, r5, r6, r7, lr}
   2289c:	mov	r4, r3
   228a0:	mov	r6, r2
   228a4:	mov	r5, r0
   228a8:	bge	228ec <_ZdlPv@@Base+0xabc>
   228ac:	cmp	r3, #0
   228b0:	beq	228f8 <_ZdlPv@@Base+0xac8>
   228b4:	lsl	r0, r3, #1
   228b8:	ldr	r3, [sp, #24]
   228bc:	str	r0, [r3]
   228c0:	bl	9200 <_Znaj@plt>
   228c4:	cmp	r6, #0
   228c8:	cmpne	r6, r4
   228cc:	mov	r7, r0
   228d0:	blt	2291c <_ZdlPv@@Base+0xaec>
   228d4:	cmp	r5, #0
   228d8:	beq	22914 <_ZdlPv@@Base+0xae4>
   228dc:	mov	r0, r5
   228e0:	bl	9278 <_ZdaPv@plt>
   228e4:	mov	r0, r7
   228e8:	pop	{r3, r4, r5, r6, r7, pc}
   228ec:	ldr	r3, [sp, #24]
   228f0:	str	r1, [r3]
   228f4:	pop	{r3, r4, r5, r6, r7, pc}
   228f8:	cmp	r0, #0
   228fc:	beq	22904 <_ZdlPv@@Base+0xad4>
   22900:	bl	9278 <_ZdaPv@plt>
   22904:	ldr	r3, [sp, #24]
   22908:	mov	r0, #0
   2290c:	str	r0, [r3]
   22910:	pop	{r3, r4, r5, r6, r7, pc}
   22914:	mov	r0, r7
   22918:	pop	{r3, r4, r5, r6, r7, pc}
   2291c:	mov	r2, r6
   22920:	mov	r1, r5
   22924:	bl	9194 <memcpy@plt>
   22928:	b	228d4 <_ZdlPv@@Base+0xaa4>
   2292c:	mov	r2, #0
   22930:	str	r2, [r0]
   22934:	str	r2, [r0, #4]
   22938:	str	r2, [r0, #8]
   2293c:	bx	lr
   22940:	cmp	r2, #0
   22944:	push	{r4, r5, r6, lr}
   22948:	mov	r4, r0
   2294c:	mov	r5, r2
   22950:	mov	r6, r1
   22954:	str	r2, [r4, #4]
   22958:	blt	22970 <_ZdlPv@@Base+0xb40>
   2295c:	bne	22980 <_ZdlPv@@Base+0xb50>
   22960:	str	r2, [r4, #8]
   22964:	mov	r0, r4
   22968:	str	r2, [r4]
   2296c:	pop	{r4, r5, r6, pc}
   22970:	movw	r1, #32276	; 0x7e14
   22974:	mov	r0, #86	; 0x56
   22978:	movt	r1, #2
   2297c:	bl	1b474 <fputs@plt+0x1213c>
   22980:	lsl	r0, r5, #1
   22984:	str	r0, [r4, #8]
   22988:	bl	9200 <_Znaj@plt>
   2298c:	mov	r1, r6
   22990:	mov	r2, r5
   22994:	str	r0, [r4]
   22998:	bl	9194 <memcpy@plt>
   2299c:	mov	r0, r4
   229a0:	pop	{r4, r5, r6, pc}
   229a4:	push	{r3, r4, r5, lr}
   229a8:	subs	r5, r1, #0
   229ac:	mov	r4, r0
   229b0:	streq	r5, [r0, #4]
   229b4:	streq	r5, [r0]
   229b8:	streq	r5, [r0, #8]
   229bc:	beq	229e8 <_ZdlPv@@Base+0xbb8>
   229c0:	mov	r0, r5
   229c4:	bl	9170 <strlen@plt>
   229c8:	cmp	r0, #0
   229cc:	mov	r2, r0
   229d0:	str	r0, [r4, #4]
   229d4:	bne	229f0 <_ZdlPv@@Base+0xbc0>
   229d8:	str	r0, [r4, #8]
   229dc:	str	r0, [r4]
   229e0:	mov	r1, r5
   229e4:	bl	9194 <memcpy@plt>
   229e8:	mov	r0, r4
   229ec:	pop	{r3, r4, r5, pc}
   229f0:	lsl	r0, r0, #1
   229f4:	str	r0, [r4, #8]
   229f8:	bl	9200 <_Znaj@plt>
   229fc:	ldr	r2, [r4, #4]
   22a00:	b	229dc <_ZdlPv@@Base+0xbac>
   22a04:	push	{r3, r4, r5, lr}
   22a08:	mov	r4, r0
   22a0c:	mov	r3, #1
   22a10:	mov	r0, #2
   22a14:	str	r3, [r4, #4]
   22a18:	mov	r5, r1
   22a1c:	str	r0, [r4, #8]
   22a20:	bl	9200 <_Znaj@plt>
   22a24:	mov	r3, r0
   22a28:	mov	r0, r4
   22a2c:	str	r3, [r4]
   22a30:	strb	r5, [r3]
   22a34:	pop	{r3, r4, r5, pc}
   22a38:	push	{r3, r4, r5, lr}
   22a3c:	mov	r4, r0
   22a40:	ldr	r0, [r1, #4]
   22a44:	mov	r5, r1
   22a48:	cmp	r0, #0
   22a4c:	str	r0, [r4, #4]
   22a50:	bne	22a64 <_ZdlPv@@Base+0xc34>
   22a54:	str	r0, [r4, #8]
   22a58:	str	r0, [r4]
   22a5c:	mov	r0, r4
   22a60:	pop	{r3, r4, r5, pc}
   22a64:	lsl	r0, r0, #1
   22a68:	str	r0, [r4, #8]
   22a6c:	bl	9200 <_Znaj@plt>
   22a70:	ldr	r2, [r4, #4]
   22a74:	cmp	r2, #0
   22a78:	str	r0, [r4]
   22a7c:	beq	22a5c <_ZdlPv@@Base+0xc2c>
   22a80:	ldr	r1, [r5]
   22a84:	bl	9194 <memcpy@plt>
   22a88:	mov	r0, r4
   22a8c:	pop	{r3, r4, r5, pc}
   22a90:	push	{r4, lr}
   22a94:	mov	r4, r0
   22a98:	ldr	r0, [r0]
   22a9c:	cmp	r0, #0
   22aa0:	beq	22aa8 <_ZdlPv@@Base+0xc78>
   22aa4:	bl	9278 <_ZdaPv@plt>
   22aa8:	mov	r0, r4
   22aac:	pop	{r4, pc}
   22ab0:	push	{r3, r4, r5, lr}
   22ab4:	mov	r5, r1
   22ab8:	mov	r3, r0
   22abc:	mov	r4, r0
   22ac0:	ldr	r2, [r5, #4]
   22ac4:	ldr	r0, [r0]
   22ac8:	ldr	r1, [r3, #8]!
   22acc:	bl	22848 <_ZdlPv@@Base+0xa18>
   22ad0:	ldr	r2, [r5, #4]
   22ad4:	cmp	r2, #0
   22ad8:	stm	r4, {r0, r2}
   22adc:	beq	22ae8 <_ZdlPv@@Base+0xcb8>
   22ae0:	ldr	r1, [r5]
   22ae4:	bl	9194 <memcpy@plt>
   22ae8:	mov	r0, r4
   22aec:	pop	{r3, r4, r5, pc}
   22af0:	push	{r4, r5, r6, lr}
   22af4:	subs	r6, r1, #0
   22af8:	mov	r4, r0
   22afc:	beq	22b3c <_ZdlPv@@Base+0xd0c>
   22b00:	mov	r0, r6
   22b04:	bl	9170 <strlen@plt>
   22b08:	mov	r3, r4
   22b0c:	ldr	r1, [r3, #8]!
   22b10:	mov	r5, r0
   22b14:	mov	r2, r0
   22b18:	ldr	r0, [r4]
   22b1c:	bl	22848 <_ZdlPv@@Base+0xa18>
   22b20:	str	r5, [r4, #4]
   22b24:	mov	r2, r5
   22b28:	mov	r1, r6
   22b2c:	str	r0, [r4]
   22b30:	bl	9194 <memcpy@plt>
   22b34:	mov	r0, r4
   22b38:	pop	{r4, r5, r6, pc}
   22b3c:	ldr	r0, [r0]
   22b40:	cmp	r0, #0
   22b44:	beq	22b4c <_ZdlPv@@Base+0xd1c>
   22b48:	bl	9278 <_ZdaPv@plt>
   22b4c:	mov	r3, #0
   22b50:	mov	r0, r4
   22b54:	str	r3, [r4, #4]
   22b58:	str	r3, [r4]
   22b5c:	str	r3, [r4, #8]
   22b60:	pop	{r4, r5, r6, pc}
   22b64:	push	{r3, r4, r5, lr}
   22b68:	mov	r3, r0
   22b6c:	mov	r4, r0
   22b70:	mov	r5, r1
   22b74:	mov	r2, #1
   22b78:	ldr	r1, [r3, #8]!
   22b7c:	ldr	r0, [r0]
   22b80:	bl	22848 <_ZdlPv@@Base+0xa18>
   22b84:	mov	r2, #1
   22b88:	str	r2, [r4, #4]
   22b8c:	mov	r3, r0
   22b90:	str	r0, [r4]
   22b94:	mov	r0, r4
   22b98:	strb	r5, [r3]
   22b9c:	pop	{r3, r4, r5, pc}
   22ba0:	push	{r3, r4, r5, lr}
   22ba4:	mov	r5, r0
   22ba8:	ldr	r0, [r0]
   22bac:	mov	r4, r1
   22bb0:	cmp	r0, #0
   22bb4:	beq	22bbc <_ZdlPv@@Base+0xd8c>
   22bb8:	bl	9278 <_ZdaPv@plt>
   22bbc:	ldmib	r4, {r1, r2}
   22bc0:	mov	r3, #0
   22bc4:	ldr	r0, [r4]
   22bc8:	stm	r5, {r0, r1, r2}
   22bcc:	str	r3, [r4]
   22bd0:	str	r3, [r4, #4]
   22bd4:	str	r3, [r4, #8]
   22bd8:	pop	{r3, r4, r5, pc}
   22bdc:	mov	ip, r0
   22be0:	ldr	r2, [r0, #4]
   22be4:	ldr	r1, [ip, #8]!
   22be8:	push	{r4, lr}
   22bec:	sub	sp, sp, #8
   22bf0:	mov	r4, r0
   22bf4:	add	r3, r2, #1
   22bf8:	ldr	r0, [r0]
   22bfc:	str	ip, [sp]
   22c00:	bl	22894 <_ZdlPv@@Base+0xa64>
   22c04:	str	r0, [r4]
   22c08:	add	sp, sp, #8
   22c0c:	pop	{r4, pc}
   22c10:	push	{r4, r5, r6, r7, lr}
   22c14:	subs	r6, r1, #0
   22c18:	sub	sp, sp, #12
   22c1c:	mov	r4, r0
   22c20:	beq	22c5c <_ZdlPv@@Base+0xe2c>
   22c24:	mov	r0, r6
   22c28:	bl	9170 <strlen@plt>
   22c2c:	ldr	r2, [r4, #4]
   22c30:	ldr	r1, [r4, #8]
   22c34:	add	r5, r2, r0
   22c38:	mov	r7, r0
   22c3c:	cmp	r5, r1
   22c40:	bgt	22c68 <_ZdlPv@@Base+0xe38>
   22c44:	ldr	r0, [r4]
   22c48:	add	r0, r0, r2
   22c4c:	mov	r1, r6
   22c50:	mov	r2, r7
   22c54:	bl	9194 <memcpy@plt>
   22c58:	str	r5, [r4, #4]
   22c5c:	mov	r0, r4
   22c60:	add	sp, sp, #12
   22c64:	pop	{r4, r5, r6, r7, pc}
   22c68:	mov	lr, r4
   22c6c:	mov	r3, r5
   22c70:	ldr	r0, [lr], #8
   22c74:	str	lr, [sp]
   22c78:	bl	22894 <_ZdlPv@@Base+0xa64>
   22c7c:	ldr	r2, [r4, #4]
   22c80:	str	r0, [r4]
   22c84:	b	22c48 <_ZdlPv@@Base+0xe18>
   22c88:	ldr	ip, [r1, #4]
   22c8c:	push	{r4, r5, r6, lr}
   22c90:	cmp	ip, #0
   22c94:	sub	sp, sp, #8
   22c98:	mov	r5, r1
   22c9c:	mov	r4, r0
   22ca0:	beq	22cd0 <_ZdlPv@@Base+0xea0>
   22ca4:	ldr	lr, [r0, #4]
   22ca8:	ldr	r1, [r0, #8]
   22cac:	add	r6, ip, lr
   22cb0:	cmp	r6, r1
   22cb4:	bgt	22cdc <_ZdlPv@@Base+0xeac>
   22cb8:	ldr	r0, [r0]
   22cbc:	mov	r2, ip
   22cc0:	add	r0, r0, lr
   22cc4:	ldr	r1, [r5]
   22cc8:	bl	9194 <memcpy@plt>
   22ccc:	str	r6, [r4, #4]
   22cd0:	mov	r0, r4
   22cd4:	add	sp, sp, #8
   22cd8:	pop	{r4, r5, r6, pc}
   22cdc:	mov	ip, r0
   22ce0:	mov	r2, lr
   22ce4:	ldr	r0, [ip], #8
   22ce8:	mov	r3, r6
   22cec:	str	ip, [sp]
   22cf0:	bl	22894 <_ZdlPv@@Base+0xa64>
   22cf4:	ldr	r2, [r5, #4]
   22cf8:	ldr	lr, [r4, #4]
   22cfc:	str	r0, [r4]
   22d00:	b	22cc0 <_ZdlPv@@Base+0xe90>
   22d04:	push	{r4, r5, r6, r7, lr}
   22d08:	subs	r6, r2, #0
   22d0c:	sub	sp, sp, #12
   22d10:	mov	r4, r0
   22d14:	mov	r7, r1
   22d18:	ble	22d48 <_ZdlPv@@Base+0xf18>
   22d1c:	ldr	r2, [r0, #4]
   22d20:	ldr	r1, [r0, #8]
   22d24:	add	r5, r2, r6
   22d28:	cmp	r5, r1
   22d2c:	bgt	22d50 <_ZdlPv@@Base+0xf20>
   22d30:	ldr	r0, [r0]
   22d34:	add	r0, r0, r2
   22d38:	mov	r1, r7
   22d3c:	mov	r2, r6
   22d40:	bl	9194 <memcpy@plt>
   22d44:	str	r5, [r4, #4]
   22d48:	add	sp, sp, #12
   22d4c:	pop	{r4, r5, r6, r7, pc}
   22d50:	mov	lr, r0
   22d54:	mov	r3, r5
   22d58:	ldr	r0, [lr], #8
   22d5c:	str	lr, [sp]
   22d60:	bl	22894 <_ZdlPv@@Base+0xa64>
   22d64:	ldr	r2, [r4, #4]
   22d68:	str	r0, [r4]
   22d6c:	b	22d34 <_ZdlPv@@Base+0xf04>
   22d70:	push	{r4, r5, r6, r7, r8, lr}
   22d74:	mov	r6, r2
   22d78:	ldr	r5, [sp, #24]
   22d7c:	mov	r4, r0
   22d80:	mov	r8, r1
   22d84:	mov	r7, r3
   22d88:	cmp	r2, #0
   22d8c:	cmpge	r5, #0
   22d90:	blt	22df4 <_ZdlPv@@Base+0xfc4>
   22d94:	add	ip, r6, r5
   22d98:	str	ip, [r4, #4]
   22d9c:	cmp	ip, #0
   22da0:	streq	ip, [r4, #8]
   22da4:	streq	ip, [r4]
   22da8:	beq	22dd8 <_ZdlPv@@Base+0xfa8>
   22dac:	lsl	r0, ip, #1
   22db0:	str	r0, [r4, #8]
   22db4:	bl	9200 <_Znaj@plt>
   22db8:	cmp	r6, #0
   22dbc:	str	r0, [r4]
   22dc0:	beq	22de0 <_ZdlPv@@Base+0xfb0>
   22dc4:	mov	r1, r8
   22dc8:	mov	r2, r6
   22dcc:	bl	9194 <memcpy@plt>
   22dd0:	cmp	r5, #0
   22dd4:	bne	22e08 <_ZdlPv@@Base+0xfd8>
   22dd8:	mov	r0, r4
   22ddc:	pop	{r4, r5, r6, r7, r8, pc}
   22de0:	mov	r1, r7
   22de4:	mov	r2, r5
   22de8:	bl	9194 <memcpy@plt>
   22dec:	mov	r0, r4
   22df0:	pop	{r4, r5, r6, r7, r8, pc}
   22df4:	movw	r1, #32276	; 0x7e14
   22df8:	mov	r0, #212	; 0xd4
   22dfc:	movt	r1, #2
   22e00:	bl	1b474 <fputs@plt+0x1213c>
   22e04:	b	22d94 <_ZdlPv@@Base+0xf64>
   22e08:	ldr	r0, [r4]
   22e0c:	mov	r1, r7
   22e10:	mov	r2, r5
   22e14:	add	r0, r0, r6
   22e18:	bl	9194 <memcpy@plt>
   22e1c:	mov	r0, r4
   22e20:	pop	{r4, r5, r6, r7, r8, pc}
   22e24:	push	{r3, lr}
   22e28:	ldr	r2, [r0, #4]
   22e2c:	ldr	r3, [r1, #4]
   22e30:	cmp	r2, r3
   22e34:	bgt	22e5c <_ZdlPv@@Base+0x102c>
   22e38:	cmp	r2, #0
   22e3c:	beq	22e80 <_ZdlPv@@Base+0x1050>
   22e40:	ldr	r0, [r0]
   22e44:	ldr	r1, [r1]
   22e48:	bl	9068 <memcmp@plt>
   22e4c:	cmp	r0, #0
   22e50:	movgt	r0, #0
   22e54:	movle	r0, #1
   22e58:	pop	{r3, pc}
   22e5c:	cmp	r3, #0
   22e60:	beq	22e78 <_ZdlPv@@Base+0x1048>
   22e64:	mov	r2, r3
   22e68:	ldr	r0, [r0]
   22e6c:	ldr	r1, [r1]
   22e70:	bl	9068 <memcmp@plt>
   22e74:	lsr	r3, r0, #31
   22e78:	mov	r0, r3
   22e7c:	pop	{r3, pc}
   22e80:	mov	r0, #1
   22e84:	pop	{r3, pc}
   22e88:	push	{r3, lr}
   22e8c:	ldr	r2, [r0, #4]
   22e90:	ldr	r3, [r1, #4]
   22e94:	cmp	r2, r3
   22e98:	bge	22ec0 <_ZdlPv@@Base+0x1090>
   22e9c:	cmp	r2, #0
   22ea0:	beq	22ee4 <_ZdlPv@@Base+0x10b4>
   22ea4:	ldr	r0, [r0]
   22ea8:	ldr	r1, [r1]
   22eac:	bl	9068 <memcmp@plt>
   22eb0:	cmp	r0, #0
   22eb4:	movgt	r0, #0
   22eb8:	movle	r0, #1
   22ebc:	pop	{r3, pc}
   22ec0:	cmp	r3, #0
   22ec4:	beq	22edc <_ZdlPv@@Base+0x10ac>
   22ec8:	mov	r2, r3
   22ecc:	ldr	r0, [r0]
   22ed0:	ldr	r1, [r1]
   22ed4:	bl	9068 <memcmp@plt>
   22ed8:	lsr	r3, r0, #31
   22edc:	mov	r0, r3
   22ee0:	pop	{r3, pc}
   22ee4:	mov	r0, #1
   22ee8:	pop	{r3, pc}
   22eec:	push	{r3, lr}
   22ef0:	ldr	r2, [r1, #4]
   22ef4:	ldr	r3, [r0, #4]
   22ef8:	cmp	r3, r2
   22efc:	blt	22f20 <_ZdlPv@@Base+0x10f0>
   22f00:	cmp	r2, #0
   22f04:	beq	22f4c <_ZdlPv@@Base+0x111c>
   22f08:	ldr	r0, [r0]
   22f0c:	ldr	r1, [r1]
   22f10:	bl	9068 <memcmp@plt>
   22f14:	mvn	r0, r0
   22f18:	lsr	r0, r0, #31
   22f1c:	pop	{r3, pc}
   22f20:	cmp	r3, #0
   22f24:	beq	22f44 <_ZdlPv@@Base+0x1114>
   22f28:	mov	r2, r3
   22f2c:	ldr	r0, [r0]
   22f30:	ldr	r1, [r1]
   22f34:	bl	9068 <memcmp@plt>
   22f38:	cmp	r0, #0
   22f3c:	movle	r3, #0
   22f40:	movgt	r3, #1
   22f44:	mov	r0, r3
   22f48:	pop	{r3, pc}
   22f4c:	mov	r0, #1
   22f50:	pop	{r3, pc}
   22f54:	push	{r3, lr}
   22f58:	ldr	r2, [r1, #4]
   22f5c:	ldr	r3, [r0, #4]
   22f60:	cmp	r3, r2
   22f64:	ble	22f88 <_ZdlPv@@Base+0x1158>
   22f68:	cmp	r2, #0
   22f6c:	beq	22fb4 <_ZdlPv@@Base+0x1184>
   22f70:	ldr	r0, [r0]
   22f74:	ldr	r1, [r1]
   22f78:	bl	9068 <memcmp@plt>
   22f7c:	mvn	r0, r0
   22f80:	lsr	r0, r0, #31
   22f84:	pop	{r3, pc}
   22f88:	cmp	r3, #0
   22f8c:	beq	22fac <_ZdlPv@@Base+0x117c>
   22f90:	mov	r2, r3
   22f94:	ldr	r0, [r0]
   22f98:	ldr	r1, [r1]
   22f9c:	bl	9068 <memcmp@plt>
   22fa0:	cmp	r0, #0
   22fa4:	movle	r3, #0
   22fa8:	movgt	r3, #1
   22fac:	mov	r0, r3
   22fb0:	pop	{r3, pc}
   22fb4:	mov	r0, #1
   22fb8:	pop	{r3, pc}
   22fbc:	push	{r4, r5, lr}
   22fc0:	subs	r5, r1, #0
   22fc4:	sub	sp, sp, #12
   22fc8:	mov	r4, r0
   22fcc:	blt	23000 <_ZdlPv@@Base+0x11d0>
   22fd0:	ldr	r1, [r4, #8]
   22fd4:	cmp	r5, r1
   22fd8:	ble	22ff4 <_ZdlPv@@Base+0x11c4>
   22fdc:	ldm	r4, {r0, r2}
   22fe0:	add	ip, r4, #8
   22fe4:	mov	r3, r5
   22fe8:	str	ip, [sp]
   22fec:	bl	22894 <_ZdlPv@@Base+0xa64>
   22ff0:	str	r0, [r4]
   22ff4:	str	r5, [r4, #4]
   22ff8:	add	sp, sp, #12
   22ffc:	pop	{r4, r5, pc}
   23000:	movw	r1, #32276	; 0x7e14
   23004:	mov	r0, #260	; 0x104
   23008:	movt	r1, #2
   2300c:	bl	1b474 <fputs@plt+0x1213c>
   23010:	b	22fd0 <_ZdlPv@@Base+0x11a0>
   23014:	mov	r3, #0
   23018:	str	r3, [r0, #4]
   2301c:	bx	lr
   23020:	push	{r4, lr}
   23024:	ldr	r4, [r0]
   23028:	cmp	r4, #0
   2302c:	beq	2304c <_ZdlPv@@Base+0x121c>
   23030:	ldr	r2, [r0, #4]
   23034:	mov	r0, r4
   23038:	bl	9308 <memchr@plt>
   2303c:	cmp	r0, #0
   23040:	beq	2304c <_ZdlPv@@Base+0x121c>
   23044:	rsb	r0, r4, r0
   23048:	pop	{r4, pc}
   2304c:	mvn	r0, #0
   23050:	pop	{r4, pc}
   23054:	push	{r3, r4, r5, lr}
   23058:	ldm	r0, {r5, lr}
   2305c:	cmp	lr, #0
   23060:	ble	230bc <_ZdlPv@@Base+0x128c>
   23064:	add	r4, r5, lr
   23068:	mov	r2, r5
   2306c:	mov	ip, #0
   23070:	ldrb	r1, [r2], #1
   23074:	cmp	r1, #0
   23078:	addeq	ip, ip, #1
   2307c:	cmp	r2, r4
   23080:	bne	23070 <_ZdlPv@@Base+0x1240>
   23084:	add	r0, lr, #1
   23088:	rsb	r0, ip, r0
   2308c:	bl	9200 <_Znaj@plt>
   23090:	mov	r3, r5
   23094:	mov	r1, r0
   23098:	ldrb	r2, [r3], #1
   2309c:	cmp	r2, #0
   230a0:	strbne	r2, [r1]
   230a4:	addne	r1, r1, #1
   230a8:	cmp	r3, r4
   230ac:	bne	23098 <_ZdlPv@@Base+0x1268>
   230b0:	mov	r3, #0
   230b4:	strb	r3, [r1]
   230b8:	pop	{r3, r4, r5, pc}
   230bc:	add	r0, lr, #1
   230c0:	bl	9200 <_Znaj@plt>
   230c4:	mov	r1, r0
   230c8:	b	230b0 <_ZdlPv@@Base+0x1280>
   230cc:	push	{r4, r5, r6, lr}
   230d0:	mov	r5, r0
   230d4:	ldr	r0, [r0, #4]
   230d8:	ldr	ip, [r5]
   230dc:	subs	r0, r0, #1
   230e0:	bmi	231b8 <_ZdlPv@@Base+0x1388>
   230e4:	ldrb	r3, [ip, r0]
   230e8:	cmp	r3, #32
   230ec:	mov	r3, r0
   230f0:	beq	23104 <_ZdlPv@@Base+0x12d4>
   230f4:	b	2317c <_ZdlPv@@Base+0x134c>
   230f8:	ldrb	r2, [ip, r3]
   230fc:	cmp	r2, #32
   23100:	bne	2317c <_ZdlPv@@Base+0x134c>
   23104:	subs	r3, r3, #1
   23108:	bcs	230f8 <_ZdlPv@@Base+0x12c8>
   2310c:	cmp	r3, r0
   23110:	mov	r4, ip
   23114:	popeq	{r4, r5, r6, pc}
   23118:	cmp	r3, #0
   2311c:	blt	23158 <_ZdlPv@@Base+0x1328>
   23120:	add	r3, r3, #1
   23124:	ldr	r0, [r5, #8]
   23128:	str	r3, [r5, #4]
   2312c:	bl	9200 <_Znaj@plt>
   23130:	mov	r1, r4
   23134:	ldr	r2, [r5, #4]
   23138:	mov	r6, r0
   2313c:	bl	9194 <memcpy@plt>
   23140:	ldr	r0, [r5]
   23144:	cmp	r0, #0
   23148:	beq	23150 <_ZdlPv@@Base+0x1320>
   2314c:	bl	9278 <_ZdaPv@plt>
   23150:	str	r6, [r5]
   23154:	pop	{r4, r5, r6, pc}
   23158:	cmp	ip, #0
   2315c:	mov	r4, #0
   23160:	str	r4, [r5, #4]
   23164:	popeq	{r4, r5, r6, pc}
   23168:	mov	r0, ip
   2316c:	bl	9278 <_ZdaPv@plt>
   23170:	str	r4, [r5]
   23174:	str	r4, [r5, #8]
   23178:	pop	{r4, r5, r6, pc}
   2317c:	cmp	r3, #0
   23180:	beq	231c0 <_ZdlPv@@Base+0x1390>
   23184:	ldrb	r2, [ip]
   23188:	cmp	r2, #32
   2318c:	bne	231d0 <_ZdlPv@@Base+0x13a0>
   23190:	add	r2, ip, #1
   23194:	ldrb	r1, [r2]
   23198:	mov	r4, r2
   2319c:	sub	r3, r3, #1
   231a0:	add	r2, r2, #1
   231a4:	cmp	r1, #32
   231a8:	beq	23194 <_ZdlPv@@Base+0x1364>
   231ac:	cmp	r3, r0
   231b0:	bne	23118 <_ZdlPv@@Base+0x12e8>
   231b4:	pop	{r4, r5, r6, pc}
   231b8:	mov	r3, r0
   231bc:	b	2310c <_ZdlPv@@Base+0x12dc>
   231c0:	cmp	r0, #0
   231c4:	popeq	{r4, r5, r6, pc}
   231c8:	mov	r4, ip
   231cc:	b	23120 <_ZdlPv@@Base+0x12f0>
   231d0:	cmp	r0, r3
   231d4:	bne	231c8 <_ZdlPv@@Base+0x1398>
   231d8:	pop	{r4, r5, r6, pc}
   231dc:	push	{r4, r5, r6, lr}
   231e0:	mov	r5, r1
   231e4:	ldm	r0, {r4, r6}
   231e8:	cmp	r6, #0
   231ec:	pople	{r4, r5, r6, pc}
   231f0:	add	r6, r4, r6
   231f4:	ldrb	r0, [r4], #1
   231f8:	mov	r1, r5
   231fc:	bl	92fc <_IO_putc@plt>
   23200:	cmp	r4, r6
   23204:	bne	231f4 <_ZdlPv@@Base+0x13c4>
   23208:	pop	{r4, r5, r6, pc}
   2320c:	push	{r4, r5, lr}
   23210:	movw	r4, #26868	; 0x68f4
   23214:	sub	sp, sp, #12
   23218:	movt	r4, #3
   2321c:	mov	r5, r0
   23220:	mov	r2, #12
   23224:	str	r1, [sp]
   23228:	mov	r0, r4
   2322c:	mov	r1, #1
   23230:	movw	r3, #21040	; 0x5230
   23234:	movt	r3, #2
   23238:	bl	92b4 <__sprintf_chk@plt>
   2323c:	mov	r0, r5
   23240:	mov	r1, r4
   23244:	bl	229a4 <_ZdlPv@@Base+0xb74>
   23248:	mov	r0, r5
   2324c:	add	sp, sp, #12
   23250:	pop	{r4, r5, pc}
   23254:	push	{r4, lr}
   23258:	subs	r4, r0, #0
   2325c:	beq	23278 <_ZdlPv@@Base+0x1448>
   23260:	bl	9170 <strlen@plt>
   23264:	add	r0, r0, #1
   23268:	bl	9200 <_Znaj@plt>
   2326c:	mov	r1, r4
   23270:	bl	91ac <strcpy@plt>
   23274:	pop	{r4, pc}
   23278:	mov	r0, r4
   2327c:	pop	{r4, pc}
   23280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23284:	movw	r9, #12328	; 0x3028
   23288:	movt	r9, #3
   2328c:	sub	sp, sp, #28
   23290:	subs	r5, r1, #0
   23294:	ldr	r3, [r9]
   23298:	str	r0, [sp, #4]
   2329c:	str	r2, [sp, #8]
   232a0:	str	r3, [sp, #20]
   232a4:	beq	2357c <_ZdlPv@@Base+0x174c>
   232a8:	ldrb	r8, [r5]
   232ac:	cmp	r8, #0
   232b0:	beq	2342c <_ZdlPv@@Base+0x15fc>
   232b4:	movw	r6, #26880	; 0x6900
   232b8:	movt	r6, #3
   232bc:	ldr	r4, [r6]
   232c0:	cmp	r4, #0
   232c4:	beq	235bc <_ZdlPv@@Base+0x178c>
   232c8:	ldrb	r2, [r5, #1]
   232cc:	cmp	r2, #0
   232d0:	beq	232f8 <_ZdlPv@@Base+0x14c8>
   232d4:	ldrb	r3, [r5, #2]
   232d8:	add	r8, r2, r8, lsl #7
   232dc:	add	r2, r5, #2
   232e0:	cmp	r3, #0
   232e4:	beq	2358c <_ZdlPv@@Base+0x175c>
   232e8:	add	r8, r3, r8, lsl #4
   232ec:	ldrb	r3, [r2, #1]!
   232f0:	cmp	r3, #0
   232f4:	bne	232e8 <_ZdlPv@@Base+0x14b8>
   232f8:	ldr	r3, [r6, #4]
   232fc:	mov	r0, r8
   23300:	mov	r1, r3
   23304:	str	r3, [sp, #12]
   23308:	str	r3, [sp]
   2330c:	bl	920c <__aeabi_uidivmod@plt>
   23310:	lsl	r1, r1, #2
   23314:	ldr	r2, [sp]
   23318:	add	fp, r4, r1
   2331c:	sub	r7, r2, #-1073741823	; 0xc0000001
   23320:	add	r7, r4, r7, lsl #2
   23324:	b	23348 <_ZdlPv@@Base+0x1518>
   23328:	mov	r0, r5
   2332c:	mov	r1, sl
   23330:	bl	9314 <strcmp@plt>
   23334:	cmp	r0, #0
   23338:	beq	23458 <_ZdlPv@@Base+0x1628>
   2333c:	cmp	fp, r4
   23340:	subne	fp, fp, #4
   23344:	moveq	fp, r7
   23348:	ldr	sl, [fp]
   2334c:	cmp	sl, #0
   23350:	bne	23328 <_ZdlPv@@Base+0x14f8>
   23354:	ldr	r2, [sp, #8]
   23358:	cmp	r2, #2
   2335c:	beq	2357c <_ZdlPv@@Base+0x174c>
   23360:	ldr	r3, [sp, #12]
   23364:	ldr	r2, [r6, #8]
   23368:	sub	r1, r3, #1
   2336c:	cmp	r1, r2
   23370:	ble	23464 <_ZdlPv@@Base+0x1634>
   23374:	vmov	s11, r3
   23378:	vldr	d7, [pc, #712]	; 23648 <_ZdlPv@@Base+0x1818>
   2337c:	vcvt.f64.s32	d6, s11
   23380:	vmov	s11, r2
   23384:	vmul.f64	d7, d6, d7
   23388:	vcvt.f64.s32	d6, s11
   2338c:	vcmpe.f64	d6, d7
   23390:	vmrs	APSR_nzcv, fpscr
   23394:	bge	23464 <_ZdlPv@@Base+0x1634>
   23398:	ldr	r3, [sp, #8]
   2339c:	add	r2, r2, #1
   233a0:	movw	r4, #26880	; 0x6900
   233a4:	str	r2, [r6, #8]
   233a8:	cmp	r3, #1
   233ac:	movt	r4, #3
   233b0:	beq	235ac <_ZdlPv@@Base+0x177c>
   233b4:	mov	r0, r5
   233b8:	bl	9170 <strlen@plt>
   233bc:	ldr	r2, [r4, #12]
   233c0:	cmp	r2, #0
   233c4:	add	r7, r0, #1
   233c8:	beq	233dc <_ZdlPv@@Base+0x15ac>
   233cc:	ldr	r1, [r4, #16]
   233d0:	cmp	r7, r1
   233d4:	movle	r0, r2
   233d8:	ble	233f8 <_ZdlPv@@Base+0x15c8>
   233dc:	cmp	r7, #1024	; 0x400
   233e0:	movge	r0, r7
   233e4:	movlt	r0, #1024	; 0x400
   233e8:	str	r0, [r6, #16]
   233ec:	bl	9200 <_Znaj@plt>
   233f0:	mov	r2, r0
   233f4:	str	r2, [r6, #12]
   233f8:	mov	r1, r5
   233fc:	bl	91ac <strcpy@plt>
   23400:	ldr	r2, [r6, #12]
   23404:	ldr	r3, [sp, #4]
   23408:	ldr	r1, [r6, #16]
   2340c:	str	r2, [fp]
   23410:	str	r2, [r3]
   23414:	rsb	r1, r7, r1
   23418:	ldr	r3, [r6, #12]
   2341c:	str	r1, [r6, #16]
   23420:	add	r7, r3, r7
   23424:	str	r7, [r6, #12]
   23428:	b	2343c <_ZdlPv@@Base+0x160c>
   2342c:	ldr	r2, [sp, #4]
   23430:	movw	r3, #19852	; 0x4d8c
   23434:	movt	r3, #2
   23438:	str	r3, [r2]
   2343c:	ldr	r2, [sp, #20]
   23440:	ldr	r3, [r9]
   23444:	ldr	r0, [sp, #4]
   23448:	cmp	r2, r3
   2344c:	bne	23640 <_ZdlPv@@Base+0x1810>
   23450:	add	sp, sp, #28
   23454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23458:	ldr	r3, [sp, #4]
   2345c:	str	sl, [r3]
   23460:	b	2343c <_ZdlPv@@Base+0x160c>
   23464:	ldr	r2, [sp]
   23468:	movw	r3, #502	; 0x1f6
   2346c:	cmp	r2, r3
   23470:	bls	23620 <_ZdlPv@@Base+0x17f0>
   23474:	ldr	fp, [pc, #468]	; 23650 <_ZdlPv@@Base+0x1820>
   23478:	ldr	r0, [fp, #4]!
   2347c:	ldr	r3, [sp]
   23480:	cmp	r0, r3
   23484:	bhi	234bc <_ZdlPv@@Base+0x168c>
   23488:	cmp	r0, #0
   2348c:	bne	23478 <_ZdlPv@@Base+0x1648>
   23490:	movw	r1, #23584	; 0x5c20
   23494:	movt	r1, #3
   23498:	movw	r0, #32356	; 0x7e64
   2349c:	movt	r0, #2
   234a0:	mov	r3, r1
   234a4:	mov	r2, r1
   234a8:	bl	1c848 <fputs@plt+0x13510>
   234ac:	ldr	r0, [fp, #4]!
   234b0:	ldr	r3, [sp]
   234b4:	cmp	r0, r3
   234b8:	bls	23488 <_ZdlPv@@Base+0x1658>
   234bc:	cmp	r0, #532676608	; 0x1fc00000
   234c0:	str	r0, [r6, #4]
   234c4:	lslls	r0, r0, #2
   234c8:	mov	r3, #0
   234cc:	mvnhi	r0, #0
   234d0:	str	r3, [r6, #8]
   234d4:	bl	9200 <_Znaj@plt>
   234d8:	ldr	r2, [r6, #4]
   234dc:	cmp	r2, #0
   234e0:	movgt	r3, #0
   234e4:	str	r0, [r6]
   234e8:	movgt	r1, r3
   234ec:	bgt	234f8 <_ZdlPv@@Base+0x16c8>
   234f0:	b	23520 <_ZdlPv@@Base+0x16f0>
   234f4:	ldr	r0, [r6]
   234f8:	str	r1, [r0, r3, lsl #2]
   234fc:	add	r3, r3, #1
   23500:	cmp	r3, r2
   23504:	bne	234f4 <_ZdlPv@@Base+0x16c4>
   23508:	cmp	r7, r4
   2350c:	bcc	23528 <_ZdlPv@@Base+0x16f8>
   23510:	ldr	r1, [r7], #-4
   23514:	add	r0, sp, #16
   23518:	mov	r2, #1
   2351c:	bl	23280 <_ZdlPv@@Base+0x1450>
   23520:	cmp	r7, r4
   23524:	bcs	23510 <_ZdlPv@@Base+0x16e0>
   23528:	cmp	r4, #0
   2352c:	beq	23538 <_ZdlPv@@Base+0x1708>
   23530:	mov	r0, r4
   23534:	bl	9278 <_ZdaPv@plt>
   23538:	ldr	r7, [r6, #4]
   2353c:	mov	r0, r8
   23540:	ldr	r4, [r6]
   23544:	mov	r1, r7
   23548:	sub	r7, r7, #-1073741823	; 0xc0000001
   2354c:	bl	920c <__aeabi_uidivmod@plt>
   23550:	add	r7, r4, r7, lsl #2
   23554:	add	fp, r4, r1, lsl #2
   23558:	b	23568 <_ZdlPv@@Base+0x1738>
   2355c:	cmp	fp, r4
   23560:	subne	fp, fp, #4
   23564:	moveq	fp, r7
   23568:	ldr	r3, [fp]
   2356c:	cmp	r3, #0
   23570:	bne	2355c <_ZdlPv@@Base+0x172c>
   23574:	ldr	r2, [r6, #8]
   23578:	b	23398 <_ZdlPv@@Base+0x1568>
   2357c:	ldr	r2, [sp, #4]
   23580:	mov	r3, #0
   23584:	str	r3, [r2]
   23588:	b	2343c <_ZdlPv@@Base+0x160c>
   2358c:	ldr	r2, [r6, #4]
   23590:	mov	r0, r8
   23594:	mov	r1, r2
   23598:	str	r2, [sp, #12]
   2359c:	str	r2, [sp]
   235a0:	bl	920c <__aeabi_uidivmod@plt>
   235a4:	lsl	r1, r1, #2
   235a8:	b	23314 <_ZdlPv@@Base+0x14e4>
   235ac:	ldr	r2, [sp, #4]
   235b0:	str	r5, [fp]
   235b4:	str	r5, [r2]
   235b8:	b	2343c <_ZdlPv@@Base+0x160c>
   235bc:	mov	r0, #404	; 0x194
   235c0:	mov	r3, #101	; 0x65
   235c4:	str	r3, [r6, #4]
   235c8:	bl	9200 <_Znaj@plt>
   235cc:	ldr	sl, [r6, #4]
   235d0:	cmp	sl, #0
   235d4:	str	r0, [r6]
   235d8:	ble	23638 <_ZdlPv@@Base+0x1808>
   235dc:	mov	r3, r4
   235e0:	b	235e8 <_ZdlPv@@Base+0x17b8>
   235e4:	ldr	r0, [r6]
   235e8:	str	r3, [r0, r4, lsl #2]
   235ec:	add	r4, r4, #1
   235f0:	cmp	r4, sl
   235f4:	bne	235e4 <_ZdlPv@@Base+0x17b4>
   235f8:	ldr	r4, [r6]
   235fc:	mov	r3, #0
   23600:	str	r3, [r6, #8]
   23604:	ldrb	r8, [r5]
   23608:	cmp	r8, r3
   2360c:	bne	232c8 <_ZdlPv@@Base+0x1498>
   23610:	str	sl, [sp]
   23614:	mov	r1, r8
   23618:	str	sl, [sp, #12]
   2361c:	b	23314 <_ZdlPv@@Base+0x14e4>
   23620:	movw	r2, #503	; 0x1f7
   23624:	mov	r3, #0
   23628:	str	r2, [r6, #4]
   2362c:	movw	r0, #2012	; 0x7dc
   23630:	str	r3, [r6, #8]
   23634:	b	234d4 <_ZdlPv@@Base+0x16a4>
   23638:	mov	r4, r0
   2363c:	b	235fc <_ZdlPv@@Base+0x17cc>
   23640:	bl	923c <__stack_chk_fail@plt>
   23644:	nop	{0}
   23648:	teqcc	r3, #-872415232	; 0xcc000000
   2364c:	svccc	0x00d33333
   23650:	andeq	r7, r2, r4, lsr #28
   23654:	push	{r4, r5, r6, r7, lr}
   23658:	movw	r4, #12328	; 0x3028
   2365c:	movt	r4, #3
   23660:	sub	sp, sp, #12
   23664:	mov	r6, r1
   23668:	mov	r7, r0
   2366c:	ldr	r3, [r4]
   23670:	str	r3, [sp, #4]
   23674:	bl	9170 <strlen@plt>
   23678:	mov	r5, r0
   2367c:	mov	r0, r6
   23680:	bl	9170 <strlen@plt>
   23684:	add	r0, r5, r0
   23688:	add	r0, r0, #1
   2368c:	bl	9200 <_Znaj@plt>
   23690:	mov	r1, r7
   23694:	mov	r5, r0
   23698:	bl	90f8 <stpcpy@plt>
   2369c:	mov	r1, r6
   236a0:	bl	91ac <strcpy@plt>
   236a4:	mov	r1, r5
   236a8:	mov	r0, sp
   236ac:	mov	r2, #0
   236b0:	bl	23280 <_ZdlPv@@Base+0x1450>
   236b4:	cmp	r5, #0
   236b8:	beq	236c4 <_ZdlPv@@Base+0x1894>
   236bc:	mov	r0, r5
   236c0:	bl	9278 <_ZdaPv@plt>
   236c4:	ldr	r2, [sp, #4]
   236c8:	ldr	r3, [r4]
   236cc:	ldr	r0, [sp]
   236d0:	cmp	r2, r3
   236d4:	bne	236e0 <_ZdlPv@@Base+0x18b0>
   236d8:	add	sp, sp, #12
   236dc:	pop	{r4, r5, r6, r7, pc}
   236e0:	bl	923c <__stack_chk_fail@plt>
   236e4:	nop	{0}
   236e8:	movw	r3, #26912	; 0x6920
   236ec:	movt	r3, #3
   236f0:	push	{r4, lr}
   236f4:	mov	r4, r0
   236f8:	ldr	r0, [r3]
   236fc:	cmp	r0, #0
   23700:	beq	23708 <_ZdlPv@@Base+0x18d8>
   23704:	bl	9278 <_ZdaPv@plt>
   23708:	mov	r0, r4
   2370c:	pop	{r4, pc}
   23710:	movw	r3, #26912	; 0x6920
   23714:	movt	r3, #3
   23718:	push	{r4, r5, r6, r7, lr}
   2371c:	movw	r6, #12328	; 0x3028
   23720:	movt	r6, #3
   23724:	ldr	r4, [r3, #4]
   23728:	sub	sp, sp, #44	; 0x2c
   2372c:	mov	r7, r0
   23730:	ldr	r3, [r6]
   23734:	cmp	r4, #0
   23738:	str	r3, [sp, #36]	; 0x24
   2373c:	bne	23768 <_ZdlPv@@Base+0x1938>
   23740:	b	237bc <_ZdlPv@@Base+0x198c>
   23744:	ldm	r4, {r0, r5}
   23748:	cmp	r0, #0
   2374c:	beq	23754 <_ZdlPv@@Base+0x1924>
   23750:	bl	9278 <_ZdaPv@plt>
   23754:	mov	r0, r4
   23758:	bl	21e30 <_ZdlPv@@Base>
   2375c:	cmp	r5, #0
   23760:	beq	237bc <_ZdlPv@@Base+0x198c>
   23764:	mov	r4, r5
   23768:	ldr	r0, [r4]
   2376c:	bl	9188 <unlink@plt>
   23770:	cmp	r0, #0
   23774:	bge	23744 <_ZdlPv@@Base+0x1914>
   23778:	ldr	r1, [r4]
   2377c:	mov	r0, sp
   23780:	bl	1c344 <fputs@plt+0x1300c>
   23784:	bl	932c <__errno_location@plt>
   23788:	ldr	r0, [r0]
   2378c:	bl	9050 <strerror@plt>
   23790:	mov	r1, r0
   23794:	add	r0, sp, #16
   23798:	bl	1c344 <fputs@plt+0x1300c>
   2379c:	movw	r0, #32376	; 0x7e78
   237a0:	movw	r3, #23584	; 0x5c20
   237a4:	movt	r0, #2
   237a8:	movt	r3, #3
   237ac:	mov	r1, sp
   237b0:	add	r2, sp, #16
   237b4:	bl	1c7e8 <fputs@plt+0x134b0>
   237b8:	b	23744 <_ZdlPv@@Base+0x1914>
   237bc:	ldr	r2, [sp, #36]	; 0x24
   237c0:	mov	r0, r7
   237c4:	ldr	r3, [r6]
   237c8:	cmp	r2, r3
   237cc:	bne	237d8 <_ZdlPv@@Base+0x19a8>
   237d0:	add	sp, sp, #44	; 0x2c
   237d4:	pop	{r4, r5, r6, r7, pc}
   237d8:	bl	923c <__stack_chk_fail@plt>
   237dc:	push	{r4, r5, r6, r7, r8, lr}
   237e0:	mov	r8, r0
   237e4:	movw	r0, #32416	; 0x7ea0
   237e8:	movt	r0, #2
   237ec:	bl	90bc <getenv@plt>
   237f0:	subs	r6, r0, #0
   237f4:	beq	238e4 <_ZdlPv@@Base+0x1ab4>
   237f8:	mov	r0, r6
   237fc:	bl	9170 <strlen@plt>
   23800:	sub	r2, r0, #1
   23804:	add	r7, r0, #1
   23808:	mov	r5, r0
   2380c:	movw	r4, #27172	; 0x6a24
   23810:	movt	r4, #2
   23814:	ldrb	r1, [r6, r2]
   23818:	mov	r0, r4
   2381c:	bl	90e0 <strchr@plt>
   23820:	cmp	r0, #0
   23824:	beq	238c4 <_ZdlPv@@Base+0x1a94>
   23828:	mov	r0, r7
   2382c:	mov	r7, r5
   23830:	bl	9200 <_Znaj@plt>
   23834:	mov	r1, r6
   23838:	mov	r5, r0
   2383c:	bl	91ac <strcpy@plt>
   23840:	mov	r0, r5
   23844:	bl	23c18 <_ZdlPv@@Base+0x1de8>
   23848:	cmp	r0, #14
   2384c:	bhi	238ac <_ZdlPv@@Base+0x1a7c>
   23850:	movw	r4, #26912	; 0x6920
   23854:	movt	r4, #3
   23858:	movw	r6, #19852	; 0x4d8c
   2385c:	movt	r6, #2
   23860:	mov	r3, #1
   23864:	str	r3, [r4, #8]
   23868:	mov	r3, #0
   2386c:	add	r0, r3, r7
   23870:	str	r0, [r4, #12]
   23874:	add	r0, r0, #1
   23878:	bl	9200 <_Znaj@plt>
   2387c:	mov	r1, r5
   23880:	str	r0, [r4]
   23884:	bl	91ac <strcpy@plt>
   23888:	ldr	r0, [r4]
   2388c:	mov	r1, r6
   23890:	bl	926c <strcat@plt>
   23894:	cmp	r5, #0
   23898:	beq	238a4 <_ZdlPv@@Base+0x1a74>
   2389c:	mov	r0, r5
   238a0:	bl	9278 <_ZdaPv@plt>
   238a4:	mov	r0, r8
   238a8:	pop	{r4, r5, r6, r7, r8, pc}
   238ac:	movw	r6, #32408	; 0x7e98
   238b0:	movw	r4, #26912	; 0x6920
   238b4:	movt	r6, #2
   238b8:	movt	r4, #3
   238bc:	mov	r3, #5
   238c0:	b	2386c <_ZdlPv@@Base+0x1a3c>
   238c4:	add	r0, r5, #2
   238c8:	bl	9200 <_Znaj@plt>
   238cc:	mov	r1, r6
   238d0:	mov	r5, r0
   238d4:	bl	90f8 <stpcpy@plt>
   238d8:	ldrh	r3, [r4]
   238dc:	strh	r3, [r0]
   238e0:	b	23840 <_ZdlPv@@Base+0x1a10>
   238e4:	movw	r0, #32432	; 0x7eb0
   238e8:	movt	r0, #2
   238ec:	bl	90bc <getenv@plt>
   238f0:	subs	r6, r0, #0
   238f4:	bne	237f8 <_ZdlPv@@Base+0x19c8>
   238f8:	movw	r6, #32400	; 0x7e90
   238fc:	mov	r7, #5
   23900:	movt	r6, #2
   23904:	mov	r2, #3
   23908:	mov	r5, #4
   2390c:	b	2380c <_ZdlPv@@Base+0x19dc>
   23910:	push	{r3, r4, r5, r6, r7, lr}
   23914:	movw	r5, #26912	; 0x6920
   23918:	movt	r5, #3
   2391c:	ldr	r6, [r5, #8]
   23920:	cmp	r6, #0
   23924:	movne	r6, r1
   23928:	moveq	r6, r0
   2392c:	cmp	r6, #0
   23930:	beq	239a4 <_ZdlPv@@Base+0x1b74>
   23934:	mov	r0, r6
   23938:	bl	9170 <strlen@plt>
   2393c:	mov	r7, r0
   23940:	ldr	r0, [r5, #12]
   23944:	add	r0, r0, #7
   23948:	add	r0, r0, r7
   2394c:	bl	9200 <_Znaj@plt>
   23950:	ldr	r1, [r5]
   23954:	mov	r4, r0
   23958:	bl	90f8 <stpcpy@plt>
   2395c:	cmp	r7, #0
   23960:	ble	2396c <_ZdlPv@@Base+0x1b3c>
   23964:	mov	r1, r6
   23968:	bl	91ac <strcpy@plt>
   2396c:	mov	r0, r4
   23970:	bl	9170 <strlen@plt>
   23974:	movw	r3, #32440	; 0x7eb8
   23978:	movt	r3, #2
   2397c:	ldrh	ip, [r3, #4]
   23980:	add	r2, r4, r0
   23984:	mov	r1, r0
   23988:	ldr	r0, [r3]
   2398c:	ldrb	r3, [r3, #6]
   23990:	str	r0, [r4, r1]
   23994:	mov	r0, r4
   23998:	strh	ip, [r2, #4]
   2399c:	strb	r3, [r2, #6]
   239a0:	pop	{r3, r4, r5, r6, r7, pc}
   239a4:	ldr	r0, [r5, #12]
   239a8:	add	r0, r0, #7
   239ac:	bl	9200 <_Znaj@plt>
   239b0:	ldr	r1, [r5]
   239b4:	mov	r4, r0
   239b8:	bl	91ac <strcpy@plt>
   239bc:	b	2396c <_ZdlPv@@Base+0x1b3c>
   239c0:	push	{r4, r5, r6, r7, r8, r9, lr}
   239c4:	movw	r4, #12328	; 0x3028
   239c8:	movt	r4, #3
   239cc:	sub	sp, sp, #28
   239d0:	mov	r7, r0
   239d4:	mov	r0, r1
   239d8:	ldr	ip, [r4]
   239dc:	mov	r1, r2
   239e0:	mov	r8, r3
   239e4:	str	ip, [sp, #20]
   239e8:	bl	23910 <_ZdlPv@@Base+0x1ae0>
   239ec:	mov	r5, r0
   239f0:	bl	932c <__errno_location@plt>
   239f4:	mov	r3, #0
   239f8:	mov	r6, r0
   239fc:	mov	r0, r5
   23a00:	str	r3, [r6]
   23a04:	bl	914c <mkstemp@plt>
   23a08:	subs	r9, r0, #0
   23a0c:	blt	23abc <_ZdlPv@@Base+0x1c8c>
   23a10:	mov	r0, r9
   23a14:	mov	r3, #0
   23a18:	movw	r1, #32484	; 0x7ee4
   23a1c:	str	r3, [r6]
   23a20:	movt	r1, #2
   23a24:	bl	91e8 <fdopen@plt>
   23a28:	subs	r9, r0, #0
   23a2c:	beq	23af0 <_ZdlPv@@Base+0x1cc0>
   23a30:	cmp	r8, #0
   23a34:	bne	23a60 <_ZdlPv@@Base+0x1c30>
   23a38:	cmp	r7, #0
   23a3c:	strne	r5, [r7]
   23a40:	beq	23aa8 <_ZdlPv@@Base+0x1c78>
   23a44:	ldr	r2, [sp, #20]
   23a48:	mov	r0, r9
   23a4c:	ldr	r3, [r4]
   23a50:	cmp	r2, r3
   23a54:	bne	23b24 <_ZdlPv@@Base+0x1cf4>
   23a58:	add	sp, sp, #28
   23a5c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23a60:	mov	r0, r5
   23a64:	bl	9170 <strlen@plt>
   23a68:	add	r0, r0, #1
   23a6c:	bl	9200 <_Znaj@plt>
   23a70:	mov	r1, r5
   23a74:	mov	r6, r0
   23a78:	bl	91ac <strcpy@plt>
   23a7c:	mov	r0, #8
   23a80:	bl	21de0 <_Znwj@@Base>
   23a84:	movw	r3, #26912	; 0x6920
   23a88:	movt	r3, #3
   23a8c:	cmp	r7, #0
   23a90:	ldr	r2, [r3, #4]
   23a94:	str	r6, [r0]
   23a98:	str	r2, [r0, #4]
   23a9c:	str	r0, [r3, #4]
   23aa0:	strne	r5, [r7]
   23aa4:	bne	23a44 <_ZdlPv@@Base+0x1c14>
   23aa8:	cmp	r5, #0
   23aac:	beq	23a44 <_ZdlPv@@Base+0x1c14>
   23ab0:	mov	r0, r5
   23ab4:	bl	9278 <_ZdaPv@plt>
   23ab8:	b	23a44 <_ZdlPv@@Base+0x1c14>
   23abc:	ldr	r0, [r6]
   23ac0:	bl	9050 <strerror@plt>
   23ac4:	mov	r1, r0
   23ac8:	mov	r0, sp
   23acc:	bl	1c344 <fputs@plt+0x1300c>
   23ad0:	movw	r2, #23584	; 0x5c20
   23ad4:	movt	r2, #3
   23ad8:	mov	r1, sp
   23adc:	movw	r0, #32448	; 0x7ec0
   23ae0:	movt	r0, #2
   23ae4:	mov	r3, r2
   23ae8:	bl	1c848 <fputs@plt+0x13510>
   23aec:	b	23a10 <_ZdlPv@@Base+0x1be0>
   23af0:	ldr	r0, [r6]
   23af4:	bl	9050 <strerror@plt>
   23af8:	mov	r1, r0
   23afc:	mov	r0, sp
   23b00:	bl	1c344 <fputs@plt+0x1300c>
   23b04:	movw	r2, #23584	; 0x5c20
   23b08:	movt	r2, #3
   23b0c:	mov	r1, sp
   23b10:	movw	r0, #32488	; 0x7ee8
   23b14:	movt	r0, #2
   23b18:	mov	r3, r2
   23b1c:	bl	1c848 <fputs@plt+0x13510>
   23b20:	b	23a30 <_ZdlPv@@Base+0x1c00>
   23b24:	bl	923c <__stack_chk_fail@plt>
   23b28:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   23b2c:	ldrb	r3, [r0]
   23b30:	cmp	r3, #117	; 0x75
   23b34:	bne	23bec <_ZdlPv@@Base+0x1dbc>
   23b38:	add	sl, r0, #1
   23b3c:	movw	r4, #21532	; 0x541c
   23b40:	movw	r5, #21276	; 0x531c
   23b44:	movw	r7, #20764	; 0x511c
   23b48:	movw	r6, #65535	; 0xffff
   23b4c:	movt	r4, #3
   23b50:	movt	r5, #3
   23b54:	movt	r7, #3
   23b58:	movt	r6, #16
   23b5c:	mov	r8, sl
   23b60:	mov	r1, r8
   23b64:	mov	ip, #0
   23b68:	ldrb	r9, [r1], #1
   23b6c:	mov	r3, r9
   23b70:	b	23bb4 <_ZdlPv@@Base+0x1d84>
   23b74:	ldrb	r0, [r5, r3]
   23b78:	cmp	r0, #0
   23b7c:	addne	ip, fp, ip, lsl #4
   23b80:	bne	23b94 <_ZdlPv@@Base+0x1d64>
   23b84:	ldrb	r0, [r7, r3]
   23b88:	add	ip, r2, ip, lsl #4
   23b8c:	cmp	r0, #0
   23b90:	beq	23bc8 <_ZdlPv@@Base+0x1d98>
   23b94:	cmp	ip, r6
   23b98:	mov	r0, r1
   23b9c:	bgt	23bec <_ZdlPv@@Base+0x1dbc>
   23ba0:	ldrb	r2, [r1], #1
   23ba4:	cmp	r2, #0
   23ba8:	cmpne	r2, #95	; 0x5f
   23bac:	mov	r3, r2
   23bb0:	beq	23bd0 <_ZdlPv@@Base+0x1da0>
   23bb4:	ldrb	r0, [r4, r3]
   23bb8:	sub	fp, r3, #48	; 0x30
   23bbc:	sub	r2, r3, #55	; 0x37
   23bc0:	cmp	r0, #0
   23bc4:	bne	23b74 <_ZdlPv@@Base+0x1d44>
   23bc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   23bcc:	bx	lr
   23bd0:	sub	r3, ip, #55296	; 0xd800
   23bd4:	cmp	r3, #2048	; 0x800
   23bd8:	bcc	23bec <_ZdlPv@@Base+0x1dbc>
   23bdc:	cmp	ip, #65536	; 0x10000
   23be0:	blt	23bf8 <_ZdlPv@@Base+0x1dc8>
   23be4:	cmp	r9, #48	; 0x30
   23be8:	bne	23c04 <_ZdlPv@@Base+0x1dd4>
   23bec:	mov	r0, #0
   23bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   23bf4:	bx	lr
   23bf8:	rsb	r8, r8, r0
   23bfc:	cmp	r8, #4
   23c00:	bne	23bec <_ZdlPv@@Base+0x1dbc>
   23c04:	cmp	r2, #0
   23c08:	addne	r8, r0, #1
   23c0c:	bne	23b60 <_ZdlPv@@Base+0x1d30>
   23c10:	mov	r0, sl
   23c14:	b	23bc8 <_ZdlPv@@Base+0x1d98>
   23c18:	mov	r1, #3
   23c1c:	b	9290 <pathconf@plt>
   23c20:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   23c24:	mov	r7, r0
   23c28:	ldr	r6, [pc, #76]	; 23c7c <_ZdlPv@@Base+0x1e4c>
   23c2c:	mov	r8, r1
   23c30:	ldr	r5, [pc, #72]	; 23c80 <_ZdlPv@@Base+0x1e50>
   23c34:	mov	r9, r2
   23c38:	add	r6, pc, r6
   23c3c:	bl	9030 <strerror@plt-0x20>
   23c40:	add	r5, pc, r5
   23c44:	rsb	r6, r5, r6
   23c48:	asrs	r6, r6, #2
   23c4c:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   23c50:	sub	r5, r5, #4
   23c54:	mov	r4, #0
   23c58:	add	r4, r4, #1
   23c5c:	ldr	r3, [r5, #4]!
   23c60:	mov	r0, r7
   23c64:	mov	r1, r8
   23c68:	mov	r2, r9
   23c6c:	blx	r3
   23c70:	cmp	r4, r6
   23c74:	bne	23c58 <_ZdlPv@@Base+0x1e28>
   23c78:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   23c7c:			; <UNDEFINED> instruction: 0x0000e2b0
   23c80:	andeq	lr, r0, r8, ror #4
   23c84:	bx	lr

Disassembly of section .fini:

00023c88 <.fini>:
   23c88:	push	{r3, lr}
   23c8c:	pop	{r3, pc}
