Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Conejito/Windows/Escuela/ArquitecturaDeComputadoras/Practicas Chidas Chidas/Practica7Pila/tb_Pila_isim_beh.exe -prj E:/Conejito/Windows/Escuela/ArquitecturaDeComputadoras/Practicas Chidas Chidas/Practica7Pila/tb_Pila_beh.prj work.tb_Pila 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Conejito/Windows/Escuela/ArquitecturaDeComputadoras/Practicas Chidas Chidas/Practica7Pila/Pila.vhd" into library work
Parsing VHDL file "E:/Conejito/Windows/Escuela/ArquitecturaDeComputadoras/Practicas Chidas Chidas/Practica7Pila/tb_Pila.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package textio
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture practica7 of entity Pila [\Pila(16)\]
Compiling architecture practica7 of entity tb_pila
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable E:/Conejito/Windows/Escuela/ArquitecturaDeComputadoras/Practicas Chidas Chidas/Practica7Pila/tb_Pila_isim_beh.exe
Fuse Memory Usage: 34636 KB
Fuse CPU Usage: 1359 ms
