Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : SCC_4LC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:43:20 2023
****************************************


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U1108/X (STP_NR2_8)                  0.0129106641
                                                  0.4186539650 r
  U792/X (STP_INV_S_10)                0.0112804174
                                                  0.4299343824 f
  U582/X (STP_NR2_1)                   0.0156536400
                                                  0.4455880225 r
  U1280/X (STP_EN2_S_2)                0.0376966000
                                                  0.4832846224 f
  message[11] (out)                    0.0000000000
                                                  0.4832846224 f
  data arrival time                               0.4832846224

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4832846224
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0832846165


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U1124/X (STP_AOI22_5)                0.0141685009
                                                  0.4468409717 r
  U1136/X (STP_EN2_S_2)                0.0363003016
                                                  0.4831412733 f
  message[17] (out)                    0.0000000000
                                                  0.4831412733 f
  data arrival time                               0.4831412733

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4831412733
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0831412673


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U943/X (STP_NR2_G_12)                0.0185204446
                                                  0.4046930671 r
  U600/X (STP_ND2_S_7)                 0.0195440948
                                                  0.4242371619 f
  U1074/X (STP_INV_2)                  0.0094498694
                                                  0.4336870313 r
  U740/X (STP_ND2_G_2)                 0.0130254030
                                                  0.4467124343 f
  U890/X (STP_EO2_S_0P5)               0.0363821983
                                                  0.4830946326 r
  message[2] (out)                     0.0000000000
                                                  0.4830946326 r
  data arrival time                               0.4830946326

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4830946326
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0830946267


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[15]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1026/X (STP_EN3_3)                  0.0650406629
                                                  0.1219966039 r
  U1145/X (STP_EN2_6)                  0.0419179574
                                                  0.1639145613 f
  U753/X (STP_EN3_3)                   0.0696702749
                                                  0.2335848361 f
  U832/X (STP_BUF_S_20)                0.0285643488
                                                  0.2621491849 f
  U1256/X (STP_NR2_G_6)                0.0191941857
                                                  0.2813433707 r
  U964/X (STP_ND2_5)                   0.0230440497
                                                  0.3043874204 f
  U659/X (STP_INV_2)                   0.0113069415
                                                  0.3156943619 r
  U1054/X (STP_OAI21_3)                0.0182237923
                                                  0.3339181542 f
  U1071/X (STP_ND2_S_7)                0.0183576345
                                                  0.3522757888 r
  U1100/X (STP_NR3_G_12)               0.0152479410
                                                  0.3675237298 f
  U944/X (STP_ND2_S_24)                0.0195185244
                                                  0.3870422542 r
  U1036/X (STP_ND2_S_24)               0.0156483650
                                                  0.4026906192 f
  U598/X (STP_ND2_9)                   0.0104422271
                                                  0.4131328464 r
  U990/X (STP_ND2_S_16)                0.0141415596
                                                  0.4272744060 f
  U1096/X (STP_NR3_G_2)                0.0184105039
                                                  0.4456849098 r
  U1105/X (STP_EN2_S_2)                0.0373541713
                                                  0.4830390811 f
  message[15] (out)                    0.0000000000
                                                  0.4830390811 f
  data arrival time                               0.4830390811

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4830390811
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0830390751


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[41]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U607/X (STP_NR2_G_5)                 0.0191551149
                                                  0.4076987207 r
  U970/X (STP_ND2_S_16)                0.0174648166
                                                  0.4251635373 f
  U583/X (STP_AOI22_2)                 0.0201290548
                                                  0.4452925920 r
  U1172/X (STP_EN2_S_2)                0.0377213955
                                                  0.4830139875 f
  message[41] (out)                    0.0000000000
                                                  0.4830139875 f
  data arrival time                               0.4830139875

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4830139875
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0830139816


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U936/X (STP_INV_S_10)                0.0128067434
                                                  0.2768969536 r
  U827/X (STP_BUF_5)                   0.0196835697
                                                  0.2965805233 r
  U1133/X (STP_NR3_G_8)                0.0087288916
                                                  0.3053094149 f
  U637/X (STP_ND2_S_5)                 0.0102504790
                                                  0.3155598938 r
  U924/X (STP_ND2_S_5)                 0.0112722516
                                                  0.3268321455 f
  U1157/X (STP_NR3_G_4)                0.0150226653
                                                  0.3418548107 r
  U776/X (STP_ND4_MM_8)                0.0249294341
                                                  0.3667842448 f
  U1038/X (STP_BUF_S_8)                0.0272674263
                                                  0.3940516710 f
  U1103/X (STP_NR3_G_8)                0.0174506307
                                                  0.4115023017 r
  U859/X (STP_NR2_G_12)                0.0131026804
                                                  0.4246049821 f
  U989/X (STP_NR3_G_2)                 0.0210183859
                                                  0.4456233680 r
  U1106/X (STP_EN2_S_2)                0.0373745263
                                                  0.4829978943 f
  message[47] (out)                    0.0000000000
                                                  0.4829978943 f
  data arrival time                               0.4829978943

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4829978943
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0829978883


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[56]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U936/X (STP_INV_S_10)                0.0128067434
                                                  0.2768969536 r
  U827/X (STP_BUF_5)                   0.0196835697
                                                  0.2965805233 r
  U1133/X (STP_NR3_G_8)                0.0087288916
                                                  0.3053094149 f
  U637/X (STP_ND2_S_5)                 0.0102504790
                                                  0.3155598938 r
  U924/X (STP_ND2_S_5)                 0.0112722516
                                                  0.3268321455 f
  U1157/X (STP_NR3_G_4)                0.0150226653
                                                  0.3418548107 r
  U776/X (STP_ND4_MM_8)                0.0249294341
                                                  0.3667842448 f
  U831/X (STP_AN2_7)                   0.0239514709
                                                  0.3907357156 f
  U810/X (STP_ND2_5)                   0.0072780550
                                                  0.3980137706 r
  U806/X (STP_INV_4)                   0.0093331337
                                                  0.4073469043 f
  U809/X (STP_NR2_6)                   0.0119240582
                                                  0.4192709625 r
  U1091/X (STP_NR2_8)                  0.0127425194
                                                  0.4320134819 f
  U1222/X (STP_ND2_S_2)                0.0148811042
                                                  0.4468945861 r
  U1286/X (STP_EN2_S_2)                0.0360630751
                                                  0.4829576612 f
  message[56] (out)                    0.0000000000
                                                  0.4829576612 f
  data arrival time                               0.4829576612

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4829576612
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0829576552


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U936/X (STP_INV_S_10)                0.0128067434
                                                  0.2768969536 r
  U827/X (STP_BUF_5)                   0.0196835697
                                                  0.2965805233 r
  U1133/X (STP_NR3_G_8)                0.0087288916
                                                  0.3053094149 f
  U637/X (STP_ND2_S_5)                 0.0102504790
                                                  0.3155598938 r
  U924/X (STP_ND2_S_5)                 0.0112722516
                                                  0.3268321455 f
  U1157/X (STP_NR3_G_4)                0.0150226653
                                                  0.3418548107 r
  U776/X (STP_ND4_MM_8)                0.0249294341
                                                  0.3667842448 f
  U831/X (STP_AN2_7)                   0.0239514709
                                                  0.3907357156 f
  U810/X (STP_ND2_5)                   0.0072780550
                                                  0.3980137706 r
  U806/X (STP_INV_4)                   0.0093331337
                                                  0.4073469043 f
  U809/X (STP_NR2_6)                   0.0119240582
                                                  0.4192709625 r
  U1091/X (STP_NR2_8)                  0.0127425194
                                                  0.4320134819 f
  U1223/X (STP_ND2_S_2)                0.0148811042
                                                  0.4468945861 r
  U1285/X (STP_EN2_S_2)                0.0360630751
                                                  0.4829576612 f
  message[40] (out)                    0.0000000000
                                                  0.4829576612 f
  data arrival time                               0.4829576612

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4829576612
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0829576552


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U936/X (STP_INV_S_10)                0.0128067434
                                                  0.2768969536 r
  U827/X (STP_BUF_5)                   0.0196835697
                                                  0.2965805233 r
  U1133/X (STP_NR3_G_8)                0.0087288916
                                                  0.3053094149 f
  U637/X (STP_ND2_S_5)                 0.0102504790
                                                  0.3155598938 r
  U924/X (STP_ND2_S_5)                 0.0112722516
                                                  0.3268321455 f
  U1157/X (STP_NR3_G_4)                0.0150226653
                                                  0.3418548107 r
  U776/X (STP_ND4_MM_8)                0.0249294341
                                                  0.3667842448 f
  U831/X (STP_AN2_7)                   0.0239514709
                                                  0.3907357156 f
  U810/X (STP_ND2_5)                   0.0072780550
                                                  0.3980137706 r
  U806/X (STP_INV_4)                   0.0093331337
                                                  0.4073469043 f
  U809/X (STP_NR2_6)                   0.0119240582
                                                  0.4192709625 r
  U1091/X (STP_NR2_8)                  0.0127425194
                                                  0.4320134819 f
  U1224/X (STP_ND2_S_2)                0.0148811042
                                                  0.4468945861 r
  U1351/X (STP_EN2_S_2)                0.0360630751
                                                  0.4829576612 f
  message[32] (out)                    0.0000000000
                                                  0.4829576612 f
  data arrival time                               0.4829576612

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4829576612
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0829576552


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U936/X (STP_INV_S_10)                0.0128067434
                                                  0.2768969536 r
  U827/X (STP_BUF_5)                   0.0196835697
                                                  0.2965805233 r
  U1133/X (STP_NR3_G_8)                0.0087288916
                                                  0.3053094149 f
  U637/X (STP_ND2_S_5)                 0.0102504790
                                                  0.3155598938 r
  U924/X (STP_ND2_S_5)                 0.0112722516
                                                  0.3268321455 f
  U1157/X (STP_NR3_G_4)                0.0150226653
                                                  0.3418548107 r
  U776/X (STP_ND4_MM_8)                0.0249294341
                                                  0.3667842448 f
  U831/X (STP_AN2_7)                   0.0239514709
                                                  0.3907357156 f
  U810/X (STP_ND2_5)                   0.0072780550
                                                  0.3980137706 r
  U806/X (STP_INV_4)                   0.0093331337
                                                  0.4073469043 f
  U809/X (STP_NR2_6)                   0.0119240582
                                                  0.4192709625 r
  U1091/X (STP_NR2_8)                  0.0127425194
                                                  0.4320134819 f
  U1221/X (STP_ND2_S_2)                0.0148811042
                                                  0.4468945861 r
  U1345/X (STP_EN2_S_2)                0.0360630751
                                                  0.4829576612 f
  message[16] (out)                    0.0000000000
                                                  0.4829576612 f
  data arrival time                               0.4829576612

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4829576612
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0829576552


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1026/X (STP_EN3_3)                  0.0650406629
                                                  0.1219966039 r
  U1145/X (STP_EN2_6)                  0.0419179574
                                                  0.1639145613 f
  U753/X (STP_EN3_3)                   0.0696702749
                                                  0.2335848361 f
  U832/X (STP_BUF_S_20)                0.0285643488
                                                  0.2621491849 f
  U1256/X (STP_NR2_G_6)                0.0191941857
                                                  0.2813433707 r
  U964/X (STP_ND2_5)                   0.0230440497
                                                  0.3043874204 f
  U659/X (STP_INV_2)                   0.0113069415
                                                  0.3156943619 r
  U1054/X (STP_OAI21_3)                0.0182237923
                                                  0.3339181542 f
  U1071/X (STP_ND2_S_7)                0.0183576345
                                                  0.3522757888 r
  U1100/X (STP_NR3_G_12)               0.0152479410
                                                  0.3675237298 f
  U944/X (STP_ND2_S_24)                0.0195185244
                                                  0.3870422542 r
  U1036/X (STP_ND2_S_24)               0.0156483650
                                                  0.4026906192 f
  U1061/X (STP_NR2_8)                  0.0128550231
                                                  0.4155456424 r
  U593/X (STP_NR2_G_2P5)               0.0100281239
                                                  0.4255737662 f
  U748/X (STP_AOI211_3)                0.0197737813
                                                  0.4453475475 r
  U1249/X (STP_EO2_S_0P5)              0.0375597179
                                                  0.4829072654 f
  message[57] (out)                    0.0000000000
                                                  0.4829072654 f
  data arrival time                               0.4829072654

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4829072654
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0829072595


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[5] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U1143/X (STP_NR2_6)                  0.0142817795
                                                  0.4028253853 r
  U1142/X (STP_ND2_S_10)               0.0126059055
                                                  0.4154312909 f
  U610/X (STP_INV_7P5)                 0.0109795332
                                                  0.4264108241 r
  U590/X (STP_INV_6)                   0.0088610351
                                                  0.4352718592 f
  U826/X (STP_NR3_G_4)                 0.0110127330
                                                  0.4462845922 r
  U825/X (STP_EN2_S_2)                 0.0364304483
                                                  0.4827150404 f
  message[5] (out)                     0.0000000000
                                                  0.4827150404 f
  data arrival time                               0.4827150404

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4827150404
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0827150345


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[23]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U1042/X (STP_NR3_G_4)                0.0135644376
                                                  0.4462369084 r
  U1107/X (STP_EN2_S_2)                0.0364294052
                                                  0.4826663136 f
  message[23] (out)                    0.0000000000
                                                  0.4826663136 f
  data arrival time                               0.4826663136

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4826663136
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0826663077


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[29]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U1246/X (STP_AOI21_1)                0.0203377008
                                                  0.3186978996 f
  U814/X (STP_NR2_1P5)                 0.0177492201
                                                  0.3364471197 r
  U743/X (STP_AN2_4)                   0.0291982889
                                                  0.3656454086 r
  U1181/X (STP_ND2_S_16)               0.0180231035
                                                  0.3836685121 f
  U597/X (STP_INV_4)                   0.0208673179
                                                  0.4045358300 r
  U843/X (STP_AOI21_16)                0.0199170113
                                                  0.4244528413 f
  U585/X (STP_NR3_G_2)                 0.0205101967
                                                  0.4449630380 r
  U973/X (STP_EN2_S_2)                 0.0376515388
                                                  0.4826145768 f
  message[29] (out)                    0.0000000000
                                                  0.4826145768 f
  data arrival time                               0.4826145768

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4826145768
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0826145709


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[20]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U741/X (STP_NR2_3)                   0.0132563114
                                                  0.4459287822 r
  U884/X (STP_EO2_S_0P5)               0.0364679396
                                                  0.4823967218 f
  message[20] (out)                    0.0000000000
                                                  0.4823967218 f
  data arrival time                               0.4823967218

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4823967218
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0823967159


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[39]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U607/X (STP_NR2_G_5)                 0.0191551149
                                                  0.4076987207 r
  U970/X (STP_ND2_S_16)                0.0174648166
                                                  0.4251635373 f
  U1225/X (STP_NR3_G_2)                0.0201247633
                                                  0.4452883005 r
  U1261/X (STP_EO2_S_0P5)              0.0369381607
                                                  0.4822264612 f
  message[39] (out)                    0.0000000000
                                                  0.4822264612 f
  data arrival time                               0.4822264612

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4822264612
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0822264552


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[21]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U1279/X (STP_NR3_G_4)                0.0129074156
                                                  0.4455798864 r
  U863/X (STP_EO2_S_0P5)               0.0365678370
                                                  0.4821477234 f
  message[21] (out)                    0.0000000000
                                                  0.4821477234 f
  data arrival time                               0.4821477234

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4821477234
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0821477175


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U1179/X (STP_NR2_1)                  0.0187076628
                                                  0.2818467617 r
  U963/X (STP_OAI21_2)                 0.0192728937
                                                  0.3011196554 f
  U1146/X (STP_AN3B_2)                 0.0261834562
                                                  0.3273031116 f
  U799/X (STP_NR2_G_4)                 0.0109153390
                                                  0.3382184505 r
  U798/X (STP_ND2_S_5)                 0.0126404762
                                                  0.3508589268 f
  U861/X (STP_NR2_G_5)                 0.0164411068
                                                  0.3673000336 r
  U831/X (STP_AN2_7)                   0.0255154967
                                                  0.3928155303 r
  U810/X (STP_ND2_5)                   0.0119163096
                                                  0.4047318399 f
  U806/X (STP_INV_4)                   0.0093151033
                                                  0.4140469432 r
  U809/X (STP_NR2_6)                   0.0095058084
                                                  0.4235527515 f
  U1091/X (STP_NR2_8)                  0.0115692914
                                                  0.4351220429 r
  U1089/X (STP_ND2_G_2)                0.0131824017
                                                  0.4483044446 f
  U1153/X (STP_EN2_S_2)                0.0337269604
                                                  0.4820314050 r
  message[48] (out)                    0.0000000000
                                                  0.4820314050 r
  data arrival time                               0.4820314050

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4820314050
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0820313990


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[60]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1026/X (STP_EN3_3)                  0.0650406629
                                                  0.1219966039 r
  U1145/X (STP_EN2_6)                  0.0419179574
                                                  0.1639145613 f
  U753/X (STP_EN3_3)                   0.0696702749
                                                  0.2335848361 f
  U832/X (STP_BUF_S_20)                0.0285643488
                                                  0.2621491849 f
  U1138/X (STP_NR2_G_16)               0.0196699798
                                                  0.2818191648 r
  U689/X (STP_INV_S_5)                 0.0124235749
                                                  0.2942427397 f
  U645/X (STP_NR3_G_2)                 0.0148209929
                                                  0.3090637326 r
  U1015/X (STP_OAI31_G_2)              0.0253433585
                                                  0.3344070911 f
  U743/X (STP_AN2_4)                   0.0259043276
                                                  0.3603114188 f
  U1181/X (STP_ND2_S_16)               0.0171072781
                                                  0.3774186969 r
  U616/X (STP_INV_15)                  0.0166420639
                                                  0.3940607607 f
  U611/X (STP_INV_15)                  0.0074540675
                                                  0.4015148282 r
  U589/X (STP_AOAI211_6)               0.0289142430
                                                  0.4304290712 f
  U581/X (STP_NR2_S_1P5)               0.0147435367
                                                  0.4451726079 r
  U896/X (STP_EO2_S_0P5)               0.0367465019
                                                  0.4819191098 f
  message[60] (out)                    0.0000000000
                                                  0.4819191098 f
  data arrival time                               0.4819191098

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4819191098
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0819191039


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[52]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1026/X (STP_EN3_3)                  0.0650406629
                                                  0.1219966039 r
  U1145/X (STP_EN2_6)                  0.0419179574
                                                  0.1639145613 f
  U753/X (STP_EN3_3)                   0.0696702749
                                                  0.2335848361 f
  U832/X (STP_BUF_S_20)                0.0285643488
                                                  0.2621491849 f
  U1138/X (STP_NR2_G_16)               0.0196699798
                                                  0.2818191648 r
  U689/X (STP_INV_S_5)                 0.0124235749
                                                  0.2942427397 f
  U645/X (STP_NR3_G_2)                 0.0148209929
                                                  0.3090637326 r
  U1015/X (STP_OAI31_G_2)              0.0253433585
                                                  0.3344070911 f
  U743/X (STP_AN2_4)                   0.0259043276
                                                  0.3603114188 f
  U1181/X (STP_ND2_S_16)               0.0171072781
                                                  0.3774186969 r
  U616/X (STP_INV_15)                  0.0166420639
                                                  0.3940607607 f
  U611/X (STP_INV_15)                  0.0074540675
                                                  0.4015148282 r
  U589/X (STP_AOAI211_6)               0.0289142430
                                                  0.4304290712 f
  U834/X (STP_NR2_S_1P5)               0.0147435367
                                                  0.4451726079 r
  U894/X (STP_EO2_S_0P5)               0.0367465019
                                                  0.4819191098 f
  message[52] (out)                    0.0000000000
                                                  0.4819191098 f
  data arrival time                               0.4819191098

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4819191098
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0819191039


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[12]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1026/X (STP_EN3_3)                  0.0650406629
                                                  0.1219966039 r
  U1145/X (STP_EN2_6)                  0.0419179574
                                                  0.1639145613 f
  U753/X (STP_EN3_3)                   0.0696702749
                                                  0.2335848361 f
  U832/X (STP_BUF_S_20)                0.0285643488
                                                  0.2621491849 f
  U1138/X (STP_NR2_G_16)               0.0196699798
                                                  0.2818191648 r
  U689/X (STP_INV_S_5)                 0.0124235749
                                                  0.2942427397 f
  U645/X (STP_NR3_G_2)                 0.0148209929
                                                  0.3090637326 r
  U1015/X (STP_OAI31_G_2)              0.0253433585
                                                  0.3344070911 f
  U743/X (STP_AN2_4)                   0.0259043276
                                                  0.3603114188 f
  U1181/X (STP_ND2_S_16)               0.0171072781
                                                  0.3774186969 r
  U616/X (STP_INV_15)                  0.0166420639
                                                  0.3940607607 f
  U611/X (STP_INV_15)                  0.0074540675
                                                  0.4015148282 r
  U589/X (STP_AOAI211_6)               0.0289142430
                                                  0.4304290712 f
  U835/X (STP_NR2_S_1P5)               0.0147435367
                                                  0.4451726079 r
  U887/X (STP_EO2_S_0P5)               0.0367465019
                                                  0.4819191098 f
  message[12] (out)                    0.0000000000
                                                  0.4819191098 f
  data arrival time                               0.4819191098

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4819191098
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0819191039


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[63]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U1036/X (STP_ND2_S_24)               0.0150804222
                                                  0.4012530446 r
  U598/X (STP_ND2_9)                   0.0163909495
                                                  0.4176439941 f
  U990/X (STP_ND2_S_16)                0.0155101717
                                                  0.4331541657 r
  U1095/X (STP_NR3_G_2)                0.0119220018
                                                  0.4450761676 f
  U1112/X (STP_EO2_S_0P5)              0.0368120074
                                                  0.4818881750 r
  message[63] (out)                    0.0000000000
                                                  0.4818881750 r
  data arrival time                               0.4818881750

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4818881750
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0818881691


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[55]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1026/X (STP_EN3_3)                  0.0650406629
                                                  0.1219966039 r
  U1145/X (STP_EN2_6)                  0.0419179574
                                                  0.1639145613 f
  U753/X (STP_EN3_3)                   0.0696702749
                                                  0.2335848361 f
  U832/X (STP_BUF_S_20)                0.0285643488
                                                  0.2621491849 f
  U1256/X (STP_NR2_G_6)                0.0191941857
                                                  0.2813433707 r
  U964/X (STP_ND2_5)                   0.0230440497
                                                  0.3043874204 f
  U659/X (STP_INV_2)                   0.0113069415
                                                  0.3156943619 r
  U1054/X (STP_OAI21_3)                0.0182237923
                                                  0.3339181542 f
  U1071/X (STP_ND2_S_7)                0.0183576345
                                                  0.3522757888 r
  U1100/X (STP_NR3_G_12)               0.0152479410
                                                  0.3675237298 f
  U944/X (STP_ND2_S_24)                0.0195185244
                                                  0.3870422542 r
  U1036/X (STP_ND2_S_24)               0.0156483650
                                                  0.4026906192 f
  U598/X (STP_ND2_9)                   0.0104422271
                                                  0.4131328464 r
  U990/X (STP_ND2_S_16)                0.0141415596
                                                  0.4272744060 f
  U1231/X (STP_NR3_G_2)                0.0171309710
                                                  0.4444053769 r
  U1260/X (STP_EO2_S_0P5)              0.0373793244
                                                  0.4817847013 f
  message[55] (out)                    0.0000000000
                                                  0.4817847013 f
  data arrival time                               0.4817847013

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4817847013
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0817846954


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[25]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U1002/X (STP_NR2B_V1DG_4)            0.0120213330
                                                  0.4446938038 r
  U587/X (STP_ND2B_1)                  0.0164393783
                                                  0.4611331820 f
  U1081/X (STP_INV_S_1)                0.0109607279
                                                  0.4720939100 r
  U1281/X (STP_NR3_G_1)                0.0096479058
                                                  0.4817418158 f
  message[25] (out)                    0.0000000000
                                                  0.4817418158 f
  data arrival time                               0.4817418158

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4817418158
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0817418098


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[22]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U580/X (STP_NR2_G_2)                 0.0131818652
                                                  0.4458543360 r
  U1195/X (STP_EN2_S_2)                0.0358432531
                                                  0.4816975892 f
  message[22] (out)                    0.0000000000
                                                  0.4816975892 f
  data arrival time                               0.4816975892

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4816975892
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0816975832


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[3] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U1143/X (STP_NR2_6)                  0.0142817795
                                                  0.4028253853 r
  U1142/X (STP_ND2_S_10)               0.0126059055
                                                  0.4154312909 f
  U610/X (STP_INV_7P5)                 0.0109795332
                                                  0.4264108241 r
  U590/X (STP_INV_6)                   0.0088610351
                                                  0.4352718592 f
  U1257/X (STP_NR2_S_1P5)              0.0102759302
                                                  0.4455477893 r
  U1347/X (STP_EN2_S_2)                0.0361370444
                                                  0.4816848338 f
  message[3] (out)                     0.0000000000
                                                  0.4816848338 f
  data arrival time                               0.4816848338

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4816848338
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0816848278


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U1002/X (STP_NR2B_V1DG_4)            0.0120213330
                                                  0.4446938038 r
  U579/X (STP_EN2_S_1)                 0.0369340181
                                                  0.4816278219 f
  message[24] (out)                    0.0000000000
                                                  0.4816278219 f
  data arrival time                               0.4816278219

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4816278219
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0816278160


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[31]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U1036/X (STP_ND2_S_24)               0.0150804222
                                                  0.4012530446 r
  U598/X (STP_ND2_9)                   0.0163909495
                                                  0.4176439941 f
  U990/X (STP_ND2_S_16)                0.0155101717
                                                  0.4331541657 r
  U996/X (STP_NR3_G_2)                 0.0119220018
                                                  0.4450761676 f
  U1344/X (STP_EO2_S_0P5)              0.0365515649
                                                  0.4816277325 r
  message[31] (out)                    0.0000000000
                                                  0.4816277325 r
  data arrival time                               0.4816277325

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4816277325
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0816277266


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[33]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U607/X (STP_NR2_G_5)                 0.0191551149
                                                  0.4076987207 r
  U970/X (STP_ND2_S_16)                0.0174648166
                                                  0.4251635373 f
  U1135/X (STP_NR2_G_4)                0.0143262148
                                                  0.4394897521 r
  U893/X (STP_NR2_G_3P5)               0.0098187029
                                                  0.4493084550 f
  U1134/X (STP_EN2_S_2)                0.0321715474
                                                  0.4814800024 r
  message[33] (out)                    0.0000000000
                                                  0.4814800024 r
  data arrival time                               0.4814800024

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4814800024
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0814799964


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[6] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U1143/X (STP_NR2_6)                  0.0142817795
                                                  0.4028253853 r
  U1142/X (STP_ND2_S_10)               0.0126059055
                                                  0.4154312909 f
  U610/X (STP_INV_7P5)                 0.0109795332
                                                  0.4264108241 r
  U1213/X (STP_ND2_S_5)                0.0087547302
                                                  0.4351655543 f
  U1092/X (STP_NR2_S_1P5)              0.0103826821
                                                  0.4455482364 r
  U1201/X (STP_EN2_S_2)                0.0355111361
                                                  0.4810593724 f
  message[6] (out)                     0.0000000000
                                                  0.4810593724 f
  data arrival time                               0.4810593724

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4810593724
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0810593665


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[0] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1035/X (STP_BUF_S_12)               0.0249354541
                                                  0.2673861980 r
  U762/X (STP_INV_S_12)                0.0093986988
                                                  0.2767848969 f
  U765/X (STP_NR2_S_20)                0.0112897456
                                                  0.2880746424 r
  U1040/X (STP_ND2_S_16)               0.0139036775
                                                  0.3019783199 f
  U999/X (STP_NR2_G_6)                 0.0149876475
                                                  0.3169659674 r
  U852/X (STP_NR2_6)                   0.0098496675
                                                  0.3268156350 f
  U1027/X (STP_INV_3P5)                0.0071429014
                                                  0.3339585364 r
  U1028/X (STP_OAI21_4)                0.0139545202
                                                  0.3479130566 f
  U1115/X (STP_ND4_MM_8)               0.0225582421
                                                  0.3704712987 r
  U1052/X (STP_NR3_G_12)               0.0212085247
                                                  0.3916798234 f
  U617/X (STP_BUF_3)                   0.0205827653
                                                  0.4122625887 f
  U1099/X (STP_ND2_S_5)                0.0117332935
                                                  0.4239958823 r
  U897/X (STP_INV_3P5)                 0.0082890093
                                                  0.4322848916 f
  U1193/X (STP_ND2_S_2)                0.0127036273
                                                  0.4449885190 r
  U1283/X (STP_EN2_S_2)                0.0360614061
                                                  0.4810499251 f
  message[0] (out)                     0.0000000000
                                                  0.4810499251 f
  data arrival time                               0.4810499251

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4810499251
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0810499191


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[9] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U1108/X (STP_NR2_8)                  0.0129106641
                                                  0.4186539650 r
  U792/X (STP_INV_S_10)                0.0112804174
                                                  0.4299343824 f
  U931/X (STP_AOI22_2)                 0.0138138235
                                                  0.4437482059 r
  U1250/X (STP_EO2_S_0P5)              0.0372949541
                                                  0.4810431600 f
  message[9] (out)                     0.0000000000
                                                  0.4810431600 f
  data arrival time                               0.4810431600

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4810431600
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0810431540


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[34]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U943/X (STP_NR2_G_12)                0.0185204446
                                                  0.4046930671 r
  U600/X (STP_ND2_S_7)                 0.0195440948
                                                  0.4242371619 f
  U1352/X (STP_NR2_G_0P8)              0.0191062689
                                                  0.4433434308 r
  U1110/X (STP_EO2_S_0P5)              0.0373388231
                                                  0.4806822538 f
  message[34] (out)                    0.0000000000
                                                  0.4806822538 f
  data arrival time                               0.4806822538

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4806822538
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0806822479


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[1] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U1143/X (STP_NR2_6)                  0.0142817795
                                                  0.4028253853 r
  U1142/X (STP_ND2_S_10)               0.0126059055
                                                  0.4154312909 f
  U610/X (STP_INV_7P5)                 0.0109795332
                                                  0.4264108241 r
  U599/X (STP_BUF_3)                   0.0169159770
                                                  0.4433268011 r
  U745/X (STP_OAI21_1P5)               0.0165938437
                                                  0.4599206448 f
  U956/X (STP_NR2_G_2)                 0.0119664371
                                                  0.4718870819 r
  U882/X (STP_NR3_G_1)                 0.0087536871
                                                  0.4806407690 f
  message[1] (out)                     0.0000000000
                                                  0.4806407690 f
  data arrival time                               0.4806407690

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4806407690
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0806407630


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U1266/X (STP_NR2_G_2)                0.0121422112
                                                  0.4448146820 r
  U886/X (STP_EO2_S_0P5)               0.0358075500
                                                  0.4806222320 f
  message[19] (out)                    0.0000000000
                                                  0.4806222320 f
  data arrival time                               0.4806222320

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4806222320
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0806222260


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[8] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U1179/X (STP_NR2_1)                  0.0187076628
                                                  0.2818467617 r
  U963/X (STP_OAI21_2)                 0.0192728937
                                                  0.3011196554 f
  U1146/X (STP_AN3B_2)                 0.0261834562
                                                  0.3273031116 f
  U799/X (STP_NR2_G_4)                 0.0109153390
                                                  0.3382184505 r
  U798/X (STP_ND2_S_5)                 0.0126404762
                                                  0.3508589268 f
  U861/X (STP_NR2_G_5)                 0.0164411068
                                                  0.3673000336 r
  U831/X (STP_AN2_7)                   0.0255154967
                                                  0.3928155303 r
  U810/X (STP_ND2_5)                   0.0119163096
                                                  0.4047318399 f
  U806/X (STP_INV_4)                   0.0093151033
                                                  0.4140469432 r
  U809/X (STP_NR2_6)                   0.0095058084
                                                  0.4235527515 f
  U1091/X (STP_NR2_8)                  0.0115692914
                                                  0.4351220429 r
  U1123/X (STP_ND2_S_2)                0.0120863020
                                                  0.4472083449 f
  U1284/X (STP_EN2_S_2)                0.0333904028
                                                  0.4805987477 r
  message[8] (out)                     0.0000000000
                                                  0.4805987477 r
  data arrival time                               0.4805987477

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4805987477
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0805987418


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[37]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U607/X (STP_NR2_G_5)                 0.0191551149
                                                  0.4076987207 r
  U970/X (STP_ND2_S_16)                0.0174648166
                                                  0.4251635373 f
  U951/X (STP_NR3_G_4)                 0.0187828243
                                                  0.4439463615 r
  U950/X (STP_EN2_S_2)                 0.0365972221
                                                  0.4805435836 f
  message[37] (out)                    0.0000000000
                                                  0.4805435836 f
  data arrival time                               0.4805435836

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4805435836
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0805435777


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1026/X (STP_EN3_3)                  0.0650406629
                                                  0.1219966039 r
  U1145/X (STP_EN2_6)                  0.0419179574
                                                  0.1639145613 f
  U753/X (STP_EN3_3)                   0.0696702749
                                                  0.2335848361 f
  U832/X (STP_BUF_S_20)                0.0285643488
                                                  0.2621491849 f
  U1138/X (STP_NR2_G_16)               0.0196699798
                                                  0.2818191648 r
  U689/X (STP_INV_S_5)                 0.0124235749
                                                  0.2942427397 f
  U645/X (STP_NR3_G_2)                 0.0148209929
                                                  0.3090637326 r
  U1015/X (STP_OAI31_G_2)              0.0253433585
                                                  0.3344070911 f
  U743/X (STP_AN2_4)                   0.0259043276
                                                  0.3603114188 f
  U1181/X (STP_ND2_S_16)               0.0171072781
                                                  0.3774186969 r
  U616/X (STP_INV_15)                  0.0166420639
                                                  0.3940607607 f
  U611/X (STP_INV_15)                  0.0074540675
                                                  0.4015148282 r
  U589/X (STP_AOAI211_6)               0.0289142430
                                                  0.4304290712 f
  U1258/X (STP_NR2_S_3)                0.0146741271
                                                  0.4451031983 r
  U1199/X (STP_EO2_S_0P5)              0.0353921950
                                                  0.4804953933 f
  message[4] (out)                     0.0000000000
                                                  0.4804953933 f
  data arrival time                               0.4804953933

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4804953933
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0804953873


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U943/X (STP_NR2_G_12)                0.0185204446
                                                  0.4046930671 r
  U1163/X (STP_AOI22_12)               0.0188919008
                                                  0.4235849679 f
  U1086/X (STP_NR2_1)                  0.0198026597
                                                  0.4433876276 r
  U1242/X (STP_EO2_S_0P5)              0.0370363295
                                                  0.4804239571 f
  message[43] (out)                    0.0000000000
                                                  0.4804239571 f
  data arrival time                               0.4804239571

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4804239571
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0804239511


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[53]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1035/X (STP_BUF_S_12)               0.0249354541
                                                  0.2673861980 r
  U762/X (STP_INV_S_12)                0.0093986988
                                                  0.2767848969 f
  U765/X (STP_NR2_S_20)                0.0112897456
                                                  0.2880746424 r
  U764/X (STP_INV_S_9)                 0.0110581815
                                                  0.2991328239 f
  U666/X (STP_ND2_G_3)                 0.0075335503
                                                  0.3066663742 r
  U649/X (STP_ND2_G_2)                 0.0120970905
                                                  0.3187634647 f
  U929/X (STP_AN3B_4)                  0.0200522840
                                                  0.3388157487 f
  U928/X (STP_NR2_G_5)                 0.0161054134
                                                  0.3549211621 r
  U942/X (STP_ND2B_10)                 0.0229091644
                                                  0.3778303266 r
  U744/X (STP_INV_S_9)                 0.0113596916
                                                  0.3891900182 f
  U933/X (STP_NR2_G_12)                0.0154497027
                                                  0.4046397209 r
  U1237/X (STP_NR2_G_12)               0.0158763230
                                                  0.4205160439 f
  U994/X (STP_NR3_G_1P5)               0.0219207704
                                                  0.4424368143 r
  U1194/X (STP_EO2_S_0P5)              0.0378571153
                                                  0.4802939296 f
  message[53] (out)                    0.0000000000
                                                  0.4802939296 f
  data arrival time                               0.4802939296

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4802939296
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0802939236


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[59]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U943/X (STP_NR2_G_12)                0.0185204446
                                                  0.4046930671 r
  U1163/X (STP_AOI22_12)               0.0188919008
                                                  0.4235849679 f
  U811/X (STP_NR2B_1)                  0.0194261074
                                                  0.4430110753 r
  U1245/X (STP_EO2_S_0P5)              0.0371173322
                                                  0.4801284075 f
  message[59] (out)                    0.0000000000
                                                  0.4801284075 f
  data arrival time                               0.4801284075

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4801284075
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0801284015


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[49]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U1036/X (STP_ND2_S_24)               0.0150804222
                                                  0.4012530446 r
  U1061/X (STP_NR2_8)                  0.0133231878
                                                  0.4145762324 f
  U900/X (STP_INV_7P5)                 0.0104740262
                                                  0.4250502586 r
  U1047/X (STP_AOI22_4)                0.0185098350
                                                  0.4435600936 f
  U1117/X (STP_EN2_S_2)                0.0364181995
                                                  0.4799782932 r
  message[49] (out)                    0.0000000000
                                                  0.4799782932 r
  data arrival time                               0.4799782932

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4799782932
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0799782872


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[7] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U1143/X (STP_NR2_6)                  0.0142817795
                                                  0.4028253853 r
  U1142/X (STP_ND2_S_10)               0.0126059055
                                                  0.4154312909 f
  U610/X (STP_INV_7P5)                 0.0109795332
                                                  0.4264108241 r
  U1255/X (STP_ND2_S_5)                0.0095381737
                                                  0.4359489977 f
  U1254/X (STP_NR2_S_3)                0.0088511109
                                                  0.4448001087 r
  U1253/X (STP_EN2_S_2)                0.0344864726
                                                  0.4792865813 f
  message[7] (out)                     0.0000000000
                                                  0.4792865813 f
  data arrival time                               0.4792865813

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4792865813
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0792865753


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[50]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U943/X (STP_NR2_G_12)                0.0185204446
                                                  0.4046930671 r
  U600/X (STP_ND2_S_7)                 0.0195440948
                                                  0.4242371619 f
  U1353/X (STP_NR2_G_0P8)              0.0174868107
                                                  0.4417239726 r
  U899/X (STP_EO2_S_0P5)               0.0374734402
                                                  0.4791974127 f
  message[50] (out)                    0.0000000000
                                                  0.4791974127 f
  data arrival time                               0.4791974127

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4791974127
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0791974068


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[58]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U944/X (STP_ND2_S_24)                0.0198481679
                                                  0.3861726224 f
  U943/X (STP_NR2_G_12)                0.0185204446
                                                  0.4046930671 r
  U600/X (STP_ND2_S_7)                 0.0195440948
                                                  0.4242371619 f
  U1354/X (STP_NR2_G_0P8)              0.0174868107
                                                  0.4417239726 r
  U1168/X (STP_EO2_S_0P5)              0.0374642909
                                                  0.4791882634 f
  message[58] (out)                    0.0000000000
                                                  0.4791882634 f
  data arrival time                               0.4791882634

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4791882634
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0791882575


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[42]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1126/X (STP_INV_S_10)               0.0195153207
                                                  0.2584685087 r
  U936/X (STP_INV_S_10)                0.0139020979
                                                  0.2723706067 f
  U1190/X (STP_NR2_G_12)               0.0126916468
                                                  0.2850622535 r
  U1152/X (STP_ND2_12)                 0.0152166784
                                                  0.3002789319 f
  U960/X (STP_ND2_6)                   0.0080964267
                                                  0.3083753586 r
  U1128/X (STP_ND2_S_6)                0.0096852183
                                                  0.3180605769 f
  U674/X (STP_INV_2P5)                 0.0084951222
                                                  0.3265556991 r
  U901/X (STP_OAI21_4)                 0.0160840750
                                                  0.3426397741 f
  U836/X (STP_ND2_S_5)                 0.0143676400
                                                  0.3570074141 r
  U1102/X (STP_NR2_G_6)                0.0119948089
                                                  0.3690022230 f
  U1165/X (STP_ND2_S_16)               0.0173866451
                                                  0.3863888681 r
  U613/X (STP_INV_S_5)                 0.0133233368
                                                  0.3997122049 f
  U984/X (STP_NR2_8)                   0.0129074752
                                                  0.4126196802 r
  U770/X (STP_ND2_S_16)                0.0130303502
                                                  0.4256500304 f
  U1085/X (STP_NR2_1)                  0.0164574683
                                                  0.4421074986 r
  U889/X (STP_EO2_S_0P5)               0.0369210839
                                                  0.4790285826 f
  message[42] (out)                    0.0000000000
                                                  0.4790285826 f
  data arrival time                               0.4790285826

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4790285826
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0790285766


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1126/X (STP_INV_S_10)               0.0195153207
                                                  0.2584685087 r
  U936/X (STP_INV_S_10)                0.0139020979
                                                  0.2723706067 f
  U1190/X (STP_NR2_G_12)               0.0126916468
                                                  0.2850622535 r
  U1152/X (STP_ND2_12)                 0.0152166784
                                                  0.3002789319 f
  U960/X (STP_ND2_6)                   0.0080964267
                                                  0.3083753586 r
  U1128/X (STP_ND2_S_6)                0.0096852183
                                                  0.3180605769 f
  U674/X (STP_INV_2P5)                 0.0084951222
                                                  0.3265556991 r
  U901/X (STP_OAI21_4)                 0.0160840750
                                                  0.3426397741 f
  U836/X (STP_ND2_S_5)                 0.0143676400
                                                  0.3570074141 r
  U1102/X (STP_NR2_G_6)                0.0119948089
                                                  0.3690022230 f
  U1165/X (STP_ND2_S_16)               0.0173866451
                                                  0.3863888681 r
  U613/X (STP_INV_S_5)                 0.0133233368
                                                  0.3997122049 f
  U984/X (STP_NR2_8)                   0.0129074752
                                                  0.4126196802 r
  U770/X (STP_ND2_S_16)                0.0130303502
                                                  0.4256500304 f
  U1207/X (STP_NR2_1)                  0.0164574683
                                                  0.4421074986 r
  U1154/X (STP_EO2_S_0P5)              0.0368983150
                                                  0.4790058136 f
  message[46] (out)                    0.0000000000
                                                  0.4790058136 f
  data arrival time                               0.4790058136

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4790058136
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0790058076


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[45]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U1246/X (STP_AOI21_1)                0.0203377008
                                                  0.3186978996 f
  U814/X (STP_NR2_1P5)                 0.0177492201
                                                  0.3364471197 r
  U743/X (STP_AN2_4)                   0.0291982889
                                                  0.3656454086 r
  U1181/X (STP_ND2_S_16)               0.0180231035
                                                  0.3836685121 f
  U597/X (STP_INV_4)                   0.0208673179
                                                  0.4045358300 r
  U843/X (STP_AOI21_16)                0.0199170113
                                                  0.4244528413 f
  U737/X (STP_NR3_G_4)                 0.0178446770
                                                  0.4422975183 r
  U949/X (STP_EN2_S_2)                 0.0365972221
                                                  0.4788947403 f
  message[45] (out)                    0.0000000000
                                                  0.4788947403 f
  data arrival time                               0.4788947403

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4788947403
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0788947344


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U1246/X (STP_AOI21_1)                0.0203377008
                                                  0.3186978996 f
  U814/X (STP_NR2_1P5)                 0.0177492201
                                                  0.3364471197 r
  U743/X (STP_AN2_4)                   0.0291982889
                                                  0.3656454086 r
  U1181/X (STP_ND2_S_16)               0.0180231035
                                                  0.3836685121 f
  U597/X (STP_INV_4)                   0.0208673179
                                                  0.4045358300 r
  U843/X (STP_AOI21_16)                0.0199170113
                                                  0.4244528413 f
  U830/X (STP_NR3_G_4)                 0.0178446770
                                                  0.4422975183 r
  U829/X (STP_EN2_S_2)                 0.0365972221
                                                  0.4788947403 f
  message[13] (out)                    0.0000000000
                                                  0.4788947403 f
  data arrival time                               0.4788947403

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4788947403
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0788947344


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[18]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U614/X (STP_INV_S_5)                 0.0119991004
                                                  0.4177424014 r
  U1116/X (STP_ND2_S_16)               0.0149300694
                                                  0.4326724708 f
  U1202/X (STP_NR2_S_3)                0.0110699236
                                                  0.4437423944 r
  U1203/X (STP_EN2_S_2)                0.0350822806
                                                  0.4788246751 f
  message[18] (out)                    0.0000000000
                                                  0.4788246751 f
  data arrival time                               0.4788246751

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4788246751
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0788246691


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U1246/X (STP_AOI21_1)                0.0203377008
                                                  0.3186978996 f
  U814/X (STP_NR2_1P5)                 0.0177492201
                                                  0.3364471197 r
  U743/X (STP_AN2_4)                   0.0291982889
                                                  0.3656454086 r
  U1181/X (STP_ND2_S_16)               0.0180231035
                                                  0.3836685121 f
  U917/X (STP_BUF_5)                   0.0244741440
                                                  0.4081426561 f
  U791/X (STP_ND2_S_7)                 0.0174093246
                                                  0.4255519807 r
  U746/X (STP_NR2_S_1P5)               0.0154899359
                                                  0.4410419166 f
  U978/X (STP_EO2_S_0P5)               0.0374222100
                                                  0.4784641266 r
  message[30] (out)                    0.0000000000
                                                  0.4784641266 r
  data arrival time                               0.4784641266

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4784641266
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0784641206


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[26]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1035/X (STP_BUF_S_12)               0.0249354541
                                                  0.2673861980 r
  U687/X (STP_ND2B_3)                  0.0200506151
                                                  0.2874368131 r
  U921/X (STP_AOI21_4)                 0.0163387656
                                                  0.3037755787 f
  U793/X (STP_OAI21_4)                 0.0146717131
                                                  0.3184472919 r
  U1210/X (STP_ND4_MM_8)               0.0332852602
                                                  0.3517325521 f
  U1147/X (STP_NR3_G_12)               0.0300411284
                                                  0.3817736804 r
  U783/X (STP_INV_7P5)                 0.0148354173
                                                  0.3966090977 f
  U1129/X (STP_NR2_6)                  0.0155404210
                                                  0.4121495187 r
  U980/X (STP_ND2_S_16)                0.0145998597
                                                  0.4267493784 f
  U982/X (STP_NR2_G_2)                 0.0151872039
                                                  0.4419365823 r
  U983/X (STP_EN2_S_2)                 0.0358590186
                                                  0.4777956009 f
  message[26] (out)                    0.0000000000
                                                  0.4777956009 f
  data arrival time                               0.4777956009

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4777956009
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0777955949


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1035/X (STP_BUF_S_12)               0.0249354541
                                                  0.2673861980 r
  U687/X (STP_ND2B_3)                  0.0200506151
                                                  0.2874368131 r
  U921/X (STP_AOI21_4)                 0.0163387656
                                                  0.3037755787 f
  U793/X (STP_OAI21_4)                 0.0146717131
                                                  0.3184472919 r
  U1210/X (STP_ND4_MM_8)               0.0332852602
                                                  0.3517325521 f
  U1147/X (STP_NR3_G_12)               0.0300411284
                                                  0.3817736804 r
  U783/X (STP_INV_7P5)                 0.0148354173
                                                  0.3966090977 f
  U1129/X (STP_NR2_6)                  0.0155404210
                                                  0.4121495187 r
  U980/X (STP_ND2_S_16)                0.0145998597
                                                  0.4267493784 f
  U1235/X (STP_NR2_G_2)                0.0142037570
                                                  0.4409531355 r
  U883/X (STP_EO2_S_0P5)               0.0363728702
                                                  0.4773260057 f
  message[27] (out)                    0.0000000000
                                                  0.4773260057 f
  data arrival time                               0.4773260057

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4773260057
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0773259997


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[44]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1126/X (STP_INV_S_10)               0.0195153207
                                                  0.2584685087 r
  U936/X (STP_INV_S_10)                0.0139020979
                                                  0.2723706067 f
  U1190/X (STP_NR2_G_12)               0.0126916468
                                                  0.2850622535 r
  U1152/X (STP_ND2_12)                 0.0152166784
                                                  0.3002789319 f
  U960/X (STP_ND2_6)                   0.0080964267
                                                  0.3083753586 r
  U1128/X (STP_ND2_S_6)                0.0096852183
                                                  0.3180605769 f
  U674/X (STP_INV_2P5)                 0.0084951222
                                                  0.3265556991 r
  U901/X (STP_OAI21_4)                 0.0160840750
                                                  0.3426397741 f
  U836/X (STP_ND2_S_5)                 0.0143676400
                                                  0.3570074141 r
  U1102/X (STP_NR2_G_6)                0.0119948089
                                                  0.3690022230 f
  U1165/X (STP_ND2_S_16)               0.0173866451
                                                  0.3863888681 r
  U613/X (STP_INV_S_5)                 0.0133233368
                                                  0.3997122049 f
  U984/X (STP_NR2_8)                   0.0129074752
                                                  0.4126196802 r
  U770/X (STP_ND2_S_16)                0.0130303502
                                                  0.4256500304 f
  U1087/X (STP_NR2_1)                  0.0147787035
                                                  0.4404287338 r
  U888/X (STP_EO2_S_0P5)               0.0367884934
                                                  0.4772172272 f
  message[44] (out)                    0.0000000000
                                                  0.4772172272 f
  data arrival time                               0.4772172272

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4772172272
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0772172213


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[36]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1026/X (STP_EN3_3)                  0.0650406629
                                                  0.1219966039 r
  U1145/X (STP_EN2_6)                  0.0419179574
                                                  0.1639145613 f
  U753/X (STP_EN3_3)                   0.0696702749
                                                  0.2335848361 f
  U832/X (STP_BUF_S_20)                0.0285643488
                                                  0.2621491849 f
  U1138/X (STP_NR2_G_16)               0.0196699798
                                                  0.2818191648 r
  U689/X (STP_INV_S_5)                 0.0124235749
                                                  0.2942427397 f
  U645/X (STP_NR3_G_2)                 0.0148209929
                                                  0.3090637326 r
  U1015/X (STP_OAI31_G_2)              0.0253433585
                                                  0.3344070911 f
  U743/X (STP_AN2_4)                   0.0259043276
                                                  0.3603114188 f
  U1181/X (STP_ND2_S_16)               0.0171072781
                                                  0.3774186969 r
  U917/X (STP_BUF_5)                   0.0253120065
                                                  0.4027307034 r
  U588/X (STP_ND2_G_2)                 0.0199350715
                                                  0.4226657748 f
  U1083/X (STP_NR2_1)                  0.0177420080
                                                  0.4404077828 r
  U895/X (STP_EO2_S_0P5)               0.0367884934
                                                  0.4771962762 f
  message[36] (out)                    0.0000000000
                                                  0.4771962762 f
  data arrival time                               0.4771962762

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4771962762
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0771962702


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[61]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U764/X (STP_INV_S_9)                 0.0106417239
                                                  0.2950978577 r
  U666/X (STP_ND2_G_3)                 0.0114411712
                                                  0.3065390289 f
  U649/X (STP_ND2_G_2)                 0.0089671016
                                                  0.3155061305 r
  U929/X (STP_AN3B_4)                  0.0284574926
                                                  0.3439636230 r
  U928/X (STP_NR2_G_5)                 0.0131259859
                                                  0.3570896089 f
  U942/X (STP_ND2B_10)                 0.0275599062
                                                  0.3846495152 f
  U744/X (STP_INV_S_9)                 0.0125168264
                                                  0.3971663415 r
  U933/X (STP_NR2_G_12)                0.0124238729
                                                  0.4095902145 f
  U1237/X (STP_NR2_G_12)               0.0186781883
                                                  0.4282684028 r
  U1264/X (STP_NR3_G_4)                0.0136410594
                                                  0.4419094622 f
  U1265/X (STP_EO2_2)                  0.0350916088
                                                  0.4770010710 r
  message[61] (out)                    0.0000000000
                                                  0.4770010710 r
  data arrival time                               0.4770010710

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4770010710
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0770010650


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[10]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U1108/X (STP_NR2_8)                  0.0129106641
                                                  0.4186539650 r
  U792/X (STP_INV_S_10)                0.0112804174
                                                  0.4299343824 f
  U1197/X (STP_NR2_S_1P5)              0.0111899674
                                                  0.4411243498 r
  U1198/X (STP_EN2_S_2)                0.0357457995
                                                  0.4768701494 f
  message[10] (out)                    0.0000000000
                                                  0.4768701494 f
  data arrival time                               0.4768701494

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4768701494
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0768701434


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[14]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U635/X (STP_OAI22_2)                 0.0195325911
                                                  0.3178927898 f
  U1167/X (STP_NR2_S_3)                0.0197031498
                                                  0.3375959396 r
  U854/X (STP_AOI21B_8)                0.0208128989
                                                  0.3584088385 f
  U1052/X (STP_NR3_G_12)               0.0281300545
                                                  0.3865388930 r
  U922/X (STP_ND2_10)                  0.0192044079
                                                  0.4057433009 f
  U1108/X (STP_NR2_8)                  0.0129106641
                                                  0.4186539650 r
  U792/X (STP_INV_S_10)                0.0112804174
                                                  0.4299343824 f
  U1240/X (STP_NR2_G_2)                0.0112869740
                                                  0.4412213564 r
  U885/X (STP_EN2_S_2)                 0.0355482697
                                                  0.4767696261 f
  message[14] (out)                    0.0000000000
                                                  0.4767696261 f
  data arrival time                               0.4767696261

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4767696261
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0767696202


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[54]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1035/X (STP_BUF_S_12)               0.0249354541
                                                  0.2673861980 r
  U762/X (STP_INV_S_12)                0.0093986988
                                                  0.2767848969 f
  U765/X (STP_NR2_S_20)                0.0112897456
                                                  0.2880746424 r
  U1040/X (STP_ND2_S_16)               0.0139036775
                                                  0.3019783199 f
  U999/X (STP_NR2_G_6)                 0.0149876475
                                                  0.3169659674 r
  U852/X (STP_NR2_6)                   0.0098496675
                                                  0.3268156350 f
  U1027/X (STP_INV_3P5)                0.0071429014
                                                  0.3339585364 r
  U1028/X (STP_OAI21_4)                0.0139545202
                                                  0.3479130566 f
  U1115/X (STP_ND4_MM_8)               0.0225582421
                                                  0.3704712987 r
  U1052/X (STP_NR3_G_12)               0.0212085247
                                                  0.3916798234 f
  U1200/X (STP_NR2_8)                  0.0107103586
                                                  0.4023901820 r
  U1187/X (STP_ND2_S_7)                0.0181516111
                                                  0.4205417931 f
  U1162/X (STP_NR2_1)                  0.0189100206
                                                  0.4394518137 r
  U898/X (STP_EO2_S_0P5)               0.0369289517
                                                  0.4763807654 f
  message[54] (out)                    0.0000000000
                                                  0.4763807654 f
  data arrival time                               0.4763807654

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4763807654
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0763807595


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1126/X (STP_INV_S_10)               0.0216394663
                                                  0.2640902102 f
  U972/X (STP_ND2_10)                  0.0116624832
                                                  0.2757526934 r
  U1049/X (STP_NR2_G_12)               0.0117090046
                                                  0.2874616981 f
  U1019/X (STP_INV_11)                 0.0087977648
                                                  0.2962594628 r
  U784/X (STP_ND2_12)                  0.0108973086
                                                  0.3071567714 f
  U816/X (STP_ND2_S_7)                 0.0093420148
                                                  0.3164987862 r
  U902/X (STP_ND2_G_4)                 0.0120125413
                                                  0.3285113275 f
  U901/X (STP_OAI21_4)                 0.0120771825
                                                  0.3405885100 r
  U836/X (STP_ND2_S_5)                 0.0133618414
                                                  0.3539503515 f
  U1102/X (STP_NR2_G_6)                0.0146010816
                                                  0.3685514331 r
  U1165/X (STP_ND2_S_16)               0.0199921727
                                                  0.3885436058 f
  U607/X (STP_NR2_G_5)                 0.0191551149
                                                  0.4076987207 r
  U970/X (STP_ND2_S_16)                0.0174648166
                                                  0.4251635373 f
  U747/X (STP_NR2_G_2)                 0.0142898262
                                                  0.4394533634 r
  U1244/X (STP_EO2_S_0P5)              0.0363728702
                                                  0.4758262336 f
  message[35] (out)                    0.0000000000
                                                  0.4758262336 f
  data arrival time                               0.4758262336

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4758262336
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0758262277


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[62]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U1246/X (STP_AOI21_1)                0.0203377008
                                                  0.3186978996 f
  U814/X (STP_NR2_1P5)                 0.0177492201
                                                  0.3364471197 r
  U743/X (STP_AN2_4)                   0.0291982889
                                                  0.3656454086 r
  U1181/X (STP_ND2_S_16)               0.0180231035
                                                  0.3836685121 f
  U917/X (STP_BUF_5)                   0.0244741440
                                                  0.4081426561 f
  U791/X (STP_ND2_S_7)                 0.0174093246
                                                  0.4255519807 r
  U923/X (STP_NR2_1)                   0.0128846467
                                                  0.4384366274 f
  U1169/X (STP_EO2_S_0P5)              0.0368795693
                                                  0.4753161967 r
  message[62] (out)                    0.0000000000
                                                  0.4753161967 r
  data arrival time                               0.4753161967

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4753161967
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0753161907


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U945/X (STP_ND2_9)                   0.0111408234
                                                  0.2742799222 r
  U759/X (STP_NR2_G_12)                0.0090036690
                                                  0.2832835913 f
  U694/X (STP_INV_6)                   0.0075260997
                                                  0.2908096910 r
  U1006/X (STP_OAI211_4)               0.0237826109
                                                  0.3145923018 f
  U1208/X (STP_AOI21_4)                0.0168732703
                                                  0.3314655721 r
  U812/X (STP_AOI21_6)                 0.0180739760
                                                  0.3495395482 f
  U1158/X (STP_NR2_8)                  0.0167849064
                                                  0.3663244545 r
  U813/X (STP_AN2_12)                  0.0273846388
                                                  0.3937090933 r
  U1192/X (STP_NR2_S_20)               0.0138292313
                                                  0.4075383246 f
  U1163/X (STP_AOI22_12)               0.0204108655
                                                  0.4279491901 r
  U739/X (STP_NR2_G_2)                 0.0107781589
                                                  0.4387273490 f
  U1243/X (STP_EO2_S_0P5)              0.0364828408
                                                  0.4752101898 r
  message[51] (out)                    0.0000000000
                                                  0.4752101898 r
  data arrival time                               0.4752101898

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4752101898
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0752101839


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[28]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0764361024
                                                  0.2424507439 r
  U1035/X (STP_BUF_S_12)               0.0249354541
                                                  0.2673861980 r
  U687/X (STP_ND2B_3)                  0.0200506151
                                                  0.2874368131 r
  U921/X (STP_AOI21_4)                 0.0163387656
                                                  0.3037755787 f
  U793/X (STP_OAI21_4)                 0.0146717131
                                                  0.3184472919 r
  U1210/X (STP_ND4_MM_8)               0.0332852602
                                                  0.3517325521 f
  U1147/X (STP_NR3_G_12)               0.0300411284
                                                  0.3817736804 r
  U783/X (STP_INV_7P5)                 0.0148354173
                                                  0.3966090977 f
  U1129/X (STP_NR2_6)                  0.0155404210
                                                  0.4121495187 r
  U980/X (STP_ND2_S_16)                0.0145998597
                                                  0.4267493784 f
  U1209/X (STP_NR2_1P5)                0.0125359893
                                                  0.4392853677 r
  U891/X (STP_EO2_S_0P5)               0.0358655155
                                                  0.4751508832 f
  message[28] (out)                    0.0000000000
                                                  0.4751508832 f
  data arrival time                               0.4751508832

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4751508832
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0751508772


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[38]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[34] (in)                    0.0000000000
                                                  0.0000000000 r
  U1025/X (STP_INV_18)                 0.0143404491
                                                  0.0143404491 f
  U1024/X (STP_EN2_6)                  0.0426154919
                                                  0.0569559410 r
  U1205/X (STP_EN3_3)                  0.0662102699
                                                  0.1231662109 r
  U1204/X (STP_EN3_3)                  0.0428484306
                                                  0.1660146415 f
  U1051/X (STP_EN3_6)                  0.0729385465
                                                  0.2389531881 f
  U1035/X (STP_BUF_S_12)               0.0241859108
                                                  0.2631390989 f
  U762/X (STP_INV_S_12)                0.0087116361
                                                  0.2718507349 r
  U765/X (STP_NR2_S_20)                0.0126053989
                                                  0.2844561338 f
  U1040/X (STP_ND2_S_16)               0.0139040649
                                                  0.2983601987 r
  U1246/X (STP_AOI21_1)                0.0203377008
                                                  0.3186978996 f
  U814/X (STP_NR2_1P5)                 0.0177492201
                                                  0.3364471197 r
  U743/X (STP_AN2_4)                   0.0291982889
                                                  0.3656454086 r
  U1181/X (STP_ND2_S_16)               0.0180231035
                                                  0.3836685121 f
  U917/X (STP_BUF_5)                   0.0244741440
                                                  0.4081426561 f
  U791/X (STP_ND2_S_7)                 0.0174093246
                                                  0.4255519807 r
  U1001/X (STP_NR2_G_2)                0.0121769607
                                                  0.4377289414 f
  U892/X (STP_EO2_S_0P5)               0.0359671712
                                                  0.4736961126 r
  message[38] (out)                    0.0000000000
                                                  0.4736961126 r
  data arrival time                               0.4736961126

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4736961126
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0736961067


    Net: message[0]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[1]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[2]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[3]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[4]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[5]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[6]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[7]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[8]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[9]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[10]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[11]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[12]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[13]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[14]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[15]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[16]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[17]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[18]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[19]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[20]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[21]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[22]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[23]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[24]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[25]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[26]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[27]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[28]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[29]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[30]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[31]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[32]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[33]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[34]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[35]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[36]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[37]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[38]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[39]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[40]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[41]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[42]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[43]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[44]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[45]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[46]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[47]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[48]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[49]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[50]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[51]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[52]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[53]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[54]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[55]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[56]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[57]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[58]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[59]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[60]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[61]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[62]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[63]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Design: SCC_4LC_decoder

    max_area           0.0000000000
  - Current Area       1528.1279296875
  ------------------------------
    Slack              -1528.1279296875  (VIOLATED)


    Design: SCC_4LC_decoder

    max_leakage_power      0.0000000000
  - Current Leakage Power  43604.1523437500
  ----------------------------------
    Slack                  -43604.1523437500  (VIOLATED)


1
