{"vcs1":{"timestamp_begin":1684262516.393694658, "rt":1.27, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262517.756599438, "rt":1.24, "ut":0.47, "st":0.17}}
{"link":{"timestamp_begin":1684262519.069904320, "rt":0.47, "ut":0.22, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262515.740947673}
{"VCS_COMP_START_TIME": 1684262515.740947673}
{"VCS_COMP_END_TIME": 1684262521.176408130}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211884}}
