/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include "imx6sll-ntx_emmc.dtsi"

/ {
	model = "Freescale i.MX6SLL NTX Board";
	compatible = "fsl,imx6sll-lpddr3-arm2", "fsl,imx6sll";

	memory {
		reg = <0x80000000 0x80000000>;
	};

	pxp_v4l2_out {
		compatible = "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd3_vmmc: wifi_regulator {
			compatible = "regulator-fixed";
			regulator-name = "SD3_SPWR";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			wifipwr-gpio = <&gpio4 29 GPIO_ACTIVE_LOW>;
			wifirst-gpio = <&gpio5 0 GPIO_ACTIVE_HIGH>;
			wifiint-gpio = <&gpio4 31 GPIO_ACTIVE_HIGH>;
			gpio-open-drain;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_led>;

		user {
			label = "GLED";
			gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "timer";
		};

		red {
			label = "RLED";
			gpios = <&gpio4 17 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "mc13892_bat-charging";
		};

		blue {
			label = "BLED";
			gpios = <&gpio4 16 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;
		power {
			label = "Power";
			gpios = <&gpio4 25 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_POWER>;
			gpio-key,wakeup;
		};
		hall {
			label = "Hall";
			gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_H>;
			gpio-key,wakeup;
		};
	};

	usb_plug {
		compatible = "usb_plug";
	};
	ntx_bl {
		compatible = "ntx_bl";
	};
	ntx_led {
		compatible = "ntx_led";
	};
	ntx_event0 {
		compatible = "ntx_event0";
	};
};

&audmux {
	pinctrl-names = "default";
	status = "disabled";
};

&clks {
	assigned-clocks = <&clks IMX6SLL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <393216000>;
};

&cpu0 {
/*	arm-supply = <&sw1a_reg>;*/
/*	soc-supply = <&sw1c_reg>;*/
	arm-supply = <&ricoh619_dcdc3_reg>;
	soc-supply = <&ricoh619_dcdc1_reg>;
};

&csi {
	status = "disabled";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default","sleep";
	pinctrl-0 = <&pinctrl_i2c1 &pinctrl_gs_gpio>;
	pinctrl-1 = <&pinctrl_i2c1_sleep &pinctrl_gs_gpio_sleep>;
	status = "okay";

	mma8652@1d {
		compatible = "fsl,mma8652";
		reg = <0x1d>;
		interrupt-parent = <&gpio3>;
		interrupts = <27 0>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default","sleep";
	pinctrl-0 = <&pinctrl_i2c2 &pinctrl_tps65185_gpio &pinctrl_elan_ts_gpio>;
	pinctrl-1 = <&pinctrl_i2c2_sleep  &pinctrl_tps65185_gpio_sleep &pinctrl_elan_ts_gpio_sleep>;
	status = "okay";

	elan_ts@15 {
		compatible = "elan,elan-touch";
		reg = <0x15>;

		gpio_intr = <&gpio4 24 0>;
		gpio_elan_rst = <&gpio4 18 0>;
	};

	tps6518x@68 {
		compatible = "ti,tps6518x";
		reg = <0x68>;
		/*
		 * power sequencing for TPS65180/65181
		 */
		pwr_seq0 = <0xe1>; /* [Vddh-seq=3 | Vpos-seq=2 | Vee-seq=0 | Vneg-seq=1] */
		pwr_seq1 = <0x30>; /* [Vneg-dly1=3 |Vee-dly0=0]  mSec */
		pwr_seq2 = <0x33>; /* [Vddh-dly3=3 | Vpos-dly2=3] mSec */
		/*
		 * power sequencing for TPS65185/65186
		 */
		upseq0 = <0xe4>;
		upseq1 = <0x55>;
		dwnseq0 = <0x1e>;
		dwnseq1 = <0xe0>;

		gpio_pmic_pwrgood = <&gpio2 13 0>;
		gpio_pmic_vcom_ctrl = <&gpio2 3 GPIO_ACTIVE_HIGH>;
		gpio_pmic_wakeup = <&gpio2 7 0>;
		gpio_pmic_powerup = <&gpio2 8 GPIO_ACTIVE_HIGH>;
		gpio_pmic_intr = <&gpio2 9 0>;

		/* gpio_pmic_v3p3 = <&gpio2 14 GPIO_ACTIVE_HIGH>; */
		gpio_pmic_pwrall = <&gpio2 14 GPIO_ACTIVE_HIGH>;

		regulators {
			DISPLAY_reg: DISPLAY {
				regulator-name = "DISPLAY";
			};

			VCOM_reg: VCOM {
				regulator-name = "VCOM";
				/* 2's-compliment, -4325000 */
				regulator-min-microvolt = <0xffbe0178>;
				/* 2's-compliment, -500000 */
				regulator-max-microvolt = <0xfff85ee0>;
			};

			V3P3_reg: V3P3 {
				regulator-name = "V3P3";
			};
		};
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3 &pinctrl_ricoh_gpio>;
	status = "okay";

	ricoh619: ricoh619-i2c@32 {
		reg = <0x32>;
		compatible = "ricoh,ricoh619";
		gpios = <&gpio4 19 GPIO_ACTIVE_LOW>;
		gpio_chg = <&gpio4 20 GPIO_ACTIVE_LOW>;
		gpio_bat_low = <&gpio3 28 GPIO_ACTIVE_LOW>;
	};

};

#include "ricoh619_mx6sll.dtsi"

&gpc {
	fsl,ldo-bypass = <1>;
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6sll-lpddr3-arm2 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6SLL_PAD_LCD_DATA01__GPIO2_IO21	0x79
				MX6SLL_PAD_LCD_DATA04__GPIO2_IO24	0x79
				MX6SLL_PAD_LCD_DATA05__GPIO2_IO25	0x79
				MX6SLL_PAD_LCD_DATA06__GPIO2_IO26	0x79
				MX6SLL_PAD_LCD_DATA07__GPIO2_IO27	0x79
				MX6SLL_PAD_LCD_DATA08__GPIO2_IO28	0x79
				MX6SLL_PAD_LCD_DATA09__GPIO2_IO29	0x79
				MX6SLL_PAD_LCD_DATA10__GPIO2_IO30	0x79
				MX6SLL_PAD_LCD_DATA11__GPIO2_IO31	0x79
				MX6SLL_PAD_LCD_DATA12__GPIO3_IO00	0x79
				MX6SLL_PAD_LCD_DATA13__GPIO3_IO01	0x79
				MX6SLL_PAD_LCD_DATA14__GPIO3_IO02	0x79
				MX6SLL_PAD_LCD_DATA15__GPIO3_IO03	0x79
				MX6SLL_PAD_LCD_DATA16__GPIO3_IO04	0x79
				MX6SLL_PAD_LCD_DATA17__GPIO3_IO05	0x79
				MX6SLL_PAD_LCD_DATA18__GPIO3_IO06	0x79
				MX6SLL_PAD_LCD_DATA19__GPIO3_IO07	0x79
				MX6SLL_PAD_LCD_DATA20__GPIO3_IO08	0x79
				MX6SLL_PAD_LCD_DATA21__GPIO3_IO09	0x79
				MX6SLL_PAD_LCD_DATA22__GPIO3_IO10	0x79
				MX6SLL_PAD_LCD_DATA23__GPIO3_IO11	0x79
				MX6SLL_PAD_LCD_CLK__GPIO2_IO15		0x79
				MX6SLL_PAD_LCD_ENABLE__GPIO2_IO16	0x79
				MX6SLL_PAD_LCD_HSYNC__GPIO2_IO17	0x79
				MX6SLL_PAD_LCD_VSYNC__GPIO2_IO18	0x79
				MX6SLL_PAD_LCD_RESET__GPIO2_IO19 	0x79
				
				MX6SLL_PAD_GPIO4_IO21__GPIO4_IO21	0x79
				MX6SLL_PAD_GPIO4_IO26__GPIO4_IO26	0x79
				
				MX6SLL_PAD_KEY_COL3__GPIO3_IO30		0x79
				MX6SLL_PAD_KEY_ROW7__GPIO4_IO07		0x79
				MX6SLL_PAD_ECSPI2_MOSI__GPIO4_IO13	0x79	
				MX6SLL_PAD_KEY_COL5__GPIO4_IO02		0x79
				MX6SLL_PAD_KEY_ROW6__GPIO4_IO05		0x79			
			>;
		};

		pinctrl_usdhc3_pwr: usdhc3_pwr_grp {
			fsl,pins = <
				MX6SLL_PAD_SD2_DATA7__GPIO5_IO00 	0x10059		// WIFI_RST
				MX6SLL_PAD_SD2_DATA5__GPIO4_IO31	0x10059		// WIFI_INT
				MX6SLL_PAD_SD2_DATA6__GPIO4_IO29	0x10059		// WIFI_3V3_ON
			>;
		};

		pinctrl_audmux3: audmux3grp {
			fsl,pins = <
				MX6SLL_PAD_AUD_TXC__AUD3_TXC		0x4130b0
				MX6SLL_PAD_AUD_TXFS__AUD3_TXFS		0x4130b0
				MX6SLL_PAD_AUD_TXD__AUD3_TXD		0x4110b0
				MX6SLL_PAD_AUD_RXD__AUD3_RXD		0x4130b0
				MX6SLL_PAD_AUD_MCLK__AUDIO_CLK_OUT	0x4130b0
			>;
		};

		pinctrl_csi1: csi1grp {
			fsl,pins = <
				MX6SLL_PAD_EPDC_GDRL__CSI_MCLK		0x1b088
				MX6SLL_PAD_EPDC_GDCLK__CSI_PIXCLK	0x1b088
				MX6SLL_PAD_EPDC_GDSP__CSI_VSYNC		0x1b088
				MX6SLL_PAD_EPDC_GDOE__CSI_HSYNC		0x1b088
				MX6SLL_PAD_EPDC_DATA02__CSI_DATA02	0x1b088
				MX6SLL_PAD_EPDC_DATA03__CSI_DATA03	0x1b088
				MX6SLL_PAD_EPDC_DATA04__CSI_DATA04	0x1b088
				MX6SLL_PAD_EPDC_DATA05__CSI_DATA05	0x1b088
				MX6SLL_PAD_EPDC_DATA06__CSI_DATA06	0x1b088
				MX6SLL_PAD_EPDC_DATA07__CSI_DATA07	0x1b088
				MX6SLL_PAD_EPDC_SDCLK__CSI_DATA08	0x1b088
				MX6SLL_PAD_EPDC_SDLE__CSI_DATA09	0x1b088
				MX6SLL_PAD_EPDC_SDSHR__GPIO1_IO26	0x80000000
				MX6SLL_PAD_EPDC_SDOE__GPIO1_IO25	0x80000000
			>;
		};

		pinctrl_led: ledgrp {
			fsl,pins = <
				MX6SLL_PAD_GPIO4_IO22__GPIO4_IO22 	0x10059
				MX6SLL_PAD_GPIO4_IO16__GPIO4_IO16	0x10059
				MX6SLL_PAD_GPIO4_IO17__GPIO4_IO17	0x10059
			>;
		};

               pinctrl_epdc0: epdcgrp0 {
                        fsl,pins = <
				MX6SLL_PAD_EPDC_DATA00__EPDC_DATA00	0x100b1
				MX6SLL_PAD_EPDC_DATA01__EPDC_DATA01	0x100b1
				MX6SLL_PAD_EPDC_DATA02__EPDC_DATA02	0x100b1
				MX6SLL_PAD_EPDC_DATA03__EPDC_DATA03	0x100b1
				MX6SLL_PAD_EPDC_DATA04__EPDC_DATA04	0x100b1
				MX6SLL_PAD_EPDC_DATA05__EPDC_DATA05	0x100b1
				MX6SLL_PAD_EPDC_DATA06__EPDC_DATA06	0x100b1
				MX6SLL_PAD_EPDC_DATA07__EPDC_DATA07	0x100b1
				MX6SLL_PAD_EPDC_DATA08__EPDC_DATA08	0x100b1
				MX6SLL_PAD_EPDC_DATA09__EPDC_DATA09	0x100b1
				MX6SLL_PAD_EPDC_DATA10__EPDC_DATA10	0x100b1
				MX6SLL_PAD_EPDC_DATA11__EPDC_DATA11	0x100b1
				MX6SLL_PAD_EPDC_DATA12__EPDC_DATA12	0x100b1
				MX6SLL_PAD_EPDC_DATA13__EPDC_DATA13	0x100b1
				MX6SLL_PAD_EPDC_DATA14__EPDC_DATA14	0x100b1
				MX6SLL_PAD_EPDC_DATA15__EPDC_DATA15	0x100b1
				MX6SLL_PAD_EPDC_SDCLK__EPDC_SDCLK_P	0x100b1
				MX6SLL_PAD_EPDC_SDLE__EPDC_SDLE		0x100b1
				MX6SLL_PAD_EPDC_SDOE__EPDC_SDOE		0x100b1
				MX6SLL_PAD_EPDC_SDSHR__EPDC_SDSHR	0x100b1
				MX6SLL_PAD_EPDC_SDCE0__EPDC_SDCE0	0x100b1
				MX6SLL_PAD_EPDC_GDCLK__EPDC_GDCLK	0x100b1
				MX6SLL_PAD_EPDC_GDOE__EPDC_GDOE		0x100b1
				MX6SLL_PAD_EPDC_GDRL__EPDC_GDRL		0x100b1
				MX6SLL_PAD_EPDC_GDSP__EPDC_GDSP		0x100b1
                       >;
                };

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX6SLL_PAD_LCD_DATA00__LCD_DATA00	0x79
				MX6SLL_PAD_LCD_DATA01__LCD_DATA01	0x79
				MX6SLL_PAD_LCD_DATA02__LCD_DATA02	0x79
				MX6SLL_PAD_LCD_DATA03__LCD_DATA03	0x79
				MX6SLL_PAD_LCD_DATA04__LCD_DATA04	0x79
				MX6SLL_PAD_LCD_DATA05__LCD_DATA05	0x79
				MX6SLL_PAD_LCD_DATA06__LCD_DATA06	0x79
				MX6SLL_PAD_LCD_DATA07__LCD_DATA07	0x79
				MX6SLL_PAD_LCD_DATA08__LCD_DATA08	0x79
				MX6SLL_PAD_LCD_DATA09__LCD_DATA09	0x79
				MX6SLL_PAD_LCD_DATA10__LCD_DATA10	0x79
				MX6SLL_PAD_LCD_DATA11__LCD_DATA11	0x79
				MX6SLL_PAD_LCD_DATA12__LCD_DATA12	0x79
				MX6SLL_PAD_LCD_DATA13__LCD_DATA13	0x79
				MX6SLL_PAD_LCD_DATA14__LCD_DATA14	0x79
				MX6SLL_PAD_LCD_DATA15__LCD_DATA15	0x79
				MX6SLL_PAD_LCD_DATA16__LCD_DATA16	0x79
				MX6SLL_PAD_LCD_DATA17__LCD_DATA17	0x79
				MX6SLL_PAD_LCD_DATA18__LCD_DATA18	0x79
				MX6SLL_PAD_LCD_DATA19__LCD_DATA19	0x79
				MX6SLL_PAD_LCD_DATA20__LCD_DATA20	0x79
				MX6SLL_PAD_LCD_DATA21__LCD_DATA21	0x79
				MX6SLL_PAD_LCD_DATA22__LCD_DATA22	0x79
				MX6SLL_PAD_LCD_DATA23__LCD_DATA23	0x79
			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX6SLL_PAD_LCD_CLK__LCD_CLK		0x79
				MX6SLL_PAD_LCD_ENABLE__LCD_ENABLE	0x79
				MX6SLL_PAD_LCD_HSYNC__LCD_HSYNC		0x79
				MX6SLL_PAD_LCD_VSYNC__LCD_VSYNC		0x79
				MX6SLL_PAD_LCD_RESET__LCD_RESET		0x79
				MX6SLL_PAD_ECSPI1_SCLK__GPIO4_IO08	0x79
			>;
		};

		pinctrl_max17135: max17135grp-1 {
			fsl,pins = <
				MX6SLL_PAD_EPDC_PWR_STAT__GPIO2_IO13	0x17059  /* pwrgood */
				MX6SLL_PAD_EPDC_VCOM0__GPIO2_IO03	0x80000000  /* vcom_ctrl */
				MX6SLL_PAD_EPDC_PWR_WAKE__GPIO2_IO14	0x80000000  /* wakeup */
				MX6SLL_PAD_EPDC_PWR_CTRL0__GPIO2_IO07	0x80000000  /* v3p3 */
				MX6SLL_PAD_EPDC_PWR_IRQ__GPIO2_IO12	0x17059  /* pwr int */
			>;
		};

		pinctrl_spdif: spdifgrp {
			fsl,pins = <
				MX6SLL_PAD_SD2_DATA4__SPDIF_OUT 0x4130b0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6SLL_PAD_UART1_TXD__UART1_DCE_TX 0x1b0b1
				MX6SLL_PAD_UART1_RXD__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6SLL_PAD_SD1_CMD__SD1_CMD	0x17059
				MX6SLL_PAD_SD1_CLK__SD1_CLK	0x17059
				MX6SLL_PAD_SD1_DATA0__SD1_DATA0	0x17059
				MX6SLL_PAD_SD1_DATA1__SD1_DATA1	0x17059
				MX6SLL_PAD_SD1_DATA2__SD1_DATA2	0x17059
				MX6SLL_PAD_SD1_DATA3__SD1_DATA3	0x17059
				MX6SLL_PAD_SD1_DATA4__SD1_DATA4	0x17059
				MX6SLL_PAD_SD1_DATA5__SD1_DATA5	0x17059
				MX6SLL_PAD_SD1_DATA6__SD1_DATA6	0x17059
				MX6SLL_PAD_SD1_DATA7__SD1_DATA7	0x17059
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
			fsl,pins = <
				MX6SLL_PAD_SD1_CMD__SD1_CMD	0x170b9
				MX6SLL_PAD_SD1_CLK__SD1_CLK	0x170b9
				MX6SLL_PAD_SD1_DATA0__SD1_DATA0	0x170b9
				MX6SLL_PAD_SD1_DATA1__SD1_DATA1	0x170b9
				MX6SLL_PAD_SD1_DATA2__SD1_DATA2	0x170b9
				MX6SLL_PAD_SD1_DATA3__SD1_DATA3	0x170b9
				MX6SLL_PAD_SD1_DATA4__SD1_DATA4	0x170b9
				MX6SLL_PAD_SD1_DATA5__SD1_DATA5	0x170b9
				MX6SLL_PAD_SD1_DATA6__SD1_DATA6	0x170b9
				MX6SLL_PAD_SD1_DATA7__SD1_DATA7	0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
			fsl,pins = <
				MX6SLL_PAD_SD1_CMD__SD1_CMD	0x170f9
				MX6SLL_PAD_SD1_CLK__SD1_CLK	0x170f9
				MX6SLL_PAD_SD1_DATA0__SD1_DATA0	0x170f9
				MX6SLL_PAD_SD1_DATA1__SD1_DATA1	0x170f9
				MX6SLL_PAD_SD1_DATA2__SD1_DATA2	0x170f9
				MX6SLL_PAD_SD1_DATA3__SD1_DATA3	0x170f9
				MX6SLL_PAD_SD1_DATA4__SD1_DATA4	0x170b9
				MX6SLL_PAD_SD1_DATA5__SD1_DATA5	0x170b9
				MX6SLL_PAD_SD1_DATA6__SD1_DATA6	0x170b9
				MX6SLL_PAD_SD1_DATA7__SD1_DATA7	0x170b9
			>;
		};

		pinctrl_usdhc1_sleep: usdhc1grp_sleep {
			fsl,pins = <
				MX6SLL_PAD_SD1_CMD__SD1_CMD	0x10059
				MX6SLL_PAD_SD1_CLK__SD1_CLK	0x10059
				MX6SLL_PAD_SD1_DATA0__SD1_DATA0	0x10059
				MX6SLL_PAD_SD1_DATA1__SD1_DATA1	0x10059
				MX6SLL_PAD_SD1_DATA2__SD1_DATA2	0x10059
				MX6SLL_PAD_SD1_DATA3__SD1_DATA3	0x10059
				MX6SLL_PAD_SD1_DATA4__SD1_DATA4	0x10059
				MX6SLL_PAD_SD1_DATA5__SD1_DATA5	0x10059
				MX6SLL_PAD_SD1_DATA6__SD1_DATA6	0x10059
				MX6SLL_PAD_SD1_DATA7__SD1_DATA7	0x10059
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6SLL_PAD_SD2_CMD__SD2_CMD		0x1f079
				MX6SLL_PAD_SD2_CLK__SD2_CLK		0x13079
				MX6SLL_PAD_SD2_DATA0__SD2_DATA0 	0x1f079
				MX6SLL_PAD_SD2_DATA1__SD2_DATA1		0x1f079
				MX6SLL_PAD_SD2_DATA2__SD2_DATA2		0x1f079
				MX6SLL_PAD_SD2_DATA3__SD2_DATA3		0x1f079
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
			fsl,pins = <
				MX6SLL_PAD_SD2_CMD__SD2_CMD		0x170b9
				MX6SLL_PAD_SD2_CLK__SD2_CLK		0x130b9
				MX6SLL_PAD_SD2_DATA0__SD2_DATA0 	0x170b9
				MX6SLL_PAD_SD2_DATA1__SD2_DATA1		0x170b9
				MX6SLL_PAD_SD2_DATA2__SD2_DATA2		0x170b9
				MX6SLL_PAD_SD2_DATA3__SD2_DATA3		0x170b9
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
			fsl,pins = <
				MX6SLL_PAD_SD2_CMD__SD2_CMD		0x170f9
				MX6SLL_PAD_SD2_CLK__SD2_CLK		0x130f9
				MX6SLL_PAD_SD2_DATA0__SD2_DATA0 	0x170f9
				MX6SLL_PAD_SD2_DATA1__SD2_DATA1		0x170f9
				MX6SLL_PAD_SD2_DATA2__SD2_DATA2		0x170f9
				MX6SLL_PAD_SD2_DATA3__SD2_DATA3		0x170f9
			>;
		};

		pinctrl_usdhc2_sleep: usdhc2grp_sleep {
			fsl,pins = <
				MX6SLL_PAD_SD2_CMD__SD2_CMD		0x100f9
				MX6SLL_PAD_SD2_CLK__SD2_CLK		0x100f9
				MX6SLL_PAD_SD2_DATA0__SD2_DATA0 	0x100f9
				MX6SLL_PAD_SD2_DATA1__SD2_DATA1		0x100f9
				MX6SLL_PAD_SD2_DATA2__SD2_DATA2		0x100f9
				MX6SLL_PAD_SD2_DATA3__SD2_DATA3		0x100f9
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6SLL_PAD_SD3_CMD__SD3_CMD	0x17059
				MX6SLL_PAD_SD3_CLK__SD3_CLK	0x17059
				MX6SLL_PAD_SD3_DATA0__SD3_DATA0	0x17059
				MX6SLL_PAD_SD3_DATA1__SD3_DATA1	0x17059
				MX6SLL_PAD_SD3_DATA2__SD3_DATA2	0x17059
				MX6SLL_PAD_SD3_DATA3__SD3_DATA3	0x17059
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {
			fsl,pins = <
				MX6SLL_PAD_SD3_CMD__SD3_CMD	0x170b9
				MX6SLL_PAD_SD3_CLK__SD3_CLK	0x170b9
				MX6SLL_PAD_SD3_DATA0__SD3_DATA0	0x170b9
				MX6SLL_PAD_SD3_DATA1__SD3_DATA1	0x170b9
				MX6SLL_PAD_SD3_DATA2__SD3_DATA2	0x170b9
				MX6SLL_PAD_SD3_DATA3__SD3_DATA3	0x170b9
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {
			fsl,pins = <
				MX6SLL_PAD_SD3_CMD__SD3_CMD	0x170f9
				MX6SLL_PAD_SD3_CLK__SD3_CLK	0x170f9
				MX6SLL_PAD_SD3_DATA0__SD3_DATA0	0x170f9
				MX6SLL_PAD_SD3_DATA1__SD3_DATA1	0x170f9
				MX6SLL_PAD_SD3_DATA2__SD3_DATA2	0x170f9
				MX6SLL_PAD_SD3_DATA3__SD3_DATA3	0x170f9
			>;
		};

		pinctrl_usdhc3_sleep: usdhc3grp_sleep {
			fsl,pins = <
				MX6SLL_PAD_SD3_CMD__SD3_CMD	0x130f9
				MX6SLL_PAD_SD3_CLK__SD3_CLK	0x130f9
				MX6SLL_PAD_SD3_DATA0__SD3_DATA0	0x130f9
				MX6SLL_PAD_SD3_DATA1__SD3_DATA1	0x130f9
				MX6SLL_PAD_SD3_DATA2__SD3_DATA2	0x130f9
				MX6SLL_PAD_SD3_DATA3__SD3_DATA3	0x130f9
			>;
		};

		pinctrl_usbotg1: usbotg1grp {
			fsl,pins = <
				MX6SLL_PAD_EPDC_PWR_COM__USB_OTG1_ID 0x17059
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6SLL_PAD_I2C1_SCL__I2C1_SCL	 0x4001f8b1
				MX6SLL_PAD_I2C1_SDA__I2C1_SDA	 0x4001f8b1
			>;
		};

		pinctrl_i2c1_sleep: i2c1grp_sleep {
			fsl,pins = <
				MX6SLL_PAD_I2C1_SCL__I2C1_SCL	 0x400108b1
				MX6SLL_PAD_I2C1_SDA__I2C1_SDA	 0x400108b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6SLL_PAD_I2C2_SCL__I2C2_SCL	 0x4001f8b1
				MX6SLL_PAD_I2C2_SDA__I2C2_SDA	 0x4001f8b1
			>;
		};

		pinctrl_i2c2_sleep: i2c2grp_sleep {
			fsl,pins = <
				MX6SLL_PAD_I2C2_SCL__I2C2_SCL	 0x400108b1
				MX6SLL_PAD_I2C2_SDA__I2C2_SDA	 0x400108b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6SLL_PAD_REF_CLK_24M__I2C3_SCL  0x4001f8b1
				MX6SLL_PAD_REF_CLK_32K__I2C3_SDA  0x4001f8b1
			>;
		};

		pinctrl_pwm1: pmw1grp {
			fsl,pins = <
				MX6SLL_PAD_PWM1__PWM1_OUT   0x110b0
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6SLL_PAD_LCD_DATA00__ECSPI1_MOSI	 0x100b1
				MX6SLL_PAD_LCD_DATA03__ECSPI1_SCLK	 0x100b1
				MX6SLL_PAD_LCD_DATA02__ECSPI1_SS0	 0x100b1
			>;
		};

		pinctrl_ecspi1_sleep: ecspi1grp_sleep {
			fsl,pins = <
				MX6SLL_PAD_LCD_DATA00__GPIO2_IO20	0x79
				MX6SLL_PAD_LCD_DATA03__GPIO2_IO23	0x79
			>;
		};


		pinctrl_ricoh_gpio: ricoh_gpio_grp {
			fsl,pins = <
				MX6SLL_PAD_GPIO4_IO20__GPIO4_IO20			0x1b8b1 /* ricoh619 chg */
				MX6SLL_PAD_GPIO4_IO19__GPIO4_IO19        	0x1b8b1 /* ricoh619 irq */
				MX6SLL_PAD_KEY_COL2__GPIO3_IO28				0x1b8b1 /* ricoh619 bat_low_int */
			>;
		};

		pinctrl_tps65185_gpio: tps65185_gpio_grp {
			fsl,pins = <
				MX6SLL_PAD_EPDC_PWR_WAKE__GPIO2_IO14_SION		0x10059 /* EP_PWRALL */
				MX6SLL_PAD_EPDC_VCOM0__GPIO2_IO03_SION			0x10059 /* VCOM_CTRL0 */
				MX6SLL_PAD_EPDC_PWR_CTRL0__GPIO2_IO07_SION		0x10059 /* EP_PWRCTRL0 WAKEUP */
				MX6SLL_PAD_EPDC_PWR_CTRL1__GPIO2_IO08_SION		0x10059 /* EP_PWRCTRL1 PWRUP */
				MX6SLL_PAD_EPDC_PWR_CTRL2__GPIO2_IO09		0x17059 /* EP_PWRCTRL2 EP_INT */
				MX6SLL_PAD_EPDC_PWR_STAT__GPIO2_IO13		0x17059 /* EP_PWRSTAT */
			>;
		};

		pinctrl_tps65185_gpio_sleep: tps65185_gpio_sleep_grp {
			fsl,pins = <
				MX6SLL_PAD_EPDC_PWR_WAKE__GPIO2_IO14		0x10059 /* EP_PWRALL */
				MX6SLL_PAD_EPDC_VCOM0__GPIO2_IO03			0x10059 /* VCOM_CTRL0 */
				MX6SLL_PAD_EPDC_PWR_CTRL0__GPIO2_IO07		0x10059 /* EP_PWRCTRL0 WAKEUP */
				MX6SLL_PAD_EPDC_PWR_CTRL1__GPIO2_IO08		0x10059 /* EP_PWRCTRL1 PWRUP */
				MX6SLL_PAD_EPDC_PWR_CTRL2__GPIO2_IO09		0x13059 /* EP_PWRCTRL2 EP_INT */
				MX6SLL_PAD_EPDC_PWR_STAT__GPIO2_IO13		0x13059 /* EP_PWRSTAT */
			>;
		};

		pinctrl_elan_ts_gpio: elan_ts_gpio_grp {
			fsl,pins = <
				MX6SLL_PAD_GPIO4_IO24__GPIO4_IO24		0x17059 /* TP_INT */
				MX6SLL_PAD_GPIO4_IO18__GPIO4_IO18		0x10059 /* TP_RST */
			>;
		};

		pinctrl_elan_ts_gpio_sleep: elan_ts_gpio_grp_sleep {
			fsl,pins = <
				MX6SLL_PAD_GPIO4_IO24__GPIO4_IO24		0x10059 /* TP_INT */
				MX6SLL_PAD_GPIO4_IO18__GPIO4_IO18		0x10059 /* TP_RST */
			>;
		};

		pinctrl_gs_gpio: gs_gpio_grp {
			fsl,pins = <
				MX6SLL_PAD_KEY_ROW1__GPIO3_IO27		0x1b059 /* GS_INT1 */
				MX6SLL_PAD_KEY_ROW0__GPIO3_IO25		0x1b059 /* GS_INT2 */
			>;
		};

		pinctrl_gs_gpio_sleep: gs_gpio_grp_sleep {
			fsl,pins = <
				MX6SLL_PAD_KEY_ROW1__GPIO3_IO27		0x10059 /* GS_INT1 */
				MX6SLL_PAD_KEY_ROW0__GPIO3_IO25		0x10059 /* GS_INT2 */
			>;
		};

		pinctrl_lm3630a_bl_gpio: lm3630a_bl_gpio_grp {
			fsl,pins = <
				MX6SLL_PAD_KEY_ROW2__GPIO3_IO29		0x10059 /* FL_EN */
			>;
		};

		pinctrl_tlc5947_bl_gpio: tlc5947_bl_gpio_grp {
			fsl,pins = <
				MX6SLL_PAD_KEY_ROW2__GPIO3_IO29		0x10059 /* FL_PWR_ON */
				MX6SLL_PAD_KEY_ROW3__GPIO3_IO31		0x10059 /* FL_XLAT */
				MX6SLL_PAD_EPDC_PWR_CTRL3__GPIO2_IO10		0x10059 /* FL_BLANK */
			>;
		};

		pinctrl_gpio_keys: gpio_keys_grp {
			fsl,pins = <
				MX6SLL_PAD_GPIO4_IO25__GPIO4_IO25	0x17059	/* PWR_SW */
				MX6SLL_PAD_GPIO4_IO23__GPIO4_IO23	0x17059	/* HALL_EN */
			>;
		};

	};
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	display = <&display>;
	status = "disabled";

	display: display {
		bits-per-pixel = <16>;
		bus-width = <24>;

		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
				clock-frequency = <33500000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <89>;
				hfront-porch = <164>;
				vback-porch = <23>;
				vfront-porch = <10>;
				hsync-len = <10>;
				vsync-len = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&pxp {
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	status = "disabled";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	pinctrl-3 = <&pinctrl_usdhc1_sleep>;
	non-removable;
	no-1-8-v;
	bus-width = <8>; 
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	pinctrl-3 = <&pinctrl_usdhc2_sleep>;
	no-1-8-v;
/*	bus-width = <8>; */
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep";
	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_pwr>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	pinctrl-3 = <&pinctrl_usdhc3_sleep>, <&pinctrl_usdhc3_pwr>;
	vmmc-supply = <&reg_sd3_vmmc>;
	wifi-host;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "disabled";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 11 0>;
	pinctrl-names = "default","sleep";
	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_tlc5947_bl_gpio>;
	pinctrl-1 = <&pinctrl_ecspi1_sleep>;
	status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;

	backlight: tlc5947@0 {
		compatible = "ti,tlc5947_bl";
		spi-max-frequency = <20000000>;
		reg = <0>;

		gpio_fl_pwr_on = <&gpio3 29 0>;
		gpio_xlat = <&gpio3 31 0>;
		gpio_blank = <&gpio2 10 0>;

	};
};

&epdc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_epdc0>;
	V3P3-supply = <&V3P3_reg>;	
	VCOM-supply = <&VCOM_reg>;	
	DISPLAY-supply = <&DISPLAY_reg>; 
	status = "okay";
};

&ssi2 {
	status = "disabled";
};
