// Seed: 785789856
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  final $display(1 - id_4);
  wire id_7;
  wire id_8;
  assign id_3 = id_4;
  reg id_9;
  initial begin
    #1 cover (1);
  end
  module_0();
  wire id_10;
  assign id_3 = id_6 & 1;
  wor id_11 = 1 == 1;
  final begin
    id_9 <= #id_10 1;
  end
  wire id_12;
endmodule
